#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 19 14:30:53 2021
# Process ID: 20476
# Current directory: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module
# Command line: vivado
# Log file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.log
# Journal file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Load_data.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Load_data.v] -no_script -reset -force -quiet
remove_files  /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Load_data.v
add_files -norecurse /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 19 14:32:50 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:0 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
JTAG_DONE:1 
=======jtag done=======
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
=======Access Done. Data index:          0 =======
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=5000001a
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                2075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=b00000ba
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7446.523 ; gain = 188.855 ; free physical = 41693 ; free virtual = 52619
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:0 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
JTAG_DONE:1 
=======jtag done=======
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
=======Access Done. Data index:          0 =======
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=5000001a
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                2075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=b00000ba
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:0 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
JTAG_DONE:1 
=======jtag done=======
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
RB_START=1
=======Start spi_load=======
                1935 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1945 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1955 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1965 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1975 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1985 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=f0000013
                1995 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:          0 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=5000001a
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          9 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
Data=b00000ba
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7517.422 ; gain = 16.008 ; free physical = 44858 ; free virtual = 55816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:0 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
JTAG_DONE:1 
=======jtag done=======
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
RB_START=1
=======Start spi_load=======
                1935 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1945 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1955 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1965 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1975 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1985 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1995 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2005 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2015 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2025 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2035 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2045 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2055 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2065 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2075 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2085 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2095 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2105 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2115 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2125 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2135 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2145 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2155 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2165 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2175 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2185 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2195 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2205 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2215 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2225 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2235 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2245 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2255 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2265 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2275 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2285 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2295 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2305 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2315 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2325 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2335 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2345 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2355 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2365 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2375 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2385 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2395 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2405 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2415 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2425 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2435 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2445 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2455 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2465 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2475 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2485 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2495 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2505 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2515 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2525 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2535 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2545 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2555 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2565 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2575 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2585 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2595 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2605 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2615 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2625 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2635 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2645 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2655 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2665 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2675 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2685 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2695 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2705 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                2715 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=f0000013
                2725 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
=======Access Done. Data index:          0 =======
Data=5000001a
                2735 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
=======Access Done. Data index:          1 =======
Data=20000020
                2745 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
=======Access Done. Data index:          2 =======
Data=30000031
                2755 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
Data=40000045
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          4 =======
Data=50000050
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          5 =======
Data=6000006b
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          6 =======
Data=70000073
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          7 =======
Data=80000080
                2805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          8 =======
Data=90000090
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          9 =======
Data=a00000a7
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
Data=b00000ba
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:0 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
JTAG_DONE:1 
=======jtag done=======
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
RB_START=1
=======Start spi_load=======
                1935 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1945 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1955 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1965 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1975 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1985 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=f0000013
                1995 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:          0 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=5000001a
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          9 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
Data=b00000ba
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: SPI_load_file
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 7567.445 ; gain = 0.000 ; free physical = 44295 ; free virtual = 55351
INFO: [Common 17-344] 'synth_design' was cancelled
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2458] undeclared symbol tdi, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:72]
INFO: [VRFC 10-2458] undeclared symbol trstn, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:74]
INFO: [VRFC 10-2458] undeclared symbol tms, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:76]
INFO: [VRFC 10-2458] undeclared symbol spi_data_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:84]
INFO: [VRFC 10-2458] undeclared symbol valid_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:85]
INFO: [VRFC 10-2458] undeclared symbol last_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:86]
INFO: [VRFC 10-2458] undeclared symbol start_sim, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:94]
INFO: [VRFC 10-2458] undeclared symbol rb_start_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:100]
INFO: [VRFC 10-2458] undeclared symbol ready_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:101]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo0, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:103]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo1, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:104]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo2, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:105]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo3, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:106]
INFO: [VRFC 10-2458] undeclared symbol spi_csn_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:107]
INFO: [VRFC 10-2458] undeclared symbol spi_sck_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:108]
INFO: [VRFC 10-2458] undeclared symbol fetch_enable, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'jtag_setup' on this module [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:67]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2458] undeclared symbol tdi, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:72]
INFO: [VRFC 10-2458] undeclared symbol trstn, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:74]
INFO: [VRFC 10-2458] undeclared symbol tms, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:76]
INFO: [VRFC 10-2458] undeclared symbol spi_data_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:84]
INFO: [VRFC 10-2458] undeclared symbol valid_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:85]
INFO: [VRFC 10-2458] undeclared symbol last_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:86]
INFO: [VRFC 10-2458] undeclared symbol start_sim, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:94]
INFO: [VRFC 10-2458] undeclared symbol rb_start_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:100]
INFO: [VRFC 10-2458] undeclared symbol ready_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:101]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo0, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:103]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo1, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:104]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo2, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:105]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo3, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:106]
INFO: [VRFC 10-2458] undeclared symbol spi_csn_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:107]
INFO: [VRFC 10-2458] undeclared symbol spi_sck_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:108]
INFO: [VRFC 10-2458] undeclared symbol fetch_enable, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'start_load' on this module [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2458] undeclared symbol tdi, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:72]
INFO: [VRFC 10-2458] undeclared symbol trstn, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:74]
INFO: [VRFC 10-2458] undeclared symbol tms, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:76]
INFO: [VRFC 10-2458] undeclared symbol spi_data_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:84]
INFO: [VRFC 10-2458] undeclared symbol valid_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:85]
INFO: [VRFC 10-2458] undeclared symbol last_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:86]
INFO: [VRFC 10-2458] undeclared symbol start_sim, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:94]
INFO: [VRFC 10-2458] undeclared symbol rb_start_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:100]
INFO: [VRFC 10-2458] undeclared symbol ready_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:101]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo0, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:103]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo1, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:104]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo2, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:105]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo3, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:106]
INFO: [VRFC 10-2458] undeclared symbol spi_csn_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:107]
INFO: [VRFC 10-2458] undeclared symbol spi_sck_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:108]
INFO: [VRFC 10-2458] undeclared symbol fetch_enable, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'jtag_setup' on this module [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:67]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2458] undeclared symbol tdi, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:72]
INFO: [VRFC 10-2458] undeclared symbol trstn, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:74]
INFO: [VRFC 10-2458] undeclared symbol tms, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:76]
INFO: [VRFC 10-2458] undeclared symbol spi_data_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:84]
INFO: [VRFC 10-2458] undeclared symbol valid_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:85]
INFO: [VRFC 10-2458] undeclared symbol last_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:86]
INFO: [VRFC 10-2458] undeclared symbol start_sim, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:94]
INFO: [VRFC 10-2458] undeclared symbol rb_start_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:100]
INFO: [VRFC 10-2458] undeclared symbol ready_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:101]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo0, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:103]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo1, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:104]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo2, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:105]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo3, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:106]
INFO: [VRFC 10-2458] undeclared symbol spi_csn_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:107]
INFO: [VRFC 10-2458] undeclared symbol spi_sck_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:108]
INFO: [VRFC 10-2458] undeclared symbol fetch_enable, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'spi_data' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:84]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'spi_start_load' is not permitted [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:77]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'jtag_start' is not permitted [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:102]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2458] undeclared symbol tdi, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:72]
INFO: [VRFC 10-2458] undeclared symbol trstn, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:74]
INFO: [VRFC 10-2458] undeclared symbol tms, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:76]
INFO: [VRFC 10-2458] undeclared symbol spi_data_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:84]
INFO: [VRFC 10-2458] undeclared symbol valid_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:85]
INFO: [VRFC 10-2458] undeclared symbol last_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:86]
INFO: [VRFC 10-2458] undeclared symbol start_sim, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:94]
INFO: [VRFC 10-2458] undeclared symbol rb_start_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:100]
INFO: [VRFC 10-2458] undeclared symbol ready_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:101]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo0, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:103]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo1, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:104]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo2, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:105]
INFO: [VRFC 10-2458] undeclared symbol spi_sdo3, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:106]
INFO: [VRFC 10-2458] undeclared symbol spi_csn_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:107]
INFO: [VRFC 10-2458] undeclared symbol spi_sck_t, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:108]
INFO: [VRFC 10-2458] undeclared symbol fetch_enable, assumed default net type wire [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'spi_data' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=z
Fetch_EN:z 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=zzzzzzzz
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start spi_load=======
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          0 =======
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                 125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          8 =======
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          9 =======
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
                 205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                 210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
$finish called at time : 212 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 159
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7773.078 ; gain = 175.305 ; free physical = 44249 ; free virtual = 55303
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
=======Access Done. Data index:          0 =======
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=5000001a
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                2075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=b00000ba
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=x
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          0 =======
Data=5000001a
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                1995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         10 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Data=b00000ba
                2715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:         11 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Data=c00000c0
                2735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=5000001a
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
=======Access Done. Data index:          1 =======
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                1995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         10 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Data=b00000ba
                2715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:         11 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Data=c00000c0
                2735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7854.363 ; gain = 13.008 ; free physical = 44268 ; free virtual = 55331
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=5000001a
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                2075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=b00000ba
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
Data=5000001a
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          1 =======
Data=20000020
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
Data=30000031
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
Data=40000045
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          4 =======
Data=50000050
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
Data=6000006b
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          6 =======
Data=70000073
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         10 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Data=b00000ba
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         11 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=c00000c0
                2395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         12 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=d00000d2
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         13 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=e00000e1
                2555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         14 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=f00000f3
                2635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         15 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 1000
                2730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
Fetch_EN:1 
$finish called at time : 2732 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
=======Access Done. Data index:          0 =======
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
Data=5000001a
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          1 =======
Data=20000020
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
Data=30000031
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
Data=40000045
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          4 =======
Data=50000050
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
Data=6000006b
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          6 =======
Data=70000073
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         10 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Data=b00000ba
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         11 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=c00000c0
                2395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         12 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=d00000d2
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         13 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=e00000e1
                2555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         14 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=f00000f3
                2635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         15 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 1000
                2730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
Fetch_EN:1 
$finish called at time : 2732 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
=======Access Done. Data index:          0 =======
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=5000001a
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                2075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=b00000ba
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   1 CLK=1 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                   5 CLK=0 RST_N=0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  21 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
=======Start spi_load=======
Data=f0000013
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
=======Access Done. Data index:          0 =======
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=5000001a
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=20000020
                2075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=30000031
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
                2165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=40000045
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
                2245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Data=50000050
                2315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=6000006b
                2395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Data=70000073
                2475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Data=80000080
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
                2565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=90000090
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
                2645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=a00000a7
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Data=b00000ba
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Data=c00000c0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Data=d00000d2
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Data=e00000e1
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Data=f00000f3
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   5 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start spi_load=======
Current STATE: 0100
Data=f0000013
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          0 =======
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=5000001a
                2010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=20000020
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=30000031
                2170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=40000045
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
Data=50000050
                2330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=6000006b
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=70000073
                2490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=80000080
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=90000090
                2650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          9 =======
Current STATE: 0101
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=a00000a7
                2730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
Current STATE: 0110
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
Data=b00000ba
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         11 =======
Current STATE: 0110
Data=c00000c0
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         12 =======
Current STATE: 0111
Data=d00000d2
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         13 =======
Current STATE: 0111
Data=e00000e1
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         14 =======
Current STATE: 0111
Data=f00000f3
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         15 =======
Current STATE: 0111
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7937.402 ; gain = 8.004 ; free physical = 43905 ; free virtual = 54980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   5 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start spi_load=======
Current STATE: 0100
Data=f0000013
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          0 =======
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=5000001a
                2010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=20000020
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=30000031
                2170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=40000045
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
Data=50000050
                2330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=6000006b
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=70000073
                2490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=80000080
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=90000090
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          9 =======
Current STATE: 0110
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
Data=a00000a7
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
Current STATE: 0101
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3320 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3325 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3330 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3335 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3390 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3395 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3480 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3485 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3490 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3495 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3550 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3555 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3560 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3565 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3730 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3735 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado_pid20476.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   5 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start spi_load=======
Current STATE: 0100
Data=f0000013
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          0 =======
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=5000001a
                2010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=20000020
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=30000031
                2170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=40000045
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
Data=50000050
                2330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=6000006b
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=70000073
                2490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=80000080
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=90000090
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          9 =======
Current STATE: 0110
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
Data=a00000a7
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
Current STATE: 0101
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
Data=b00000ba
                2870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         11 =======
Current STATE: 0101
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=c00000c0
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         12 =======
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=d00000d2
                3030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         13 =======
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=e00000e1
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         14 =======
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=f00000f3
                3190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         15 =======
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 1000
                3280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
Fetch_EN:1 
                3285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
$finish called at time : 3290 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8025.445 ; gain = 11.004 ; free physical = 44157 ; free virtual = 55227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   5 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start spi_load=======
Current STATE: 0100
Data=f1000013
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          0 =======
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=5000001a
                2010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=20000020
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=30000031
                2170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=40000045
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
Data=50000050
                2330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=6000006b
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=70000073
                2490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=80000080
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=90000090
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          9 =======
Current STATE: 0110
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
Data=a00000a7
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
Current STATE: 0101
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
Data=b00000ba
                2870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         11 =======
Current STATE: 0101
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=c00000c0
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         12 =======
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=d00000d2
                3030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         13 =======
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=e00000e1
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         14 =======
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=f00000f3
                3190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         15 =======
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 1000
                3280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
Fetch_EN:1 
                3285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
$finish called at time : 3290 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8033.449 ; gain = 8.004 ; free physical = 44143 ; free virtual = 55214
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0 CLK=1 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Data=xxxxxxxx
                   5 CLK=0 RST_N=1  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  10 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Fetch_EN:0 
                  15 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  20 CLK=1 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  25 CLK=0 RST_N=0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  30 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  35 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0001
                  40 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  45 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  50 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  55 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start jtag=======
=======jtag done=======
Current STATE: 0010
                  60 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  65 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  70 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  75 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  80 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  85 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                  90 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                  95 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0010
                 220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 830 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 835 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 840 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 845 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 850 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 855 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 880 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 885 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 890 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 895 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 900 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 905 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 910 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 915 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 920 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 925 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 950 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 955 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 960 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 965 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 970 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 975 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 980 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 985 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                 990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                 995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1020 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1025 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1040 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1045 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1050 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1055 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1060 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1065 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1080 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1085 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1100 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1105 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1110 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1115 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1120 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1125 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1130 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1135 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1140 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1145 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1150 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1155 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1160 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1165 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1200 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1205 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1210 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1215 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1220 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1225 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1290 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1295 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1300 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1305 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1310 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1315 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1340 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1345 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1350 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1355 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1360 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1365 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1370 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1375 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1380 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1385 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1400 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1405 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1410 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1415 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1420 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1425 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1430 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1435 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1440 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1445 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1450 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1455 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1460 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1465 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1470 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1475 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1500 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1505 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1510 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1515 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1520 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1525 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1530 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1535 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1540 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1545 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1570 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1575 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1580 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1585 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1590 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1595 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1600 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1605 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1610 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1615 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1620 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1625 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1630 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1635 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1640 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1645 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1650 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1655 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1660 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1665 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1670 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1675 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1680 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1685 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1690 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1695 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1700 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1705 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1710 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1715 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1720 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1725 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1740 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1745 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1750 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1755 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1760 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1765 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1770 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1775 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1780 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1785 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1790 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1800 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1805 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1810 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0011
                1820 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1825 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1860 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1865 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1870 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1875 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100
                1920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Start spi_load=======
Current STATE: 0100
Data=f1000013
                1930 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                1935 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          0 =======
Current STATE: 0101
                1940 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                1945 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                1990 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1995 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2000 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2005 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=5000001a
                2010 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2015 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          1 =======
Current STATE: 0101
                2020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2030 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2035 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2070 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2075 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=20000020
                2090 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2095 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          2 =======
Current STATE: 0101
                2100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=30000031
                2170 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2175 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          3 =======
Current STATE: 0101
                2180 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2185 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2190 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2230 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2235 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2240 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2245 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=40000045
                2250 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2255 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          4 =======
Current STATE: 0101
                2260 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2265 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2270 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2280 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2290 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2300 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2305 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2310 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2315 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2320 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2325 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
Data=50000050
                2330 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2335 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          5 =======
Current STATE: 0101
                2340 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2345 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2350 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2360 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2365 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2370 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2380 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2385 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2390 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2395 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2400 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2405 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=6000006b
                2410 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2415 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          6 =======
Current STATE: 0101
                2420 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2425 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2430 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2440 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2445 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2450 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2460 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2465 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2470 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2475 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2480 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2485 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=70000073
                2490 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2495 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
=======Access Done. Data index:          7 =======
Current STATE: 0101
                2500 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2505 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2510 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2515 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2520 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2530 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2540 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2545 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2550 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2555 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
                2560 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2565 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=80000080
                2570 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2575 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:          8 =======
Current STATE: 0101
                2580 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2585 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2590 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2600 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2610 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2615 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2620 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2625 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2630 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2635 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2640 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=90000090
                2650 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:          9 =======
Current STATE: 0110
                2660 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                2665 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2670 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110
                2680 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2690 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2695 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2700 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2705 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2710 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2715 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2720 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2725 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2730 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2735 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2740 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2745 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2750 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2755 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2760 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2765 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2770 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2775 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
                2780 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                2785 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111
Data=a00000a7
                2790 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
                2795 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
=======Access Done. Data index:         10 =======
Current STATE: 0101
                2800 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
RB_START=1
                2805 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2810 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2820 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2825 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2830 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2835 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2840 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2845 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2850 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2855 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2860 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2865 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101
Data=b00000ba
                2870 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2875 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
=======Access Done. Data index:         11 =======
Current STATE: 0101
                2880 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2890 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2900 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2905 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2910 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2915 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2920 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2930 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2935 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
                2940 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2945 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101
Data=c00000c0
                2950 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2955 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         12 =======
Current STATE: 0101
                2960 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2970 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2980 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2985 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                2990 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2995 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3000 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3005 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3010 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3015 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3020 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3025 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=d00000d2
                3030 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3035 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         13 =======
Current STATE: 0101
                3040 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3045 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3050 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3055 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3060 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3065 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3070 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3075 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3080 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3085 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3090 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                3095 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3100 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3105 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=e00000e1
                3110 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3115 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         14 =======
Current STATE: 0101
                3120 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3125 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3130 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3135 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3140 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3145 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3150 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3155 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3160 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3165 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3170 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3175 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3180 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3185 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
Data=f00000f3
                3190 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3195 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
=======Access Done. Data index:         15 =======
Current STATE: 0101
                3200 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3205 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3210 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3215 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3220 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3225 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3230 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3235 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3240 CLK=1 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                3245 CLK=0 RST_N=1  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3250 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                3255 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101
                3260 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3265 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101
                3270 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                3275 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 1000
                3280 CLK=1 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
RB_START=0
Fetch_EN:1 
                3285 CLK=0 RST_N=1  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
$finish called at time : 3290 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 8065.465 ; gain = 32.016 ; free physical = 43930 ; free virtual = 55035
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 8065.465 ; gain = 32.016 ; free physical = 43930 ; free virtual = 55035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
=======Start jtag=======
=======jtag done=======
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
RB_START=1
=======Start spi_load=======
Current STATE: 0100
RB_START=0
=======Access Done. Data index:          0 =======
Current STATE: 0101
RB_START=1
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          1 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          2 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          3 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          4 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          5 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          6 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          7 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          8 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:          9 =======
Current STATE: 0110
RB_START=0
Current STATE: 0110
Current STATE: 0110
Current STATE: 0111
Current STATE: 0111
Current STATE: 0111
Current STATE: 0111
Current STATE: 0111
Current STATE: 0111
Current STATE: 0111
Current STATE: 0111
Current STATE: 0111
Current STATE: 0111
RB_START=1
Current STATE: 0111
RB_START=0
=======Access Done. Data index:         10 =======
Current STATE: 0101
RB_START=1
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:         11 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:         12 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:         13 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:         14 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
=======Access Done. Data index:         15 =======
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 0101
Current STATE: 1000
RB_START=0
Fetch_EN:1 
$finish called at time : 3290 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8086.477 ; gain = 21.012 ; free physical = 43883 ; free virtual = 54976
close [ open /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v w ]
add_files /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx' is not connected on this instance [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 22 15:15:15 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
=======Access Done. Data index:         10 =======
RB_START=1
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3300 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8793.793 ; gain = 129.055 ; free physical = 43154 ; free virtual = 54591
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx' is not connected on this instance [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
=======Access Done. Data index:         10 =======
RB_START=1
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3300 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8798.797 ; gain = 5.004 ; free physical = 43157 ; free virtual = 54594
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx' is not connected on this instance [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
=======Access Done. Data index:         10 =======
RB_START=1
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3300 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8814.805 ; gain = 16.008 ; free physical = 43153 ; free virtual = 54590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx' is not connected on this instance [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8835.816 ; gain = 21.012 ; free physical = 43166 ; free virtual = 54603
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx' is not connected on this instance [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
=======Access Done. Data index:         10 =======
RB_START=1
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3290 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8851.824 ; gain = 16.008 ; free physical = 43156 ; free virtual = 54593
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx' is not connected on this instance [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
=======Access Done. Data index:         10 =======
RB_START=1
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3300 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8910.852 ; gain = 59.027 ; free physical = 43136 ; free virtual = 54574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx' is not connected on this instance [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
=======Access Done. Data index:         10 =======
RB_START=1
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3290 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8974.883 ; gain = 64.031 ; free physical = 43150 ; free virtual = 54589
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx' is not connected on this instance [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
RB_START=1
=======Access Done. Data index:         10 =======
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3370 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8995.895 ; gain = 21.012 ; free physical = 43056 ; free virtual = 54495
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Loading_file_controller
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
RB_START=1
=======Access Done. Data index:         10 =======
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3510 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9271.016 ; gain = 140.316 ; free physical = 42906 ; free virtual = 54350
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
RB_START=1
=======Access Done. Data index:         10 =======
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
$finish called at time : 3370 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9287.023 ; gain = 16.008 ; free physical = 42902 ; free virtual = 54346
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
RB_START=1
=======Start spi_load=======
Current STATE: 0001
RB_START=0
=======Access Done. Data index:          0 =======
Current STATE: 0001
RB_START=1
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          1 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          2 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          3 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          4 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          5 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          6 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          7 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          8 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          9 =======
Current STATE: 0001
RB_START=0
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
RB_START=1
Current STATE: 0001
RB_START=0
Current STATE: 0001
RB_START=1
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         10 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         11 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         12 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         13 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         14 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         15 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
RB_START=0
Fetch_EN:1 
$finish called at time : 3370 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 123
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9554.152 ; gain = 123.055 ; free physical = 42887 ; free virtual = 54334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'u_done' is not permitted [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:84]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3900
Current STATE: xxxx
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0rx=1 tx=x
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
RB_START=1
=======Start spi_load=======
Current STATE: 0001
RB_START=0
=======Access Done. Data index:          0 =======
Current STATE: 0001
RB_START=1
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          1 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          2 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          3 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          4 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          5 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          6 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          7 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          8 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:          9 =======
Current STATE: 0001
RB_START=0
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
RB_START=1
Current STATE: 0001
RB_START=0
Current STATE: 0001
RB_START=1
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         10 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         11 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         12 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         13 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         14 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Access Done. Data index:         15 =======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
RB_START=0
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
                3570rx=1 tx=0
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
                3890rx=1 tx=1
Current STATE: 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3900
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9594.172 ; gain = 40.020 ; free physical = 42879 ; free virtual = 54331
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {5000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0rx=1 tx=x
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
RB_START=1
=======Access Done. Data index:         10 =======
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
=======SPI_load done.=======
                3570rx=1 tx=0
                3890rx=1 tx=1
                4210rx=1 tx=0
                4530rx=1 tx=1
                4850rx=1 tx=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9658.500 ; gain = 64.328 ; free physical = 42869 ; free virtual = 54321
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0  rx=1 tx=x
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
RB_START=1
=======Access Done. Data index:         10 =======
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
=======SPI_load done.=======
                3570  rx=1 tx=0
                3890  rx=1 tx=1
                4210  rx=1 tx=0
                4530  rx=1 tx=1
                4850  rx=1 tx=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9684.512 ; gain = 26.012 ; free physical = 42852 ; free virtual = 54304
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {7000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {10000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000
JTAG_DONE:z 
RB_START=0
Fetch_EN:x 
                   0  rx=1 tx=x
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
RB_START=1
=======Start spi_load=======
RB_START=0
=======Access Done. Data index:          0 =======
RB_START=1
=======Access Done. Data index:          1 =======
=======Access Done. Data index:          2 =======
=======Access Done. Data index:          3 =======
=======Access Done. Data index:          4 =======
=======Access Done. Data index:          5 =======
=======Access Done. Data index:          6 =======
=======Access Done. Data index:          7 =======
=======Access Done. Data index:          8 =======
=======Access Done. Data index:          9 =======
RB_START=0
RB_START=1
RB_START=0
RB_START=1
=======Access Done. Data index:         10 =======
=======Access Done. Data index:         11 =======
=======Access Done. Data index:         12 =======
=======Access Done. Data index:         13 =======
=======Access Done. Data index:         14 =======
=======Access Done. Data index:         15 =======
RB_START=0
Fetch_EN:1 
=======SPI_load done.=======
                3570  rx=1 tx=0
                3890  rx=1 tx=1
                4210  rx=1 tx=0
                4530  rx=1 tx=1
                4850  rx=1 tx=0
=======UART done.=======
$finish called at time : 6800 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 139
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=x
 u_ valid = 0, uart_data = xx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3570  rx=1 tx=0
                3890  rx=1 tx=1
 u_ valid = 0, uart_data = xX
                4210  rx=1 tx=0
                4530  rx=1 tx=1
                4850  rx=1 tx=0
 u_ valid = 0, uart_data = xX
 u_ valid = 0, uart_data = xX
 u_ valid = 0, uart_data = XX
=======UART done.=======
$finish called at time : 6800 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 138
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9697.520 ; gain = 13.008 ; free physical = 42856 ; free virtual = 54309
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3570  rx=1 tx=0
                3890  rx=1 tx=1
 u_ valid = 0, uart_data = xX
                4210  rx=1 tx=0
                4530  rx=1 tx=1
                4850  rx=1 tx=0
 u_ valid = 0, uart_data = xX
=======UART done.=======
$finish called at time : 5200 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 139
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9705.523 ; gain = 8.004 ; free physical = 42865 ; free virtual = 54317
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470  rx=1 tx=0
 u_ valid = 0, uart_data = xX
 u_ valid = 0, uart_data = xX
                4750  rx=1 tx=1
                5070  rx=1 tx=0
 u_ valid = 0, uart_data = xX
                5710  rx=1 tx=1
                6030  rx=1 tx=0
 u_ valid = 0, uart_data = x0
                6350  rx=1 tx=1
                6670  rx=1 tx=0
                6990  rx=1 tx=1
 u_ valid = 0, uart_data = X0
                7310  rx=1 tx=0
                7630  rx=1 tx=1
                7950  rx=1 tx=0
 u_ valid = 0, uart_data = X0
 u_ valid = 1, uart_data = X0
                8590  rx=1 tx=1
                9230  rx=1 tx=0
                9550  rx=1 tx=1
                9870  rx=1 tx=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9713.527 ; gain = 8.004 ; free physical = 42877 ; free virtual = 54331
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {15000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 15000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470  rx=1 tx=0
 u_ valid = 0, uart_data = xX
 u_ valid = 0, uart_data = xX
                4750  rx=1 tx=1
                5070  rx=1 tx=0
 u_ valid = 0, uart_data = xX
                5710  rx=1 tx=1
                6030  rx=1 tx=0
 u_ valid = 0, uart_data = x0
                6350  rx=1 tx=1
                6670  rx=1 tx=0
                6990  rx=1 tx=1
 u_ valid = 0, uart_data = X0
                7310  rx=1 tx=0
                7630  rx=1 tx=1
                7950  rx=1 tx=0
 u_ valid = 0, uart_data = X0
 u_ valid = 1, uart_data = X0
                8590  rx=1 tx=1
                9230  rx=1 tx=0
                9550  rx=1 tx=1
                9870  rx=1 tx=0
               10830  rx=1 tx=1
               11470  rx=1 tx=0
               11790  rx=1 tx=1
               12430  rx=1 tx=0
 u_ valid = 0, uart_data = X0
=======UART done.=======
$finish called at time : 12770 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 15000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xxxxxxxx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxxxx0
 u_ valid = 0, uart_data = xxxxxx00
                4750  rx=1 tx=1
                5070  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxx000
                5710  rx=1 tx=1
                6030  rx=1 tx=0
 u_ valid = 0, uart_data = xxxx0000
                6350  rx=1 tx=1
                6670  rx=1 tx=0
                6990  rx=1 tx=1
 u_ valid = 0, uart_data = xx1x0000
                7310  rx=1 tx=0
                7630  rx=1 tx=1
                7950  rx=1 tx=0
 u_ valid = 0, uart_data = 0x1x0000
 u_ valid = 1, uart_data = 0x1x0000
                8590  rx=1 tx=1
                9230  rx=1 tx=0
                9550  rx=1 tx=1
                9870  rx=1 tx=0
               10830  rx=1 tx=1
               11470  rx=1 tx=0
               11790  rx=1 tx=1
               12430  rx=1 tx=0
 u_ valid = 0, uart_data = 0x1x0000
=======UART done.=======
$finish called at time : 12770 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9716.527 ; gain = 3.000 ; free physical = 42870 ; free virtual = 54324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 15000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xxxxxxxx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxxxx0
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
 u_ valid = 0, uart_data = xxxxxx00
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
                4750  rx=1 tx=1
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
                5070  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxx000
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
                5710  rx=1 tx=1
                6030  rx=1 tx=0
 u_ valid = 0, uart_data = xxxx0000
                6350  rx=1 tx=1
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
                6670  rx=1 tx=0
                6990  rx=1 tx=1
 u_ valid = 0, uart_data = xx1x0000
                7310  rx=1 tx=0
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
                7630  rx=1 tx=1
                7950  rx=1 tx=0
 u_ valid = 0, uart_data = 0x1x0000
k =           8
 u_ valid = 1, uart_data = 0x1x0000
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
                8590  rx=1 tx=1
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
                9230  rx=1 tx=0
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
                9550  rx=1 tx=1
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
                9870  rx=1 tx=0
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
               10830  rx=1 tx=1
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
               11470  rx=1 tx=0
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
               11790  rx=1 tx=1
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
               12430  rx=1 tx=0
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
k =           8
 u_ valid = 0, uart_data = 0x1x0000
=======UART done.=======
$finish called at time : 12770 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9727.531 ; gain = 11.004 ; free physical = 42631 ; free virtual = 54268
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 15000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xxxxxxxx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxxxx0
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
 u_ valid = 0, uart_data = xxxxxx00
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
                4750  rx=1 tx=1
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
                5070  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxx000
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
                5710  rx=1 tx=1
                6030  rx=1 tx=0
 u_ valid = 0, uart_data = xxxx0000
                6350  rx=1 tx=1
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
                6670  rx=1 tx=0
                6990  rx=1 tx=1
 u_ valid = 0, uart_data = xx1x0000
                7310  rx=1 tx=0
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
                7630  rx=1 tx=1
                7950  rx=1 tx=0
 u_ valid = 0, uart_data = 0x1x0000
k =           8
 u_ valid = 1, uart_data = 0x1x0000
k =           8
 u_ valid = 0, uart_data = 0x1x0000
                8590  rx=1 tx=1
 u_ valid = 0, uart_data = 0x1x0001
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
                9230  rx=1 tx=0
                9550  rx=1 tx=1
 u_ valid = 0, uart_data = 0x1x0011
                9870  rx=1 tx=0
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
               10830  rx=1 tx=1
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
 u_ valid = 0, uart_data = 0x110011
               11470  rx=1 tx=0
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
               11790  rx=1 tx=1
 u_ valid = 0, uart_data = 01110011
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
               12430  rx=1 tx=0
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           8
 u_ valid = 1, uart_data = 01110011
 u_ valid = 0, uart_data = 01110011
=======UART done.=======
$finish called at time : 13100 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9759.547 ; gain = 32.016 ; free physical = 42627 ; free virtual = 54265
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {17000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 17000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xxxxxxxx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxxxx0
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
 u_ valid = 0, uart_data = xxxxxx00
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
                4750  rx=1 tx=1
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
                5070  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxx000
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
                5710  rx=1 tx=1
                6030  rx=1 tx=0
 u_ valid = 0, uart_data = xxxx0000
                6350  rx=1 tx=1
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
k =           4
                6670  rx=1 tx=0
                6990  rx=1 tx=1
 u_ valid = 0, uart_data = xxx10000
                7310  rx=1 tx=0
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
k =           5
                7630  rx=1 tx=1
                7950  rx=1 tx=0
 u_ valid = 0, uart_data = xx010000
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
k =           6
                8590  rx=1 tx=1
 u_ valid = 0, uart_data = x1010000
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
                9230  rx=1 tx=0
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
k =           7
                9550  rx=1 tx=1
 u_ valid = 0, uart_data = 11010000
                9870  rx=1 tx=0
k =           8
 u_ valid = 1, uart_data = 11010000
k =           8
 u_ valid = 0, uart_data = 11010000
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
k =           1
               10830  rx=1 tx=1
 u_ valid = 0, uart_data = 11010010
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
k =           2
               11470  rx=1 tx=0
               11790  rx=1 tx=1
 u_ valid = 0, uart_data = 11010110
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
k =           3
               12430  rx=1 tx=0
k =           4
=======UART done.=======
$finish called at time : 13100 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 17000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9775.555 ; gain = 16.008 ; free physical = 42627 ; free virtual = 54264
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 17000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xxxxxxxx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxxxx0
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
 u_ valid = 0, uart_data = xxxxxx00
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
                4750  rx=1 tx=1
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
                5070  rx=1 tx=0
 u_ valid = 0, uart_data = xxxxx000
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
                5710  rx=1 tx=1
 u_ valid = 0, uart_data = xxxx1000
rx =           4
                6030  rx=1 tx=0
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
                6350  rx=1 tx=1
 u_ valid = 0, uart_data = xxx11000
rx =           5
                6670  rx=1 tx=0
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
                6990  rx=1 tx=1
 u_ valid = 0, uart_data = xx111000
rx =           6
                7310  rx=1 tx=0
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
rx =           6
                7630  rx=1 tx=1
 u_ valid = 0, uart_data = x1111000
rx =           7
                7950  rx=1 tx=0
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
rx =           7
 u_ valid = 0, uart_data = 01111000
rx =           8
                8590  rx=1 tx=1
 u_ valid = 1, uart_data = 01111000
rx =           8
 u_ valid = 0, uart_data = 01111000
                9230  rx=1 tx=0
                9550  rx=1 tx=1
 u_ valid = 0, uart_data = 01111001
rx =           1
                9870  rx=1 tx=0
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           1
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
rx =           2
               10830  rx=1 tx=1
 u_ valid = 0, uart_data = 01111101
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
rx =           3
               11470  rx=1 tx=0
 u_ valid = 0, uart_data = 01110101
rx =           4
               11790  rx=1 tx=1
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           4
rx =           5
               12430  rx=1 tx=0
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
rx =           5
 u_ valid = 0, uart_data = 01010101
rx =           6
=======UART done.=======
$finish called at time : 13090 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 17000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9802.566 ; gain = 27.012 ; free physical = 42630 ; free virtual = 54269
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 17000
JTAG_DONE:z 
Fetch_EN:x 
                   0  rx=1 tx=1
 u_ valid = 0, uart_data = xxxxxxxx
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470  rx=1 tx=0
rx = 0
 u_ valid = 0, uart_data = xxxxxxx0
rx = 0
 u_ valid = 0, uart_data = xxxxxx00
                4750  rx=1 tx=1
                5070  rx=1 tx=0
rx = 0
 u_ valid = 0, uart_data = xxxxx000
                5710  rx=1 tx=1
rx = 1
 u_ valid = 0, uart_data = xxxx1000
                6030  rx=1 tx=0
                6350  rx=1 tx=1
rx = 1
 u_ valid = 0, uart_data = xxx11000
                6670  rx=1 tx=0
                6990  rx=1 tx=1
rx = 1
 u_ valid = 0, uart_data = xx111000
                7310  rx=1 tx=0
                7630  rx=1 tx=1
rx = 1
 u_ valid = 0, uart_data = x1111000
                7950  rx=1 tx=0
rx = 0
 u_ valid = 0, uart_data = 01111000
                8590  rx=1 tx=1
 u_ valid = 1, uart_data = 01111000
 u_ valid = 0, uart_data = 01111000
                9230  rx=1 tx=0
                9550  rx=1 tx=1
rx = 1
 u_ valid = 0, uart_data = 01111001
                9870  rx=1 tx=0
rx = 0
               10830  rx=1 tx=1
rx = 1
 u_ valid = 0, uart_data = 01111101
               11470  rx=1 tx=0
rx = 0
 u_ valid = 0, uart_data = 01110101
               11790  rx=1 tx=1
rx = 1
               12430  rx=1 tx=0
rx = 0
 u_ valid = 0, uart_data = 01010101
=======UART done.=======
$finish called at time : 13090 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 17000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9839.586 ; gain = 37.020 ; free physical = 42629 ; free virtual = 54268
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 17000
JTAG_DONE:z 
Fetch_EN:x 
                   0 tx=1
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470 tx=0
                3940 RX = 0
                4580 RX = 0
                4750 tx=1
                5070 tx=0
                5370 RX = 0
                5710 tx=1
                6010 RX = 1
                6030 tx=0
                6350 tx=1
                6650 RX = 1
                6670 tx=0
                6990 tx=1
                7290 RX = 1
                7310 tx=0
                7630 tx=1
                7930 RX = 1
                7950 tx=0
                8570 RX = 0
                8590 tx=1
                9230 tx=0
                9550 tx=1
                9850 RX = 1
                9870 tx=0
               10490 RX = 0
               10830 tx=1
               11130 RX = 1
               11470 tx=0
               11770 RX = 0
               11790 tx=1
               12410 RX = 1
               12430 tx=0
               13050 RX = 0
=======UART done.=======
$finish called at time : 13090 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 17000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9879.605 ; gain = 40.020 ; free physical = 42612 ; free virtual = 54258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 23 15:37:05 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 17000
JTAG_DONE:z 
Fetch_EN:x 
                   0 tx=1
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3470 tx=0
                3940 RX = 0
                4260 RX = 0
                4580 RX = 0
                4750 tx=1
                5050 RX = 1
                5070 tx=0
                5370 RX = 0
                5690 RX = 0
                5710 tx=1
                6010 RX = 1
                6030 tx=0
                6330 RX = 0
                6350 tx=1
                6650 RX = 1
                6670 tx=0
                6970 RX = 0
                6990 tx=1
                7290 RX = 1
                7310 tx=0
                7610 RX = 0
                7630 tx=1
                7930 RX = 1
                7950 tx=0
                8250 RX = 0
                8570 RX = 0
                8590 tx=1
                8890 RX = 1
                9210 RX = 1
                9230 tx=0
                9530 RX = 0
                9550 tx=1
                9850 RX = 1
                9870 tx=0
               10170 RX = 0
               10490 RX = 0
               10810 RX = 0
               10830 tx=1
               11130 RX = 1
               11450 RX = 1
               11470 tx=0
               11770 RX = 0
               11790 tx=1
               12090 RX = 1
               12410 RX = 1
               12430 tx=0
               12730 RX = 0
               13050 RX = 0
               13370 RX = 0
               13690 RX = 0
               14010 RX = 0
               14330 RX = 0
               14650 RX = 0
               14970 RX = 0
               15290 RX = 0
               15610 RX = 0
               15930 RX = 0
               16250 RX = 0
               16570 RX = 0
               16890 RX = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 17000
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9911.621 ; gain = 32.016 ; free physical = 42461 ; free virtual = 54113
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {20000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {32000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 32000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                4260 RX = 0
                4580 RX = 0
                5050 RX = 1
                5370 RX = 0
                5690 RX = 0
                6010 RX = 1
                6330 RX = 0
                6650 RX = 1
                6970 RX = 0
                7290 RX = 1
                7610 RX = 0
                7930 RX = 1
                8250 RX = 0
                8570 RX = 0
                8890 RX = 1
                9210 RX = 1
                9530 RX = 0
                9850 RX = 1
               10170 RX = 0
               10490 RX = 0
               10810 RX = 0
               11130 RX = 1
               11450 RX = 1
               11770 RX = 0
               12090 RX = 1
               12410 RX = 1
               12730 RX = 0
               13050 RX = 1
               13370 RX = 0
               13690 RX = 0
               14010 RX = 0
               14330 RX = 1
               14650 RX = 1
               14970 RX = 0
               15290 RX = 1
               15610 RX = 1
               15930 RX = 0
               16250 RX = 1
               16570 RX = 0
               16890 RX = 1
               17210 RX = 1
               17530 RX = 1
               17850 RX = 0
               18170 RX = 1
               18490 RX = 1
               18810 RX = 0
               19130 RX = 1
               19450 RX = 0
               19770 RX = 0
               20090 RX = 0
               20410 RX = 0
               20730 RX = 0
               21050 RX = 0
               21370 RX = 1
               21690 RX = 0
               22010 RX = 0
               22330 RX = 1
               22650 RX = 0
               22970 RX = 1
               23290 RX = 1
               23610 RX = 1
               23930 RX = 0
               24250 RX = 1
               24570 RX = 0
               24890 RX = 1
               25210 RX = 0
               25530 RX = 1
               25850 RX = 0
               26170 RX = 1
               26490 RX = 1
               26810 RX = 1
               27130 RX = 1
               27450 RX = 0
               27770 RX = 1
               28090 RX = 1
               28410 RX = 0
               28730 RX = 1
               29050 RX = 0
               29370 RX = 0
               29690 RX = 1
               30010 RX = 0
               30330 RX = 0
               30650 RX = 1
               30970 RX = 1
               31290 RX = 1
               31610 RX = 0
               31930 RX = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 32000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9938.633 ; gain = 27.012 ; free physical = 42345 ; free virtual = 54001
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {40000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source testbench.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {50000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 50000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                4260 RX = 0
                4580 RX = 0
                5050 RX = 1
                5370 RX = 0
                5690 RX = 0
                6010 RX = 1
                6330 RX = 0
                6650 RX = 1
                6970 RX = 0
                7290 RX = 1
                7610 RX = 0
                7930 RX = 1
                8250 RX = 0
                8570 RX = 0
                8890 RX = 1
                9210 RX = 1
                9530 RX = 0
                9850 RX = 1
               10170 RX = 0
               10490 RX = 0
               10810 RX = 0
               11130 RX = 1
               11450 RX = 1
               11770 RX = 0
               12090 RX = 1
               12410 RX = 1
               12730 RX = 0
               13050 RX = 1
               13370 RX = 0
               13690 RX = 0
               14010 RX = 0
               14330 RX = 1
               14650 RX = 1
               14970 RX = 0
               15290 RX = 1
               15610 RX = 1
               15930 RX = 0
               16250 RX = 1
               16570 RX = 0
               16890 RX = 1
               17210 RX = 1
               17530 RX = 1
               17850 RX = 0
               18170 RX = 1
               18490 RX = 1
               18810 RX = 0
               19130 RX = 1
               19450 RX = 0
               19770 RX = 0
               20090 RX = 0
               20410 RX = 0
               20730 RX = 0
               21050 RX = 0
               21370 RX = 1
               21690 RX = 0
               22010 RX = 0
               22330 RX = 1
               22650 RX = 0
               22970 RX = 1
               23290 RX = 1
               23610 RX = 1
               23930 RX = 0
               24250 RX = 1
               24570 RX = 0
               24890 RX = 1
               25210 RX = 0
               25530 RX = 1
               25850 RX = 0
               26170 RX = 1
               26490 RX = 1
               26810 RX = 1
               27130 RX = 1
               27450 RX = 0
               27770 RX = 1
               28090 RX = 1
               28410 RX = 0
               28730 RX = 1
               29050 RX = 0
               29370 RX = 0
               29690 RX = 1
               30010 RX = 0
               30330 RX = 0
               30650 RX = 1
               30970 RX = 1
               31290 RX = 1
               31610 RX = 0
               31930 RX = 1
               32250 RX = 0
               32570 RX = 0
               32890 RX = 0
               33210 RX = 1
               33530 RX = 1
               33850 RX = 0
               34170 RX = 1
               34490 RX = 1
               34810 RX = 0
               35130 RX = 1
               35450 RX = 0
               35770 RX = 0
               36090 RX = 0
               36410 RX = 1
               36730 RX = 0
               37050 RX = 0
               37370 RX = 1
               37690 RX = 1
               38010 RX = 0
               38330 RX = 1
               38650 RX = 0
               38970 RX = 1
               39290 RX = 0
               39610 RX = 0
               39930 RX = 0
               40250 RX = 0
               40570 RX = 1
               40890 RX = 0
               41210 RX = 0
               41530 RX = 1
               41850 RX = 0
               42170 RX = 1
               42490 RX = 0
               42810 RX = 0
               43130 RX = 0
               43450 RX = 0
               43770 RX = 1
               44090 RX = 0
               44410 RX = 0
               44730 RX = 1
               45050 RX = 0
               45370 RX = 1
               45690 RX = 0
               46010 RX = 0
               46330 RX = 0
               46650 RX = 0
               46970 RX = 1
               47290 RX = 0
               47610 RX = 0
               47930 RX = 1
               48250 RX = 0
               48570 RX = 1
               48890 RX = 0
               49210 RX = 0
               49530 RX = 0
               49850 RX = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9962.645 ; gain = 24.012 ; free physical = 42347 ; free virtual = 54005
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {10000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                4260 RX = 0
                4260 k =           0
                4580 RX = 0
                4580 k =           0
                5050 RX = 1
                5050 k =           0
                5370 RX = 0
                5370 k =           0
                5690 RX = 0
                5690 k =           0
                6010 RX = 1
                6010 k =           0
                6330 RX = 0
                6330 k =           0
                6650 RX = 1
                6650 k =           0
                6970 RX = 0
                6970 k =           0
                7290 RX = 1
                7290 k =           0
                7610 RX = 0
                7610 k =           0
                7930 RX = 1
                7930 k =           0
                8250 RX = 0
                8250 k =           0
                8570 RX = 0
                8570 k =           0
                8890 RX = 1
                8890 k =           0
                9210 RX = 1
                9210 k =           0
                9530 RX = 0
                9530 k =           0
                9850 RX = 1
                9850 k =           0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9978.652 ; gain = 16.008 ; free physical = 42271 ; free virtual = 53926
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                5050 RX = 1
                5050 k =           1
                5370 RX = 0
                5370 k =           2
                6010 RX = 1
                6010 k =           3
                6330 RX = 0
                6330 k =           4
                6650 RX = 1
                6650 k =           5
                6970 RX = 0
                6970 k =           6
                6990 CHAR = *
                7000 CHAR = *
                8420 RX = 0
                8420 k =           0
                8890 RX = 1
                8890 k =           1
                9530 RX = 0
                9530 k =           2
                9850 RX = 1
                9850 k =           3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10015.672 ; gain = 37.020 ; free physical = 42190 ; free virtual = 53845
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {20000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                5050 RX = 1
                5050 k =           1
                5370 RX = 0
                5370 k =           2
                6010 RX = 1
                6010 k =           3
                6330 RX = 0
                6330 k =           4
                6650 RX = 1
                6650 k =           5
                6970 RX = 0
                6970 k =           6
                7610 CHAR = *
                8420 RX = 0
                8420 k =           0
                8890 RX = 1
                8890 k =           1
                9530 RX = 0
                9530 k =           2
                9850 RX = 1
                9850 k =           3
               10170 RX = 0
               10170 k =           4
               11130 RX = 1
               11130 k =           5
               11770 RX = 0
               11770 k =           6
               12120 CHAR = *
               13050 RX = 1
               13050 k =           0
               13370 RX = 0
               13370 k =           1
               14330 RX = 1
               14330 k =           2
               14970 RX = 0
               14970 k =           3
               15290 RX = 1
               15290 k =           4
               15930 RX = 0
               15930 k =           5
               16250 RX = 1
               16250 k =           6
               16890 CHAR = U
               18170 RX = 1
               18170 k =           0
               18810 RX = 0
               18810 k =           1
               19130 RX = 1
               19130 k =           2
               19450 RX = 0
               19450 k =           3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10026.676 ; gain = 11.004 ; free physical = 42201 ; free virtual = 53857
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                5050 RX = 1
                5050 k =           1
                5370 RX = 0
                5370 k =           2
                6010 RX = 1
                6010 k =           3
                6330 RX = 0
                6330 k =           4
                6650 RX = 1
                6650 k =           5
                6970 RX = 0
                6970 k =           6
                7290 RX = 1
                7290 k =           7
                7930 CHAR = 
                8420 RX = 0
                8420 k =           0
                8890 RX = 1
                8890 k =           1
                9530 RX = 0
                9530 k =           2
                9850 RX = 1
                9850 k =           3
               10170 RX = 0
               10170 k =           4
               11130 RX = 1
               11130 k =           5
               11770 RX = 0
               11770 k =           6
               12090 RX = 1
               12090 k =           7
               12730 CHAR = 
               13540 RX = 0
               13540 k =           0
               14330 RX = 1
               14330 k =           1
               14970 RX = 0
               14970 k =           2
               15290 RX = 1
               15290 k =           3
               15930 RX = 0
               15930 k =           4
               16250 RX = 1
               16250 k =           5
               16570 RX = 0
               16570 k =           6
               16890 RX = 1
               16890 k =           7
               17240 CHAR = 
               18170 RX = 1
               18170 k =           0
               18810 RX = 0
               18810 k =           1
               19130 RX = 1
               19130 k =           2
               19450 RX = 0
               19450 k =           3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10031.680 ; gain = 5.004 ; free physical = 42204 ; free virtual = 53860
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {30000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 30000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                5050 RX = 1
                5050 k =           1
                5370 RX = 0
                5370 k =           2
                6010 RX = 1
                6010 k =           3
                6330 RX = 0
                6330 k =           4
                6650 RX = 1
                6650 k =           5
                6970 RX = 0
                6970 k =           6
                7290 RX = 1
                7290 k =           7
                7610 CHAR = 10101010
                8420 RX = 0
                8420 k =           0
                8890 RX = 1
                8890 k =           1
                9530 RX = 0
                9530 k =           2
                9850 RX = 1
                9850 k =           3
               10170 RX = 0
               10170 k =           4
               11130 RX = 1
               11130 k =           5
               11770 RX = 0
               11770 k =           6
               12090 RX = 1
               12090 k =           7
               12410 CHAR = 10101010
               13050 RX = 1
               13050 k =           0
               13370 RX = 0
               13370 k =           1
               14330 RX = 1
               14330 k =           2
               14970 RX = 0
               14970 k =           3
               15290 RX = 1
               15290 k =           4
               15930 RX = 0
               15930 k =           5
               16250 RX = 1
               16250 k =           6
               16570 RX = 0
               16570 k =           7
               16890 CHAR = 01010101
               18170 RX = 1
               18170 k =           0
               18810 RX = 0
               18810 k =           1
               19130 RX = 1
               19130 k =           2
               19450 RX = 0
               19450 k =           3
               21370 RX = 1
               21370 k =           4
               21690 RX = 0
               21690 k =           5
               22330 RX = 1
               22330 k =           6
               22650 RX = 0
               22650 k =           7
               22970 CHAR = 01010101
               24250 RX = 1
               24250 k =           0
               24570 RX = 0
               24570 k =           1
               24890 RX = 1
               24890 k =           2
               25210 RX = 0
               25210 k =           3
               25530 RX = 1
               25530 k =           4
               25850 RX = 0
               25850 k =           5
               26170 RX = 1
               26170 k =           6
               27450 RX = 0
               27450 k =           7
               27770 CHAR = 01010101
               28730 RX = 1
               28730 k =           0
               29050 RX = 0
               29050 k =           1
               29690 RX = 1
               29690 k =           2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10058.691 ; gain = 27.012 ; free physical = 42324 ; free virtual = 53990
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 30000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3640 i =           0
                3650 i =           1
                3660 i =           2
                3670 i =           3
                3680 i =           4
                3690 i =           5
                3700 i =           6
                3710 i =           7
                3720 i =           8
                3730 i =           9
                3740 i =          10
                3750 i =          11
                3760 i =          12
                3770 i =          13
                3780 i =          14
                3790 i =          15
                3800 i =          16
                3810 i =          17
                3820 i =          18
                3830 i =          19
                3840 i =          20
                3850 i =          21
                3860 i =          22
                3870 i =          23
                3880 i =          24
                3890 i =          25
                3900 i =          26
                3910 i =          27
                3920 i =          28
                3930 i =          29
                3940 i =          30
                3940 RX = 0
                3940 k =           0
                3950 i =           0
                3960 i =           0
                3970 i =           1
                3980 i =           2
                3990 i =           3
                4000 i =           4
                4010 i =           5
                4020 i =           6
                4030 i =           7
                4040 i =           8
                4050 i =           9
                4060 i =          10
                4070 i =          11
                4080 i =          12
                4090 i =          13
                4100 i =          14
                4110 i =          15
                4120 i =          16
                4130 i =          17
                4140 i =          18
                4150 i =          19
                4160 i =          20
                4170 i =          21
                4180 i =          22
                4190 i =          23
                4200 i =          24
                4210 i =          25
                4220 i =          26
                4230 i =          27
                4240 i =          28
                4250 i =          29
                4260 i =          30
                4260 RX = 0
                4260 k =           1
                4270 i =           0
                4280 i =           0
                4290 i =           1
                4300 i =           2
                4310 i =           3
                4320 i =           4
                4330 i =           5
                4340 i =           6
                4350 i =           7
                4360 i =           8
                4370 i =           9
                4380 i =          10
                4390 i =          11
                4400 i =          12
                4410 i =          13
                4420 i =          14
                4430 i =          15
                4440 i =          16
                4450 i =          17
                4460 i =          18
                4470 i =          19
                4480 i =          20
                4490 i =          21
                4500 i =          22
                4510 i =          23
                4520 i =          24
                4530 i =          25
                4540 i =          26
                4550 i =          27
                4560 i =          28
                4570 i =          29
                4580 i =          30
                4580 RX = 0
                4580 k =           2
                4590 i =           0
                4600 i =           0
                4610 i =           1
                4620 i =           2
                4630 i =           3
                4640 i =           4
                4650 i =           5
                4660 i =           6
                4670 i =           7
                4680 i =           8
                4690 i =           9
                4700 i =          10
                4710 i =          11
                4720 i =          12
                4730 i =          13
                4740 i =          14
                4750 i =           0
                4760 i =           1
                4770 i =           2
                4780 i =           3
                4790 i =           4
                4800 i =           5
                4810 i =           6
                4820 i =           7
                4830 i =           8
                4840 i =           9
                4850 i =          10
                4860 i =          11
                4870 i =          12
                4880 i =          13
                4890 i =          14
                4900 i =          15
                4910 i =          16
                4920 i =          17
                4930 i =          18
                4940 i =          19
                4950 i =          20
                4960 i =          21
                4970 i =          22
                4980 i =          23
                4990 i =          24
                5000 i =          25
                5010 i =          26
                5020 i =          27
                5030 i =          28
                5040 i =          29
                5050 i =          30
                5050 RX = 1
                5050 k =           3
                5060 i =           0
                5070 i =           0
                5080 i =           1
                5090 i =           2
                5100 i =           3
                5110 i =           4
                5120 i =           5
                5130 i =           6
                5140 i =           7
                5150 i =           8
                5160 i =           9
                5170 i =          10
                5180 i =          11
                5190 i =          12
                5200 i =          13
                5210 i =          14
                5220 i =          15
                5230 i =          16
                5240 i =          17
                5250 i =          18
                5260 i =          19
                5270 i =          20
                5280 i =          21
                5290 i =          22
                5300 i =          23
                5310 i =          24
                5320 i =          25
                5330 i =          26
                5340 i =          27
                5350 i =          28
                5360 i =          29
                5370 i =          30
                5370 RX = 0
                5370 k =           4
                5380 i =           0
                5390 i =           0
                5400 i =           1
                5410 i =           2
                5420 i =           3
                5430 i =           4
                5440 i =           5
                5450 i =           6
                5460 i =           7
                5470 i =           8
                5480 i =           9
                5490 i =          10
                5500 i =          11
                5510 i =          12
                5520 i =          13
                5530 i =          14
                5540 i =          15
                5550 i =          16
                5560 i =          17
                5570 i =          18
                5580 i =          19
                5590 i =          20
                5600 i =          21
                5610 i =          22
                5620 i =          23
                5630 i =          24
                5640 i =          25
                5650 i =          26
                5660 i =          27
                5670 i =          28
                5680 i =          29
                5690 i =          30
                5690 RX = 0
                5690 k =           5
                5700 i =           0
                5710 i =           0
                5720 i =           1
                5730 i =           2
                5740 i =           3
                5750 i =           4
                5760 i =           5
                5770 i =           6
                5780 i =           7
                5790 i =           8
                5800 i =           9
                5810 i =          10
                5820 i =          11
                5830 i =          12
                5840 i =          13
                5850 i =          14
                5860 i =          15
                5870 i =          16
                5880 i =          17
                5890 i =          18
                5900 i =          19
                5910 i =          20
                5920 i =          21
                5930 i =          22
                5940 i =          23
                5950 i =          24
                5960 i =          25
                5970 i =          26
                5980 i =          27
                5990 i =          28
                6000 i =          29
                6010 i =          30
                6010 RX = 1
                6010 k =           6
                6020 i =           0
                6030 i =           0
                6040 i =           1
                6050 i =           2
                6060 i =           3
                6070 i =           4
                6080 i =           5
                6090 i =           6
                6100 i =           7
                6110 i =           8
                6120 i =           9
                6130 i =          10
                6140 i =          11
                6150 i =          12
                6160 i =          13
                6170 i =          14
                6180 i =          15
                6190 i =          16
                6200 i =          17
                6210 i =          18
                6220 i =          19
                6230 i =          20
                6240 i =          21
                6250 i =          22
                6260 i =          23
                6270 i =          24
                6280 i =          25
                6290 i =          26
                6300 i =          27
                6310 i =          28
                6320 i =          29
                6330 i =          30
                6330 RX = 0
                6330 k =           7
                6340 i =          31
                6650 CHAR = 01001000
                6840 i =           0
                6850 i =           1
                6860 i =           2
                6870 i =           3
                6880 i =           4
                6890 i =           5
                6900 i =           6
                6910 i =           7
                6920 i =           8
                6930 i =           9
                6940 i =          10
                6950 i =          11
                6960 i =          12
                6970 i =          13
                6980 i =          14
                6990 i =           0
                7000 i =           1
                7010 i =           2
                7020 i =           3
                7030 i =           4
                7040 i =           5
                7050 i =           6
                7060 i =           7
                7070 i =           8
                7080 i =           9
                7090 i =          10
                7100 i =          11
                7110 i =          12
                7120 i =          13
                7130 i =          14
                7140 i =          15
                7150 i =          16
                7160 i =          17
                7170 i =          18
                7180 i =          19
                7190 i =          20
                7200 i =          21
                7210 i =          22
                7220 i =          23
                7230 i =          24
                7240 i =          25
                7250 i =          26
                7260 i =          27
                7270 i =          28
                7280 i =          29
                7290 i =          30
                7290 RX = 1
                7290 k =           0
                7300 i =           0
                7310 i =           0
                7320 i =           1
                7330 i =           2
                7340 i =           3
                7350 i =           4
                7360 i =           5
                7370 i =           6
                7380 i =           7
                7390 i =           8
                7400 i =           9
                7410 i =          10
                7420 i =          11
                7430 i =          12
                7440 i =          13
                7450 i =          14
                7460 i =          15
                7470 i =          16
                7480 i =          17
                7490 i =          18
                7500 i =          19
                7510 i =          20
                7520 i =          21
                7530 i =          22
                7540 i =          23
                7550 i =          24
                7560 i =          25
                7570 i =          26
                7580 i =          27
                7590 i =          28
                7600 i =          29
                7610 i =          30
                7610 RX = 0
                7610 k =           1
                7620 i =           0
                7630 i =           0
                7640 i =           1
                7650 i =           2
                7660 i =           3
                7670 i =           4
                7680 i =           5
                7690 i =           6
                7700 i =           7
                7710 i =           8
                7720 i =           9
                7730 i =          10
                7740 i =          11
                7750 i =          12
                7760 i =          13
                7770 i =          14
                7780 i =          15
                7790 i =          16
                7800 i =          17
                7810 i =          18
                7820 i =          19
                7830 i =          20
                7840 i =          21
                7850 i =          22
                7860 i =          23
                7870 i =          24
                7880 i =          25
                7890 i =          26
                7900 i =          27
                7910 i =          28
                7920 i =          29
                7930 i =          30
                7930 RX = 1
                7930 k =           2
                7940 i =           0
                7950 i =           0
                7960 i =           1
                7970 i =           2
                7980 i =           3
                7990 i =           4
                8000 i =           5
                8010 i =           6
                8020 i =           7
                8030 i =           8
                8040 i =           9
                8050 i =          10
                8060 i =          11
                8070 i =          12
                8080 i =          13
                8090 i =          14
                8100 i =          15
                8110 i =          16
                8120 i =          17
                8130 i =          18
                8140 i =          19
                8150 i =          20
                8160 i =          21
                8170 i =          22
                8180 i =          23
                8190 i =          24
                8200 i =          25
                8210 i =          26
                8220 i =          27
                8230 i =          28
                8240 i =          29
                8250 i =          30
                8250 RX = 0
                8250 k =           3
                8260 i =           0
                8270 i =           0
                8280 i =           1
                8290 i =           2
                8300 i =           3
                8310 i =           4
                8320 i =           5
                8330 i =           6
                8340 i =           7
                8350 i =           8
                8360 i =           9
                8370 i =          10
                8380 i =          11
                8390 i =          12
                8400 i =          13
                8410 i =          14
                8420 i =          15
                8430 i =          16
                8440 i =          17
                8450 i =          18
                8460 i =          19
                8470 i =          20
                8480 i =          21
                8490 i =          22
                8500 i =          23
                8510 i =          24
                8520 i =          25
                8530 i =          26
                8540 i =          27
                8550 i =          28
                8560 i =          29
                8570 i =          30
                8570 RX = 0
                8570 k =           4
                8580 i =           0
                8590 i =           0
                8600 i =           1
                8610 i =           2
                8620 i =           3
                8630 i =           4
                8640 i =           5
                8650 i =           6
                8660 i =           7
                8670 i =           8
                8680 i =           9
                8690 i =          10
                8700 i =          11
                8710 i =          12
                8720 i =          13
                8730 i =          14
                8740 i =          15
                8750 i =          16
                8760 i =          17
                8770 i =          18
                8780 i =          19
                8790 i =          20
                8800 i =          21
                8810 i =          22
                8820 i =          23
                8830 i =          24
                8840 i =          25
                8850 i =          26
                8860 i =          27
                8870 i =          28
                8880 i =          29
                8890 i =          30
                8890 RX = 1
                8890 k =           5
                8900 i =           0
                8910 i =           0
                8920 i =           1
                8930 i =           2
                8940 i =           3
                8950 i =           4
                8960 i =           5
                8970 i =           6
                8980 i =           7
                8990 i =           8
                9000 i =           9
                9010 i =          10
                9020 i =          11
                9030 i =          12
                9040 i =          13
                9050 i =          14
                9060 i =          15
                9070 i =          16
                9080 i =          17
                9090 i =          18
                9100 i =          19
                9110 i =          20
                9120 i =          21
                9130 i =          22
                9140 i =          23
                9150 i =          24
                9160 i =          25
                9170 i =          26
                9180 i =          27
                9190 i =          28
                9200 i =          29
                9210 i =          30
                9210 RX = 1
                9210 k =           6
                9220 i =           0
                9230 i =           0
                9240 i =           1
                9250 i =           2
                9260 i =           3
                9270 i =           4
                9280 i =           5
                9290 i =           6
                9300 i =           7
                9310 i =           8
                9320 i =           9
                9330 i =          10
                9340 i =          11
                9350 i =          12
                9360 i =          13
                9370 i =          14
                9380 i =          15
                9390 i =          16
                9400 i =          17
                9410 i =          18
                9420 i =          19
                9430 i =          20
                9440 i =          21
                9450 i =          22
                9460 i =          23
                9470 i =          24
                9480 i =          25
                9490 i =          26
                9500 i =          27
                9510 i =          28
                9520 i =          29
                9530 i =          30
                9530 RX = 0
                9530 k =           7
                9540 i =          31
                9850 CHAR = 01100101
               10040 i =           0
               10050 i =           1
               10060 i =           2
               10070 i =           3
               10080 i =           4
               10090 i =           5
               10100 i =           6
               10110 i =           7
               10120 i =           8
               10130 i =           9
               10140 i =          10
               10150 i =          11
               10160 i =          12
               10170 i =          13
               10180 i =          14
               10190 i =          15
               10200 i =          16
               10210 i =          17
               10220 i =          18
               10230 i =          19
               10240 i =          20
               10250 i =          21
               10260 i =          22
               10270 i =          23
               10280 i =          24
               10290 i =          25
               10300 i =          26
               10310 i =          27
               10320 i =          28
               10330 i =          29
               10340 i =          30
               10340 RX = 0
               10340 k =           0
               10350 i =           0
               10360 i =           0
               10370 i =           1
               10380 i =           2
               10390 i =           3
               10400 i =           4
               10410 i =           5
               10420 i =           6
               10430 i =           7
               10440 i =           8
               10450 i =           9
               10460 i =          10
               10470 i =          11
               10480 i =          12
               10490 i =          13
               10500 i =          14
               10510 i =          15
               10520 i =          16
               10530 i =          17
               10540 i =          18
               10550 i =          19
               10560 i =          20
               10570 i =          21
               10580 i =          22
               10590 i =          23
               10600 i =          24
               10610 i =          25
               10620 i =          26
               10630 i =          27
               10640 i =          28
               10650 i =          29
               10660 i =          30
               10660 RX = 0
               10660 k =           1
               10670 i =           0
               10680 i =           0
               10690 i =           1
               10700 i =           2
               10710 i =           3
               10720 i =           4
               10730 i =           5
               10740 i =           6
               10750 i =           7
               10760 i =           8
               10770 i =           9
               10780 i =          10
               10790 i =          11
               10800 i =          12
               10810 i =          13
               10820 i =          14
               10830 i =           0
               10840 i =           1
               10850 i =           2
               10860 i =           3
               10870 i =           4
               10880 i =           5
               10890 i =           6
               10900 i =           7
               10910 i =           8
               10920 i =           9
               10930 i =          10
               10940 i =          11
               10950 i =          12
               10960 i =          13
               10970 i =          14
               10980 i =          15
               10990 i =          16
               11000 i =          17
               11010 i =          18
               11020 i =          19
               11030 i =          20
               11040 i =          21
               11050 i =          22
               11060 i =          23
               11070 i =          24
               11080 i =          25
               11090 i =          26
               11100 i =          27
               11110 i =          28
               11120 i =          29
               11130 i =          30
               11130 RX = 1
               11130 k =           2
               11140 i =           0
               11150 i =           0
               11160 i =           1
               11170 i =           2
               11180 i =           3
               11190 i =           4
               11200 i =           5
               11210 i =           6
               11220 i =           7
               11230 i =           8
               11240 i =           9
               11250 i =          10
               11260 i =          11
               11270 i =          12
               11280 i =          13
               11290 i =          14
               11300 i =          15
               11310 i =          16
               11320 i =          17
               11330 i =          18
               11340 i =          19
               11350 i =          20
               11360 i =          21
               11370 i =          22
               11380 i =          23
               11390 i =          24
               11400 i =          25
               11410 i =          26
               11420 i =          27
               11430 i =          28
               11440 i =          29
               11450 i =          30
               11450 RX = 1
               11450 k =           3
               11460 i =           0
               11470 i =           0
               11480 i =           1
               11490 i =           2
               11500 i =           3
               11510 i =           4
               11520 i =           5
               11530 i =           6
               11540 i =           7
               11550 i =           8
               11560 i =           9
               11570 i =          10
               11580 i =          11
               11590 i =          12
               11600 i =          13
               11610 i =          14
               11620 i =          15
               11630 i =          16
               11640 i =          17
               11650 i =          18
               11660 i =          19
               11670 i =          20
               11680 i =          21
               11690 i =          22
               11700 i =          23
               11710 i =          24
               11720 i =          25
               11730 i =          26
               11740 i =          27
               11750 i =          28
               11760 i =          29
               11770 i =          30
               11770 RX = 0
               11770 k =           4
               11780 i =           0
               11790 i =           0
               11800 i =           1
               11810 i =           2
               11820 i =           3
               11830 i =           4
               11840 i =           5
               11850 i =           6
               11860 i =           7
               11870 i =           8
               11880 i =           9
               11890 i =          10
               11900 i =          11
               11910 i =          12
               11920 i =          13
               11930 i =          14
               11940 i =          15
               11950 i =          16
               11960 i =          17
               11970 i =          18
               11980 i =          19
               11990 i =          20
               12000 i =          21
               12010 i =          22
               12020 i =          23
               12030 i =          24
               12040 i =          25
               12050 i =          26
               12060 i =          27
               12070 i =          28
               12080 i =          29
               12090 i =          30
               12090 RX = 1
               12090 k =           5
               12100 i =           0
               12110 i =           0
               12120 i =           1
               12130 i =           2
               12140 i =           3
               12150 i =           4
               12160 i =           5
               12170 i =           6
               12180 i =           7
               12190 i =           8
               12200 i =           9
               12210 i =          10
               12220 i =          11
               12230 i =          12
               12240 i =          13
               12250 i =          14
               12260 i =          15
               12270 i =          16
               12280 i =          17
               12290 i =          18
               12300 i =          19
               12310 i =          20
               12320 i =          21
               12330 i =          22
               12340 i =          23
               12350 i =          24
               12360 i =          25
               12370 i =          26
               12380 i =          27
               12390 i =          28
               12400 i =          29
               12410 i =          30
               12410 RX = 1
               12410 k =           6
               12420 i =           0
               12430 i =           0
               12440 i =           1
               12450 i =           2
               12460 i =           3
               12470 i =           4
               12480 i =           5
               12490 i =           6
               12500 i =           7
               12510 i =           8
               12520 i =           9
               12530 i =          10
               12540 i =          11
               12550 i =          12
               12560 i =          13
               12570 i =          14
               12580 i =          15
               12590 i =          16
               12600 i =          17
               12610 i =          18
               12620 i =          19
               12630 i =          20
               12640 i =          21
               12650 i =          22
               12660 i =          23
               12670 i =          24
               12680 i =          25
               12690 i =          26
               12700 i =          27
               12710 i =          28
               12720 i =          29
               12730 i =          30
               12730 RX = 0
               12730 k =           7
               12740 i =          31
               13050 CHAR = 01101100
               13240 i =           0
               13250 i =           1
               13260 i =           2
               13270 i =           3
               13280 i =           4
               13290 i =           5
               13300 i =           6
               13310 i =           7
               13320 i =           8
               13330 i =           9
               13340 i =          10
               13350 i =          11
               13360 i =          12
               13370 i =          13
               13380 i =          14
               13390 i =          15
               13400 i =          16
               13410 i =          17
               13420 i =          18
               13430 i =          19
               13440 i =          20
               13450 i =          21
               13460 i =          22
               13470 i =          23
               13480 i =          24
               13490 i =          25
               13500 i =          26
               13510 i =          27
               13520 i =          28
               13530 i =          29
               13540 i =          30
               13540 RX = 0
               13540 k =           0
               13550 i =           0
               13560 i =           0
               13570 i =           1
               13580 i =           2
               13590 i =           3
               13600 i =           4
               13610 i =           5
               13620 i =           6
               13630 i =           7
               13640 i =           8
               13650 i =           9
               13660 i =          10
               13670 i =          11
               13680 i =          12
               13690 i =          13
               13700 i =          14
               13710 i =          15
               13720 i =          16
               13730 i =          17
               13740 i =          18
               13750 i =          19
               13760 i =          20
               13770 i =          21
               13780 i =          22
               13790 i =          23
               13800 i =          24
               13810 i =          25
               13820 i =          26
               13830 i =          27
               13840 i =          28
               13850 i =          29
               13860 i =          30
               13860 RX = 0
               13860 k =           1
               13870 i =           0
               13880 i =           0
               13890 i =           1
               13900 i =           2
               13910 i =           3
               13920 i =           4
               13930 i =           5
               13940 i =           6
               13950 i =           7
               13960 i =           8
               13970 i =           9
               13980 i =          10
               13990 i =          11
               14000 i =          12
               14010 i =          13
               14020 i =          14
               14030 i =           0
               14040 i =           1
               14050 i =           2
               14060 i =           3
               14070 i =           4
               14080 i =           5
               14090 i =           6
               14100 i =           7
               14110 i =           8
               14120 i =           9
               14130 i =          10
               14140 i =          11
               14150 i =          12
               14160 i =          13
               14170 i =          14
               14180 i =          15
               14190 i =          16
               14200 i =          17
               14210 i =          18
               14220 i =          19
               14230 i =          20
               14240 i =          21
               14250 i =          22
               14260 i =          23
               14270 i =          24
               14280 i =          25
               14290 i =          26
               14300 i =          27
               14310 i =          28
               14320 i =          29
               14330 i =          30
               14330 RX = 1
               14330 k =           2
               14340 i =           0
               14350 i =           0
               14360 i =           1
               14370 i =           2
               14380 i =           3
               14390 i =           4
               14400 i =           5
               14410 i =           6
               14420 i =           7
               14430 i =           8
               14440 i =           9
               14450 i =          10
               14460 i =          11
               14470 i =          12
               14480 i =          13
               14490 i =          14
               14500 i =          15
               14510 i =          16
               14520 i =          17
               14530 i =          18
               14540 i =          19
               14550 i =          20
               14560 i =          21
               14570 i =          22
               14580 i =          23
               14590 i =          24
               14600 i =          25
               14610 i =          26
               14620 i =          27
               14630 i =          28
               14640 i =          29
               14650 i =          30
               14650 RX = 1
               14650 k =           3
               14660 i =           0
               14670 i =           0
               14680 i =           1
               14690 i =           2
               14700 i =           3
               14710 i =           4
               14720 i =           5
               14730 i =           6
               14740 i =           7
               14750 i =           8
               14760 i =           9
               14770 i =          10
               14780 i =          11
               14790 i =          12
               14800 i =          13
               14810 i =          14
               14820 i =          15
               14830 i =          16
               14840 i =          17
               14850 i =          18
               14860 i =          19
               14870 i =          20
               14880 i =          21
               14890 i =          22
               14900 i =          23
               14910 i =          24
               14920 i =          25
               14930 i =          26
               14940 i =          27
               14950 i =          28
               14960 i =          29
               14970 i =          30
               14970 RX = 0
               14970 k =           4
               14980 i =           0
               14990 i =           0
               15000 i =           1
               15010 i =           2
               15020 i =           3
               15030 i =           4
               15040 i =           5
               15050 i =           6
               15060 i =           7
               15070 i =           8
               15080 i =           9
               15090 i =          10
               15100 i =          11
               15110 i =          12
               15120 i =          13
               15130 i =          14
               15140 i =          15
               15150 i =          16
               15160 i =          17
               15170 i =          18
               15180 i =          19
               15190 i =          20
               15200 i =          21
               15210 i =          22
               15220 i =          23
               15230 i =          24
               15240 i =          25
               15250 i =          26
               15260 i =          27
               15270 i =          28
               15280 i =          29
               15290 i =          30
               15290 RX = 1
               15290 k =           5
               15300 i =           0
               15310 i =           0
               15320 i =           1
               15330 i =           2
               15340 i =           3
               15350 i =           4
               15360 i =           5
               15370 i =           6
               15380 i =           7
               15390 i =           8
               15400 i =           9
               15410 i =          10
               15420 i =          11
               15430 i =          12
               15440 i =          13
               15450 i =          14
               15460 i =          15
               15470 i =          16
               15480 i =          17
               15490 i =          18
               15500 i =          19
               15510 i =          20
               15520 i =          21
               15530 i =          22
               15540 i =          23
               15550 i =          24
               15560 i =          25
               15570 i =          26
               15580 i =          27
               15590 i =          28
               15600 i =          29
               15610 i =          30
               15610 RX = 1
               15610 k =           6
               15620 i =           0
               15630 i =           0
               15640 i =           1
               15650 i =           2
               15660 i =           3
               15670 i =           4
               15680 i =           5
               15690 i =           6
               15700 i =           7
               15710 i =           8
               15720 i =           9
               15730 i =          10
               15740 i =          11
               15750 i =          12
               15760 i =          13
               15770 i =          14
               15780 i =          15
               15790 i =          16
               15800 i =          17
               15810 i =          18
               15820 i =          19
               15830 i =          20
               15840 i =          21
               15850 i =          22
               15860 i =          23
               15870 i =          24
               15880 i =          25
               15890 i =          26
               15900 i =          27
               15910 i =          28
               15920 i =          29
               15930 i =          30
               15930 RX = 0
               15930 k =           7
               15940 i =          31
               16250 CHAR = 01101100
               16440 i =           0
               16450 i =           1
               16460 i =           2
               16470 i =           3
               16480 i =           4
               16490 i =           5
               16500 i =           6
               16510 i =           7
               16520 i =           8
               16530 i =           9
               16540 i =          10
               16550 i =          11
               16560 i =          12
               16570 i =          13
               16580 i =          14
               16590 i =           0
               16600 i =           1
               16610 i =           2
               16620 i =           3
               16630 i =           4
               16640 i =           5
               16650 i =           6
               16660 i =           7
               16670 i =           8
               16680 i =           9
               16690 i =          10
               16700 i =          11
               16710 i =          12
               16720 i =          13
               16730 i =          14
               16740 i =          15
               16750 i =          16
               16760 i =          17
               16770 i =          18
               16780 i =          19
               16790 i =          20
               16800 i =          21
               16810 i =          22
               16820 i =          23
               16830 i =          24
               16840 i =          25
               16850 i =          26
               16860 i =          27
               16870 i =          28
               16880 i =          29
               16890 i =          30
               16890 RX = 1
               16890 k =           0
               16900 i =           0
               16910 i =           0
               16920 i =           1
               16930 i =           2
               16940 i =           3
               16950 i =           4
               16960 i =           5
               16970 i =           6
               16980 i =           7
               16990 i =           8
               17000 i =           9
               17010 i =          10
               17020 i =          11
               17030 i =          12
               17040 i =          13
               17050 i =          14
               17060 i =          15
               17070 i =          16
               17080 i =          17
               17090 i =          18
               17100 i =          19
               17110 i =          20
               17120 i =          21
               17130 i =          22
               17140 i =          23
               17150 i =          24
               17160 i =          25
               17170 i =          26
               17180 i =          27
               17190 i =          28
               17200 i =          29
               17210 i =          30
               17210 RX = 1
               17210 k =           1
               17220 i =           0
               17230 i =           0
               17240 i =           1
               17250 i =           2
               17260 i =           3
               17270 i =           4
               17280 i =           5
               17290 i =           6
               17300 i =           7
               17310 i =           8
               17320 i =           9
               17330 i =          10
               17340 i =          11
               17350 i =          12
               17360 i =          13
               17370 i =          14
               17380 i =          15
               17390 i =          16
               17400 i =          17
               17410 i =          18
               17420 i =          19
               17430 i =          20
               17440 i =          21
               17450 i =          22
               17460 i =          23
               17470 i =          24
               17480 i =          25
               17490 i =          26
               17500 i =          27
               17510 i =          28
               17520 i =          29
               17530 i =          30
               17530 RX = 1
               17530 k =           2
               17540 i =           0
               17550 i =           0
               17560 i =           1
               17570 i =           2
               17580 i =           3
               17590 i =           4
               17600 i =           5
               17610 i =           6
               17620 i =           7
               17630 i =           8
               17640 i =           9
               17650 i =          10
               17660 i =          11
               17670 i =          12
               17680 i =          13
               17690 i =          14
               17700 i =          15
               17710 i =          16
               17720 i =          17
               17730 i =          18
               17740 i =          19
               17750 i =          20
               17760 i =          21
               17770 i =          22
               17780 i =          23
               17790 i =          24
               17800 i =          25
               17810 i =          26
               17820 i =          27
               17830 i =          28
               17840 i =          29
               17850 i =          30
               17850 RX = 0
               17850 k =           3
               17860 i =           0
               17870 i =           0
               17880 i =           1
               17890 i =           2
               17900 i =           3
               17910 i =           4
               17920 i =           5
               17930 i =           6
               17940 i =           7
               17950 i =           8
               17960 i =           9
               17970 i =          10
               17980 i =          11
               17990 i =          12
               18000 i =          13
               18010 i =          14
               18020 i =          15
               18030 i =          16
               18040 i =          17
               18050 i =          18
               18060 i =          19
               18070 i =          20
               18080 i =          21
               18090 i =          22
               18100 i =          23
               18110 i =          24
               18120 i =          25
               18130 i =          26
               18140 i =          27
               18150 i =          28
               18160 i =          29
               18170 i =          30
               18170 RX = 1
               18170 k =           4
               18180 i =           0
               18190 i =           0
               18200 i =           1
               18210 i =           2
               18220 i =           3
               18230 i =           4
               18240 i =           5
               18250 i =           6
               18260 i =           7
               18270 i =           8
               18280 i =           9
               18290 i =          10
               18300 i =          11
               18310 i =          12
               18320 i =          13
               18330 i =          14
               18340 i =          15
               18350 i =          16
               18360 i =          17
               18370 i =          18
               18380 i =          19
               18390 i =          20
               18400 i =          21
               18410 i =          22
               18420 i =          23
               18430 i =          24
               18440 i =          25
               18450 i =          26
               18460 i =          27
               18470 i =          28
               18480 i =          29
               18490 i =          30
               18490 RX = 1
               18490 k =           5
               18500 i =           0
               18510 i =           0
               18520 i =           1
               18530 i =           2
               18540 i =           3
               18550 i =           4
               18560 i =           5
               18570 i =           6
               18580 i =           7
               18590 i =           8
               18600 i =           9
               18610 i =          10
               18620 i =          11
               18630 i =          12
               18640 i =          13
               18650 i =          14
               18660 i =          15
               18670 i =          16
               18680 i =          17
               18690 i =          18
               18700 i =          19
               18710 i =          20
               18720 i =          21
               18730 i =          22
               18740 i =          23
               18750 i =          24
               18760 i =          25
               18770 i =          26
               18780 i =          27
               18790 i =          28
               18800 i =          29
               18810 i =          30
               18810 RX = 0
               18810 k =           6
               18820 i =           0
               18830 i =           0
               18840 i =           1
               18850 i =           2
               18860 i =           3
               18870 i =           4
               18880 i =           5
               18890 i =           6
               18900 i =           7
               18910 i =           8
               18920 i =           9
               18930 i =          10
               18940 i =          11
               18950 i =          12
               18960 i =          13
               18970 i =          14
               18980 i =          15
               18990 i =          16
               19000 i =          17
               19010 i =          18
               19020 i =          19
               19030 i =          20
               19040 i =          21
               19050 i =          22
               19060 i =          23
               19070 i =          24
               19080 i =          25
               19090 i =          26
               19100 i =          27
               19110 i =          28
               19120 i =          29
               19130 i =          30
               19130 RX = 1
               19130 k =           7
               19140 i =          31
               19450 CHAR = 10110111
               19640 i =           0
               19650 i =           1
               19660 i =           2
               19670 i =           3
               19680 i =           4
               19690 i =           5
               19700 i =           6
               19710 i =           7
               19720 i =           8
               19730 i =           9
               19740 i =          10
               19750 i =          11
               19760 i =          12
               19770 i =          13
               19780 i =          14
               19790 i =          15
               19800 i =          16
               19810 i =          17
               19820 i =          18
               19830 i =          19
               19840 i =          20
               19850 i =          21
               19860 i =          22
               19870 i =          23
               19880 i =          24
               19890 i =          25
               19900 i =          26
               19910 i =          27
               19920 i =          28
               19930 i =          29
               19940 i =          30
               19940 RX = 0
               19940 k =           0
               19950 i =           0
               19960 i =           0
               19970 i =           1
               19980 i =           2
               19990 i =           3
               20000 i =           4
               20010 i =           5
               20020 i =           6
               20030 i =           7
               20040 i =           8
               20050 i =           9
               20060 i =          10
               20070 i =          11
               20080 i =          12
               20090 i =          13
               20100 i =          14
               20110 i =          15
               20120 i =          16
               20130 i =          17
               20140 i =          18
               20150 i =          19
               20160 i =          20
               20170 i =          21
               20180 i =          22
               20190 i =          23
               20200 i =          24
               20210 i =          25
               20220 i =          26
               20230 i =          27
               20240 i =          28
               20250 i =          29
               20260 i =          30
               20260 RX = 0
               20260 k =           1
               20270 i =           0
               20280 i =           0
               20290 i =           1
               20300 i =           2
               20310 i =           3
               20320 i =           4
               20330 i =           5
               20340 i =           6
               20350 i =           7
               20360 i =           8
               20370 i =           9
               20380 i =          10
               20390 i =          11
               20400 i =          12
               20410 i =          13
               20420 i =          14
               20430 i =          15
               20440 i =          16
               20450 i =          17
               20460 i =          18
               20470 i =          19
               20480 i =          20
               20490 i =          21
               20500 i =          22
               20510 i =          23
               20520 i =          24
               20530 i =          25
               20540 i =          26
               20550 i =          27
               20560 i =          28
               20570 i =          29
               20580 i =          30
               20580 RX = 0
               20580 k =           2
               20590 i =           0
               20600 i =           0
               20610 i =           1
               20620 i =           2
               20630 i =           3
               20640 i =           4
               20650 i =           5
               20660 i =           6
               20670 i =           7
               20680 i =           8
               20690 i =           9
               20700 i =          10
               20710 i =          11
               20720 i =          12
               20730 i =          13
               20740 i =          14
               20750 i =          15
               20760 i =          16
               20770 i =          17
               20780 i =          18
               20790 i =          19
               20800 i =          20
               20810 i =          21
               20820 i =          22
               20830 i =          23
               20840 i =          24
               20850 i =          25
               20860 i =          26
               20870 i =          27
               20880 i =          28
               20890 i =          29
               20900 i =          30
               20900 RX = 0
               20900 k =           3
               20910 i =           0
               20920 i =           0
               20930 i =           1
               20940 i =           2
               20950 i =           3
               20960 i =           4
               20970 i =           5
               20980 i =           6
               20990 i =           7
               21000 i =           8
               21010 i =           9
               21020 i =          10
               21030 i =          11
               21040 i =          12
               21050 i =          13
               21060 i =          14
               21070 i =           0
               21080 i =           1
               21090 i =           2
               21100 i =           3
               21110 i =           4
               21120 i =           5
               21130 i =           6
               21140 i =           7
               21150 i =           8
               21160 i =           9
               21170 i =          10
               21180 i =          11
               21190 i =          12
               21200 i =          13
               21210 i =          14
               21220 i =          15
               21230 i =          16
               21240 i =          17
               21250 i =          18
               21260 i =          19
               21270 i =          20
               21280 i =          21
               21290 i =          22
               21300 i =          23
               21310 i =          24
               21320 i =          25
               21330 i =          26
               21340 i =          27
               21350 i =          28
               21360 i =          29
               21370 i =          30
               21370 RX = 1
               21370 k =           4
               21380 i =           0
               21390 i =           0
               21400 i =           1
               21410 i =           2
               21420 i =           3
               21430 i =           4
               21440 i =           5
               21450 i =           6
               21460 i =           7
               21470 i =           8
               21480 i =           9
               21490 i =          10
               21500 i =          11
               21510 i =          12
               21520 i =          13
               21530 i =          14
               21540 i =          15
               21550 i =          16
               21560 i =          17
               21570 i =          18
               21580 i =          19
               21590 i =          20
               21600 i =          21
               21610 i =          22
               21620 i =          23
               21630 i =          24
               21640 i =          25
               21650 i =          26
               21660 i =          27
               21670 i =          28
               21680 i =          29
               21690 i =          30
               21690 RX = 0
               21690 k =           5
               21700 i =           0
               21710 i =           0
               21720 i =           1
               21730 i =           2
               21740 i =           3
               21750 i =           4
               21760 i =           5
               21770 i =           6
               21780 i =           7
               21790 i =           8
               21800 i =           9
               21810 i =          10
               21820 i =          11
               21830 i =          12
               21840 i =          13
               21850 i =          14
               21860 i =          15
               21870 i =          16
               21880 i =          17
               21890 i =          18
               21900 i =          19
               21910 i =          20
               21920 i =          21
               21930 i =          22
               21940 i =          23
               21950 i =          24
               21960 i =          25
               21970 i =          26
               21980 i =          27
               21990 i =          28
               22000 i =          29
               22010 i =          30
               22010 RX = 0
               22010 k =           6
               22020 i =           0
               22030 i =           0
               22040 i =           1
               22050 i =           2
               22060 i =           3
               22070 i =           4
               22080 i =           5
               22090 i =           6
               22100 i =           7
               22110 i =           8
               22120 i =           9
               22130 i =          10
               22140 i =          11
               22150 i =          12
               22160 i =          13
               22170 i =          14
               22180 i =          15
               22190 i =          16
               22200 i =          17
               22210 i =          18
               22220 i =          19
               22230 i =          20
               22240 i =          21
               22250 i =          22
               22260 i =          23
               22270 i =          24
               22280 i =          25
               22290 i =          26
               22300 i =          27
               22310 i =          28
               22320 i =          29
               22330 i =          30
               22330 RX = 1
               22330 k =           7
               22340 i =          31
               22650 CHAR = 10010000
               23800 i =           0
               23810 i =           1
               23820 i =           2
               23830 i =           3
               23840 i =           4
               23850 i =           5
               23860 i =           6
               23870 i =           7
               23880 i =           8
               23890 i =           9
               23900 i =          10
               23910 i =          11
               23920 i =          12
               23930 i =          13
               23940 i =          14
               23950 i =           0
               23960 i =           1
               23970 i =           2
               23980 i =           3
               23990 i =           4
               24000 i =           5
               24010 i =           6
               24020 i =           7
               24030 i =           8
               24040 i =           9
               24050 i =          10
               24060 i =          11
               24070 i =          12
               24080 i =          13
               24090 i =          14
               24100 i =          15
               24110 i =          16
               24120 i =          17
               24130 i =          18
               24140 i =          19
               24150 i =          20
               24160 i =          21
               24170 i =          22
               24180 i =          23
               24190 i =          24
               24200 i =          25
               24210 i =          26
               24220 i =          27
               24230 i =          28
               24240 i =          29
               24250 i =          30
               24250 RX = 1
               24250 k =           0
               24260 i =           0
               24270 i =           0
               24280 i =           1
               24290 i =           2
               24300 i =           3
               24310 i =           4
               24320 i =           5
               24330 i =           6
               24340 i =           7
               24350 i =           8
               24360 i =           9
               24370 i =          10
               24380 i =          11
               24390 i =          12
               24400 i =          13
               24410 i =          14
               24420 i =          15
               24430 i =          16
               24440 i =          17
               24450 i =          18
               24460 i =          19
               24470 i =          20
               24480 i =          21
               24490 i =          22
               24500 i =          23
               24510 i =          24
               24520 i =          25
               24530 i =          26
               24540 i =          27
               24550 i =          28
               24560 i =          29
               24570 i =          30
               24570 RX = 0
               24570 k =           1
               24580 i =           0
               24590 i =           0
               24600 i =           1
               24610 i =           2
               24620 i =           3
               24630 i =           4
               24640 i =           5
               24650 i =           6
               24660 i =           7
               24670 i =           8
               24680 i =           9
               24690 i =          10
               24700 i =          11
               24710 i =          12
               24720 i =          13
               24730 i =          14
               24740 i =          15
               24750 i =          16
               24760 i =          17
               24770 i =          18
               24780 i =          19
               24790 i =          20
               24800 i =          21
               24810 i =          22
               24820 i =          23
               24830 i =          24
               24840 i =          25
               24850 i =          26
               24860 i =          27
               24870 i =          28
               24880 i =          29
               24890 i =          30
               24890 RX = 1
               24890 k =           2
               24900 i =           0
               24910 i =           0
               24920 i =           1
               24930 i =           2
               24940 i =           3
               24950 i =           4
               24960 i =           5
               24970 i =           6
               24980 i =           7
               24990 i =           8
               25000 i =           9
               25010 i =          10
               25020 i =          11
               25030 i =          12
               25040 i =          13
               25050 i =          14
               25060 i =          15
               25070 i =          16
               25080 i =          17
               25090 i =          18
               25100 i =          19
               25110 i =          20
               25120 i =          21
               25130 i =          22
               25140 i =          23
               25150 i =          24
               25160 i =          25
               25170 i =          26
               25180 i =          27
               25190 i =          28
               25200 i =          29
               25210 i =          30
               25210 RX = 0
               25210 k =           3
               25220 i =           0
               25230 i =           0
               25240 i =           1
               25250 i =           2
               25260 i =           3
               25270 i =           4
               25280 i =           5
               25290 i =           6
               25300 i =           7
               25310 i =           8
               25320 i =           9
               25330 i =          10
               25340 i =          11
               25350 i =          12
               25360 i =          13
               25370 i =          14
               25380 i =          15
               25390 i =          16
               25400 i =          17
               25410 i =          18
               25420 i =          19
               25430 i =          20
               25440 i =          21
               25450 i =          22
               25460 i =          23
               25470 i =          24
               25480 i =          25
               25490 i =          26
               25500 i =          27
               25510 i =          28
               25520 i =          29
               25530 i =          30
               25530 RX = 1
               25530 k =           4
               25540 i =           0
               25550 i =           0
               25560 i =           1
               25570 i =           2
               25580 i =           3
               25590 i =           4
               25600 i =           5
               25610 i =           6
               25620 i =           7
               25630 i =           8
               25640 i =           9
               25650 i =          10
               25660 i =          11
               25670 i =          12
               25680 i =          13
               25690 i =          14
               25700 i =          15
               25710 i =          16
               25720 i =          17
               25730 i =          18
               25740 i =          19
               25750 i =          20
               25760 i =          21
               25770 i =          22
               25780 i =          23
               25790 i =          24
               25800 i =          25
               25810 i =          26
               25820 i =          27
               25830 i =          28
               25840 i =          29
               25850 i =          30
               25850 RX = 0
               25850 k =           5
               25860 i =           0
               25870 i =           0
               25880 i =           1
               25890 i =           2
               25900 i =           3
               25910 i =           4
               25920 i =           5
               25930 i =           6
               25940 i =           7
               25950 i =           8
               25960 i =           9
               25970 i =          10
               25980 i =          11
               25990 i =          12
               26000 i =          13
               26010 i =          14
               26020 i =          15
               26030 i =          16
               26040 i =          17
               26050 i =          18
               26060 i =          19
               26070 i =          20
               26080 i =          21
               26090 i =          22
               26100 i =          23
               26110 i =          24
               26120 i =          25
               26130 i =          26
               26140 i =          27
               26150 i =          28
               26160 i =          29
               26170 i =          30
               26170 RX = 1
               26170 k =           6
               26180 i =           0
               26190 i =           0
               26200 i =           1
               26210 i =           2
               26220 i =           3
               26230 i =           4
               26240 i =           5
               26250 i =           6
               26260 i =           7
               26270 i =           8
               26280 i =           9
               26290 i =          10
               26300 i =          11
               26310 i =          12
               26320 i =          13
               26330 i =          14
               26340 i =          15
               26350 i =          16
               26360 i =          17
               26370 i =          18
               26380 i =          19
               26390 i =          20
               26400 i =          21
               26410 i =          22
               26420 i =          23
               26430 i =          24
               26440 i =          25
               26450 i =          26
               26460 i =          27
               26470 i =          28
               26480 i =          29
               26490 i =          30
               26490 RX = 1
               26490 k =           7
               26500 i =          31
               26810 CHAR = 11010101
               27320 i =           0
               27330 i =           1
               27340 i =           2
               27350 i =           3
               27360 i =           4
               27370 i =           5
               27380 i =           6
               27390 i =           7
               27400 i =           8
               27410 i =           9
               27420 i =          10
               27430 i =          11
               27440 i =          12
               27450 i =          13
               27460 i =          14
               27470 i =           0
               27480 i =           1
               27490 i =           2
               27500 i =           3
               27510 i =           4
               27520 i =           5
               27530 i =           6
               27540 i =           7
               27550 i =           8
               27560 i =           9
               27570 i =          10
               27580 i =          11
               27590 i =          12
               27600 i =          13
               27610 i =          14
               27620 i =          15
               27630 i =          16
               27640 i =          17
               27650 i =          18
               27660 i =          19
               27670 i =          20
               27680 i =          21
               27690 i =          22
               27700 i =          23
               27710 i =          24
               27720 i =          25
               27730 i =          26
               27740 i =          27
               27750 i =          28
               27760 i =          29
               27770 i =          30
               27770 RX = 1
               27770 k =           0
               27780 i =           0
               27790 i =           0
               27800 i =           1
               27810 i =           2
               27820 i =           3
               27830 i =           4
               27840 i =           5
               27850 i =           6
               27860 i =           7
               27870 i =           8
               27880 i =           9
               27890 i =          10
               27900 i =          11
               27910 i =          12
               27920 i =          13
               27930 i =          14
               27940 i =          15
               27950 i =          16
               27960 i =          17
               27970 i =          18
               27980 i =          19
               27990 i =          20
               28000 i =          21
               28010 i =          22
               28020 i =          23
               28030 i =          24
               28040 i =          25
               28050 i =          26
               28060 i =          27
               28070 i =          28
               28080 i =          29
               28090 i =          30
               28090 RX = 1
               28090 k =           1
               28100 i =           0
               28110 i =           0
               28120 i =           1
               28130 i =           2
               28140 i =           3
               28150 i =           4
               28160 i =           5
               28170 i =           6
               28180 i =           7
               28190 i =           8
               28200 i =           9
               28210 i =          10
               28220 i =          11
               28230 i =          12
               28240 i =          13
               28250 i =          14
               28260 i =          15
               28270 i =          16
               28280 i =          17
               28290 i =          18
               28300 i =          19
               28310 i =          20
               28320 i =          21
               28330 i =          22
               28340 i =          23
               28350 i =          24
               28360 i =          25
               28370 i =          26
               28380 i =          27
               28390 i =          28
               28400 i =          29
               28410 i =          30
               28410 RX = 0
               28410 k =           2
               28420 i =           0
               28430 i =           0
               28440 i =           1
               28450 i =           2
               28460 i =           3
               28470 i =           4
               28480 i =           5
               28490 i =           6
               28500 i =           7
               28510 i =           8
               28520 i =           9
               28530 i =          10
               28540 i =          11
               28550 i =          12
               28560 i =          13
               28570 i =          14
               28580 i =          15
               28590 i =          16
               28600 i =          17
               28610 i =          18
               28620 i =          19
               28630 i =          20
               28640 i =          21
               28650 i =          22
               28660 i =          23
               28670 i =          24
               28680 i =          25
               28690 i =          26
               28700 i =          27
               28710 i =          28
               28720 i =          29
               28730 i =          30
               28730 RX = 1
               28730 k =           3
               28740 i =           0
               28750 i =           0
               28760 i =           1
               28770 i =           2
               28780 i =           3
               28790 i =           4
               28800 i =           5
               28810 i =           6
               28820 i =           7
               28830 i =           8
               28840 i =           9
               28850 i =          10
               28860 i =          11
               28870 i =          12
               28880 i =          13
               28890 i =          14
               28900 i =          15
               28910 i =          16
               28920 i =          17
               28930 i =          18
               28940 i =          19
               28950 i =          20
               28960 i =          21
               28970 i =          22
               28980 i =          23
               28990 i =          24
               29000 i =          25
               29010 i =          26
               29020 i =          27
               29030 i =          28
               29040 i =          29
               29050 i =          30
               29050 RX = 0
               29050 k =           4
               29060 i =           0
               29070 i =           0
               29080 i =           1
               29090 i =           2
               29100 i =           3
               29110 i =           4
               29120 i =           5
               29130 i =           6
               29140 i =           7
               29150 i =           8
               29160 i =           9
               29170 i =          10
               29180 i =          11
               29190 i =          12
               29200 i =          13
               29210 i =          14
               29220 i =          15
               29230 i =          16
               29240 i =          17
               29250 i =          18
               29260 i =          19
               29270 i =          20
               29280 i =          21
               29290 i =          22
               29300 i =          23
               29310 i =          24
               29320 i =          25
               29330 i =          26
               29340 i =          27
               29350 i =          28
               29360 i =          29
               29370 i =          30
               29370 RX = 0
               29370 k =           5
               29380 i =           0
               29390 i =           0
               29400 i =           1
               29410 i =           2
               29420 i =           3
               29430 i =           4
               29440 i =           5
               29450 i =           6
               29460 i =           7
               29470 i =           8
               29480 i =           9
               29490 i =          10
               29500 i =          11
               29510 i =          12
               29520 i =          13
               29530 i =          14
               29540 i =          15
               29550 i =          16
               29560 i =          17
               29570 i =          18
               29580 i =          19
               29590 i =          20
               29600 i =          21
               29610 i =          22
               29620 i =          23
               29630 i =          24
               29640 i =          25
               29650 i =          26
               29660 i =          27
               29670 i =          28
               29680 i =          29
               29690 i =          30
               29690 RX = 1
               29690 k =           6
               29700 i =           0
               29710 i =           0
               29720 i =           1
               29730 i =           2
               29740 i =           3
               29750 i =           4
               29760 i =           5
               29770 i =           6
               29780 i =           7
               29790 i =           8
               29800 i =           9
               29810 i =          10
               29820 i =          11
               29830 i =          12
               29840 i =          13
               29850 i =          14
               29860 i =          15
               29870 i =          16
               29880 i =          17
               29890 i =          18
               29900 i =          19
               29910 i =          20
               29920 i =          21
               29930 i =          22
               29940 i =          23
               29950 i =          24
               29960 i =          25
               29970 i =          26
               29980 i =          27
               29990 i =          28
               30000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10090.707 ; gain = 32.016 ; free physical = 42583 ; free virtual = 54245
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {10000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                3640 i =           0
Current STATE: 0011
                3650 i =           1
Current STATE: 0011
                3660 i =           2
Current STATE: 0011
                3670 i =           3
Current STATE: 0011
                3680 i =           4
Current STATE: 0011
                3690 i =           5
Current STATE: 0011
                3700 i =           6
Current STATE: 0011
                3710 i =           7
Current STATE: 0011
                3720 i =           8
Current STATE: 0011
                3730 i =           9
Current STATE: 0011
                3740 i =          10
Current STATE: 0011
                3750 i =          11
Current STATE: 0011
                3760 i =          12
Current STATE: 0011
                3770 i =          13
Current STATE: 0011
                3780 i =          14
Current STATE: 0011
                3790 i =          15
Current STATE: 0011
                3800 i =          16
Current STATE: 0011
                3810 i =          17
Current STATE: 0011
                3820 i =          18
Current STATE: 0011
                3830 i =          19
Current STATE: 0011
                3840 i =          20
Current STATE: 0011
                3850 i =          21
Current STATE: 0011
                3860 i =          22
Current STATE: 0011
                3870 i =          23
Current STATE: 0011
                3880 i =          24
Current STATE: 0011
                3890 i =          25
Current STATE: 0011
                3900 i =          26
Current STATE: 0011
                3910 i =          27
Current STATE: 0011
                3920 i =          28
Current STATE: 0011
                3930 i =          29
Current STATE: 0011
                3940 i =          30
                3940 RX = 0
                3940 k =           0
Current STATE: 0011
                3950 i =           0
Current STATE: 0011
                3960 i =           0
Current STATE: 0011
                3970 i =           1
Current STATE: 0011
                3980 i =           2
Current STATE: 0011
                3990 i =           3
Current STATE: 0011
                4000 i =           4
Current STATE: 0011
                4010 i =           5
Current STATE: 0011
                4020 i =           6
Current STATE: 0011
                4030 i =           7
Current STATE: 0011
                4040 i =           8
Current STATE: 0011
                4050 i =           9
Current STATE: 0011
                4060 i =          10
Current STATE: 0011
                4070 i =          11
Current STATE: 0011
                4080 i =          12
Current STATE: 0011
                4090 i =          13
Current STATE: 0011
                4100 i =          14
Current STATE: 0011
                4110 i =          15
Current STATE: 0011
                4120 i =          16
Current STATE: 0011
                4130 i =          17
Current STATE: 0011
                4140 i =          18
Current STATE: 0011
                4150 i =          19
Current STATE: 0011
                4160 i =          20
Current STATE: 0011
                4170 i =          21
Current STATE: 0011
                4180 i =          22
Current STATE: 0011
                4190 i =          23
Current STATE: 0011
                4200 i =          24
Current STATE: 0011
                4210 i =          25
Current STATE: 0011
                4220 i =          26
Current STATE: 0011
                4230 i =          27
Current STATE: 0011
                4240 i =          28
Current STATE: 0011
                4250 i =          29
Current STATE: 0011
                4260 i =          30
                4260 RX = 0
                4260 k =           1
Current STATE: 0011
                4270 i =           0
Current STATE: 0011
                4280 i =           0
Current STATE: 0011
                4290 i =           1
Current STATE: 0011
                4300 i =           2
Current STATE: 0011
                4310 i =           3
Current STATE: 0011
                4320 i =           4
Current STATE: 0011
                4330 i =           5
Current STATE: 0011
                4340 i =           6
Current STATE: 0011
                4350 i =           7
Current STATE: 0011
                4360 i =           8
Current STATE: 0011
                4370 i =           9
Current STATE: 0011
                4380 i =          10
Current STATE: 0011
                4390 i =          11
Current STATE: 0011
                4400 i =          12
Current STATE: 0011
                4410 i =          13
Current STATE: 0011
                4420 i =          14
Current STATE: 0011
                4430 i =          15
Current STATE: 0011
                4440 i =          16
Current STATE: 0011
                4450 i =          17
Current STATE: 0011
                4460 i =          18
Current STATE: 0011
                4470 i =          19
Current STATE: 0011
                4480 i =          20
Current STATE: 0011
                4490 i =          21
Current STATE: 0011
                4500 i =          22
Current STATE: 0011
                4510 i =          23
Current STATE: 0011
                4520 i =          24
Current STATE: 0011
                4530 i =          25
Current STATE: 0011
                4540 i =          26
Current STATE: 0011
                4550 i =          27
Current STATE: 0011
                4560 i =          28
Current STATE: 0011
                4570 i =          29
Current STATE: 0011
                4580 i =          30
                4580 RX = 0
                4580 k =           2
Current STATE: 0011
                4590 i =           0
Current STATE: 0011
                4600 i =           0
Current STATE: 0011
                4610 i =           1
Current STATE: 0011
                4620 i =           2
Current STATE: 0011
                4630 i =           3
Current STATE: 0011
                4640 i =           4
Current STATE: 0011
                4650 i =           5
Current STATE: 0011
                4660 i =           6
Current STATE: 0011
                4670 i =           7
Current STATE: 0011
                4680 i =           8
Current STATE: 0011
                4690 i =           9
Current STATE: 0011
                4700 i =          10
Current STATE: 0011
                4710 i =          11
Current STATE: 0011
                4720 i =          12
Current STATE: 0011
                4730 i =          13
Current STATE: 0011
                4740 i =          14
Current STATE: 0011
                4750 i =           0
Current STATE: 0011
                4760 i =           1
Current STATE: 0011
                4770 i =           2
Current STATE: 0011
                4780 i =           3
Current STATE: 0011
                4790 i =           4
Current STATE: 0011
                4800 i =           5
Current STATE: 0011
                4810 i =           6
Current STATE: 0011
                4820 i =           7
Current STATE: 0011
                4830 i =           8
Current STATE: 0011
                4840 i =           9
Current STATE: 0011
                4850 i =          10
Current STATE: 0011
                4860 i =          11
Current STATE: 0011
                4870 i =          12
Current STATE: 0011
                4880 i =          13
Current STATE: 0011
                4890 i =          14
Current STATE: 0011
                4900 i =          15
Current STATE: 0011
                4910 i =          16
Current STATE: 0011
                4920 i =          17
Current STATE: 0011
                4930 i =          18
Current STATE: 0011
                4940 i =          19
Current STATE: 0011
                4950 i =          20
Current STATE: 0011
                4960 i =          21
Current STATE: 0011
                4970 i =          22
Current STATE: 0011
                4980 i =          23
Current STATE: 0011
                4990 i =          24
Current STATE: 0011
                5000 i =          25
Current STATE: 0011
                5010 i =          26
Current STATE: 0011
                5020 i =          27
Current STATE: 0011
                5030 i =          28
Current STATE: 0011
                5040 i =          29
Current STATE: 0011
                5050 i =          30
                5050 RX = 1
                5050 k =           3
Current STATE: 0011
                5060 i =           0
Current STATE: 0011
                5070 i =           0
Current STATE: 0011
                5080 i =           1
Current STATE: 0011
                5090 i =           2
Current STATE: 0011
                5100 i =           3
Current STATE: 0011
                5110 i =           4
Current STATE: 0011
                5120 i =           5
Current STATE: 0011
                5130 i =           6
Current STATE: 0011
                5140 i =           7
Current STATE: 0011
                5150 i =           8
Current STATE: 0011
                5160 i =           9
Current STATE: 0011
                5170 i =          10
Current STATE: 0011
                5180 i =          11
Current STATE: 0011
                5190 i =          12
Current STATE: 0011
                5200 i =          13
Current STATE: 0011
                5210 i =          14
Current STATE: 0011
                5220 i =          15
Current STATE: 0011
                5230 i =          16
Current STATE: 0011
                5240 i =          17
Current STATE: 0011
                5250 i =          18
Current STATE: 0011
                5260 i =          19
Current STATE: 0011
                5270 i =          20
Current STATE: 0011
                5280 i =          21
Current STATE: 0011
                5290 i =          22
Current STATE: 0011
                5300 i =          23
Current STATE: 0011
                5310 i =          24
Current STATE: 0011
                5320 i =          25
Current STATE: 0011
                5330 i =          26
Current STATE: 0011
                5340 i =          27
Current STATE: 0011
                5350 i =          28
Current STATE: 0011
                5360 i =          29
Current STATE: 0011
                5370 i =          30
                5370 RX = 0
                5370 k =           4
Current STATE: 0011
                5380 i =           0
Current STATE: 0011
                5390 i =           0
Current STATE: 0011
                5400 i =           1
Current STATE: 0011
                5410 i =           2
Current STATE: 0011
                5420 i =           3
Current STATE: 0011
                5430 i =           4
Current STATE: 0011
                5440 i =           5
Current STATE: 0011
                5450 i =           6
Current STATE: 0011
                5460 i =           7
Current STATE: 0011
                5470 i =           8
Current STATE: 0011
                5480 i =           9
Current STATE: 0011
                5490 i =          10
Current STATE: 0011
                5500 i =          11
Current STATE: 0011
                5510 i =          12
Current STATE: 0011
                5520 i =          13
Current STATE: 0011
                5530 i =          14
Current STATE: 0011
                5540 i =          15
Current STATE: 0011
                5550 i =          16
Current STATE: 0011
                5560 i =          17
Current STATE: 0011
                5570 i =          18
Current STATE: 0011
                5580 i =          19
Current STATE: 0011
                5590 i =          20
Current STATE: 0011
                5600 i =          21
Current STATE: 0011
                5610 i =          22
Current STATE: 0011
                5620 i =          23
Current STATE: 0011
                5630 i =          24
Current STATE: 0011
                5640 i =          25
Current STATE: 0011
                5650 i =          26
Current STATE: 0011
                5660 i =          27
Current STATE: 0011
                5670 i =          28
Current STATE: 0011
                5680 i =          29
Current STATE: 0011
                5690 i =          30
                5690 RX = 0
                5690 k =           5
Current STATE: 0011
                5700 i =           0
Current STATE: 0011
                5710 i =           0
Current STATE: 0011
                5720 i =           1
Current STATE: 0011
                5730 i =           2
Current STATE: 0011
                5740 i =           3
Current STATE: 0011
                5750 i =           4
Current STATE: 0011
                5760 i =           5
Current STATE: 0011
                5770 i =           6
Current STATE: 0011
                5780 i =           7
Current STATE: 0011
                5790 i =           8
Current STATE: 0011
                5800 i =           9
Current STATE: 0011
                5810 i =          10
Current STATE: 0011
                5820 i =          11
Current STATE: 0011
                5830 i =          12
Current STATE: 0011
                5840 i =          13
Current STATE: 0011
                5850 i =          14
Current STATE: 0011
                5860 i =          15
Current STATE: 0011
                5870 i =          16
Current STATE: 0011
                5880 i =          17
Current STATE: 0011
                5890 i =          18
Current STATE: 0011
                5900 i =          19
Current STATE: 0011
                5910 i =          20
Current STATE: 0011
                5920 i =          21
Current STATE: 0011
                5930 i =          22
Current STATE: 0011
                5940 i =          23
Current STATE: 0011
                5950 i =          24
Current STATE: 0011
                5960 i =          25
Current STATE: 0011
                5970 i =          26
Current STATE: 0011
                5980 i =          27
Current STATE: 0011
                5990 i =          28
Current STATE: 0011
                6000 i =          29
Current STATE: 0011
                6010 i =          30
                6010 RX = 1
                6010 k =           6
Current STATE: 0011
                6020 i =           0
Current STATE: 0011
                6030 i =           0
Current STATE: 0011
                6040 i =           1
Current STATE: 0011
                6050 i =           2
Current STATE: 0011
                6060 i =           3
Current STATE: 0011
                6070 i =           4
Current STATE: 0011
                6080 i =           5
Current STATE: 0011
                6090 i =           6
Current STATE: 0011
                6100 i =           7
Current STATE: 0011
                6110 i =           8
Current STATE: 0011
                6120 i =           9
Current STATE: 0011
                6130 i =          10
Current STATE: 0011
                6140 i =          11
Current STATE: 0011
                6150 i =          12
Current STATE: 0011
                6160 i =          13
Current STATE: 0011
                6170 i =          14
Current STATE: 0011
                6180 i =          15
Current STATE: 0011
                6190 i =          16
Current STATE: 0011
                6200 i =          17
Current STATE: 0011
                6210 i =          18
Current STATE: 0011
                6220 i =          19
Current STATE: 0011
                6230 i =          20
Current STATE: 0011
                6240 i =          21
Current STATE: 0011
                6250 i =          22
Current STATE: 0011
                6260 i =          23
Current STATE: 0011
                6270 i =          24
Current STATE: 0011
                6280 i =          25
Current STATE: 0011
                6290 i =          26
Current STATE: 0011
                6300 i =          27
Current STATE: 0011
                6310 i =          28
Current STATE: 0011
                6320 i =          29
Current STATE: 0011
                6330 i =          30
                6330 RX = 0
                6330 k =           7
Current STATE: 0011
                6340 i =          31
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
                6650 CHAR = 01001000
Current STATE: 0100
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                6840 i =           0
Current STATE: 0011
                6850 i =           1
Current STATE: 0011
                6860 i =           2
Current STATE: 0011
                6870 i =           3
Current STATE: 0011
                6880 i =           4
Current STATE: 0011
                6890 i =           5
Current STATE: 0011
                6900 i =           6
Current STATE: 0011
                6910 i =           7
Current STATE: 0011
                6920 i =           8
Current STATE: 0011
                6930 i =           9
Current STATE: 0011
                6940 i =          10
Current STATE: 0011
                6950 i =          11
Current STATE: 0011
                6960 i =          12
Current STATE: 0011
                6970 i =          13
Current STATE: 0011
                6980 i =          14
Current STATE: 0011
                6990 i =           0
Current STATE: 0011
                7000 i =           1
Current STATE: 0011
                7010 i =           2
Current STATE: 0011
                7020 i =           3
Current STATE: 0011
                7030 i =           4
Current STATE: 0011
                7040 i =           5
Current STATE: 0011
                7050 i =           6
Current STATE: 0011
                7060 i =           7
Current STATE: 0011
                7070 i =           8
Current STATE: 0011
                7080 i =           9
Current STATE: 0011
                7090 i =          10
Current STATE: 0011
                7100 i =          11
Current STATE: 0011
                7110 i =          12
Current STATE: 0011
                7120 i =          13
Current STATE: 0011
                7130 i =          14
Current STATE: 0011
                7140 i =          15
Current STATE: 0011
                7150 i =          16
Current STATE: 0011
                7160 i =          17
Current STATE: 0011
                7170 i =          18
Current STATE: 0011
                7180 i =          19
Current STATE: 0011
                7190 i =          20
Current STATE: 0011
                7200 i =          21
Current STATE: 0011
                7210 i =          22
Current STATE: 0011
                7220 i =          23
Current STATE: 0011
                7230 i =          24
Current STATE: 0011
                7240 i =          25
Current STATE: 0011
                7250 i =          26
Current STATE: 0011
                7260 i =          27
Current STATE: 0011
                7270 i =          28
Current STATE: 0011
                7280 i =          29
Current STATE: 0011
                7290 i =          30
                7290 RX = 1
                7290 k =           0
Current STATE: 0011
                7300 i =           0
Current STATE: 0011
                7310 i =           0
Current STATE: 0011
                7320 i =           1
Current STATE: 0011
                7330 i =           2
Current STATE: 0011
                7340 i =           3
Current STATE: 0011
                7350 i =           4
Current STATE: 0011
                7360 i =           5
Current STATE: 0011
                7370 i =           6
Current STATE: 0011
                7380 i =           7
Current STATE: 0011
                7390 i =           8
Current STATE: 0011
                7400 i =           9
Current STATE: 0011
                7410 i =          10
Current STATE: 0011
                7420 i =          11
Current STATE: 0011
                7430 i =          12
Current STATE: 0011
                7440 i =          13
Current STATE: 0011
                7450 i =          14
Current STATE: 0011
                7460 i =          15
Current STATE: 0011
                7470 i =          16
Current STATE: 0011
                7480 i =          17
Current STATE: 0011
                7490 i =          18
Current STATE: 0011
                7500 i =          19
Current STATE: 0011
                7510 i =          20
Current STATE: 0011
                7520 i =          21
Current STATE: 0011
                7530 i =          22
Current STATE: 0011
                7540 i =          23
Current STATE: 0011
                7550 i =          24
Current STATE: 0011
                7560 i =          25
Current STATE: 0011
                7570 i =          26
Current STATE: 0011
                7580 i =          27
Current STATE: 0011
                7590 i =          28
Current STATE: 0011
                7600 i =          29
Current STATE: 0011
                7610 i =          30
                7610 RX = 0
                7610 k =           1
Current STATE: 0011
                7620 i =           0
Current STATE: 0011
                7630 i =           0
Current STATE: 0011
                7640 i =           1
Current STATE: 0011
                7650 i =           2
Current STATE: 0011
                7660 i =           3
Current STATE: 0011
                7670 i =           4
Current STATE: 0011
                7680 i =           5
Current STATE: 0011
                7690 i =           6
Current STATE: 0011
                7700 i =           7
Current STATE: 0011
                7710 i =           8
Current STATE: 0011
                7720 i =           9
Current STATE: 0011
                7730 i =          10
Current STATE: 0011
                7740 i =          11
Current STATE: 0011
                7750 i =          12
Current STATE: 0011
                7760 i =          13
Current STATE: 0011
                7770 i =          14
Current STATE: 0011
                7780 i =          15
Current STATE: 0011
                7790 i =          16
Current STATE: 0011
                7800 i =          17
Current STATE: 0011
                7810 i =          18
Current STATE: 0011
                7820 i =          19
Current STATE: 0011
                7830 i =          20
Current STATE: 0011
                7840 i =          21
Current STATE: 0011
                7850 i =          22
Current STATE: 0011
                7860 i =          23
Current STATE: 0011
                7870 i =          24
Current STATE: 0011
                7880 i =          25
Current STATE: 0011
                7890 i =          26
Current STATE: 0011
                7900 i =          27
Current STATE: 0011
                7910 i =          28
Current STATE: 0011
                7920 i =          29
Current STATE: 0011
                7930 i =          30
                7930 RX = 1
                7930 k =           2
Current STATE: 0011
                7940 i =           0
Current STATE: 0011
                7950 i =           0
Current STATE: 0011
                7960 i =           1
Current STATE: 0011
                7970 i =           2
Current STATE: 0011
                7980 i =           3
Current STATE: 0011
                7990 i =           4
Current STATE: 0011
                8000 i =           5
Current STATE: 0011
                8010 i =           6
Current STATE: 0011
                8020 i =           7
Current STATE: 0011
                8030 i =           8
Current STATE: 0011
                8040 i =           9
Current STATE: 0011
                8050 i =          10
Current STATE: 0011
                8060 i =          11
Current STATE: 0011
                8070 i =          12
Current STATE: 0011
                8080 i =          13
Current STATE: 0011
                8090 i =          14
Current STATE: 0011
                8100 i =          15
Current STATE: 0011
                8110 i =          16
Current STATE: 0011
                8120 i =          17
Current STATE: 0011
                8130 i =          18
Current STATE: 0011
                8140 i =          19
Current STATE: 0011
                8150 i =          20
Current STATE: 0011
                8160 i =          21
Current STATE: 0011
                8170 i =          22
Current STATE: 0011
                8180 i =          23
Current STATE: 0011
                8190 i =          24
Current STATE: 0011
                8200 i =          25
Current STATE: 0011
                8210 i =          26
Current STATE: 0011
                8220 i =          27
Current STATE: 0011
                8230 i =          28
Current STATE: 0011
                8240 i =          29
Current STATE: 0011
                8250 i =          30
                8250 RX = 0
                8250 k =           3
Current STATE: 0011
                8260 i =           0
Current STATE: 0011
                8270 i =           0
Current STATE: 0011
                8280 i =           1
Current STATE: 0011
                8290 i =           2
Current STATE: 0011
                8300 i =           3
Current STATE: 0011
                8310 i =           4
Current STATE: 0011
                8320 i =           5
Current STATE: 0011
                8330 i =           6
Current STATE: 0011
                8340 i =           7
Current STATE: 0011
                8350 i =           8
Current STATE: 0011
                8360 i =           9
Current STATE: 0011
                8370 i =          10
Current STATE: 0011
                8380 i =          11
Current STATE: 0011
                8390 i =          12
Current STATE: 0011
                8400 i =          13
Current STATE: 0011
                8410 i =          14
Current STATE: 0011
                8420 i =          15
Current STATE: 0011
                8430 i =          16
Current STATE: 0011
                8440 i =          17
Current STATE: 0011
                8450 i =          18
Current STATE: 0011
                8460 i =          19
Current STATE: 0011
                8470 i =          20
Current STATE: 0011
                8480 i =          21
Current STATE: 0011
                8490 i =          22
Current STATE: 0011
                8500 i =          23
Current STATE: 0011
                8510 i =          24
Current STATE: 0011
                8520 i =          25
Current STATE: 0011
                8530 i =          26
Current STATE: 0011
                8540 i =          27
Current STATE: 0011
                8550 i =          28
Current STATE: 0011
                8560 i =          29
Current STATE: 0011
                8570 i =          30
                8570 RX = 0
                8570 k =           4
Current STATE: 0011
                8580 i =           0
Current STATE: 0011
                8590 i =           0
Current STATE: 0011
                8600 i =           1
Current STATE: 0011
                8610 i =           2
Current STATE: 0011
                8620 i =           3
Current STATE: 0011
                8630 i =           4
Current STATE: 0011
                8640 i =           5
Current STATE: 0011
                8650 i =           6
Current STATE: 0011
                8660 i =           7
Current STATE: 0011
                8670 i =           8
Current STATE: 0011
                8680 i =           9
Current STATE: 0011
                8690 i =          10
Current STATE: 0011
                8700 i =          11
Current STATE: 0011
                8710 i =          12
Current STATE: 0011
                8720 i =          13
Current STATE: 0011
                8730 i =          14
Current STATE: 0011
                8740 i =          15
Current STATE: 0011
                8750 i =          16
Current STATE: 0011
                8760 i =          17
Current STATE: 0011
                8770 i =          18
Current STATE: 0011
                8780 i =          19
Current STATE: 0011
                8790 i =          20
Current STATE: 0011
                8800 i =          21
Current STATE: 0011
                8810 i =          22
Current STATE: 0011
                8820 i =          23
Current STATE: 0011
                8830 i =          24
Current STATE: 0011
                8840 i =          25
Current STATE: 0011
                8850 i =          26
Current STATE: 0011
                8860 i =          27
Current STATE: 0011
                8870 i =          28
Current STATE: 0011
                8880 i =          29
Current STATE: 0011
                8890 i =          30
                8890 RX = 1
                8890 k =           5
Current STATE: 0011
                8900 i =           0
Current STATE: 0011
                8910 i =           0
Current STATE: 0011
                8920 i =           1
Current STATE: 0011
                8930 i =           2
Current STATE: 0011
                8940 i =           3
Current STATE: 0011
                8950 i =           4
Current STATE: 0011
                8960 i =           5
Current STATE: 0011
                8970 i =           6
Current STATE: 0011
                8980 i =           7
Current STATE: 0011
                8990 i =           8
Current STATE: 0011
                9000 i =           9
Current STATE: 0011
                9010 i =          10
Current STATE: 0011
                9020 i =          11
Current STATE: 0011
                9030 i =          12
Current STATE: 0011
                9040 i =          13
Current STATE: 0011
                9050 i =          14
Current STATE: 0011
                9060 i =          15
Current STATE: 0011
                9070 i =          16
Current STATE: 0011
                9080 i =          17
Current STATE: 0011
                9090 i =          18
Current STATE: 0011
                9100 i =          19
Current STATE: 0011
                9110 i =          20
Current STATE: 0011
                9120 i =          21
Current STATE: 0011
                9130 i =          22
Current STATE: 0011
                9140 i =          23
Current STATE: 0011
                9150 i =          24
Current STATE: 0011
                9160 i =          25
Current STATE: 0011
                9170 i =          26
Current STATE: 0011
                9180 i =          27
Current STATE: 0011
                9190 i =          28
Current STATE: 0011
                9200 i =          29
Current STATE: 0011
                9210 i =          30
                9210 RX = 1
                9210 k =           6
Current STATE: 0011
                9220 i =           0
Current STATE: 0011
                9230 i =           0
Current STATE: 0011
                9240 i =           1
Current STATE: 0011
                9250 i =           2
Current STATE: 0011
                9260 i =           3
Current STATE: 0011
                9270 i =           4
Current STATE: 0011
                9280 i =           5
Current STATE: 0011
                9290 i =           6
Current STATE: 0011
                9300 i =           7
Current STATE: 0011
                9310 i =           8
Current STATE: 0011
                9320 i =           9
Current STATE: 0011
                9330 i =          10
Current STATE: 0011
                9340 i =          11
Current STATE: 0011
                9350 i =          12
Current STATE: 0011
                9360 i =          13
Current STATE: 0011
                9370 i =          14
Current STATE: 0011
                9380 i =          15
Current STATE: 0011
                9390 i =          16
Current STATE: 0011
                9400 i =          17
Current STATE: 0011
                9410 i =          18
Current STATE: 0011
                9420 i =          19
Current STATE: 0011
                9430 i =          20
Current STATE: 0011
                9440 i =          21
Current STATE: 0011
                9450 i =          22
Current STATE: 0011
                9460 i =          23
Current STATE: 0011
                9470 i =          24
Current STATE: 0011
                9480 i =          25
Current STATE: 0011
                9490 i =          26
Current STATE: 0011
                9500 i =          27
Current STATE: 0011
                9510 i =          28
Current STATE: 0011
                9520 i =          29
Current STATE: 0011
                9530 i =          30
                9530 RX = 0
                9530 k =           7
Current STATE: 0011
                9540 i =          31
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
                9850 CHAR = 01100101
Current STATE: 0100
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10106.715 ; gain = 16.008 ; free physical = 42592 ; free virtual = 54254
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {5500} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
ERROR: [VRFC 10-4982] syntax error near '=' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:85]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:87]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:87]
ERROR: [VRFC 10-2865] module 'uart' ignored due to previous errors [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                3640 i =           0
Current STATE: 0011
                3650 i =           1
Current STATE: 0011
                3660 i =           2
Current STATE: 0011
                3670 i =           3
Current STATE: 0011
                3680 i =           4
Current STATE: 0011
                3690 i =           5
Current STATE: 0011
                3700 i =           6
Current STATE: 0011
                3710 i =           7
Current STATE: 0011
                3720 i =           8
Current STATE: 0011
                3730 i =           9
Current STATE: 0011
                3740 i =          10
Current STATE: 0011
                3750 i =          11
Current STATE: 0011
                3760 i =          12
Current STATE: 0011
                3770 i =          13
Current STATE: 0011
                3780 i =          14
Current STATE: 0011
                3790 i =          15
Current STATE: 0011
                3800 i =          16
Current STATE: 0011
                3810 i =          17
Current STATE: 0011
                3820 i =          18
Current STATE: 0011
                3830 i =          19
Current STATE: 0011
                3840 i =          20
Current STATE: 0011
                3850 i =          21
Current STATE: 0011
                3860 i =          22
Current STATE: 0011
                3870 i =          23
Current STATE: 0011
                3880 i =          24
Current STATE: 0011
                3890 i =          25
Current STATE: 0011
                3900 i =          26
Current STATE: 0011
                3910 i =          27
Current STATE: 0011
                3920 i =          28
Current STATE: 0011
                3930 i =          29
Current STATE: 0011
                3940 i =          30
                3940 RX = 0
                3940 k =           0
Current STATE: 0011
                3950 i =          31
Current STATE: 0011
                3960 i =           0
Current STATE: 0011
                3970 i =           1
Current STATE: 0011
                3980 i =           2
Current STATE: 0011
                3990 i =           3
Current STATE: 0011
                4000 i =           4
Current STATE: 0011
                4010 i =           5
Current STATE: 0011
                4020 i =           6
Current STATE: 0011
                4030 i =           7
Current STATE: 0011
                4040 i =           8
Current STATE: 0011
                4050 i =           9
Current STATE: 0011
                4060 i =          10
Current STATE: 0011
                4070 i =          11
Current STATE: 0011
                4080 i =          12
Current STATE: 0011
                4090 i =          13
Current STATE: 0011
                4100 i =          14
Current STATE: 0011
                4110 i =          15
Current STATE: 0011
                4120 i =          16
Current STATE: 0011
                4130 i =          17
Current STATE: 0011
                4140 i =          18
Current STATE: 0011
                4150 i =          19
Current STATE: 0011
                4160 i =          20
Current STATE: 0011
                4170 i =          21
Current STATE: 0011
                4180 i =          22
Current STATE: 0011
                4190 i =          23
Current STATE: 0011
                4200 i =          24
Current STATE: 0011
                4210 i =          25
Current STATE: 0011
                4220 i =          26
Current STATE: 0011
                4230 i =          27
Current STATE: 0011
                4240 i =          28
Current STATE: 0011
                4250 i =          29
Current STATE: 0011
                4260 i =          30
                4260 RX = 0
                4260 k =           1
Current STATE: 0011
                4270 i =          31
Current STATE: 0011
                4280 i =           0
Current STATE: 0011
                4290 i =           1
Current STATE: 0011
                4300 i =           2
Current STATE: 0011
                4310 i =           3
Current STATE: 0011
                4320 i =           4
Current STATE: 0011
                4330 i =           5
Current STATE: 0011
                4340 i =           6
Current STATE: 0011
                4350 i =           7
Current STATE: 0011
                4360 i =           8
Current STATE: 0011
                4370 i =           9
Current STATE: 0011
                4380 i =          10
Current STATE: 0011
                4390 i =          11
Current STATE: 0011
                4400 i =          12
Current STATE: 0011
                4410 i =          13
Current STATE: 0011
                4420 i =          14
Current STATE: 0011
                4430 i =          15
Current STATE: 0011
                4440 i =          16
Current STATE: 0011
                4450 i =          17
Current STATE: 0011
                4460 i =          18
Current STATE: 0011
                4470 i =          19
Current STATE: 0011
                4480 i =          20
Current STATE: 0011
                4490 i =          21
Current STATE: 0011
                4500 i =          22
Current STATE: 0011
                4510 i =          23
Current STATE: 0011
                4520 i =          24
Current STATE: 0011
                4530 i =          25
Current STATE: 0011
                4540 i =          26
Current STATE: 0011
                4550 i =          27
Current STATE: 0011
                4560 i =          28
Current STATE: 0011
                4570 i =          29
Current STATE: 0011
                4580 i =          30
                4580 RX = 0
                4580 k =           2
Current STATE: 0011
                4590 i =          31
Current STATE: 0011
                4600 i =           0
Current STATE: 0011
                4610 i =           1
Current STATE: 0011
                4620 i =           2
Current STATE: 0011
                4630 i =           3
Current STATE: 0011
                4640 i =           4
Current STATE: 0011
                4650 i =           5
Current STATE: 0011
                4660 i =           6
Current STATE: 0011
                4670 i =           7
Current STATE: 0011
                4680 i =           8
Current STATE: 0011
                4690 i =           9
Current STATE: 0011
                4700 i =          10
Current STATE: 0011
                4710 i =          11
Current STATE: 0011
                4720 i =          12
Current STATE: 0011
                4730 i =          13
Current STATE: 0011
                4740 i =          14
Current STATE: 0011
                4750 i =           0
Current STATE: 0011
                4760 i =           1
Current STATE: 0011
                4770 i =           2
Current STATE: 0011
                4780 i =           3
Current STATE: 0011
                4790 i =           4
Current STATE: 0011
                4800 i =           5
Current STATE: 0011
                4810 i =           6
Current STATE: 0011
                4820 i =           7
Current STATE: 0011
                4830 i =           8
Current STATE: 0011
                4840 i =           9
Current STATE: 0011
                4850 i =          10
Current STATE: 0011
                4860 i =          11
Current STATE: 0011
                4870 i =          12
Current STATE: 0011
                4880 i =          13
Current STATE: 0011
                4890 i =          14
Current STATE: 0011
                4900 i =          15
Current STATE: 0011
                4910 i =          16
Current STATE: 0011
                4920 i =          17
Current STATE: 0011
                4930 i =          18
Current STATE: 0011
                4940 i =          19
Current STATE: 0011
                4950 i =          20
Current STATE: 0011
                4960 i =          21
Current STATE: 0011
                4970 i =          22
Current STATE: 0011
                4980 i =          23
Current STATE: 0011
                4990 i =          24
Current STATE: 0011
                5000 i =          25
Current STATE: 0011
                5010 i =          26
Current STATE: 0011
                5020 i =          27
Current STATE: 0011
                5030 i =          28
Current STATE: 0011
                5040 i =          29
Current STATE: 0011
                5050 i =          30
                5050 RX = 1
                5050 k =           3
Current STATE: 0011
                5060 i =          31
Current STATE: 0011
                5070 i =           0
Current STATE: 0011
                5080 i =           1
Current STATE: 0011
                5090 i =           2
Current STATE: 0011
                5100 i =           3
Current STATE: 0011
                5110 i =           4
Current STATE: 0011
                5120 i =           5
Current STATE: 0011
                5130 i =           6
Current STATE: 0011
                5140 i =           7
Current STATE: 0011
                5150 i =           8
Current STATE: 0011
                5160 i =           9
Current STATE: 0011
                5170 i =          10
Current STATE: 0011
                5180 i =          11
Current STATE: 0011
                5190 i =          12
Current STATE: 0011
                5200 i =          13
Current STATE: 0011
                5210 i =          14
Current STATE: 0011
                5220 i =          15
Current STATE: 0011
                5230 i =          16
Current STATE: 0011
                5240 i =          17
Current STATE: 0011
                5250 i =          18
Current STATE: 0011
                5260 i =          19
Current STATE: 0011
                5270 i =          20
Current STATE: 0011
                5280 i =          21
Current STATE: 0011
                5290 i =          22
Current STATE: 0011
                5300 i =          23
Current STATE: 0011
                5310 i =          24
Current STATE: 0011
                5320 i =          25
Current STATE: 0011
                5330 i =          26
Current STATE: 0011
                5340 i =          27
Current STATE: 0011
                5350 i =          28
Current STATE: 0011
                5360 i =          29
Current STATE: 0011
                5370 i =          30
                5370 RX = 0
                5370 k =           4
Current STATE: 0011
                5380 i =          31
Current STATE: 0011
                5390 i =           0
Current STATE: 0011
                5400 i =           1
Current STATE: 0011
                5410 i =           2
Current STATE: 0011
                5420 i =           3
Current STATE: 0011
                5430 i =           4
Current STATE: 0011
                5440 i =           5
Current STATE: 0011
                5450 i =           6
Current STATE: 0011
                5460 i =           7
Current STATE: 0011
                5470 i =           8
Current STATE: 0011
                5480 i =           9
Current STATE: 0011
                5490 i =          10
Current STATE: 0011
                5500 i =          11
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5500
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10146.734 ; gain = 40.020 ; free physical = 42602 ; free virtual = 54264
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {8000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 8000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                4260 RX = 0
                4260 k =           1
                4580 RX = 0
                4580 k =           2
                5050 RX = 1
                5050 k =           3
                5370 RX = 0
                5370 k =           4
                5690 RX = 0
                5690 k =           5
                6010 RX = 1
                6010 k =           6
                6330 RX = 0
                6330 k =           7
                6650 CHAR = 01001000
                7290 RX = 1
                7290 k =           0
                7610 RX = 0
                7610 k =           1
                7930 RX = 1
                7930 k =           2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10154.738 ; gain = 8.004 ; free physical = 42602 ; free virtual = 54264
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {20000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                4260 RX = 0
                4260 k =           1
                4580 RX = 0
                4580 k =           2
                5050 RX = 1
                5050 k =           3
                5370 RX = 0
                5370 k =           4
                5690 RX = 0
                5690 k =           5
                6010 RX = 1
                6010 k =           6
                6330 RX = 0
                6330 k =           7
                6650 CHAR = 01001000
                7290 RX = 1
                7290 k =           0
                7610 RX = 0
                7610 k =           1
                7930 RX = 1
                7930 k =           2
                8250 RX = 0
                8250 k =           3
                8570 RX = 0
                8570 k =           4
                8890 RX = 1
                8890 k =           5
                9210 RX = 1
                9210 k =           6
                9530 RX = 0
                9530 k =           7
                9850 CHAR = 01100101
               10340 RX = 0
               10340 k =           0
               10660 RX = 0
               10660 k =           1
               11130 RX = 1
               11130 k =           2
               11450 RX = 1
               11450 k =           3
               11770 RX = 0
               11770 k =           4
               12090 RX = 1
               12090 k =           5
               12410 RX = 1
               12410 k =           6
               12730 RX = 0
               12730 k =           7
               13050 CHAR = 01101100
               13540 RX = 0
               13540 k =           0
               13860 RX = 0
               13860 k =           1
               14330 RX = 1
               14330 k =           2
               14650 RX = 1
               14650 k =           3
               14970 RX = 0
               14970 k =           4
               15290 RX = 1
               15290 k =           5
               15610 RX = 1
               15610 k =           6
               15930 RX = 0
               15930 k =           7
               16250 CHAR = 01101100
               16890 RX = 1
               16890 k =           0
               17210 RX = 1
               17210 k =           1
               17530 RX = 1
               17530 k =           2
               17850 RX = 0
               17850 k =           3
               18170 RX = 1
               18170 k =           4
               18490 RX = 1
               18490 k =           5
               18810 RX = 0
               18810 k =           6
               19130 RX = 1
               19130 k =           7
               19450 CHAR = 10110111
               19940 RX = 0
               19940 k =           0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {50000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 50000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                4260 RX = 0
                4260 k =           1
                4580 RX = 0
                4580 k =           2
                5050 RX = 1
                5050 k =           3
                5370 RX = 0
                5370 k =           4
                5690 RX = 0
                5690 k =           5
                6010 RX = 1
                6010 k =           6
                6330 RX = 0
                6330 k =           7
                6650 CHAR = 01001000
                7290 RX = 1
                7290 k =           0
                7610 RX = 0
                7610 k =           1
                7930 RX = 1
                7930 k =           2
                8250 RX = 0
                8250 k =           3
                8570 RX = 0
                8570 k =           4
                8890 RX = 1
                8890 k =           5
                9210 RX = 1
                9210 k =           6
                9530 RX = 0
                9530 k =           7
                9850 CHAR = 01100101
               10340 RX = 0
               10340 k =           0
               10660 RX = 0
               10660 k =           1
               11130 RX = 1
               11130 k =           2
               11450 RX = 1
               11450 k =           3
               11770 RX = 0
               11770 k =           4
               12090 RX = 1
               12090 k =           5
               12410 RX = 1
               12410 k =           6
               12730 RX = 0
               12730 k =           7
               13050 CHAR = 01101100
               13540 RX = 0
               13540 k =           0
               13860 RX = 0
               13860 k =           1
               14330 RX = 1
               14330 k =           2
               14650 RX = 1
               14650 k =           3
               14970 RX = 0
               14970 k =           4
               15290 RX = 1
               15290 k =           5
               15610 RX = 1
               15610 k =           6
               15930 RX = 0
               15930 k =           7
               16250 CHAR = 01101100
               16890 RX = 1
               16890 k =           0
               17210 RX = 1
               17210 k =           1
               17530 RX = 1
               17530 k =           2
               17850 RX = 0
               17850 k =           3
               18170 RX = 1
               18170 k =           4
               18490 RX = 1
               18490 k =           5
               18810 RX = 0
               18810 k =           6
               19130 RX = 1
               19130 k =           7
               19450 CHAR = 10110111
               19940 RX = 0
               19940 k =           0
               20260 RX = 0
               20260 k =           1
               20580 RX = 0
               20580 k =           2
               20900 RX = 0
               20900 k =           3
               21370 RX = 1
               21370 k =           4
               21690 RX = 0
               21690 k =           5
               22010 RX = 0
               22010 k =           6
               22330 RX = 1
               22330 k =           7
               22650 CHAR = 10010000
               24250 RX = 1
               24250 k =           0
               24570 RX = 0
               24570 k =           1
               24890 RX = 1
               24890 k =           2
               25210 RX = 0
               25210 k =           3
               25530 RX = 1
               25530 k =           4
               25850 RX = 0
               25850 k =           5
               26170 RX = 1
               26170 k =           6
               26490 RX = 1
               26490 k =           7
               26810 CHAR = 11010101
               27770 RX = 1
               27770 k =           0
               28090 RX = 1
               28090 k =           1
               28410 RX = 0
               28410 k =           2
               28730 RX = 1
               28730 k =           3
               29050 RX = 0
               29050 k =           4
               29370 RX = 0
               29370 k =           5
               29690 RX = 1
               29690 k =           6
               30010 RX = 0
               30010 k =           7
               30330 CHAR = 01001011
               31930 RX = 1
               31930 k =           0
               32250 RX = 0
               32250 k =           1
               32570 RX = 0
               32570 k =           2
               32890 RX = 0
               32890 k =           3
               33210 RX = 1
               33210 k =           4
               33530 RX = 1
               33530 k =           5
               33850 RX = 0
               33850 k =           6
               34170 RX = 1
               34170 k =           7
               34490 CHAR = 10110001
               35130 RX = 1
               35130 k =           0
               35450 RX = 0
               35450 k =           1
               35770 RX = 0
               35770 k =           2
               36090 RX = 0
               36090 k =           3
               36410 RX = 1
               36410 k =           4
               36730 RX = 0
               36730 k =           5
               37050 RX = 0
               37050 k =           6
               37370 RX = 1
               37370 k =           7
               37690 CHAR = 10010001
               38330 RX = 1
               38330 k =           0
               38650 RX = 0
               38650 k =           1
               38970 RX = 1
               38970 k =           2
               39290 RX = 0
               39290 k =           3
               39610 RX = 0
               39610 k =           4
               39930 RX = 0
               39930 k =           5
               40250 RX = 0
               40250 k =           6
               40570 RX = 1
               40570 k =           7
               40890 CHAR = 10000101
               41530 RX = 1
               41530 k =           0
               41850 RX = 0
               41850 k =           1
               42170 RX = 1
               42170 k =           2
               42490 RX = 0
               42490 k =           3
               42810 RX = 0
               42810 k =           4
               43130 RX = 0
               43130 k =           5
               43450 RX = 0
               43450 k =           6
               43770 RX = 1
               43770 k =           7
               44090 CHAR = 10000101
               44730 RX = 1
               44730 k =           0
               45050 RX = 0
               45050 k =           1
               45370 RX = 1
               45370 k =           2
               45690 RX = 0
               45690 k =           3
               46010 RX = 0
               46010 k =           4
               46330 RX = 0
               46330 k =           5
               46650 RX = 0
               46650 k =           6
               46970 RX = 1
               46970 k =           7
               47290 CHAR = 10000101
               47930 RX = 1
               47930 k =           0
               48250 RX = 0
               48250 k =           1
               48570 RX = 1
               48570 k =           2
               48890 RX = 0
               48890 k =           3
               49210 RX = 0
               49210 k =           4
               49530 RX = 0
               49530 k =           5
               49850 RX = 0
               49850 k =           6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {70000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                3940 RX = 0
                3940 k =           0
                4260 RX = 0
                4260 k =           1
                4580 RX = 0
                4580 k =           2
                5050 RX = 1
                5050 k =           3
                5370 RX = 0
                5370 k =           4
                5690 RX = 0
                5690 k =           5
                6010 RX = 1
                6010 k =           6
                6330 RX = 0
                6330 k =           7
                6650 CHAR = 01001000
                7290 RX = 1
                7290 k =           0
                7610 RX = 0
                7610 k =           1
                7930 RX = 1
                7930 k =           2
                8250 RX = 0
                8250 k =           3
                8570 RX = 0
                8570 k =           4
                8890 RX = 1
                8890 k =           5
                9210 RX = 1
                9210 k =           6
                9530 RX = 0
                9530 k =           7
                9850 CHAR = 01100101
               10340 RX = 0
               10340 k =           0
               10660 RX = 0
               10660 k =           1
               11130 RX = 1
               11130 k =           2
               11450 RX = 1
               11450 k =           3
               11770 RX = 0
               11770 k =           4
               12090 RX = 1
               12090 k =           5
               12410 RX = 1
               12410 k =           6
               12730 RX = 0
               12730 k =           7
               13050 CHAR = 01101100
               13540 RX = 0
               13540 k =           0
               13860 RX = 0
               13860 k =           1
               14330 RX = 1
               14330 k =           2
               14650 RX = 1
               14650 k =           3
               14970 RX = 0
               14970 k =           4
               15290 RX = 1
               15290 k =           5
               15610 RX = 1
               15610 k =           6
               15930 RX = 0
               15930 k =           7
               16250 CHAR = 01101100
               16890 RX = 1
               16890 k =           0
               17210 RX = 1
               17210 k =           1
               17530 RX = 1
               17530 k =           2
               17850 RX = 0
               17850 k =           3
               18170 RX = 1
               18170 k =           4
               18490 RX = 1
               18490 k =           5
               18810 RX = 0
               18810 k =           6
               19130 RX = 1
               19130 k =           7
               19450 CHAR = 10110111
               19940 RX = 0
               19940 k =           0
               20260 RX = 0
               20260 k =           1
               20580 RX = 0
               20580 k =           2
               20900 RX = 0
               20900 k =           3
               21370 RX = 1
               21370 k =           4
               21690 RX = 0
               21690 k =           5
               22010 RX = 0
               22010 k =           6
               22330 RX = 1
               22330 k =           7
               22650 CHAR = 10010000
               24250 RX = 1
               24250 k =           0
               24570 RX = 0
               24570 k =           1
               24890 RX = 1
               24890 k =           2
               25210 RX = 0
               25210 k =           3
               25530 RX = 1
               25530 k =           4
               25850 RX = 0
               25850 k =           5
               26170 RX = 1
               26170 k =           6
               26490 RX = 1
               26490 k =           7
               26810 CHAR = 11010101
               27770 RX = 1
               27770 k =           0
               28090 RX = 1
               28090 k =           1
               28410 RX = 0
               28410 k =           2
               28730 RX = 1
               28730 k =           3
               29050 RX = 0
               29050 k =           4
               29370 RX = 0
               29370 k =           5
               29690 RX = 1
               29690 k =           6
               30010 RX = 0
               30010 k =           7
               30330 CHAR = 01001011
               31930 RX = 1
               31930 k =           0
               32250 RX = 0
               32250 k =           1
               32570 RX = 0
               32570 k =           2
               32890 RX = 0
               32890 k =           3
               33210 RX = 1
               33210 k =           4
               33530 RX = 1
               33530 k =           5
               33850 RX = 0
               33850 k =           6
               34170 RX = 1
               34170 k =           7
               34490 CHAR = 10110001
               35130 RX = 1
               35130 k =           0
               35450 RX = 0
               35450 k =           1
               35770 RX = 0
               35770 k =           2
               36090 RX = 0
               36090 k =           3
               36410 RX = 1
               36410 k =           4
               36730 RX = 0
               36730 k =           5
               37050 RX = 0
               37050 k =           6
               37370 RX = 1
               37370 k =           7
               37690 CHAR = 10010001
               38330 RX = 1
               38330 k =           0
               38650 RX = 0
               38650 k =           1
               38970 RX = 1
               38970 k =           2
               39290 RX = 0
               39290 k =           3
               39610 RX = 0
               39610 k =           4
               39930 RX = 0
               39930 k =           5
               40250 RX = 0
               40250 k =           6
               40570 RX = 1
               40570 k =           7
               40890 CHAR = 10000101
               41530 RX = 1
               41530 k =           0
               41850 RX = 0
               41850 k =           1
               42170 RX = 1
               42170 k =           2
               42490 RX = 0
               42490 k =           3
               42810 RX = 0
               42810 k =           4
               43130 RX = 0
               43130 k =           5
               43450 RX = 0
               43450 k =           6
               43770 RX = 1
               43770 k =           7
               44090 CHAR = 10000101
               44730 RX = 1
               44730 k =           0
               45050 RX = 0
               45050 k =           1
               45370 RX = 1
               45370 k =           2
               45690 RX = 0
               45690 k =           3
               46010 RX = 0
               46010 k =           4
               46330 RX = 0
               46330 k =           5
               46650 RX = 0
               46650 k =           6
               46970 RX = 1
               46970 k =           7
               47290 CHAR = 10000101
               47930 RX = 1
               47930 k =           0
               48250 RX = 0
               48250 k =           1
               48570 RX = 1
               48570 k =           2
               48890 RX = 0
               48890 k =           3
               49210 RX = 0
               49210 k =           4
               49530 RX = 0
               49530 k =           5
               49850 RX = 0
               49850 k =           6
               50170 RX = 1
               50170 k =           7
               50490 CHAR = 10000101
               51130 RX = 1
               51130 k =           0
               51450 RX = 0
               51450 k =           1
               51770 RX = 1
               51770 k =           2
               52090 RX = 0
               52090 k =           3
               52410 RX = 0
               52410 k =           4
               52730 RX = 0
               52730 k =           5
               53050 RX = 0
               53050 k =           6
               53370 RX = 1
               53370 k =           7
               53690 CHAR = 10000101
               54330 RX = 1
               54330 k =           0
               54650 RX = 0
               54650 k =           1
               54970 RX = 0
               54970 k =           2
               55290 RX = 1
               55290 k =           3
               55610 RX = 0
               55610 k =           4
               55930 RX = 0
               55930 k =           5
               56250 RX = 1
               56250 k =           6
               56570 RX = 0
               56570 k =           7
               56890 CHAR = 01001001
               57380 RX = 0
               57380 k =           0
               57700 RX = 0
               57700 k =           1
               58020 RX = 0
               58020 k =           2
               58490 RX = 1
               58490 k =           3
               58810 RX = 1
               58810 k =           4
               59130 RX = 1
               59130 k =           5
               59450 RX = 1
               59450 k =           6
               59840 RX = 1
               59840 k =           7
=======UART done.=======
$finish called at time : 59880 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10154.738 ; gain = 0.000 ; free physical = 42521 ; free virtual = 54186
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {60000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 60000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                6650 CHAR = H
                9850 CHAR = e
               13050 CHAR = l
               16250 CHAR = l
               19450 CHAR = 
               22650 CHAR = 
               26810 CHAR = 
               30330 CHAR = K
               34490 CHAR = 
               37690 CHAR = 
               40890 CHAR = 
               44090 CHAR = 
               47290 CHAR = 
               50490 CHAR = 
               53690 CHAR = 
               56890 CHAR = I
               59870 CHAR = 
=======UART done.=======
$finish called at time : 59880 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 60000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10170.746 ; gain = 16.008 ; free physical = 42436 ; free virtual = 54116
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 60000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                6650 CHAR = 01001000
                9850 CHAR = 01100101
               13050 CHAR = 01101100
               16250 CHAR = 01101100
               19450 CHAR = 10110111
               22650 CHAR = 10010000
               26810 CHAR = 11010101
               30330 CHAR = 01001011
               34490 CHAR = 10110001
               37690 CHAR = 10010001
               40890 CHAR = 10000101
               44090 CHAR = 10000101
               47290 CHAR = 10000101
               50490 CHAR = 10000101
               53690 CHAR = 10000101
               56890 CHAR = 01001001
=======UART done.=======
$finish called at time : 59880 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 60000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10191.758 ; gain = 21.012 ; free physical = 42461 ; free virtual = 54130
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {100000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 100000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                8610 CHAR = 01001000
               11810 CHAR = 01100101
               15010 CHAR = 01101100
               18210 CHAR = 01101100
               21410 CHAR = 10110111
               24610 CHAR = 10010000
               28770 CHAR = 11010101
               32290 CHAR = 01001011
               36450 CHAR = 10110001
               39650 CHAR = 10010001
               42850 CHAR = 10000101
               46050 CHAR = 10000101
               49250 CHAR = 10000101
               52450 CHAR = 10000101
               55650 CHAR = 10000101
               58850 CHAR = 01001001
=======UART done.=======
$finish called at time : 61840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10194.758 ; gain = 3.000 ; free physical = 42336 ; free virtual = 54016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 100000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                9900 CHAR = 11101000  
               14700 CHAR = 10100010  
               19200 CHAR = 10010100  
               23670 CHAR = 10000001  
               28480 CHAR = 10000111  
               34220 CHAR = 01101001  i
               38710 CHAR = 10001010  
               43500 CHAR = 01000001  A
               47670 CHAR = 11010001  
               51530 CHAR = 00110100  4
               55670 CHAR = 10001101  
               59850 CHAR = 00110101  5
=======UART done.=======
$finish called at time : 62840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10215.770 ; gain = 21.012 ; free physical = 42462 ; free virtual = 54132
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 100000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                8620 CHAR = 01001000  H
               11820 CHAR = 01100101  e
               15020 CHAR = 01101100  l
               18220 CHAR = 01101100  l
               21420 CHAR = 10110111  
               24620 CHAR = 10010000  
               28780 CHAR = 11010101  
               32300 CHAR = 01001011  K
               36460 CHAR = 10110001  
               39660 CHAR = 10010001  
               42860 CHAR = 10000101  
               46060 CHAR = 10000101  
               49260 CHAR = 10000101  
               52460 CHAR = 10000101  
               55660 CHAR = 10000101  
               58860 CHAR = 01001001  I
=======UART done.=======
$finish called at time : 61840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10226.773 ; gain = 11.004 ; free physical = 42468 ; free virtual = 54137
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {6000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 6000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5920 i =          31
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10242.781 ; gain = 16.008 ; free physical = 40232 ; free virtual = 51904
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {8000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 8000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5920 i =          31
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6240 i =          31
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6560 i =          31
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7020 i =          31
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7340 i =          31
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
                7510 i =          16
                7520 i =          17
                7530 i =          18
                7540 i =          19
                7550 i =          20
                7560 i =          21
                7570 i =          22
                7580 i =          23
                7590 i =          24
                7600 i =          25
                7610 i =          26
                7620 i =          27
                7630 i =          28
                7640 i =          29
                7650 i =          30
                7660 i =          31
                7670 i =           0
                7680 i =           1
                7690 i =           2
                7700 i =           3
                7710 i =           4
                7720 i =           5
                7730 i =           6
                7740 i =           7
                7750 i =           8
                7760 i =           9
                7770 i =          10
                7780 i =          11
                7790 i =          12
                7800 i =          13
                7810 i =          14
                7820 i =          15
                7830 i =          16
                7840 i =          17
                7850 i =          18
                7860 i =          19
                7870 i =          20
                7880 i =          21
                7890 i =          22
                7900 i =          23
                7910 i =          24
                7920 i =          25
                7930 i =          26
                7940 i =          27
                7950 i =          28
                7960 i =          29
                7970 i =          30
                7980 i =          31
                7990 i =           0
                8000 i =           1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {8500} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 8500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5920 i =          31
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6240 i =          31
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6560 i =          31
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7020 i =          31
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7340 i =          31
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
                7510 i =          16
                7520 i =          17
                7530 i =          18
                7540 i =          19
                7550 i =          20
                7560 i =          21
                7570 i =          22
                7580 i =          23
                7590 i =          24
                7600 i =          25
                7610 i =          26
                7620 i =          27
                7630 i =          28
                7640 i =          29
                7650 i =          30
                7660 i =          31
                7670 i =           0
                7680 i =           1
                7690 i =           2
                7700 i =           3
                7710 i =           4
                7720 i =           5
                7730 i =           6
                7740 i =           7
                7750 i =           8
                7760 i =           9
                7770 i =          10
                7780 i =          11
                7790 i =          12
                7800 i =          13
                7810 i =          14
                7820 i =          15
                7830 i =          16
                7840 i =          17
                7850 i =          18
                7860 i =          19
                7870 i =          20
                7880 i =          21
                7890 i =          22
                7900 i =          23
                7910 i =          24
                7920 i =          25
                7930 i =          26
                7940 i =          27
                7950 i =          28
                7960 i =          29
                7970 i =          30
                7980 i =          31
                7990 i =           0
                8000 i =           1
                8010 i =           2
                8020 i =           3
                8030 i =           4
                8040 i =           5
                8050 i =           6
                8060 i =           7
                8070 i =           8
                8080 i =           9
                8090 i =          10
                8100 i =          11
                8110 i =          12
                8120 i =          13
                8130 i =          14
                8140 i =          15
                8150 i =          16
                8160 i =          17
                8170 i =          18
                8180 i =          19
                8190 i =          20
                8200 i =          21
                8210 i =          22
                8220 i =          23
                8230 i =          24
                8240 i =          25
                8250 i =          26
                8260 i =          27
                8270 i =          28
                8280 i =          29
                8290 i =          30
                8300 i =          31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8500
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10258.789 ; gain = 16.008 ; free physical = 42483 ; free virtual = 54153
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 8500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5910 k =           0
                5920 i =          31
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6230 k =           1
                6240 i =          31
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6550 k =           2
                6560 i =          31
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
                7020 i =          31
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
                7340 i =          31
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
                7510 i =          16
                7520 i =          17
                7530 i =          18
                7540 i =          19
                7550 i =          20
                7560 i =          21
                7570 i =          22
                7580 i =          23
                7590 i =          24
                7600 i =          25
                7610 i =          26
                7620 i =          27
                7630 i =          28
                7640 i =          29
                7650 i =          30
                7650 k =           5
                7660 i =          31
                7670 i =           0
                7680 i =           1
                7690 i =           2
                7700 i =           3
                7710 i =           4
                7720 i =           5
                7730 i =           6
                7740 i =           7
                7750 i =           8
                7760 i =           9
                7770 i =          10
                7780 i =          11
                7790 i =          12
                7800 i =          13
                7810 i =          14
                7820 i =          15
                7830 i =          16
                7840 i =          17
                7850 i =          18
                7860 i =          19
                7870 i =          20
                7880 i =          21
                7890 i =          22
                7900 i =          23
                7910 i =          24
                7920 i =          25
                7930 i =          26
                7940 i =          27
                7950 i =          28
                7960 i =          29
                7970 i =          30
                7970 k =           6
                7980 i =          31
                7990 i =           0
                8000 i =           1
                8010 i =           2
                8020 i =           3
                8030 i =           4
                8040 i =           5
                8050 i =           6
                8060 i =           7
                8070 i =           8
                8080 i =           9
                8090 i =          10
                8100 i =          11
                8110 i =          12
                8120 i =          13
                8130 i =          14
                8140 i =          15
                8150 i =          16
                8160 i =          17
                8170 i =          18
                8180 i =          19
                8190 i =          20
                8200 i =          21
                8210 i =          22
                8220 i =          23
                8230 i =          24
                8240 i =          25
                8250 i =          26
                8260 i =          27
                8270 i =          28
                8280 i =          29
                8290 i =          30
                8290 k =           7
                8300 i =          31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8500
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10282.801 ; gain = 24.012 ; free physical = 42392 ; free virtual = 54059
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 8500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5910 k =           0
                5920 i =          31
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6230 k =           1
                6240 i =          31
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6550 k =           2
                6560 i =          31
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
                7020 i =          31
                7030  Test
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
                7340 i =          31
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
                7510 i =          16
                7520 i =          17
                7530 i =          18
                7540 i =          19
                7550 i =          20
                7560 i =          21
                7570 i =          22
                7580 i =          23
                7590 i =          24
                7600 i =          25
                7610 i =          26
                7620 i =          27
                7630 i =          28
                7640 i =          29
                7650 i =          30
                7650 k =           5
                7660 i =          31
                7670 i =           0
                7680 i =           1
                7690 i =           2
                7700 i =           3
                7710 i =           4
                7720 i =           5
                7730 i =           6
                7740 i =           7
                7750 i =           8
                7760 i =           9
                7770 i =          10
                7780 i =          11
                7790 i =          12
                7800 i =          13
                7810 i =          14
                7820 i =          15
                7830 i =          16
                7840 i =          17
                7850 i =          18
                7860 i =          19
                7870 i =          20
                7880 i =          21
                7890 i =          22
                7900 i =          23
                7910 i =          24
                7920 i =          25
                7930 i =          26
                7940 i =          27
                7950 i =          28
                7960 i =          29
                7970 i =          30
                7970 k =           6
                7980 i =          31
                7990 i =           0
                8000 i =           1
                8010 i =           2
                8020 i =           3
                8030 i =           4
                8040 i =           5
                8050 i =           6
                8060 i =           7
                8070 i =           8
                8080 i =           9
                8090 i =          10
                8100 i =          11
                8110 i =          12
                8120 i =          13
                8130 i =          14
                8140 i =          15
                8150 i =          16
                8160 i =          17
                8170 i =          18
                8180 i =          19
                8190 i =          20
                8200 i =          21
                8210 i =          22
                8220 i =          23
                8230 i =          24
                8240 i =          25
                8250 i =          26
                8260 i =          27
                8270 i =          28
                8280 i =          29
                8290 i =          30
                8290 k =           7
                8300 i =          31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8500
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10282.801 ; gain = 0.000 ; free physical = 42402 ; free virtual = 54073
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 8500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5910 k =           0
                5920 i =          31
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6230 k =           1
                6240 i =          31
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6550 k =           2
                6560 i =          31
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710  Test
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
                7020 i =          31
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
                7340 i =          31
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
                7510 i =          16
                7520 i =          17
                7530 i =          18
                7540 i =          19
                7550 i =          20
                7560 i =          21
                7570 i =          22
                7580 i =          23
                7590 i =          24
                7600 i =          25
                7610 i =          26
                7620 i =          27
                7630 i =          28
                7640 i =          29
                7650 i =          30
                7650 k =           5
                7660 i =          31
                7670 i =           0
                7680 i =           1
                7690 i =           2
                7700 i =           3
                7710 i =           4
                7720 i =           5
                7730 i =           6
                7740 i =           7
                7750 i =           8
                7760 i =           9
                7770 i =          10
                7780 i =          11
                7790 i =          12
                7800 i =          13
                7810 i =          14
                7820 i =          15
                7830 i =          16
                7840 i =          17
                7850 i =          18
                7860 i =          19
                7870 i =          20
                7880 i =          21
                7890 i =          22
                7900 i =          23
                7910 i =          24
                7920 i =          25
                7930 i =          26
                7940 i =          27
                7950 i =          28
                7960 i =          29
                7970 i =          30
                7970 k =           6
                7980 i =          31
                7990 i =           0
                8000 i =           1
                8010 i =           2
                8020 i =           3
                8030 i =           4
                8040 i =           5
                8050 i =           6
                8060 i =           7
                8070 i =           8
                8080 i =           9
                8090 i =          10
                8100 i =          11
                8110 i =          12
                8120 i =          13
                8130 i =          14
                8140 i =          15
                8150 i =          16
                8160 i =          17
                8170 i =          18
                8180 i =          19
                8190 i =          20
                8200 i =          21
                8210 i =          22
                8220 i =          23
                8230 i =          24
                8240 i =          25
                8250 i =          26
                8260 i =          27
                8270 i =          28
                8280 i =          29
                8290 i =          30
                8290 k =           7
                8300 i =          31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8500
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10287.805 ; gain = 5.004 ; free physical = 42407 ; free virtual = 54078
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {7000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 23 18:11:29 2021...
