INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/albert.poblador/ip_lab4/ip_repo/edit_AD_Converter_v1_0.sim/sim_1/impl/timing/xsim/AD_Converter_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_Converter
INFO: [VRFC 10-311] analyzing module AD_Converter_v1_0
INFO: [VRFC 10-311] analyzing module AD_Converter_v1_0_S00_AXI
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/albert.poblador/ip_lab4/AD_Converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD_Converter'
