// Seed: 1726348091
module module_0 (
    output wand module_0,
    input logic id_1,
    input supply1 id_2
);
  reg  id_4;
  wire id_5 = id_5;
  always id_4 <= #1 id_1;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4
    , id_12,
    output supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    output wand id_8,
    output logic id_9,
    output supply1 id_10
);
  wire id_13;
  module_0(
      id_8, id_0, id_1
  );
  always @(1) while (id_12 == 1) id_9 = #1{id_0, id_3 != 1};
endmodule
