// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
// Date        : Fri Mar  2 11:21:48 2018
// Host        : CO2041-04 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               u:/Desktop/MP-2/hw/design_1/ip/design_1_onsemi_vita_cam_0_0/design_1_onsemi_vita_cam_0_0_sim_netlist.v
// Design      : design_1_onsemi_vita_cam_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_onsemi_vita_cam_0_0,onsemi_vita_cam_v3_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "onsemi_vita_cam_v3_1,Vivado 2017.1" *) 
(* NotValidForBitStream *)
module design_1_onsemi_vita_cam_0_0
   (clk200,
    clk,
    reset,
    oe,
    io_vita_clk_pll,
    io_vita_reset_n,
    io_vita_trigger,
    io_vita_monitor,
    io_vita_clk_out_p,
    io_vita_clk_out_n,
    io_vita_sync_p,
    io_vita_sync_n,
    io_vita_data_p,
    io_vita_data_n,
    trigger1,
    fsync,
    video_vsync,
    video_hsync,
    video_vblank,
    video_hblank,
    video_active_video,
    video_data,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  input clk200;
  input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 CORE_RST RST" *) input reset;
  input oe;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN clk_pll" *) output io_vita_clk_pll;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN reset_n" *) output io_vita_reset_n;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN trigger" *) output [2:0]io_vita_trigger;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN monitor" *) input [1:0]io_vita_monitor;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN clk_out_p" *) input io_vita_clk_out_p;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN clk_out_n" *) input io_vita_clk_out_n;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN sync_p" *) input io_vita_sync_p;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN sync_n" *) input io_vita_sync_n;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN data_p" *) input [3:0]io_vita_data_p;
  (* x_interface_info = "avnet.com:interface:onsemi_vita_cam:1.0 IO_CAM_IN data_n" *) input [3:0]io_vita_data_n;
  input trigger1;
  (* x_interface_info = "xilinx.com:signal:video_frame_sync:1.0 FRAME_SYNC FRAME_SYNC" *) output fsync;
  (* x_interface_info = "xilinx.com:interface:vid_io:1.0 VID_IO_OUT VSYNC" *) output video_vsync;
  (* x_interface_info = "xilinx.com:interface:vid_io:1.0 VID_IO_OUT HSYNC" *) output video_hsync;
  (* x_interface_info = "xilinx.com:interface:vid_io:1.0 VID_IO_OUT VBLANK" *) output video_vblank;
  (* x_interface_info = "xilinx.com:interface:vid_io:1.0 VID_IO_OUT HBLANK" *) output video_hblank;
  (* x_interface_info = "xilinx.com:interface:vid_io:1.0 VID_IO_OUT ACTIVE_VIDEO" *) output video_active_video;
  (* x_interface_info = "xilinx.com:interface:vid_io:1.0 VID_IO_OUT DATA" *) output [7:0]video_data;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) input s00_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [7:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [7:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;

  wire \<const0> ;
  wire clk;
  wire clk200;
  wire fsync;
  (* DIFF_TERM *) (* IBUF_LOW_PWR *) wire io_vita_clk_out_n;
  (* DIFF_TERM *) (* IBUF_LOW_PWR *) wire io_vita_clk_out_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire io_vita_clk_pll;
  (* DIFF_TERM *) (* IBUF_LOW_PWR *) wire [3:0]io_vita_data_n;
  (* DIFF_TERM *) (* IBUF_LOW_PWR *) wire [3:0]io_vita_data_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire io_vita_reset_n;
  (* DIFF_TERM *) (* IBUF_LOW_PWR *) wire io_vita_sync_n;
  (* DIFF_TERM *) (* IBUF_LOW_PWR *) wire io_vita_sync_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [2:0]io_vita_trigger;
  wire oe;
  wire \onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_c ;
  wire reset;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [7:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire trigger1;
  wire video_active_video;
  wire [7:0]video_data;
  wire video_hblank;
  wire video_hsync;
  wire video_vblank;
  wire video_vsync;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1 U0
       (.CLK(\onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_c ),
        .CLKB(\onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_c ),
        .clk(clk),
        .clk200(clk200),
        .fsync(fsync),
        .io_vita_clk_out_n(io_vita_clk_out_n),
        .io_vita_clk_out_p(io_vita_clk_out_p),
        .io_vita_clk_pll(io_vita_clk_pll),
        .io_vita_data_n(io_vita_data_n),
        .io_vita_data_p(io_vita_data_p),
        .io_vita_reset_n(io_vita_reset_n),
        .io_vita_sync_n(io_vita_sync_n),
        .io_vita_sync_p(io_vita_sync_p),
        .io_vita_trigger(io_vita_trigger),
        .oe(oe),
        .reset(reset),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[7:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[7:2]),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .trigger1(trigger1),
        .video_active_video(video_active_video),
        .video_data(video_data),
        .video_hblank(video_hblank),
        .video_hsync(video_hsync),
        .video_vblank(video_vblank),
        .video_vsync(video_vsync));
endmodule

(* ORIG_REF_NAME = "VideoSyncGen" *) 
module design_1_onsemi_vita_cam_0_0_VideoSyncGen
   (syncgen_hsync,
    syncgen_vsync,
    rd_en,
    syncgen_hblank,
    syncgen_vblank,
    VBlankA1_s,
    empty,
    clk,
    reset,
    \gen_fwft.empty_fwft_i_reg ,
    \slv_reg27_reg[15] ,
    O,
    \slv_reg25_reg[16] ,
    \slv_reg24_reg[31] ,
    minusOp,
    \slv_reg25_reg[24] ,
    \slv_reg25_reg[28] ,
    \slv_reg25_reg[30] ,
    \slv_reg26_reg[0] ,
    \slv_reg26_reg[16] ,
    \slv_reg26_reg[8] ,
    \slv_reg26_reg[12] ,
    \slv_reg26_reg[14] ,
    \slv_reg26_reg[16]_0 ,
    \slv_reg26_reg[24] ,
    \slv_reg26_reg[28] ,
    \slv_reg26_reg[30] ,
    \slv_reg27_reg[0] ,
    \slv_reg27_reg[8] ,
    \slv_reg27_reg[12] ,
    \slv_reg27_reg[13] );
  output syncgen_hsync;
  output syncgen_vsync;
  output rd_en;
  output syncgen_hblank;
  output syncgen_vblank;
  output VBlankA1_s;
  input empty;
  input clk;
  input reset;
  input \gen_fwft.empty_fwft_i_reg ;
  input [1:0]\slv_reg27_reg[15] ;
  input [3:0]O;
  input [16:0]\slv_reg25_reg[16] ;
  input [16:0]\slv_reg24_reg[31] ;
  input [14:0]minusOp;
  input [3:0]\slv_reg25_reg[24] ;
  input [3:0]\slv_reg25_reg[28] ;
  input [2:0]\slv_reg25_reg[30] ;
  input [3:0]\slv_reg26_reg[0] ;
  input [1:0]\slv_reg26_reg[16] ;
  input [3:0]\slv_reg26_reg[8] ;
  input [3:0]\slv_reg26_reg[12] ;
  input [2:0]\slv_reg26_reg[14] ;
  input [3:0]\slv_reg26_reg[16]_0 ;
  input [3:0]\slv_reg26_reg[24] ;
  input [3:0]\slv_reg26_reg[28] ;
  input [2:0]\slv_reg26_reg[30] ;
  input [3:0]\slv_reg27_reg[0] ;
  input [3:0]\slv_reg27_reg[8] ;
  input [3:0]\slv_reg27_reg[12] ;
  input [1:0]\slv_reg27_reg[13] ;

  wire DeA1_s_i_1_n_0;
  wire DeA1_s_i_2_n_0;
  wire DeA1_s_reg_n_0;
  wire HBlankA1_s;
  wire HBlankA1_s_i_1_n_0;
  wire HSyncA1_s;
  wire HSyncA1_s_i_1_n_0;
  wire HSyncDone_s;
  wire HSyncDone_s_i_10_n_0;
  wire HSyncDone_s_i_11_n_0;
  wire HSyncDone_s_i_12_n_0;
  wire HSyncDone_s_i_13_n_0;
  wire HSyncDone_s_i_14_n_0;
  wire HSyncDone_s_i_15_n_0;
  wire HSyncDone_s_i_16_n_0;
  wire HSyncDone_s_i_17_n_0;
  wire HSyncDone_s_i_18_n_0;
  wire HSyncDone_s_i_19_n_0;
  wire HSyncDone_s_i_1_n_0;
  wire HSyncDone_s_i_20_n_0;
  wire HSyncDone_s_i_21_n_0;
  wire HSyncDone_s_i_22_n_0;
  wire HSyncDone_s_i_27_n_0;
  wire HSyncDone_s_i_28_n_0;
  wire HSyncDone_s_i_29_n_0;
  wire HSyncDone_s_i_30_n_0;
  wire HSyncDone_s_i_31_n_0;
  wire HSyncDone_s_i_32_n_0;
  wire HSyncDone_s_i_33_n_0;
  wire HSyncDone_s_i_34_n_0;
  wire HSyncDone_s_i_35_n_0;
  wire HSyncDone_s_i_36_n_0;
  wire HSyncDone_s_i_37_n_0;
  wire HSyncDone_s_i_38_n_0;
  wire HSyncDone_s_i_39_n_0;
  wire HSyncDone_s_i_40_n_0;
  wire HSyncDone_s_i_41_n_0;
  wire HSyncDone_s_i_4_n_0;
  wire HSyncDone_s_i_5_n_0;
  wire HSyncDone_s_i_7_n_0;
  wire HSyncDone_s_i_8_n_0;
  wire HSyncDone_s_i_9_n_0;
  wire HSyncDone_s_reg_i_23_n_2;
  wire HSyncDone_s_reg_i_23_n_3;
  wire HSyncDone_s_reg_i_23_n_5;
  wire HSyncDone_s_reg_i_23_n_6;
  wire HSyncDone_s_reg_i_23_n_7;
  wire HSyncDone_s_reg_i_24_n_0;
  wire HSyncDone_s_reg_i_24_n_1;
  wire HSyncDone_s_reg_i_24_n_2;
  wire HSyncDone_s_reg_i_24_n_3;
  wire HSyncDone_s_reg_i_24_n_4;
  wire HSyncDone_s_reg_i_24_n_5;
  wire HSyncDone_s_reg_i_24_n_6;
  wire HSyncDone_s_reg_i_24_n_7;
  wire HSyncDone_s_reg_i_25_n_0;
  wire HSyncDone_s_reg_i_25_n_1;
  wire HSyncDone_s_reg_i_25_n_2;
  wire HSyncDone_s_reg_i_25_n_3;
  wire HSyncDone_s_reg_i_25_n_4;
  wire HSyncDone_s_reg_i_25_n_5;
  wire HSyncDone_s_reg_i_25_n_6;
  wire HSyncDone_s_reg_i_25_n_7;
  wire HSyncDone_s_reg_i_26_n_0;
  wire HSyncDone_s_reg_i_26_n_1;
  wire HSyncDone_s_reg_i_26_n_2;
  wire HSyncDone_s_reg_i_26_n_3;
  wire HSyncDone_s_reg_i_26_n_4;
  wire HSyncDone_s_reg_i_26_n_5;
  wire HSyncDone_s_reg_i_26_n_6;
  wire HSyncDone_s_reg_i_26_n_7;
  wire HSyncDone_s_reg_i_2_n_3;
  wire HSyncDone_s_reg_i_3_n_0;
  wire HSyncDone_s_reg_i_3_n_1;
  wire HSyncDone_s_reg_i_3_n_2;
  wire HSyncDone_s_reg_i_3_n_3;
  wire HSyncDone_s_reg_i_6_n_0;
  wire HSyncDone_s_reg_i_6_n_1;
  wire HSyncDone_s_reg_i_6_n_2;
  wire HSyncDone_s_reg_i_6_n_3;
  wire [1:0]HSyncState_s;
  wire \HSyncState_s[0]_i_10_n_0 ;
  wire \HSyncState_s[0]_i_11_n_0 ;
  wire \HSyncState_s[0]_i_12_n_0 ;
  wire \HSyncState_s[0]_i_13_n_0 ;
  wire \HSyncState_s[0]_i_14_n_0 ;
  wire \HSyncState_s[0]_i_15_n_0 ;
  wire \HSyncState_s[0]_i_16_n_0 ;
  wire \HSyncState_s[0]_i_17_n_0 ;
  wire \HSyncState_s[0]_i_18_n_0 ;
  wire \HSyncState_s[0]_i_19_n_0 ;
  wire \HSyncState_s[0]_i_1_n_0 ;
  wire \HSyncState_s[0]_i_20_n_0 ;
  wire \HSyncState_s[0]_i_21_n_0 ;
  wire \HSyncState_s[0]_i_22_n_0 ;
  wire \HSyncState_s[0]_i_23_n_0 ;
  wire \HSyncState_s[0]_i_2_n_0 ;
  wire \HSyncState_s[0]_i_5_n_0 ;
  wire \HSyncState_s[0]_i_6_n_0 ;
  wire \HSyncState_s[0]_i_8_n_0 ;
  wire \HSyncState_s[0]_i_9_n_0 ;
  wire \HSyncState_s[1]_i_11_n_0 ;
  wire \HSyncState_s[1]_i_12_n_0 ;
  wire \HSyncState_s[1]_i_13_n_0 ;
  wire \HSyncState_s[1]_i_14_n_0 ;
  wire \HSyncState_s[1]_i_15_n_0 ;
  wire \HSyncState_s[1]_i_16_n_0 ;
  wire \HSyncState_s[1]_i_17_n_0 ;
  wire \HSyncState_s[1]_i_18_n_0 ;
  wire \HSyncState_s[1]_i_1_n_0 ;
  wire \HSyncState_s[1]_i_20_n_0 ;
  wire \HSyncState_s[1]_i_21_n_0 ;
  wire \HSyncState_s[1]_i_22_n_0 ;
  wire \HSyncState_s[1]_i_23_n_0 ;
  wire \HSyncState_s[1]_i_24_n_0 ;
  wire \HSyncState_s[1]_i_25_n_0 ;
  wire \HSyncState_s[1]_i_26_n_0 ;
  wire \HSyncState_s[1]_i_27_n_0 ;
  wire \HSyncState_s[1]_i_28_n_0 ;
  wire \HSyncState_s[1]_i_29_n_0 ;
  wire \HSyncState_s[1]_i_30_n_0 ;
  wire \HSyncState_s[1]_i_31_n_0 ;
  wire \HSyncState_s[1]_i_32_n_0 ;
  wire \HSyncState_s[1]_i_33_n_0 ;
  wire \HSyncState_s[1]_i_34_n_0 ;
  wire \HSyncState_s[1]_i_35_n_0 ;
  wire \HSyncState_s[1]_i_39_n_0 ;
  wire \HSyncState_s[1]_i_40_n_0 ;
  wire \HSyncState_s[1]_i_41_n_0 ;
  wire \HSyncState_s[1]_i_42_n_0 ;
  wire \HSyncState_s[1]_i_43_n_0 ;
  wire \HSyncState_s[1]_i_44_n_0 ;
  wire \HSyncState_s[1]_i_45_n_0 ;
  wire \HSyncState_s[1]_i_46_n_0 ;
  wire \HSyncState_s[1]_i_51_n_0 ;
  wire \HSyncState_s[1]_i_52_n_0 ;
  wire \HSyncState_s[1]_i_53_n_0 ;
  wire \HSyncState_s[1]_i_54_n_0 ;
  wire \HSyncState_s[1]_i_55_n_0 ;
  wire \HSyncState_s[1]_i_56_n_0 ;
  wire \HSyncState_s[1]_i_57_n_0 ;
  wire \HSyncState_s[1]_i_58_n_0 ;
  wire \HSyncState_s[1]_i_59_n_0 ;
  wire \HSyncState_s[1]_i_5_n_0 ;
  wire \HSyncState_s[1]_i_60_n_0 ;
  wire \HSyncState_s[1]_i_6_n_0 ;
  wire \HSyncState_s[1]_i_73_n_0 ;
  wire \HSyncState_s[1]_i_74_n_0 ;
  wire \HSyncState_s[1]_i_75_n_0 ;
  wire \HSyncState_s[1]_i_76_n_0 ;
  wire \HSyncState_s[1]_i_8_n_0 ;
  wire \HSyncState_s[1]_i_9_n_0 ;
  wire \HSyncState_s_reg[0]_i_4_n_0 ;
  wire \HSyncState_s_reg[0]_i_4_n_1 ;
  wire \HSyncState_s_reg[0]_i_4_n_2 ;
  wire \HSyncState_s_reg[0]_i_4_n_3 ;
  wire \HSyncState_s_reg[0]_i_7_n_0 ;
  wire \HSyncState_s_reg[0]_i_7_n_1 ;
  wire \HSyncState_s_reg[0]_i_7_n_2 ;
  wire \HSyncState_s_reg[0]_i_7_n_3 ;
  wire \HSyncState_s_reg[1]_i_10_n_0 ;
  wire \HSyncState_s_reg[1]_i_10_n_1 ;
  wire \HSyncState_s_reg[1]_i_10_n_2 ;
  wire \HSyncState_s_reg[1]_i_10_n_3 ;
  wire \HSyncState_s_reg[1]_i_19_n_0 ;
  wire \HSyncState_s_reg[1]_i_19_n_1 ;
  wire \HSyncState_s_reg[1]_i_19_n_2 ;
  wire \HSyncState_s_reg[1]_i_19_n_3 ;
  wire \HSyncState_s_reg[1]_i_2_n_3 ;
  wire \HSyncState_s_reg[1]_i_36_n_3 ;
  wire \HSyncState_s_reg[1]_i_36_n_6 ;
  wire \HSyncState_s_reg[1]_i_36_n_7 ;
  wire \HSyncState_s_reg[1]_i_37_n_0 ;
  wire \HSyncState_s_reg[1]_i_37_n_1 ;
  wire \HSyncState_s_reg[1]_i_37_n_2 ;
  wire \HSyncState_s_reg[1]_i_37_n_3 ;
  wire \HSyncState_s_reg[1]_i_37_n_4 ;
  wire \HSyncState_s_reg[1]_i_37_n_5 ;
  wire \HSyncState_s_reg[1]_i_37_n_6 ;
  wire \HSyncState_s_reg[1]_i_37_n_7 ;
  wire \HSyncState_s_reg[1]_i_38_n_0 ;
  wire \HSyncState_s_reg[1]_i_38_n_1 ;
  wire \HSyncState_s_reg[1]_i_38_n_2 ;
  wire \HSyncState_s_reg[1]_i_38_n_3 ;
  wire \HSyncState_s_reg[1]_i_38_n_4 ;
  wire \HSyncState_s_reg[1]_i_38_n_5 ;
  wire \HSyncState_s_reg[1]_i_38_n_6 ;
  wire \HSyncState_s_reg[1]_i_38_n_7 ;
  wire \HSyncState_s_reg[1]_i_3_n_3 ;
  wire \HSyncState_s_reg[1]_i_4_n_0 ;
  wire \HSyncState_s_reg[1]_i_4_n_1 ;
  wire \HSyncState_s_reg[1]_i_4_n_2 ;
  wire \HSyncState_s_reg[1]_i_4_n_3 ;
  wire \HSyncState_s_reg[1]_i_50_n_0 ;
  wire \HSyncState_s_reg[1]_i_50_n_1 ;
  wire \HSyncState_s_reg[1]_i_50_n_2 ;
  wire \HSyncState_s_reg[1]_i_50_n_3 ;
  wire \HSyncState_s_reg[1]_i_50_n_4 ;
  wire \HSyncState_s_reg[1]_i_50_n_5 ;
  wire \HSyncState_s_reg[1]_i_50_n_6 ;
  wire \HSyncState_s_reg[1]_i_50_n_7 ;
  wire \HSyncState_s_reg[1]_i_7_n_0 ;
  wire \HSyncState_s_reg[1]_i_7_n_1 ;
  wire \HSyncState_s_reg[1]_i_7_n_2 ;
  wire \HSyncState_s_reg[1]_i_7_n_3 ;
  wire [3:0]O;
  wire VBlankA1_s;
  wire VBlankA1_s_i_10_n_0;
  wire VBlankA1_s_i_11_n_0;
  wire VBlankA1_s_i_12_n_0;
  wire VBlankA1_s_i_13_n_0;
  wire VBlankA1_s_i_14_n_0;
  wire VBlankA1_s_i_15_n_0;
  wire VBlankA1_s_i_16_n_0;
  wire VBlankA1_s_i_17_n_0;
  wire VBlankA1_s_i_18_n_0;
  wire VBlankA1_s_i_19_n_0;
  wire VBlankA1_s_i_1_n_0;
  wire VBlankA1_s_i_20_n_0;
  wire VBlankA1_s_i_21_n_0;
  wire VBlankA1_s_i_22_n_0;
  wire VBlankA1_s_i_4_n_0;
  wire VBlankA1_s_i_5_n_0;
  wire VBlankA1_s_i_7_n_0;
  wire VBlankA1_s_i_8_n_0;
  wire VBlankA1_s_i_9_n_0;
  wire VBlankA1_s_reg_i_3_n_0;
  wire VBlankA1_s_reg_i_3_n_1;
  wire VBlankA1_s_reg_i_3_n_2;
  wire VBlankA1_s_reg_i_3_n_3;
  wire VBlankA1_s_reg_i_6_n_0;
  wire VBlankA1_s_reg_i_6_n_1;
  wire VBlankA1_s_reg_i_6_n_2;
  wire VBlankA1_s_reg_i_6_n_3;
  wire VSyncA1_s_i_1_n_0;
  wire VSyncA1_s_i_2_n_0;
  wire VSyncA1_s_reg_n_0;
  wire \VSyncState_s[0]_i_1_n_0 ;
  wire \VSyncState_s[1]_i_10_n_0 ;
  wire \VSyncState_s[1]_i_11_n_0 ;
  wire \VSyncState_s[1]_i_12_n_0 ;
  wire \VSyncState_s[1]_i_13_n_0 ;
  wire \VSyncState_s[1]_i_14_n_0 ;
  wire \VSyncState_s[1]_i_15_n_0 ;
  wire \VSyncState_s[1]_i_16_n_0 ;
  wire \VSyncState_s[1]_i_17_n_0 ;
  wire \VSyncState_s[1]_i_18_n_0 ;
  wire \VSyncState_s[1]_i_19_n_0 ;
  wire \VSyncState_s[1]_i_1_n_0 ;
  wire \VSyncState_s[1]_i_20_n_0 ;
  wire \VSyncState_s[1]_i_21_n_0 ;
  wire \VSyncState_s[1]_i_22_n_0 ;
  wire \VSyncState_s[1]_i_23_n_0 ;
  wire \VSyncState_s[1]_i_24_n_0 ;
  wire \VSyncState_s[1]_i_2_n_0 ;
  wire \VSyncState_s[1]_i_3_n_0 ;
  wire \VSyncState_s[1]_i_6_n_0 ;
  wire \VSyncState_s[1]_i_7_n_0 ;
  wire \VSyncState_s[1]_i_9_n_0 ;
  wire \VSyncState_s_reg[1]_i_4_n_3 ;
  wire \VSyncState_s_reg[1]_i_5_n_0 ;
  wire \VSyncState_s_reg[1]_i_5_n_1 ;
  wire \VSyncState_s_reg[1]_i_5_n_2 ;
  wire \VSyncState_s_reg[1]_i_5_n_3 ;
  wire \VSyncState_s_reg[1]_i_8_n_0 ;
  wire \VSyncState_s_reg[1]_i_8_n_1 ;
  wire \VSyncState_s_reg[1]_i_8_n_2 ;
  wire \VSyncState_s_reg[1]_i_8_n_3 ;
  wire \VSyncState_s_reg_n_0_[0] ;
  wire \VSyncState_s_reg_n_0_[1] ;
  wire VSync_s_i_1_n_0;
  wire clk;
  wire empty;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [14:0]minusOp;
  wire p_0_in5_in;
  wire [17:0]p_1_in;
  wire [17:1]plusOp;
  wire rd_en;
  wire reset;
  wire [16:0]\slv_reg24_reg[31] ;
  wire [16:0]\slv_reg25_reg[16] ;
  wire [3:0]\slv_reg25_reg[24] ;
  wire [3:0]\slv_reg25_reg[28] ;
  wire [2:0]\slv_reg25_reg[30] ;
  wire [3:0]\slv_reg26_reg[0] ;
  wire [3:0]\slv_reg26_reg[12] ;
  wire [2:0]\slv_reg26_reg[14] ;
  wire [1:0]\slv_reg26_reg[16] ;
  wire [3:0]\slv_reg26_reg[16]_0 ;
  wire [3:0]\slv_reg26_reg[24] ;
  wire [3:0]\slv_reg26_reg[28] ;
  wire [2:0]\slv_reg26_reg[30] ;
  wire [3:0]\slv_reg26_reg[8] ;
  wire [3:0]\slv_reg27_reg[0] ;
  wire [3:0]\slv_reg27_reg[12] ;
  wire [1:0]\slv_reg27_reg[13] ;
  wire [1:0]\slv_reg27_reg[15] ;
  wire [3:0]\slv_reg27_reg[8] ;
  wire syncgen_hblank;
  wire syncgen_hsync;
  wire syncgen_vblank;
  wire syncgen_vsync;
  wire [17:0]v_HSyncCount_s;
  wire \v_HSyncCount_s[0]_i_1_n_0 ;
  wire \v_HSyncCount_s[10]_i_1_n_0 ;
  wire \v_HSyncCount_s[11]_i_1_n_0 ;
  wire \v_HSyncCount_s[12]_i_1_n_0 ;
  wire \v_HSyncCount_s[12]_i_3_n_0 ;
  wire \v_HSyncCount_s[12]_i_4_n_0 ;
  wire \v_HSyncCount_s[12]_i_5_n_0 ;
  wire \v_HSyncCount_s[12]_i_6_n_0 ;
  wire \v_HSyncCount_s[13]_i_1_n_0 ;
  wire \v_HSyncCount_s[14]_i_1_n_0 ;
  wire \v_HSyncCount_s[15]_i_1_n_0 ;
  wire \v_HSyncCount_s[16]_i_1_n_0 ;
  wire \v_HSyncCount_s[16]_i_3_n_0 ;
  wire \v_HSyncCount_s[16]_i_4_n_0 ;
  wire \v_HSyncCount_s[16]_i_5_n_0 ;
  wire \v_HSyncCount_s[16]_i_6_n_0 ;
  wire \v_HSyncCount_s[17]_i_1_n_0 ;
  wire \v_HSyncCount_s[17]_i_2_n_0 ;
  wire \v_HSyncCount_s[17]_i_4_n_0 ;
  wire \v_HSyncCount_s[1]_i_1_n_0 ;
  wire \v_HSyncCount_s[2]_i_1_n_0 ;
  wire \v_HSyncCount_s[3]_i_1_n_0 ;
  wire \v_HSyncCount_s[4]_i_1_n_0 ;
  wire \v_HSyncCount_s[4]_i_3_n_0 ;
  wire \v_HSyncCount_s[4]_i_4_n_0 ;
  wire \v_HSyncCount_s[4]_i_5_n_0 ;
  wire \v_HSyncCount_s[4]_i_6_n_0 ;
  wire \v_HSyncCount_s[5]_i_1_n_0 ;
  wire \v_HSyncCount_s[6]_i_1_n_0 ;
  wire \v_HSyncCount_s[7]_i_1_n_0 ;
  wire \v_HSyncCount_s[8]_i_1_n_0 ;
  wire \v_HSyncCount_s[8]_i_3_n_0 ;
  wire \v_HSyncCount_s[8]_i_4_n_0 ;
  wire \v_HSyncCount_s[8]_i_5_n_0 ;
  wire \v_HSyncCount_s[8]_i_6_n_0 ;
  wire \v_HSyncCount_s[9]_i_1_n_0 ;
  wire \v_HSyncCount_s_reg[12]_i_2_n_0 ;
  wire \v_HSyncCount_s_reg[12]_i_2_n_1 ;
  wire \v_HSyncCount_s_reg[12]_i_2_n_2 ;
  wire \v_HSyncCount_s_reg[12]_i_2_n_3 ;
  wire \v_HSyncCount_s_reg[16]_i_2_n_0 ;
  wire \v_HSyncCount_s_reg[16]_i_2_n_1 ;
  wire \v_HSyncCount_s_reg[16]_i_2_n_2 ;
  wire \v_HSyncCount_s_reg[16]_i_2_n_3 ;
  wire \v_HSyncCount_s_reg[4]_i_2_n_0 ;
  wire \v_HSyncCount_s_reg[4]_i_2_n_1 ;
  wire \v_HSyncCount_s_reg[4]_i_2_n_2 ;
  wire \v_HSyncCount_s_reg[4]_i_2_n_3 ;
  wire \v_HSyncCount_s_reg[8]_i_2_n_0 ;
  wire \v_HSyncCount_s_reg[8]_i_2_n_1 ;
  wire \v_HSyncCount_s_reg[8]_i_2_n_2 ;
  wire \v_HSyncCount_s_reg[8]_i_2_n_3 ;
  wire v_VSyncCount_s1;
  wire \v_VSyncCount_s[12]_i_3_n_0 ;
  wire \v_VSyncCount_s[12]_i_4_n_0 ;
  wire \v_VSyncCount_s[12]_i_5_n_0 ;
  wire \v_VSyncCount_s[12]_i_6_n_0 ;
  wire \v_VSyncCount_s[16]_i_3_n_0 ;
  wire \v_VSyncCount_s[16]_i_4_n_0 ;
  wire \v_VSyncCount_s[16]_i_5_n_0 ;
  wire \v_VSyncCount_s[16]_i_6_n_0 ;
  wire \v_VSyncCount_s[17]_i_11_n_0 ;
  wire \v_VSyncCount_s[17]_i_12_n_0 ;
  wire \v_VSyncCount_s[17]_i_13_n_0 ;
  wire \v_VSyncCount_s[17]_i_14_n_0 ;
  wire \v_VSyncCount_s[17]_i_15_n_0 ;
  wire \v_VSyncCount_s[17]_i_16_n_0 ;
  wire \v_VSyncCount_s[17]_i_17_n_0 ;
  wire \v_VSyncCount_s[17]_i_18_n_0 ;
  wire \v_VSyncCount_s[17]_i_19_n_0 ;
  wire \v_VSyncCount_s[17]_i_1_n_0 ;
  wire \v_VSyncCount_s[17]_i_20_n_0 ;
  wire \v_VSyncCount_s[17]_i_21_n_0 ;
  wire \v_VSyncCount_s[17]_i_22_n_0 ;
  wire \v_VSyncCount_s[17]_i_23_n_0 ;
  wire \v_VSyncCount_s[17]_i_24_n_0 ;
  wire \v_VSyncCount_s[17]_i_25_n_0 ;
  wire \v_VSyncCount_s[17]_i_26_n_0 ;
  wire \v_VSyncCount_s[17]_i_3_n_0 ;
  wire \v_VSyncCount_s[17]_i_6_n_0 ;
  wire \v_VSyncCount_s[17]_i_8_n_0 ;
  wire \v_VSyncCount_s[17]_i_9_n_0 ;
  wire \v_VSyncCount_s[4]_i_3_n_0 ;
  wire \v_VSyncCount_s[4]_i_4_n_0 ;
  wire \v_VSyncCount_s[4]_i_5_n_0 ;
  wire \v_VSyncCount_s[4]_i_6_n_0 ;
  wire \v_VSyncCount_s[8]_i_3_n_0 ;
  wire \v_VSyncCount_s[8]_i_4_n_0 ;
  wire \v_VSyncCount_s[8]_i_5_n_0 ;
  wire \v_VSyncCount_s[8]_i_6_n_0 ;
  wire \v_VSyncCount_s_reg[12]_i_2_n_0 ;
  wire \v_VSyncCount_s_reg[12]_i_2_n_1 ;
  wire \v_VSyncCount_s_reg[12]_i_2_n_2 ;
  wire \v_VSyncCount_s_reg[12]_i_2_n_3 ;
  wire \v_VSyncCount_s_reg[12]_i_2_n_4 ;
  wire \v_VSyncCount_s_reg[12]_i_2_n_5 ;
  wire \v_VSyncCount_s_reg[12]_i_2_n_6 ;
  wire \v_VSyncCount_s_reg[12]_i_2_n_7 ;
  wire \v_VSyncCount_s_reg[16]_i_2_n_0 ;
  wire \v_VSyncCount_s_reg[16]_i_2_n_1 ;
  wire \v_VSyncCount_s_reg[16]_i_2_n_2 ;
  wire \v_VSyncCount_s_reg[16]_i_2_n_3 ;
  wire \v_VSyncCount_s_reg[16]_i_2_n_4 ;
  wire \v_VSyncCount_s_reg[16]_i_2_n_5 ;
  wire \v_VSyncCount_s_reg[16]_i_2_n_6 ;
  wire \v_VSyncCount_s_reg[16]_i_2_n_7 ;
  wire \v_VSyncCount_s_reg[17]_i_10_n_0 ;
  wire \v_VSyncCount_s_reg[17]_i_10_n_1 ;
  wire \v_VSyncCount_s_reg[17]_i_10_n_2 ;
  wire \v_VSyncCount_s_reg[17]_i_10_n_3 ;
  wire \v_VSyncCount_s_reg[17]_i_4_n_7 ;
  wire \v_VSyncCount_s_reg[17]_i_5_n_3 ;
  wire \v_VSyncCount_s_reg[17]_i_7_n_0 ;
  wire \v_VSyncCount_s_reg[17]_i_7_n_1 ;
  wire \v_VSyncCount_s_reg[17]_i_7_n_2 ;
  wire \v_VSyncCount_s_reg[17]_i_7_n_3 ;
  wire \v_VSyncCount_s_reg[4]_i_2_n_0 ;
  wire \v_VSyncCount_s_reg[4]_i_2_n_1 ;
  wire \v_VSyncCount_s_reg[4]_i_2_n_2 ;
  wire \v_VSyncCount_s_reg[4]_i_2_n_3 ;
  wire \v_VSyncCount_s_reg[4]_i_2_n_4 ;
  wire \v_VSyncCount_s_reg[4]_i_2_n_5 ;
  wire \v_VSyncCount_s_reg[4]_i_2_n_6 ;
  wire \v_VSyncCount_s_reg[4]_i_2_n_7 ;
  wire \v_VSyncCount_s_reg[8]_i_2_n_0 ;
  wire \v_VSyncCount_s_reg[8]_i_2_n_1 ;
  wire \v_VSyncCount_s_reg[8]_i_2_n_2 ;
  wire \v_VSyncCount_s_reg[8]_i_2_n_3 ;
  wire \v_VSyncCount_s_reg[8]_i_2_n_4 ;
  wire \v_VSyncCount_s_reg[8]_i_2_n_5 ;
  wire \v_VSyncCount_s_reg[8]_i_2_n_6 ;
  wire \v_VSyncCount_s_reg[8]_i_2_n_7 ;
  wire \v_VSyncCount_s_reg_n_0_[0] ;
  wire \v_VSyncCount_s_reg_n_0_[10] ;
  wire \v_VSyncCount_s_reg_n_0_[11] ;
  wire \v_VSyncCount_s_reg_n_0_[12] ;
  wire \v_VSyncCount_s_reg_n_0_[13] ;
  wire \v_VSyncCount_s_reg_n_0_[14] ;
  wire \v_VSyncCount_s_reg_n_0_[15] ;
  wire \v_VSyncCount_s_reg_n_0_[16] ;
  wire \v_VSyncCount_s_reg_n_0_[17] ;
  wire \v_VSyncCount_s_reg_n_0_[1] ;
  wire \v_VSyncCount_s_reg_n_0_[2] ;
  wire \v_VSyncCount_s_reg_n_0_[3] ;
  wire \v_VSyncCount_s_reg_n_0_[4] ;
  wire \v_VSyncCount_s_reg_n_0_[5] ;
  wire \v_VSyncCount_s_reg_n_0_[6] ;
  wire \v_VSyncCount_s_reg_n_0_[7] ;
  wire \v_VSyncCount_s_reg_n_0_[8] ;
  wire \v_VSyncCount_s_reg_n_0_[9] ;
  wire [3:1]NLW_HSyncDone_s_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_HSyncDone_s_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_HSyncDone_s_reg_i_23_CO_UNCONNECTED;
  wire [3:3]NLW_HSyncDone_s_reg_i_23_O_UNCONNECTED;
  wire [3:0]NLW_HSyncDone_s_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_HSyncDone_s_reg_i_6_O_UNCONNECTED;
  wire [3:1]\NLW_HSyncState_s_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[1]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[1]_i_19_O_UNCONNECTED ;
  wire [3:1]\NLW_HSyncState_s_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_HSyncState_s_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_HSyncState_s_reg[1]_i_36_CO_UNCONNECTED ;
  wire [3:2]\NLW_HSyncState_s_reg[1]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_HSyncState_s_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:1]NLW_VBlankA1_s_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_VBlankA1_s_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_VBlankA1_s_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_VBlankA1_s_reg_i_6_O_UNCONNECTED;
  wire [3:1]\NLW_VSyncState_s_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_VSyncState_s_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_VSyncState_s_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_VSyncState_s_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_v_HSyncCount_s_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_v_HSyncCount_s_reg[17]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_v_VSyncCount_s_reg[17]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_v_VSyncCount_s_reg[17]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_v_VSyncCount_s_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_v_VSyncCount_s_reg[17]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_v_VSyncCount_s_reg[17]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_v_VSyncCount_s_reg[17]_i_7_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h4FFF40FF)) 
    DeA1_s_i_1
       (.I0(HSyncState_s[0]),
        .I1(p_0_in5_in),
        .I2(DeA1_s_i_2_n_0),
        .I3(empty),
        .I4(DeA1_s_reg_n_0),
        .O(DeA1_s_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000C0000000)) 
    DeA1_s_i_2
       (.I0(\HSyncState_s_reg[1]_i_3_n_3 ),
        .I1(\VSyncState_s_reg_n_0_[0] ),
        .I2(\VSyncState_s_reg_n_0_[1] ),
        .I3(p_0_in5_in),
        .I4(HSyncState_s[1]),
        .I5(HSyncState_s[0]),
        .O(DeA1_s_i_2_n_0));
  FDCE DeA1_s_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(DeA1_s_i_1_n_0),
        .Q(DeA1_s_reg_n_0));
  FDCE De_s_reg
       (.C(clk),
        .CE(empty),
        .CLR(reset),
        .D(DeA1_s_reg_n_0),
        .Q(rd_en));
  LUT6 #(
    .INIT(64'hC0CCCCCC80008000)) 
    HBlankA1_s_i_1
       (.I0(\HSyncState_s_reg[1]_i_3_n_3 ),
        .I1(empty),
        .I2(HSyncState_s[0]),
        .I3(HSyncState_s[1]),
        .I4(p_0_in5_in),
        .I5(HBlankA1_s),
        .O(HBlankA1_s_i_1_n_0));
  FDCE HBlankA1_s_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(HBlankA1_s_i_1_n_0),
        .Q(HBlankA1_s));
  FDCE HBlank_s_reg
       (.C(clk),
        .CE(empty),
        .CLR(reset),
        .D(HBlankA1_s),
        .Q(syncgen_hblank));
  LUT6 #(
    .INIT(64'hF6FFFFFF06000000)) 
    HSyncA1_s_i_1
       (.I0(HSyncState_s[0]),
        .I1(\slv_reg25_reg[16] [15]),
        .I2(HSyncState_s[1]),
        .I3(empty),
        .I4(\HSyncState_s[0]_i_2_n_0 ),
        .I5(HSyncA1_s),
        .O(HSyncA1_s_i_1_n_0));
  FDCE HSyncA1_s_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(HSyncA1_s_i_1_n_0),
        .Q(HSyncA1_s));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h10)) 
    HSyncDone_s_i_1
       (.I0(HSyncState_s[1]),
        .I1(HSyncState_s[0]),
        .I2(HSyncDone_s_reg_i_2_n_3),
        .O(HSyncDone_s_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    HSyncDone_s_i_10
       (.I0(v_HSyncCount_s[9]),
        .I1(HSyncDone_s_reg_i_24_n_7),
        .I2(v_HSyncCount_s[8]),
        .I3(HSyncDone_s_reg_i_25_n_4),
        .O(HSyncDone_s_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    HSyncDone_s_i_11
       (.I0(HSyncDone_s_reg_i_23_n_5),
        .I1(v_HSyncCount_s[15]),
        .I2(HSyncDone_s_reg_i_23_n_6),
        .I3(v_HSyncCount_s[14]),
        .O(HSyncDone_s_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    HSyncDone_s_i_12
       (.I0(HSyncDone_s_reg_i_23_n_7),
        .I1(v_HSyncCount_s[13]),
        .I2(HSyncDone_s_reg_i_24_n_4),
        .I3(v_HSyncCount_s[12]),
        .O(HSyncDone_s_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    HSyncDone_s_i_13
       (.I0(HSyncDone_s_reg_i_24_n_5),
        .I1(v_HSyncCount_s[11]),
        .I2(HSyncDone_s_reg_i_24_n_6),
        .I3(v_HSyncCount_s[10]),
        .O(HSyncDone_s_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    HSyncDone_s_i_14
       (.I0(HSyncDone_s_reg_i_24_n_7),
        .I1(v_HSyncCount_s[9]),
        .I2(HSyncDone_s_reg_i_25_n_4),
        .I3(v_HSyncCount_s[8]),
        .O(HSyncDone_s_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    HSyncDone_s_i_15
       (.I0(v_HSyncCount_s[7]),
        .I1(HSyncDone_s_reg_i_25_n_5),
        .I2(v_HSyncCount_s[6]),
        .I3(HSyncDone_s_reg_i_25_n_6),
        .O(HSyncDone_s_i_15_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    HSyncDone_s_i_16
       (.I0(v_HSyncCount_s[5]),
        .I1(HSyncDone_s_reg_i_25_n_7),
        .I2(v_HSyncCount_s[4]),
        .I3(HSyncDone_s_reg_i_26_n_4),
        .O(HSyncDone_s_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    HSyncDone_s_i_17
       (.I0(v_HSyncCount_s[3]),
        .I1(HSyncDone_s_reg_i_26_n_5),
        .I2(v_HSyncCount_s[2]),
        .I3(HSyncDone_s_reg_i_26_n_6),
        .O(HSyncDone_s_i_17_n_0));
  LUT4 #(
    .INIT(16'hB222)) 
    HSyncDone_s_i_18
       (.I0(v_HSyncCount_s[1]),
        .I1(HSyncDone_s_reg_i_26_n_7),
        .I2(\slv_reg24_reg[31] [1]),
        .I3(v_HSyncCount_s[0]),
        .O(HSyncDone_s_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    HSyncDone_s_i_19
       (.I0(HSyncDone_s_reg_i_25_n_5),
        .I1(v_HSyncCount_s[7]),
        .I2(HSyncDone_s_reg_i_25_n_6),
        .I3(v_HSyncCount_s[6]),
        .O(HSyncDone_s_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    HSyncDone_s_i_20
       (.I0(HSyncDone_s_reg_i_25_n_7),
        .I1(v_HSyncCount_s[5]),
        .I2(HSyncDone_s_reg_i_26_n_4),
        .I3(v_HSyncCount_s[4]),
        .O(HSyncDone_s_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    HSyncDone_s_i_21
       (.I0(HSyncDone_s_reg_i_26_n_5),
        .I1(v_HSyncCount_s[3]),
        .I2(HSyncDone_s_reg_i_26_n_6),
        .I3(v_HSyncCount_s[2]),
        .O(HSyncDone_s_i_21_n_0));
  LUT4 #(
    .INIT(16'h0990)) 
    HSyncDone_s_i_22
       (.I0(HSyncDone_s_reg_i_26_n_7),
        .I1(v_HSyncCount_s[1]),
        .I2(\slv_reg24_reg[31] [1]),
        .I3(v_HSyncCount_s[0]),
        .O(HSyncDone_s_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_27
       (.I0(\slv_reg24_reg[31] [16]),
        .O(HSyncDone_s_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_28
       (.I0(\slv_reg24_reg[31] [15]),
        .O(HSyncDone_s_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_29
       (.I0(\slv_reg24_reg[31] [14]),
        .O(HSyncDone_s_i_29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_30
       (.I0(\slv_reg24_reg[31] [13]),
        .O(HSyncDone_s_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_31
       (.I0(\slv_reg24_reg[31] [12]),
        .O(HSyncDone_s_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_32
       (.I0(\slv_reg24_reg[31] [11]),
        .O(HSyncDone_s_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_33
       (.I0(\slv_reg24_reg[31] [10]),
        .O(HSyncDone_s_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_34
       (.I0(\slv_reg24_reg[31] [9]),
        .O(HSyncDone_s_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_35
       (.I0(\slv_reg24_reg[31] [8]),
        .O(HSyncDone_s_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_36
       (.I0(\slv_reg24_reg[31] [7]),
        .O(HSyncDone_s_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_37
       (.I0(\slv_reg24_reg[31] [6]),
        .O(HSyncDone_s_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_38
       (.I0(\slv_reg24_reg[31] [5]),
        .O(HSyncDone_s_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_39
       (.I0(\slv_reg24_reg[31] [4]),
        .O(HSyncDone_s_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    HSyncDone_s_i_4
       (.I0(v_HSyncCount_s[16]),
        .I1(v_HSyncCount_s[17]),
        .O(HSyncDone_s_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_40
       (.I0(\slv_reg24_reg[31] [3]),
        .O(HSyncDone_s_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HSyncDone_s_i_41
       (.I0(\slv_reg24_reg[31] [2]),
        .O(HSyncDone_s_i_41_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    HSyncDone_s_i_5
       (.I0(v_HSyncCount_s[16]),
        .I1(v_HSyncCount_s[17]),
        .O(HSyncDone_s_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    HSyncDone_s_i_7
       (.I0(v_HSyncCount_s[15]),
        .I1(HSyncDone_s_reg_i_23_n_5),
        .I2(v_HSyncCount_s[14]),
        .I3(HSyncDone_s_reg_i_23_n_6),
        .O(HSyncDone_s_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    HSyncDone_s_i_8
       (.I0(v_HSyncCount_s[13]),
        .I1(HSyncDone_s_reg_i_23_n_7),
        .I2(v_HSyncCount_s[12]),
        .I3(HSyncDone_s_reg_i_24_n_4),
        .O(HSyncDone_s_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    HSyncDone_s_i_9
       (.I0(v_HSyncCount_s[11]),
        .I1(HSyncDone_s_reg_i_24_n_5),
        .I2(v_HSyncCount_s[10]),
        .I3(HSyncDone_s_reg_i_24_n_6),
        .O(HSyncDone_s_i_9_n_0));
  FDCE HSyncDone_s_reg
       (.C(clk),
        .CE(empty),
        .CLR(reset),
        .D(HSyncDone_s_i_1_n_0),
        .Q(HSyncDone_s));
  CARRY4 HSyncDone_s_reg_i_2
       (.CI(HSyncDone_s_reg_i_3_n_0),
        .CO({NLW_HSyncDone_s_reg_i_2_CO_UNCONNECTED[3:1],HSyncDone_s_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,HSyncDone_s_i_4_n_0}),
        .O(NLW_HSyncDone_s_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,HSyncDone_s_i_5_n_0}));
  CARRY4 HSyncDone_s_reg_i_23
       (.CI(HSyncDone_s_reg_i_24_n_0),
        .CO({NLW_HSyncDone_s_reg_i_23_CO_UNCONNECTED[3:2],HSyncDone_s_reg_i_23_n_2,HSyncDone_s_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\slv_reg24_reg[31] [15:14]}),
        .O({NLW_HSyncDone_s_reg_i_23_O_UNCONNECTED[3],HSyncDone_s_reg_i_23_n_5,HSyncDone_s_reg_i_23_n_6,HSyncDone_s_reg_i_23_n_7}),
        .S({1'b0,HSyncDone_s_i_27_n_0,HSyncDone_s_i_28_n_0,HSyncDone_s_i_29_n_0}));
  CARRY4 HSyncDone_s_reg_i_24
       (.CI(HSyncDone_s_reg_i_25_n_0),
        .CO({HSyncDone_s_reg_i_24_n_0,HSyncDone_s_reg_i_24_n_1,HSyncDone_s_reg_i_24_n_2,HSyncDone_s_reg_i_24_n_3}),
        .CYINIT(1'b0),
        .DI(\slv_reg24_reg[31] [13:10]),
        .O({HSyncDone_s_reg_i_24_n_4,HSyncDone_s_reg_i_24_n_5,HSyncDone_s_reg_i_24_n_6,HSyncDone_s_reg_i_24_n_7}),
        .S({HSyncDone_s_i_30_n_0,HSyncDone_s_i_31_n_0,HSyncDone_s_i_32_n_0,HSyncDone_s_i_33_n_0}));
  CARRY4 HSyncDone_s_reg_i_25
       (.CI(HSyncDone_s_reg_i_26_n_0),
        .CO({HSyncDone_s_reg_i_25_n_0,HSyncDone_s_reg_i_25_n_1,HSyncDone_s_reg_i_25_n_2,HSyncDone_s_reg_i_25_n_3}),
        .CYINIT(1'b0),
        .DI(\slv_reg24_reg[31] [9:6]),
        .O({HSyncDone_s_reg_i_25_n_4,HSyncDone_s_reg_i_25_n_5,HSyncDone_s_reg_i_25_n_6,HSyncDone_s_reg_i_25_n_7}),
        .S({HSyncDone_s_i_34_n_0,HSyncDone_s_i_35_n_0,HSyncDone_s_i_36_n_0,HSyncDone_s_i_37_n_0}));
  CARRY4 HSyncDone_s_reg_i_26
       (.CI(1'b0),
        .CO({HSyncDone_s_reg_i_26_n_0,HSyncDone_s_reg_i_26_n_1,HSyncDone_s_reg_i_26_n_2,HSyncDone_s_reg_i_26_n_3}),
        .CYINIT(\slv_reg24_reg[31] [1]),
        .DI(\slv_reg24_reg[31] [5:2]),
        .O({HSyncDone_s_reg_i_26_n_4,HSyncDone_s_reg_i_26_n_5,HSyncDone_s_reg_i_26_n_6,HSyncDone_s_reg_i_26_n_7}),
        .S({HSyncDone_s_i_38_n_0,HSyncDone_s_i_39_n_0,HSyncDone_s_i_40_n_0,HSyncDone_s_i_41_n_0}));
  CARRY4 HSyncDone_s_reg_i_3
       (.CI(HSyncDone_s_reg_i_6_n_0),
        .CO({HSyncDone_s_reg_i_3_n_0,HSyncDone_s_reg_i_3_n_1,HSyncDone_s_reg_i_3_n_2,HSyncDone_s_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({HSyncDone_s_i_7_n_0,HSyncDone_s_i_8_n_0,HSyncDone_s_i_9_n_0,HSyncDone_s_i_10_n_0}),
        .O(NLW_HSyncDone_s_reg_i_3_O_UNCONNECTED[3:0]),
        .S({HSyncDone_s_i_11_n_0,HSyncDone_s_i_12_n_0,HSyncDone_s_i_13_n_0,HSyncDone_s_i_14_n_0}));
  CARRY4 HSyncDone_s_reg_i_6
       (.CI(1'b0),
        .CO({HSyncDone_s_reg_i_6_n_0,HSyncDone_s_reg_i_6_n_1,HSyncDone_s_reg_i_6_n_2,HSyncDone_s_reg_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({HSyncDone_s_i_15_n_0,HSyncDone_s_i_16_n_0,HSyncDone_s_i_17_n_0,HSyncDone_s_i_18_n_0}),
        .O(NLW_HSyncDone_s_reg_i_6_O_UNCONNECTED[3:0]),
        .S({HSyncDone_s_i_19_n_0,HSyncDone_s_i_20_n_0,HSyncDone_s_i_21_n_0,HSyncDone_s_i_22_n_0}));
  LUT6 #(
    .INIT(64'h05CAFFFFF5CAFFFF)) 
    \HSyncState_s[0]_i_1 
       (.I0(\HSyncState_s[0]_i_2_n_0 ),
        .I1(p_0_in5_in),
        .I2(HSyncState_s[1]),
        .I3(HSyncState_s[0]),
        .I4(empty),
        .I5(\HSyncState_s_reg[1]_i_3_n_3 ),
        .O(\HSyncState_s[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[0]_i_10 
       (.I0(v_HSyncCount_s[11]),
        .I1(\slv_reg25_reg[28] [2]),
        .I2(v_HSyncCount_s[10]),
        .I3(\slv_reg25_reg[28] [1]),
        .O(\HSyncState_s[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[0]_i_11 
       (.I0(v_HSyncCount_s[9]),
        .I1(\slv_reg25_reg[28] [0]),
        .I2(v_HSyncCount_s[8]),
        .I3(\slv_reg25_reg[24] [3]),
        .O(\HSyncState_s[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[0]_i_12 
       (.I0(\slv_reg25_reg[30] [2]),
        .I1(v_HSyncCount_s[15]),
        .I2(\slv_reg25_reg[30] [1]),
        .I3(v_HSyncCount_s[14]),
        .O(\HSyncState_s[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[0]_i_13 
       (.I0(\slv_reg25_reg[30] [0]),
        .I1(v_HSyncCount_s[13]),
        .I2(\slv_reg25_reg[28] [3]),
        .I3(v_HSyncCount_s[12]),
        .O(\HSyncState_s[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[0]_i_14 
       (.I0(\slv_reg25_reg[28] [2]),
        .I1(v_HSyncCount_s[11]),
        .I2(\slv_reg25_reg[28] [1]),
        .I3(v_HSyncCount_s[10]),
        .O(\HSyncState_s[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[0]_i_15 
       (.I0(\slv_reg25_reg[28] [0]),
        .I1(v_HSyncCount_s[9]),
        .I2(\slv_reg25_reg[24] [3]),
        .I3(v_HSyncCount_s[8]),
        .O(\HSyncState_s[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[0]_i_16 
       (.I0(v_HSyncCount_s[7]),
        .I1(\slv_reg25_reg[24] [2]),
        .I2(v_HSyncCount_s[6]),
        .I3(\slv_reg25_reg[24] [1]),
        .O(\HSyncState_s[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[0]_i_17 
       (.I0(v_HSyncCount_s[5]),
        .I1(\slv_reg25_reg[24] [0]),
        .I2(v_HSyncCount_s[4]),
        .I3(O[3]),
        .O(\HSyncState_s[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[0]_i_18 
       (.I0(v_HSyncCount_s[3]),
        .I1(O[2]),
        .I2(v_HSyncCount_s[2]),
        .I3(O[1]),
        .O(\HSyncState_s[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \HSyncState_s[0]_i_19 
       (.I0(v_HSyncCount_s[1]),
        .I1(O[0]),
        .I2(\slv_reg25_reg[16] [16]),
        .I3(v_HSyncCount_s[0]),
        .O(\HSyncState_s[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HSyncState_s[0]_i_2 
       (.I0(\HSyncState_s_reg[1]_i_2_n_3 ),
        .I1(HSyncState_s[0]),
        .I2(HSyncDone_s_reg_i_2_n_3),
        .O(\HSyncState_s[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[0]_i_20 
       (.I0(\slv_reg25_reg[24] [2]),
        .I1(v_HSyncCount_s[7]),
        .I2(\slv_reg25_reg[24] [1]),
        .I3(v_HSyncCount_s[6]),
        .O(\HSyncState_s[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[0]_i_21 
       (.I0(\slv_reg25_reg[24] [0]),
        .I1(v_HSyncCount_s[5]),
        .I2(O[3]),
        .I3(v_HSyncCount_s[4]),
        .O(\HSyncState_s[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[0]_i_22 
       (.I0(O[2]),
        .I1(v_HSyncCount_s[3]),
        .I2(O[1]),
        .I3(v_HSyncCount_s[2]),
        .O(\HSyncState_s[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \HSyncState_s[0]_i_23 
       (.I0(O[0]),
        .I1(v_HSyncCount_s[1]),
        .I2(\slv_reg25_reg[16] [16]),
        .I3(v_HSyncCount_s[0]),
        .O(\HSyncState_s[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \HSyncState_s[0]_i_5 
       (.I0(v_HSyncCount_s[16]),
        .I1(v_HSyncCount_s[17]),
        .O(\HSyncState_s[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \HSyncState_s[0]_i_6 
       (.I0(v_HSyncCount_s[16]),
        .I1(v_HSyncCount_s[17]),
        .O(\HSyncState_s[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[0]_i_8 
       (.I0(v_HSyncCount_s[15]),
        .I1(\slv_reg25_reg[30] [2]),
        .I2(v_HSyncCount_s[14]),
        .I3(\slv_reg25_reg[30] [1]),
        .O(\HSyncState_s[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[0]_i_9 
       (.I0(v_HSyncCount_s[13]),
        .I1(\slv_reg25_reg[30] [0]),
        .I2(v_HSyncCount_s[12]),
        .I3(\slv_reg25_reg[28] [3]),
        .O(\HSyncState_s[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h6F2FEFAF)) 
    \HSyncState_s[1]_i_1 
       (.I0(HSyncState_s[1]),
        .I1(HSyncState_s[0]),
        .I2(empty),
        .I3(\HSyncState_s_reg[1]_i_2_n_3 ),
        .I4(\HSyncState_s_reg[1]_i_3_n_3 ),
        .O(\HSyncState_s[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \HSyncState_s[1]_i_11 
       (.I0(\HSyncState_s_reg[1]_i_36_n_6 ),
        .I1(v_HSyncCount_s[14]),
        .I2(v_HSyncCount_s[15]),
        .O(\HSyncState_s[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[1]_i_12 
       (.I0(v_HSyncCount_s[13]),
        .I1(\HSyncState_s_reg[1]_i_36_n_7 ),
        .I2(v_HSyncCount_s[12]),
        .I3(\HSyncState_s_reg[1]_i_37_n_4 ),
        .O(\HSyncState_s[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[1]_i_13 
       (.I0(v_HSyncCount_s[11]),
        .I1(\HSyncState_s_reg[1]_i_37_n_5 ),
        .I2(v_HSyncCount_s[10]),
        .I3(\HSyncState_s_reg[1]_i_37_n_6 ),
        .O(\HSyncState_s[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[1]_i_14 
       (.I0(v_HSyncCount_s[9]),
        .I1(\HSyncState_s_reg[1]_i_37_n_7 ),
        .I2(v_HSyncCount_s[8]),
        .I3(\HSyncState_s_reg[1]_i_38_n_4 ),
        .O(\HSyncState_s[1]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \HSyncState_s[1]_i_15 
       (.I0(\HSyncState_s_reg[1]_i_36_n_6 ),
        .I1(v_HSyncCount_s[14]),
        .I2(v_HSyncCount_s[15]),
        .O(\HSyncState_s[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_16 
       (.I0(\HSyncState_s_reg[1]_i_36_n_7 ),
        .I1(v_HSyncCount_s[13]),
        .I2(\HSyncState_s_reg[1]_i_37_n_4 ),
        .I3(v_HSyncCount_s[12]),
        .O(\HSyncState_s[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_17 
       (.I0(\HSyncState_s_reg[1]_i_37_n_5 ),
        .I1(v_HSyncCount_s[11]),
        .I2(\HSyncState_s_reg[1]_i_37_n_6 ),
        .I3(v_HSyncCount_s[10]),
        .O(\HSyncState_s[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_18 
       (.I0(\HSyncState_s_reg[1]_i_37_n_7 ),
        .I1(v_HSyncCount_s[9]),
        .I2(\HSyncState_s_reg[1]_i_38_n_4 ),
        .I3(v_HSyncCount_s[8]),
        .O(\HSyncState_s[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[1]_i_20 
       (.I0(v_HSyncCount_s[15]),
        .I1(minusOp[14]),
        .I2(v_HSyncCount_s[14]),
        .I3(minusOp[13]),
        .O(\HSyncState_s[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \HSyncState_s[1]_i_21 
       (.I0(v_HSyncCount_s[13]),
        .I1(minusOp[11]),
        .I2(v_HSyncCount_s[12]),
        .I3(minusOp[12]),
        .O(\HSyncState_s[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \HSyncState_s[1]_i_22 
       (.I0(v_HSyncCount_s[11]),
        .I1(minusOp[9]),
        .I2(v_HSyncCount_s[10]),
        .I3(minusOp[10]),
        .O(\HSyncState_s[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \HSyncState_s[1]_i_23 
       (.I0(v_HSyncCount_s[9]),
        .I1(minusOp[7]),
        .I2(v_HSyncCount_s[8]),
        .I3(minusOp[8]),
        .O(\HSyncState_s[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_24 
       (.I0(minusOp[14]),
        .I1(v_HSyncCount_s[15]),
        .I2(minusOp[13]),
        .I3(v_HSyncCount_s[14]),
        .O(\HSyncState_s[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_25 
       (.I0(minusOp[12]),
        .I1(v_HSyncCount_s[13]),
        .I2(minusOp[11]),
        .I3(v_HSyncCount_s[12]),
        .O(\HSyncState_s[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_26 
       (.I0(minusOp[10]),
        .I1(v_HSyncCount_s[11]),
        .I2(minusOp[9]),
        .I3(v_HSyncCount_s[10]),
        .O(\HSyncState_s[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_27 
       (.I0(minusOp[8]),
        .I1(v_HSyncCount_s[9]),
        .I2(minusOp[7]),
        .I3(v_HSyncCount_s[8]),
        .O(\HSyncState_s[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[1]_i_28 
       (.I0(v_HSyncCount_s[7]),
        .I1(\HSyncState_s_reg[1]_i_38_n_5 ),
        .I2(v_HSyncCount_s[6]),
        .I3(\HSyncState_s_reg[1]_i_38_n_6 ),
        .O(\HSyncState_s[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[1]_i_29 
       (.I0(v_HSyncCount_s[5]),
        .I1(\HSyncState_s_reg[1]_i_38_n_7 ),
        .I2(v_HSyncCount_s[4]),
        .I3(\HSyncState_s_reg[1]_i_50_n_4 ),
        .O(\HSyncState_s[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \HSyncState_s[1]_i_30 
       (.I0(v_HSyncCount_s[3]),
        .I1(\HSyncState_s_reg[1]_i_50_n_5 ),
        .I2(v_HSyncCount_s[2]),
        .I3(\HSyncState_s_reg[1]_i_50_n_6 ),
        .O(\HSyncState_s[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \HSyncState_s[1]_i_31 
       (.I0(v_HSyncCount_s[0]),
        .I1(\slv_reg25_reg[16] [0]),
        .I2(\HSyncState_s_reg[1]_i_50_n_7 ),
        .I3(v_HSyncCount_s[1]),
        .O(\HSyncState_s[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_32 
       (.I0(\HSyncState_s_reg[1]_i_38_n_5 ),
        .I1(v_HSyncCount_s[7]),
        .I2(\HSyncState_s_reg[1]_i_38_n_6 ),
        .I3(v_HSyncCount_s[6]),
        .O(\HSyncState_s[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_33 
       (.I0(\HSyncState_s_reg[1]_i_38_n_7 ),
        .I1(v_HSyncCount_s[5]),
        .I2(\HSyncState_s_reg[1]_i_50_n_4 ),
        .I3(v_HSyncCount_s[4]),
        .O(\HSyncState_s[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_34 
       (.I0(\HSyncState_s_reg[1]_i_50_n_5 ),
        .I1(v_HSyncCount_s[3]),
        .I2(\HSyncState_s_reg[1]_i_50_n_6 ),
        .I3(v_HSyncCount_s[2]),
        .O(\HSyncState_s[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \HSyncState_s[1]_i_35 
       (.I0(v_HSyncCount_s[0]),
        .I1(\slv_reg25_reg[16] [0]),
        .I2(\HSyncState_s_reg[1]_i_50_n_7 ),
        .I3(v_HSyncCount_s[1]),
        .O(\HSyncState_s[1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \HSyncState_s[1]_i_39 
       (.I0(v_HSyncCount_s[7]),
        .I1(minusOp[5]),
        .I2(v_HSyncCount_s[6]),
        .I3(minusOp[6]),
        .O(\HSyncState_s[1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \HSyncState_s[1]_i_40 
       (.I0(v_HSyncCount_s[5]),
        .I1(minusOp[3]),
        .I2(v_HSyncCount_s[4]),
        .I3(minusOp[4]),
        .O(\HSyncState_s[1]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \HSyncState_s[1]_i_41 
       (.I0(v_HSyncCount_s[3]),
        .I1(minusOp[1]),
        .I2(v_HSyncCount_s[2]),
        .I3(minusOp[2]),
        .O(\HSyncState_s[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \HSyncState_s[1]_i_42 
       (.I0(v_HSyncCount_s[0]),
        .I1(\slv_reg24_reg[31] [0]),
        .I2(minusOp[0]),
        .I3(v_HSyncCount_s[1]),
        .O(\HSyncState_s[1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_43 
       (.I0(minusOp[6]),
        .I1(v_HSyncCount_s[7]),
        .I2(minusOp[5]),
        .I3(v_HSyncCount_s[6]),
        .O(\HSyncState_s[1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_44 
       (.I0(minusOp[4]),
        .I1(v_HSyncCount_s[5]),
        .I2(minusOp[3]),
        .I3(v_HSyncCount_s[4]),
        .O(\HSyncState_s[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \HSyncState_s[1]_i_45 
       (.I0(minusOp[2]),
        .I1(v_HSyncCount_s[3]),
        .I2(minusOp[1]),
        .I3(v_HSyncCount_s[2]),
        .O(\HSyncState_s[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \HSyncState_s[1]_i_46 
       (.I0(v_HSyncCount_s[0]),
        .I1(\slv_reg24_reg[31] [0]),
        .I2(minusOp[0]),
        .I3(v_HSyncCount_s[1]),
        .O(\HSyncState_s[1]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \HSyncState_s[1]_i_5 
       (.I0(v_HSyncCount_s[16]),
        .I1(v_HSyncCount_s[17]),
        .O(\HSyncState_s[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_51 
       (.I0(\slv_reg25_reg[16] [14]),
        .O(\HSyncState_s[1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_52 
       (.I0(\slv_reg25_reg[16] [13]),
        .O(\HSyncState_s[1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_53 
       (.I0(\slv_reg25_reg[16] [12]),
        .O(\HSyncState_s[1]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_54 
       (.I0(\slv_reg25_reg[16] [11]),
        .O(\HSyncState_s[1]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_55 
       (.I0(\slv_reg25_reg[16] [10]),
        .O(\HSyncState_s[1]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_56 
       (.I0(\slv_reg25_reg[16] [9]),
        .O(\HSyncState_s[1]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_57 
       (.I0(\slv_reg25_reg[16] [8]),
        .O(\HSyncState_s[1]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_58 
       (.I0(\slv_reg25_reg[16] [7]),
        .O(\HSyncState_s[1]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_59 
       (.I0(\slv_reg25_reg[16] [6]),
        .O(\HSyncState_s[1]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \HSyncState_s[1]_i_6 
       (.I0(v_HSyncCount_s[16]),
        .I1(v_HSyncCount_s[17]),
        .O(\HSyncState_s[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_60 
       (.I0(\slv_reg25_reg[16] [5]),
        .O(\HSyncState_s[1]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_73 
       (.I0(\slv_reg25_reg[16] [4]),
        .O(\HSyncState_s[1]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_74 
       (.I0(\slv_reg25_reg[16] [3]),
        .O(\HSyncState_s[1]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_75 
       (.I0(\slv_reg25_reg[16] [2]),
        .O(\HSyncState_s[1]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_76 
       (.I0(\slv_reg25_reg[16] [1]),
        .O(\HSyncState_s[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \HSyncState_s[1]_i_8 
       (.I0(v_HSyncCount_s[16]),
        .I1(v_HSyncCount_s[17]),
        .O(\HSyncState_s[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \HSyncState_s[1]_i_9 
       (.I0(v_HSyncCount_s[16]),
        .I1(v_HSyncCount_s[17]),
        .O(\HSyncState_s[1]_i_9_n_0 ));
  (* FSM_ENCODING = "sequential" *) 
  (* safe_implementation = "yes" *) 
  FDCE \HSyncState_s_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\HSyncState_s[0]_i_1_n_0 ),
        .Q(HSyncState_s[0]));
  CARRY4 \HSyncState_s_reg[0]_i_3 
       (.CI(\HSyncState_s_reg[0]_i_4_n_0 ),
        .CO({\NLW_HSyncState_s_reg[0]_i_3_CO_UNCONNECTED [3:1],p_0_in5_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HSyncState_s[0]_i_5_n_0 }),
        .O(\NLW_HSyncState_s_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\HSyncState_s[0]_i_6_n_0 }));
  CARRY4 \HSyncState_s_reg[0]_i_4 
       (.CI(\HSyncState_s_reg[0]_i_7_n_0 ),
        .CO({\HSyncState_s_reg[0]_i_4_n_0 ,\HSyncState_s_reg[0]_i_4_n_1 ,\HSyncState_s_reg[0]_i_4_n_2 ,\HSyncState_s_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\HSyncState_s[0]_i_8_n_0 ,\HSyncState_s[0]_i_9_n_0 ,\HSyncState_s[0]_i_10_n_0 ,\HSyncState_s[0]_i_11_n_0 }),
        .O(\NLW_HSyncState_s_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\HSyncState_s[0]_i_12_n_0 ,\HSyncState_s[0]_i_13_n_0 ,\HSyncState_s[0]_i_14_n_0 ,\HSyncState_s[0]_i_15_n_0 }));
  CARRY4 \HSyncState_s_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\HSyncState_s_reg[0]_i_7_n_0 ,\HSyncState_s_reg[0]_i_7_n_1 ,\HSyncState_s_reg[0]_i_7_n_2 ,\HSyncState_s_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({\HSyncState_s[0]_i_16_n_0 ,\HSyncState_s[0]_i_17_n_0 ,\HSyncState_s[0]_i_18_n_0 ,\HSyncState_s[0]_i_19_n_0 }),
        .O(\NLW_HSyncState_s_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\HSyncState_s[0]_i_20_n_0 ,\HSyncState_s[0]_i_21_n_0 ,\HSyncState_s[0]_i_22_n_0 ,\HSyncState_s[0]_i_23_n_0 }));
  (* FSM_ENCODING = "sequential" *) 
  (* safe_implementation = "yes" *) 
  FDCE \HSyncState_s_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\HSyncState_s[1]_i_1_n_0 ),
        .Q(HSyncState_s[1]));
  CARRY4 \HSyncState_s_reg[1]_i_10 
       (.CI(1'b0),
        .CO({\HSyncState_s_reg[1]_i_10_n_0 ,\HSyncState_s_reg[1]_i_10_n_1 ,\HSyncState_s_reg[1]_i_10_n_2 ,\HSyncState_s_reg[1]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({\HSyncState_s[1]_i_28_n_0 ,\HSyncState_s[1]_i_29_n_0 ,\HSyncState_s[1]_i_30_n_0 ,\HSyncState_s[1]_i_31_n_0 }),
        .O(\NLW_HSyncState_s_reg[1]_i_10_O_UNCONNECTED [3:0]),
        .S({\HSyncState_s[1]_i_32_n_0 ,\HSyncState_s[1]_i_33_n_0 ,\HSyncState_s[1]_i_34_n_0 ,\HSyncState_s[1]_i_35_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_19 
       (.CI(1'b0),
        .CO({\HSyncState_s_reg[1]_i_19_n_0 ,\HSyncState_s_reg[1]_i_19_n_1 ,\HSyncState_s_reg[1]_i_19_n_2 ,\HSyncState_s_reg[1]_i_19_n_3 }),
        .CYINIT(1'b1),
        .DI({\HSyncState_s[1]_i_39_n_0 ,\HSyncState_s[1]_i_40_n_0 ,\HSyncState_s[1]_i_41_n_0 ,\HSyncState_s[1]_i_42_n_0 }),
        .O(\NLW_HSyncState_s_reg[1]_i_19_O_UNCONNECTED [3:0]),
        .S({\HSyncState_s[1]_i_43_n_0 ,\HSyncState_s[1]_i_44_n_0 ,\HSyncState_s[1]_i_45_n_0 ,\HSyncState_s[1]_i_46_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_2 
       (.CI(\HSyncState_s_reg[1]_i_4_n_0 ),
        .CO({\NLW_HSyncState_s_reg[1]_i_2_CO_UNCONNECTED [3:1],\HSyncState_s_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HSyncState_s[1]_i_5_n_0 }),
        .O(\NLW_HSyncState_s_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\HSyncState_s[1]_i_6_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_3 
       (.CI(\HSyncState_s_reg[1]_i_7_n_0 ),
        .CO({\NLW_HSyncState_s_reg[1]_i_3_CO_UNCONNECTED [3:1],\HSyncState_s_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HSyncState_s[1]_i_8_n_0 }),
        .O(\NLW_HSyncState_s_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\HSyncState_s[1]_i_9_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_36 
       (.CI(\HSyncState_s_reg[1]_i_37_n_0 ),
        .CO({\NLW_HSyncState_s_reg[1]_i_36_CO_UNCONNECTED [3:1],\HSyncState_s_reg[1]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\slv_reg25_reg[16] [13]}),
        .O({\NLW_HSyncState_s_reg[1]_i_36_O_UNCONNECTED [3:2],\HSyncState_s_reg[1]_i_36_n_6 ,\HSyncState_s_reg[1]_i_36_n_7 }),
        .S({1'b0,1'b0,\HSyncState_s[1]_i_51_n_0 ,\HSyncState_s[1]_i_52_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_37 
       (.CI(\HSyncState_s_reg[1]_i_38_n_0 ),
        .CO({\HSyncState_s_reg[1]_i_37_n_0 ,\HSyncState_s_reg[1]_i_37_n_1 ,\HSyncState_s_reg[1]_i_37_n_2 ,\HSyncState_s_reg[1]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI(\slv_reg25_reg[16] [12:9]),
        .O({\HSyncState_s_reg[1]_i_37_n_4 ,\HSyncState_s_reg[1]_i_37_n_5 ,\HSyncState_s_reg[1]_i_37_n_6 ,\HSyncState_s_reg[1]_i_37_n_7 }),
        .S({\HSyncState_s[1]_i_53_n_0 ,\HSyncState_s[1]_i_54_n_0 ,\HSyncState_s[1]_i_55_n_0 ,\HSyncState_s[1]_i_56_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_38 
       (.CI(\HSyncState_s_reg[1]_i_50_n_0 ),
        .CO({\HSyncState_s_reg[1]_i_38_n_0 ,\HSyncState_s_reg[1]_i_38_n_1 ,\HSyncState_s_reg[1]_i_38_n_2 ,\HSyncState_s_reg[1]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI(\slv_reg25_reg[16] [8:5]),
        .O({\HSyncState_s_reg[1]_i_38_n_4 ,\HSyncState_s_reg[1]_i_38_n_5 ,\HSyncState_s_reg[1]_i_38_n_6 ,\HSyncState_s_reg[1]_i_38_n_7 }),
        .S({\HSyncState_s[1]_i_57_n_0 ,\HSyncState_s[1]_i_58_n_0 ,\HSyncState_s[1]_i_59_n_0 ,\HSyncState_s[1]_i_60_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_4 
       (.CI(\HSyncState_s_reg[1]_i_10_n_0 ),
        .CO({\HSyncState_s_reg[1]_i_4_n_0 ,\HSyncState_s_reg[1]_i_4_n_1 ,\HSyncState_s_reg[1]_i_4_n_2 ,\HSyncState_s_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\HSyncState_s[1]_i_11_n_0 ,\HSyncState_s[1]_i_12_n_0 ,\HSyncState_s[1]_i_13_n_0 ,\HSyncState_s[1]_i_14_n_0 }),
        .O(\NLW_HSyncState_s_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\HSyncState_s[1]_i_15_n_0 ,\HSyncState_s[1]_i_16_n_0 ,\HSyncState_s[1]_i_17_n_0 ,\HSyncState_s[1]_i_18_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_50 
       (.CI(1'b0),
        .CO({\HSyncState_s_reg[1]_i_50_n_0 ,\HSyncState_s_reg[1]_i_50_n_1 ,\HSyncState_s_reg[1]_i_50_n_2 ,\HSyncState_s_reg[1]_i_50_n_3 }),
        .CYINIT(\slv_reg25_reg[16] [0]),
        .DI(\slv_reg25_reg[16] [4:1]),
        .O({\HSyncState_s_reg[1]_i_50_n_4 ,\HSyncState_s_reg[1]_i_50_n_5 ,\HSyncState_s_reg[1]_i_50_n_6 ,\HSyncState_s_reg[1]_i_50_n_7 }),
        .S({\HSyncState_s[1]_i_73_n_0 ,\HSyncState_s[1]_i_74_n_0 ,\HSyncState_s[1]_i_75_n_0 ,\HSyncState_s[1]_i_76_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_7 
       (.CI(\HSyncState_s_reg[1]_i_19_n_0 ),
        .CO({\HSyncState_s_reg[1]_i_7_n_0 ,\HSyncState_s_reg[1]_i_7_n_1 ,\HSyncState_s_reg[1]_i_7_n_2 ,\HSyncState_s_reg[1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\HSyncState_s[1]_i_20_n_0 ,\HSyncState_s[1]_i_21_n_0 ,\HSyncState_s[1]_i_22_n_0 ,\HSyncState_s[1]_i_23_n_0 }),
        .O(\NLW_HSyncState_s_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({\HSyncState_s[1]_i_24_n_0 ,\HSyncState_s[1]_i_25_n_0 ,\HSyncState_s[1]_i_26_n_0 ,\HSyncState_s[1]_i_27_n_0 }));
  FDCE HSync_s_reg
       (.C(clk),
        .CE(empty),
        .CLR(reset),
        .D(HSyncA1_s),
        .Q(syncgen_hsync));
  LUT6 #(
    .INIT(64'hFFFF000080000000)) 
    VBlankA1_s_i_1
       (.I0(\VSyncState_s_reg_n_0_[1] ),
        .I1(HSyncDone_s),
        .I2(v_VSyncCount_s1),
        .I3(\VSyncState_s_reg_n_0_[0] ),
        .I4(empty),
        .I5(VBlankA1_s),
        .O(VBlankA1_s_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    VBlankA1_s_i_10
       (.I0(\v_VSyncCount_s_reg_n_0_[9] ),
        .I1(\slv_reg26_reg[12] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[8] ),
        .I3(\slv_reg26_reg[8] [3]),
        .O(VBlankA1_s_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    VBlankA1_s_i_11
       (.I0(\slv_reg26_reg[14] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[15] ),
        .I2(\slv_reg26_reg[14] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[14] ),
        .O(VBlankA1_s_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    VBlankA1_s_i_12
       (.I0(\slv_reg26_reg[14] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[13] ),
        .I2(\slv_reg26_reg[12] [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[12] ),
        .O(VBlankA1_s_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    VBlankA1_s_i_13
       (.I0(\slv_reg26_reg[12] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[11] ),
        .I2(\slv_reg26_reg[12] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[10] ),
        .O(VBlankA1_s_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    VBlankA1_s_i_14
       (.I0(\slv_reg26_reg[12] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[9] ),
        .I2(\slv_reg26_reg[8] [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[8] ),
        .O(VBlankA1_s_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    VBlankA1_s_i_15
       (.I0(\v_VSyncCount_s_reg_n_0_[7] ),
        .I1(\slv_reg26_reg[8] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[6] ),
        .I3(\slv_reg26_reg[8] [1]),
        .O(VBlankA1_s_i_15_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    VBlankA1_s_i_16
       (.I0(\v_VSyncCount_s_reg_n_0_[5] ),
        .I1(\slv_reg26_reg[8] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[4] ),
        .I3(\slv_reg26_reg[0] [3]),
        .O(VBlankA1_s_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    VBlankA1_s_i_17
       (.I0(\v_VSyncCount_s_reg_n_0_[3] ),
        .I1(\slv_reg26_reg[0] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[2] ),
        .I3(\slv_reg26_reg[0] [1]),
        .O(VBlankA1_s_i_17_n_0));
  LUT4 #(
    .INIT(16'hB222)) 
    VBlankA1_s_i_18
       (.I0(\v_VSyncCount_s_reg_n_0_[1] ),
        .I1(\slv_reg26_reg[0] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[0] ),
        .I3(\slv_reg26_reg[16] [0]),
        .O(VBlankA1_s_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    VBlankA1_s_i_19
       (.I0(\slv_reg26_reg[8] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[7] ),
        .I2(\slv_reg26_reg[8] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[6] ),
        .O(VBlankA1_s_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    VBlankA1_s_i_20
       (.I0(\slv_reg26_reg[8] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[5] ),
        .I2(\slv_reg26_reg[0] [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[4] ),
        .O(VBlankA1_s_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    VBlankA1_s_i_21
       (.I0(\slv_reg26_reg[0] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[3] ),
        .I2(\slv_reg26_reg[0] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[2] ),
        .O(VBlankA1_s_i_21_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    VBlankA1_s_i_22
       (.I0(\v_VSyncCount_s_reg_n_0_[0] ),
        .I1(\slv_reg26_reg[16] [0]),
        .I2(\slv_reg26_reg[0] [0]),
        .I3(\v_VSyncCount_s_reg_n_0_[1] ),
        .O(VBlankA1_s_i_22_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    VBlankA1_s_i_4
       (.I0(\v_VSyncCount_s_reg_n_0_[16] ),
        .I1(\v_VSyncCount_s_reg_n_0_[17] ),
        .O(VBlankA1_s_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    VBlankA1_s_i_5
       (.I0(\v_VSyncCount_s_reg_n_0_[16] ),
        .I1(\v_VSyncCount_s_reg_n_0_[17] ),
        .O(VBlankA1_s_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    VBlankA1_s_i_7
       (.I0(\v_VSyncCount_s_reg_n_0_[15] ),
        .I1(\slv_reg26_reg[14] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[14] ),
        .I3(\slv_reg26_reg[14] [1]),
        .O(VBlankA1_s_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    VBlankA1_s_i_8
       (.I0(\v_VSyncCount_s_reg_n_0_[13] ),
        .I1(\slv_reg26_reg[14] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[12] ),
        .I3(\slv_reg26_reg[12] [3]),
        .O(VBlankA1_s_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    VBlankA1_s_i_9
       (.I0(\v_VSyncCount_s_reg_n_0_[11] ),
        .I1(\slv_reg26_reg[12] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[10] ),
        .I3(\slv_reg26_reg[12] [1]),
        .O(VBlankA1_s_i_9_n_0));
  FDCE VBlankA1_s_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(VBlankA1_s_i_1_n_0),
        .Q(VBlankA1_s));
  CARRY4 VBlankA1_s_reg_i_2
       (.CI(VBlankA1_s_reg_i_3_n_0),
        .CO({NLW_VBlankA1_s_reg_i_2_CO_UNCONNECTED[3:1],v_VSyncCount_s1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,VBlankA1_s_i_4_n_0}),
        .O(NLW_VBlankA1_s_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,VBlankA1_s_i_5_n_0}));
  CARRY4 VBlankA1_s_reg_i_3
       (.CI(VBlankA1_s_reg_i_6_n_0),
        .CO({VBlankA1_s_reg_i_3_n_0,VBlankA1_s_reg_i_3_n_1,VBlankA1_s_reg_i_3_n_2,VBlankA1_s_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({VBlankA1_s_i_7_n_0,VBlankA1_s_i_8_n_0,VBlankA1_s_i_9_n_0,VBlankA1_s_i_10_n_0}),
        .O(NLW_VBlankA1_s_reg_i_3_O_UNCONNECTED[3:0]),
        .S({VBlankA1_s_i_11_n_0,VBlankA1_s_i_12_n_0,VBlankA1_s_i_13_n_0,VBlankA1_s_i_14_n_0}));
  CARRY4 VBlankA1_s_reg_i_6
       (.CI(1'b0),
        .CO({VBlankA1_s_reg_i_6_n_0,VBlankA1_s_reg_i_6_n_1,VBlankA1_s_reg_i_6_n_2,VBlankA1_s_reg_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({VBlankA1_s_i_15_n_0,VBlankA1_s_i_16_n_0,VBlankA1_s_i_17_n_0,VBlankA1_s_i_18_n_0}),
        .O(NLW_VBlankA1_s_reg_i_6_O_UNCONNECTED[3:0]),
        .S({VBlankA1_s_i_19_n_0,VBlankA1_s_i_20_n_0,VBlankA1_s_i_21_n_0,VBlankA1_s_i_22_n_0}));
  FDCE VBlank_s_reg
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(\gen_fwft.empty_fwft_i_reg ),
        .Q(syncgen_vblank));
  LUT5 #(
    .INIT(32'h2DFF2D00)) 
    VSyncA1_s_i_1
       (.I0(empty),
        .I1(\VSyncState_s_reg_n_0_[0] ),
        .I2(\slv_reg27_reg[15] [1]),
        .I3(VSyncA1_s_i_2_n_0),
        .I4(VSyncA1_s_reg_n_0),
        .O(VSyncA1_s_i_1_n_0));
  LUT6 #(
    .INIT(64'h3333FB3B33333333)) 
    VSyncA1_s_i_2
       (.I0(\VSyncState_s_reg[1]_i_4_n_3 ),
        .I1(empty),
        .I2(\VSyncState_s_reg_n_0_[0] ),
        .I3(\v_VSyncCount_s_reg[17]_i_5_n_3 ),
        .I4(\VSyncState_s_reg_n_0_[1] ),
        .I5(HSyncDone_s),
        .O(VSyncA1_s_i_2_n_0));
  FDCE VSyncA1_s_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(VSyncA1_s_i_1_n_0),
        .Q(VSyncA1_s_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h3F70)) 
    \VSyncState_s[0]_i_1 
       (.I0(\VSyncState_s_reg_n_0_[1] ),
        .I1(empty),
        .I2(\VSyncState_s[1]_i_2_n_0 ),
        .I3(\VSyncState_s_reg_n_0_[0] ),
        .O(\VSyncState_s[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7FB0)) 
    \VSyncState_s[1]_i_1 
       (.I0(\VSyncState_s_reg_n_0_[0] ),
        .I1(empty),
        .I2(\VSyncState_s[1]_i_2_n_0 ),
        .I3(\VSyncState_s_reg_n_0_[1] ),
        .O(\VSyncState_s[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \VSyncState_s[1]_i_10 
       (.I0(\v_VSyncCount_s_reg_n_0_[13] ),
        .I1(\slv_reg26_reg[30] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[12] ),
        .I3(\slv_reg26_reg[28] [3]),
        .O(\VSyncState_s[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \VSyncState_s[1]_i_11 
       (.I0(\v_VSyncCount_s_reg_n_0_[11] ),
        .I1(\slv_reg26_reg[28] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[10] ),
        .I3(\slv_reg26_reg[28] [1]),
        .O(\VSyncState_s[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \VSyncState_s[1]_i_12 
       (.I0(\v_VSyncCount_s_reg_n_0_[9] ),
        .I1(\slv_reg26_reg[28] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[8] ),
        .I3(\slv_reg26_reg[24] [3]),
        .O(\VSyncState_s[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \VSyncState_s[1]_i_13 
       (.I0(\slv_reg26_reg[30] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[15] ),
        .I2(\slv_reg26_reg[30] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[14] ),
        .O(\VSyncState_s[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \VSyncState_s[1]_i_14 
       (.I0(\slv_reg26_reg[30] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[13] ),
        .I2(\slv_reg26_reg[28] [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[12] ),
        .O(\VSyncState_s[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \VSyncState_s[1]_i_15 
       (.I0(\slv_reg26_reg[28] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[11] ),
        .I2(\slv_reg26_reg[28] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[10] ),
        .O(\VSyncState_s[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \VSyncState_s[1]_i_16 
       (.I0(\slv_reg26_reg[28] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[9] ),
        .I2(\slv_reg26_reg[24] [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[8] ),
        .O(\VSyncState_s[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \VSyncState_s[1]_i_17 
       (.I0(\v_VSyncCount_s_reg_n_0_[7] ),
        .I1(\slv_reg26_reg[24] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[6] ),
        .I3(\slv_reg26_reg[24] [1]),
        .O(\VSyncState_s[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \VSyncState_s[1]_i_18 
       (.I0(\v_VSyncCount_s_reg_n_0_[5] ),
        .I1(\slv_reg26_reg[24] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[4] ),
        .I3(\slv_reg26_reg[16]_0 [3]),
        .O(\VSyncState_s[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \VSyncState_s[1]_i_19 
       (.I0(\v_VSyncCount_s_reg_n_0_[3] ),
        .I1(\slv_reg26_reg[16]_0 [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[2] ),
        .I3(\slv_reg26_reg[16]_0 [1]),
        .O(\VSyncState_s[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFAABBAABAAABAAA)) 
    \VSyncState_s[1]_i_2 
       (.I0(\VSyncState_s[1]_i_3_n_0 ),
        .I1(\VSyncState_s_reg_n_0_[0] ),
        .I2(\VSyncState_s_reg[1]_i_4_n_3 ),
        .I3(HSyncDone_s),
        .I4(v_VSyncCount_s1),
        .I5(\VSyncState_s_reg_n_0_[1] ),
        .O(\VSyncState_s[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \VSyncState_s[1]_i_20 
       (.I0(\v_VSyncCount_s_reg_n_0_[1] ),
        .I1(\slv_reg26_reg[16]_0 [0]),
        .I2(\slv_reg26_reg[16] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[0] ),
        .O(\VSyncState_s[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \VSyncState_s[1]_i_21 
       (.I0(\slv_reg26_reg[24] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[7] ),
        .I2(\slv_reg26_reg[24] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[6] ),
        .O(\VSyncState_s[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \VSyncState_s[1]_i_22 
       (.I0(\slv_reg26_reg[24] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[5] ),
        .I2(\slv_reg26_reg[16]_0 [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[4] ),
        .O(\VSyncState_s[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \VSyncState_s[1]_i_23 
       (.I0(\slv_reg26_reg[16]_0 [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[3] ),
        .I2(\slv_reg26_reg[16]_0 [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[2] ),
        .O(\VSyncState_s[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \VSyncState_s[1]_i_24 
       (.I0(\slv_reg26_reg[16]_0 [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[1] ),
        .I2(\slv_reg26_reg[16] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[0] ),
        .O(\VSyncState_s[1]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    \VSyncState_s[1]_i_3 
       (.I0(HSyncDone_s),
        .I1(\VSyncState_s_reg_n_0_[1] ),
        .I2(\v_VSyncCount_s_reg[17]_i_5_n_3 ),
        .I3(\VSyncState_s_reg_n_0_[0] ),
        .I4(empty),
        .O(\VSyncState_s[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \VSyncState_s[1]_i_6 
       (.I0(\v_VSyncCount_s_reg_n_0_[16] ),
        .I1(\v_VSyncCount_s_reg_n_0_[17] ),
        .O(\VSyncState_s[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \VSyncState_s[1]_i_7 
       (.I0(\v_VSyncCount_s_reg_n_0_[16] ),
        .I1(\v_VSyncCount_s_reg_n_0_[17] ),
        .O(\VSyncState_s[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \VSyncState_s[1]_i_9 
       (.I0(\v_VSyncCount_s_reg_n_0_[15] ),
        .I1(\slv_reg26_reg[30] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[14] ),
        .I3(\slv_reg26_reg[30] [1]),
        .O(\VSyncState_s[1]_i_9_n_0 ));
  (* FSM_ENCODING = "sequential" *) 
  (* safe_implementation = "yes" *) 
  FDCE \VSyncState_s_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\VSyncState_s[0]_i_1_n_0 ),
        .Q(\VSyncState_s_reg_n_0_[0] ));
  (* FSM_ENCODING = "sequential" *) 
  (* safe_implementation = "yes" *) 
  FDCE \VSyncState_s_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\VSyncState_s[1]_i_1_n_0 ),
        .Q(\VSyncState_s_reg_n_0_[1] ));
  CARRY4 \VSyncState_s_reg[1]_i_4 
       (.CI(\VSyncState_s_reg[1]_i_5_n_0 ),
        .CO({\NLW_VSyncState_s_reg[1]_i_4_CO_UNCONNECTED [3:1],\VSyncState_s_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\VSyncState_s[1]_i_6_n_0 }),
        .O(\NLW_VSyncState_s_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\VSyncState_s[1]_i_7_n_0 }));
  CARRY4 \VSyncState_s_reg[1]_i_5 
       (.CI(\VSyncState_s_reg[1]_i_8_n_0 ),
        .CO({\VSyncState_s_reg[1]_i_5_n_0 ,\VSyncState_s_reg[1]_i_5_n_1 ,\VSyncState_s_reg[1]_i_5_n_2 ,\VSyncState_s_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\VSyncState_s[1]_i_9_n_0 ,\VSyncState_s[1]_i_10_n_0 ,\VSyncState_s[1]_i_11_n_0 ,\VSyncState_s[1]_i_12_n_0 }),
        .O(\NLW_VSyncState_s_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\VSyncState_s[1]_i_13_n_0 ,\VSyncState_s[1]_i_14_n_0 ,\VSyncState_s[1]_i_15_n_0 ,\VSyncState_s[1]_i_16_n_0 }));
  CARRY4 \VSyncState_s_reg[1]_i_8 
       (.CI(1'b0),
        .CO({\VSyncState_s_reg[1]_i_8_n_0 ,\VSyncState_s_reg[1]_i_8_n_1 ,\VSyncState_s_reg[1]_i_8_n_2 ,\VSyncState_s_reg[1]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({\VSyncState_s[1]_i_17_n_0 ,\VSyncState_s[1]_i_18_n_0 ,\VSyncState_s[1]_i_19_n_0 ,\VSyncState_s[1]_i_20_n_0 }),
        .O(\NLW_VSyncState_s_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\VSyncState_s[1]_i_21_n_0 ,\VSyncState_s[1]_i_22_n_0 ,\VSyncState_s[1]_i_23_n_0 ,\VSyncState_s[1]_i_24_n_0 }));
  LUT3 #(
    .INIT(8'h8B)) 
    VSync_s_i_1
       (.I0(VSyncA1_s_reg_n_0),
        .I1(empty),
        .I2(\slv_reg27_reg[15] [1]),
        .O(VSync_s_i_1_n_0));
  FDCE VSync_s_reg
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(VSync_s_i_1_n_0),
        .Q(syncgen_vsync));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \v_HSyncCount_s[0]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(v_HSyncCount_s[0]),
        .O(\v_HSyncCount_s[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[10]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[10]),
        .O(\v_HSyncCount_s[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[11]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[11]),
        .O(\v_HSyncCount_s[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[12]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[12]),
        .O(\v_HSyncCount_s[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[12]_i_3 
       (.I0(v_HSyncCount_s[12]),
        .O(\v_HSyncCount_s[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[12]_i_4 
       (.I0(v_HSyncCount_s[11]),
        .O(\v_HSyncCount_s[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[12]_i_5 
       (.I0(v_HSyncCount_s[10]),
        .O(\v_HSyncCount_s[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[12]_i_6 
       (.I0(v_HSyncCount_s[9]),
        .O(\v_HSyncCount_s[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[13]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[13]),
        .O(\v_HSyncCount_s[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[14]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[14]),
        .O(\v_HSyncCount_s[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[15]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[15]),
        .O(\v_HSyncCount_s[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[16]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[16]),
        .O(\v_HSyncCount_s[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[16]_i_3 
       (.I0(v_HSyncCount_s[16]),
        .O(\v_HSyncCount_s[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[16]_i_4 
       (.I0(v_HSyncCount_s[15]),
        .O(\v_HSyncCount_s[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[16]_i_5 
       (.I0(v_HSyncCount_s[14]),
        .O(\v_HSyncCount_s[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[16]_i_6 
       (.I0(v_HSyncCount_s[13]),
        .O(\v_HSyncCount_s[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[17]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[17]),
        .O(\v_HSyncCount_s[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \v_HSyncCount_s[17]_i_2 
       (.I0(\HSyncState_s_reg[1]_i_2_n_3 ),
        .I1(p_0_in5_in),
        .I2(HSyncDone_s_reg_i_2_n_3),
        .I3(HSyncState_s[1]),
        .I4(HSyncState_s[0]),
        .I5(\HSyncState_s_reg[1]_i_3_n_3 ),
        .O(\v_HSyncCount_s[17]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[17]_i_4 
       (.I0(v_HSyncCount_s[17]),
        .O(\v_HSyncCount_s[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[1]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[1]),
        .O(\v_HSyncCount_s[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[2]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[2]),
        .O(\v_HSyncCount_s[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[3]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[3]),
        .O(\v_HSyncCount_s[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[4]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[4]),
        .O(\v_HSyncCount_s[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[4]_i_3 
       (.I0(v_HSyncCount_s[4]),
        .O(\v_HSyncCount_s[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[4]_i_4 
       (.I0(v_HSyncCount_s[3]),
        .O(\v_HSyncCount_s[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[4]_i_5 
       (.I0(v_HSyncCount_s[2]),
        .O(\v_HSyncCount_s[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[4]_i_6 
       (.I0(v_HSyncCount_s[1]),
        .O(\v_HSyncCount_s[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[5]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[5]),
        .O(\v_HSyncCount_s[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[6]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[6]),
        .O(\v_HSyncCount_s[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[7]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[7]),
        .O(\v_HSyncCount_s[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[8]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[8]),
        .O(\v_HSyncCount_s[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[8]_i_3 
       (.I0(v_HSyncCount_s[8]),
        .O(\v_HSyncCount_s[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[8]_i_4 
       (.I0(v_HSyncCount_s[7]),
        .O(\v_HSyncCount_s[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[8]_i_5 
       (.I0(v_HSyncCount_s[6]),
        .O(\v_HSyncCount_s[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_HSyncCount_s[8]_i_6 
       (.I0(v_HSyncCount_s[5]),
        .O(\v_HSyncCount_s[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_HSyncCount_s[9]_i_1 
       (.I0(\v_HSyncCount_s[17]_i_2_n_0 ),
        .I1(empty),
        .I2(plusOp[9]),
        .O(\v_HSyncCount_s[9]_i_1_n_0 ));
  FDCE \v_HSyncCount_s_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[0]_i_1_n_0 ),
        .Q(v_HSyncCount_s[0]));
  FDCE \v_HSyncCount_s_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[10]_i_1_n_0 ),
        .Q(v_HSyncCount_s[10]));
  FDCE \v_HSyncCount_s_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[11]_i_1_n_0 ),
        .Q(v_HSyncCount_s[11]));
  FDCE \v_HSyncCount_s_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[12]_i_1_n_0 ),
        .Q(v_HSyncCount_s[12]));
  CARRY4 \v_HSyncCount_s_reg[12]_i_2 
       (.CI(\v_HSyncCount_s_reg[8]_i_2_n_0 ),
        .CO({\v_HSyncCount_s_reg[12]_i_2_n_0 ,\v_HSyncCount_s_reg[12]_i_2_n_1 ,\v_HSyncCount_s_reg[12]_i_2_n_2 ,\v_HSyncCount_s_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\v_HSyncCount_s[12]_i_3_n_0 ,\v_HSyncCount_s[12]_i_4_n_0 ,\v_HSyncCount_s[12]_i_5_n_0 ,\v_HSyncCount_s[12]_i_6_n_0 }));
  FDCE \v_HSyncCount_s_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[13]_i_1_n_0 ),
        .Q(v_HSyncCount_s[13]));
  FDCE \v_HSyncCount_s_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[14]_i_1_n_0 ),
        .Q(v_HSyncCount_s[14]));
  FDCE \v_HSyncCount_s_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[15]_i_1_n_0 ),
        .Q(v_HSyncCount_s[15]));
  FDCE \v_HSyncCount_s_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[16]_i_1_n_0 ),
        .Q(v_HSyncCount_s[16]));
  CARRY4 \v_HSyncCount_s_reg[16]_i_2 
       (.CI(\v_HSyncCount_s_reg[12]_i_2_n_0 ),
        .CO({\v_HSyncCount_s_reg[16]_i_2_n_0 ,\v_HSyncCount_s_reg[16]_i_2_n_1 ,\v_HSyncCount_s_reg[16]_i_2_n_2 ,\v_HSyncCount_s_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\v_HSyncCount_s[16]_i_3_n_0 ,\v_HSyncCount_s[16]_i_4_n_0 ,\v_HSyncCount_s[16]_i_5_n_0 ,\v_HSyncCount_s[16]_i_6_n_0 }));
  FDCE \v_HSyncCount_s_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[17]_i_1_n_0 ),
        .Q(v_HSyncCount_s[17]));
  CARRY4 \v_HSyncCount_s_reg[17]_i_3 
       (.CI(\v_HSyncCount_s_reg[16]_i_2_n_0 ),
        .CO(\NLW_v_HSyncCount_s_reg[17]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_v_HSyncCount_s_reg[17]_i_3_O_UNCONNECTED [3:1],plusOp[17]}),
        .S({1'b0,1'b0,1'b0,\v_HSyncCount_s[17]_i_4_n_0 }));
  FDCE \v_HSyncCount_s_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[1]_i_1_n_0 ),
        .Q(v_HSyncCount_s[1]));
  FDCE \v_HSyncCount_s_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[2]_i_1_n_0 ),
        .Q(v_HSyncCount_s[2]));
  FDCE \v_HSyncCount_s_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[3]_i_1_n_0 ),
        .Q(v_HSyncCount_s[3]));
  FDCE \v_HSyncCount_s_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[4]_i_1_n_0 ),
        .Q(v_HSyncCount_s[4]));
  CARRY4 \v_HSyncCount_s_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\v_HSyncCount_s_reg[4]_i_2_n_0 ,\v_HSyncCount_s_reg[4]_i_2_n_1 ,\v_HSyncCount_s_reg[4]_i_2_n_2 ,\v_HSyncCount_s_reg[4]_i_2_n_3 }),
        .CYINIT(v_HSyncCount_s[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\v_HSyncCount_s[4]_i_3_n_0 ,\v_HSyncCount_s[4]_i_4_n_0 ,\v_HSyncCount_s[4]_i_5_n_0 ,\v_HSyncCount_s[4]_i_6_n_0 }));
  FDCE \v_HSyncCount_s_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[5]_i_1_n_0 ),
        .Q(v_HSyncCount_s[5]));
  FDCE \v_HSyncCount_s_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[6]_i_1_n_0 ),
        .Q(v_HSyncCount_s[6]));
  FDCE \v_HSyncCount_s_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[7]_i_1_n_0 ),
        .Q(v_HSyncCount_s[7]));
  FDCE \v_HSyncCount_s_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[8]_i_1_n_0 ),
        .Q(v_HSyncCount_s[8]));
  CARRY4 \v_HSyncCount_s_reg[8]_i_2 
       (.CI(\v_HSyncCount_s_reg[4]_i_2_n_0 ),
        .CO({\v_HSyncCount_s_reg[8]_i_2_n_0 ,\v_HSyncCount_s_reg[8]_i_2_n_1 ,\v_HSyncCount_s_reg[8]_i_2_n_2 ,\v_HSyncCount_s_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\v_HSyncCount_s[8]_i_3_n_0 ,\v_HSyncCount_s[8]_i_4_n_0 ,\v_HSyncCount_s[8]_i_5_n_0 ,\v_HSyncCount_s[8]_i_6_n_0 }));
  FDCE \v_HSyncCount_s_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\v_HSyncCount_s[9]_i_1_n_0 ),
        .Q(v_HSyncCount_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \v_VSyncCount_s[0]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[10]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[12]_i_2_n_6 ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[11]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[12]_i_2_n_5 ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[12]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[12]_i_2_n_4 ),
        .O(p_1_in[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[12]_i_3 
       (.I0(\v_VSyncCount_s_reg_n_0_[12] ),
        .O(\v_VSyncCount_s[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[12]_i_4 
       (.I0(\v_VSyncCount_s_reg_n_0_[11] ),
        .O(\v_VSyncCount_s[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[12]_i_5 
       (.I0(\v_VSyncCount_s_reg_n_0_[10] ),
        .O(\v_VSyncCount_s[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[12]_i_6 
       (.I0(\v_VSyncCount_s_reg_n_0_[9] ),
        .O(\v_VSyncCount_s[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[13]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[16]_i_2_n_7 ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[14]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[16]_i_2_n_6 ),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[15]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[16]_i_2_n_5 ),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[16]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[16]_i_2_n_4 ),
        .O(p_1_in[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[16]_i_3 
       (.I0(\v_VSyncCount_s_reg_n_0_[16] ),
        .O(\v_VSyncCount_s[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[16]_i_4 
       (.I0(\v_VSyncCount_s_reg_n_0_[15] ),
        .O(\v_VSyncCount_s[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[16]_i_5 
       (.I0(\v_VSyncCount_s_reg_n_0_[14] ),
        .O(\v_VSyncCount_s[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[16]_i_6 
       (.I0(\v_VSyncCount_s_reg_n_0_[13] ),
        .O(\v_VSyncCount_s[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \v_VSyncCount_s[17]_i_1 
       (.I0(HSyncDone_s),
        .I1(empty),
        .O(\v_VSyncCount_s[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \v_VSyncCount_s[17]_i_11 
       (.I0(\slv_reg27_reg[13] [1]),
        .I1(\v_VSyncCount_s_reg_n_0_[14] ),
        .I2(\v_VSyncCount_s_reg_n_0_[15] ),
        .O(\v_VSyncCount_s[17]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \v_VSyncCount_s[17]_i_12 
       (.I0(\v_VSyncCount_s_reg_n_0_[13] ),
        .I1(\slv_reg27_reg[13] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[12] ),
        .I3(\slv_reg27_reg[12] [3]),
        .O(\v_VSyncCount_s[17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \v_VSyncCount_s[17]_i_13 
       (.I0(\v_VSyncCount_s_reg_n_0_[11] ),
        .I1(\slv_reg27_reg[12] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[10] ),
        .I3(\slv_reg27_reg[12] [1]),
        .O(\v_VSyncCount_s[17]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \v_VSyncCount_s[17]_i_14 
       (.I0(\v_VSyncCount_s_reg_n_0_[9] ),
        .I1(\slv_reg27_reg[12] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[8] ),
        .I3(\slv_reg27_reg[8] [3]),
        .O(\v_VSyncCount_s[17]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \v_VSyncCount_s[17]_i_15 
       (.I0(\slv_reg27_reg[13] [1]),
        .I1(\v_VSyncCount_s_reg_n_0_[14] ),
        .I2(\v_VSyncCount_s_reg_n_0_[15] ),
        .O(\v_VSyncCount_s[17]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \v_VSyncCount_s[17]_i_16 
       (.I0(\slv_reg27_reg[13] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[13] ),
        .I2(\slv_reg27_reg[12] [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[12] ),
        .O(\v_VSyncCount_s[17]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \v_VSyncCount_s[17]_i_17 
       (.I0(\slv_reg27_reg[12] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[11] ),
        .I2(\slv_reg27_reg[12] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[10] ),
        .O(\v_VSyncCount_s[17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \v_VSyncCount_s[17]_i_18 
       (.I0(\slv_reg27_reg[12] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[9] ),
        .I2(\slv_reg27_reg[8] [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[8] ),
        .O(\v_VSyncCount_s[17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \v_VSyncCount_s[17]_i_19 
       (.I0(\v_VSyncCount_s_reg_n_0_[7] ),
        .I1(\slv_reg27_reg[8] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[6] ),
        .I3(\slv_reg27_reg[8] [1]),
        .O(\v_VSyncCount_s[17]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[17]_i_2 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[17]_i_4_n_7 ),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \v_VSyncCount_s[17]_i_20 
       (.I0(\v_VSyncCount_s_reg_n_0_[5] ),
        .I1(\slv_reg27_reg[8] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[4] ),
        .I3(\slv_reg27_reg[0] [3]),
        .O(\v_VSyncCount_s[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \v_VSyncCount_s[17]_i_21 
       (.I0(\v_VSyncCount_s_reg_n_0_[3] ),
        .I1(\slv_reg27_reg[0] [2]),
        .I2(\v_VSyncCount_s_reg_n_0_[2] ),
        .I3(\slv_reg27_reg[0] [1]),
        .O(\v_VSyncCount_s[17]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \v_VSyncCount_s[17]_i_22 
       (.I0(\v_VSyncCount_s_reg_n_0_[1] ),
        .I1(\slv_reg27_reg[0] [0]),
        .I2(\v_VSyncCount_s_reg_n_0_[0] ),
        .I3(\slv_reg27_reg[15] [0]),
        .O(\v_VSyncCount_s[17]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \v_VSyncCount_s[17]_i_23 
       (.I0(\slv_reg27_reg[8] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[7] ),
        .I2(\slv_reg27_reg[8] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[6] ),
        .O(\v_VSyncCount_s[17]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \v_VSyncCount_s[17]_i_24 
       (.I0(\slv_reg27_reg[8] [0]),
        .I1(\v_VSyncCount_s_reg_n_0_[5] ),
        .I2(\slv_reg27_reg[0] [3]),
        .I3(\v_VSyncCount_s_reg_n_0_[4] ),
        .O(\v_VSyncCount_s[17]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \v_VSyncCount_s[17]_i_25 
       (.I0(\slv_reg27_reg[0] [2]),
        .I1(\v_VSyncCount_s_reg_n_0_[3] ),
        .I2(\slv_reg27_reg[0] [1]),
        .I3(\v_VSyncCount_s_reg_n_0_[2] ),
        .O(\v_VSyncCount_s[17]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \v_VSyncCount_s[17]_i_26 
       (.I0(\v_VSyncCount_s_reg_n_0_[0] ),
        .I1(\slv_reg27_reg[15] [0]),
        .I2(\slv_reg27_reg[0] [0]),
        .I3(\v_VSyncCount_s_reg_n_0_[1] ),
        .O(\v_VSyncCount_s[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h3437F4F700000000)) 
    \v_VSyncCount_s[17]_i_3 
       (.I0(\v_VSyncCount_s_reg[17]_i_5_n_3 ),
        .I1(\VSyncState_s_reg_n_0_[0] ),
        .I2(\VSyncState_s_reg_n_0_[1] ),
        .I3(\VSyncState_s_reg[1]_i_4_n_3 ),
        .I4(v_VSyncCount_s1),
        .I5(empty),
        .O(\v_VSyncCount_s[17]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[17]_i_6 
       (.I0(\v_VSyncCount_s_reg_n_0_[17] ),
        .O(\v_VSyncCount_s[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \v_VSyncCount_s[17]_i_8 
       (.I0(\v_VSyncCount_s_reg_n_0_[16] ),
        .I1(\v_VSyncCount_s_reg_n_0_[17] ),
        .O(\v_VSyncCount_s[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \v_VSyncCount_s[17]_i_9 
       (.I0(\v_VSyncCount_s_reg_n_0_[16] ),
        .I1(\v_VSyncCount_s_reg_n_0_[17] ),
        .O(\v_VSyncCount_s[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[1]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[4]_i_2_n_7 ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[2]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[4]_i_2_n_6 ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[3]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[4]_i_2_n_5 ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[4]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[4]_i_2_n_4 ),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[4]_i_3 
       (.I0(\v_VSyncCount_s_reg_n_0_[4] ),
        .O(\v_VSyncCount_s[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[4]_i_4 
       (.I0(\v_VSyncCount_s_reg_n_0_[3] ),
        .O(\v_VSyncCount_s[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[4]_i_5 
       (.I0(\v_VSyncCount_s_reg_n_0_[2] ),
        .O(\v_VSyncCount_s[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[4]_i_6 
       (.I0(\v_VSyncCount_s_reg_n_0_[1] ),
        .O(\v_VSyncCount_s[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[5]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[8]_i_2_n_7 ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[6]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[8]_i_2_n_6 ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[7]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[8]_i_2_n_5 ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[8]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[8]_i_2_n_4 ),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[8]_i_3 
       (.I0(\v_VSyncCount_s_reg_n_0_[8] ),
        .O(\v_VSyncCount_s[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[8]_i_4 
       (.I0(\v_VSyncCount_s_reg_n_0_[7] ),
        .O(\v_VSyncCount_s[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[8]_i_5 
       (.I0(\v_VSyncCount_s_reg_n_0_[6] ),
        .O(\v_VSyncCount_s[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_VSyncCount_s[8]_i_6 
       (.I0(\v_VSyncCount_s_reg_n_0_[5] ),
        .O(\v_VSyncCount_s[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_VSyncCount_s[9]_i_1 
       (.I0(\v_VSyncCount_s[17]_i_3_n_0 ),
        .I1(\v_VSyncCount_s_reg[12]_i_2_n_7 ),
        .O(p_1_in[9]));
  FDCE \v_VSyncCount_s_reg[0] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[0]),
        .Q(\v_VSyncCount_s_reg_n_0_[0] ));
  FDCE \v_VSyncCount_s_reg[10] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[10]),
        .Q(\v_VSyncCount_s_reg_n_0_[10] ));
  FDCE \v_VSyncCount_s_reg[11] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[11]),
        .Q(\v_VSyncCount_s_reg_n_0_[11] ));
  FDCE \v_VSyncCount_s_reg[12] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[12]),
        .Q(\v_VSyncCount_s_reg_n_0_[12] ));
  CARRY4 \v_VSyncCount_s_reg[12]_i_2 
       (.CI(\v_VSyncCount_s_reg[8]_i_2_n_0 ),
        .CO({\v_VSyncCount_s_reg[12]_i_2_n_0 ,\v_VSyncCount_s_reg[12]_i_2_n_1 ,\v_VSyncCount_s_reg[12]_i_2_n_2 ,\v_VSyncCount_s_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_VSyncCount_s_reg[12]_i_2_n_4 ,\v_VSyncCount_s_reg[12]_i_2_n_5 ,\v_VSyncCount_s_reg[12]_i_2_n_6 ,\v_VSyncCount_s_reg[12]_i_2_n_7 }),
        .S({\v_VSyncCount_s[12]_i_3_n_0 ,\v_VSyncCount_s[12]_i_4_n_0 ,\v_VSyncCount_s[12]_i_5_n_0 ,\v_VSyncCount_s[12]_i_6_n_0 }));
  FDCE \v_VSyncCount_s_reg[13] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[13]),
        .Q(\v_VSyncCount_s_reg_n_0_[13] ));
  FDCE \v_VSyncCount_s_reg[14] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[14]),
        .Q(\v_VSyncCount_s_reg_n_0_[14] ));
  FDCE \v_VSyncCount_s_reg[15] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[15]),
        .Q(\v_VSyncCount_s_reg_n_0_[15] ));
  FDCE \v_VSyncCount_s_reg[16] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[16]),
        .Q(\v_VSyncCount_s_reg_n_0_[16] ));
  CARRY4 \v_VSyncCount_s_reg[16]_i_2 
       (.CI(\v_VSyncCount_s_reg[12]_i_2_n_0 ),
        .CO({\v_VSyncCount_s_reg[16]_i_2_n_0 ,\v_VSyncCount_s_reg[16]_i_2_n_1 ,\v_VSyncCount_s_reg[16]_i_2_n_2 ,\v_VSyncCount_s_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_VSyncCount_s_reg[16]_i_2_n_4 ,\v_VSyncCount_s_reg[16]_i_2_n_5 ,\v_VSyncCount_s_reg[16]_i_2_n_6 ,\v_VSyncCount_s_reg[16]_i_2_n_7 }),
        .S({\v_VSyncCount_s[16]_i_3_n_0 ,\v_VSyncCount_s[16]_i_4_n_0 ,\v_VSyncCount_s[16]_i_5_n_0 ,\v_VSyncCount_s[16]_i_6_n_0 }));
  FDCE \v_VSyncCount_s_reg[17] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[17]),
        .Q(\v_VSyncCount_s_reg_n_0_[17] ));
  CARRY4 \v_VSyncCount_s_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\v_VSyncCount_s_reg[17]_i_10_n_0 ,\v_VSyncCount_s_reg[17]_i_10_n_1 ,\v_VSyncCount_s_reg[17]_i_10_n_2 ,\v_VSyncCount_s_reg[17]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({\v_VSyncCount_s[17]_i_19_n_0 ,\v_VSyncCount_s[17]_i_20_n_0 ,\v_VSyncCount_s[17]_i_21_n_0 ,\v_VSyncCount_s[17]_i_22_n_0 }),
        .O(\NLW_v_VSyncCount_s_reg[17]_i_10_O_UNCONNECTED [3:0]),
        .S({\v_VSyncCount_s[17]_i_23_n_0 ,\v_VSyncCount_s[17]_i_24_n_0 ,\v_VSyncCount_s[17]_i_25_n_0 ,\v_VSyncCount_s[17]_i_26_n_0 }));
  CARRY4 \v_VSyncCount_s_reg[17]_i_4 
       (.CI(\v_VSyncCount_s_reg[16]_i_2_n_0 ),
        .CO(\NLW_v_VSyncCount_s_reg[17]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_v_VSyncCount_s_reg[17]_i_4_O_UNCONNECTED [3:1],\v_VSyncCount_s_reg[17]_i_4_n_7 }),
        .S({1'b0,1'b0,1'b0,\v_VSyncCount_s[17]_i_6_n_0 }));
  CARRY4 \v_VSyncCount_s_reg[17]_i_5 
       (.CI(\v_VSyncCount_s_reg[17]_i_7_n_0 ),
        .CO({\NLW_v_VSyncCount_s_reg[17]_i_5_CO_UNCONNECTED [3:1],\v_VSyncCount_s_reg[17]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\v_VSyncCount_s[17]_i_8_n_0 }),
        .O(\NLW_v_VSyncCount_s_reg[17]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\v_VSyncCount_s[17]_i_9_n_0 }));
  CARRY4 \v_VSyncCount_s_reg[17]_i_7 
       (.CI(\v_VSyncCount_s_reg[17]_i_10_n_0 ),
        .CO({\v_VSyncCount_s_reg[17]_i_7_n_0 ,\v_VSyncCount_s_reg[17]_i_7_n_1 ,\v_VSyncCount_s_reg[17]_i_7_n_2 ,\v_VSyncCount_s_reg[17]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\v_VSyncCount_s[17]_i_11_n_0 ,\v_VSyncCount_s[17]_i_12_n_0 ,\v_VSyncCount_s[17]_i_13_n_0 ,\v_VSyncCount_s[17]_i_14_n_0 }),
        .O(\NLW_v_VSyncCount_s_reg[17]_i_7_O_UNCONNECTED [3:0]),
        .S({\v_VSyncCount_s[17]_i_15_n_0 ,\v_VSyncCount_s[17]_i_16_n_0 ,\v_VSyncCount_s[17]_i_17_n_0 ,\v_VSyncCount_s[17]_i_18_n_0 }));
  FDCE \v_VSyncCount_s_reg[1] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[1]),
        .Q(\v_VSyncCount_s_reg_n_0_[1] ));
  FDCE \v_VSyncCount_s_reg[2] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[2]),
        .Q(\v_VSyncCount_s_reg_n_0_[2] ));
  FDCE \v_VSyncCount_s_reg[3] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[3]),
        .Q(\v_VSyncCount_s_reg_n_0_[3] ));
  FDCE \v_VSyncCount_s_reg[4] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[4]),
        .Q(\v_VSyncCount_s_reg_n_0_[4] ));
  CARRY4 \v_VSyncCount_s_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\v_VSyncCount_s_reg[4]_i_2_n_0 ,\v_VSyncCount_s_reg[4]_i_2_n_1 ,\v_VSyncCount_s_reg[4]_i_2_n_2 ,\v_VSyncCount_s_reg[4]_i_2_n_3 }),
        .CYINIT(\v_VSyncCount_s_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_VSyncCount_s_reg[4]_i_2_n_4 ,\v_VSyncCount_s_reg[4]_i_2_n_5 ,\v_VSyncCount_s_reg[4]_i_2_n_6 ,\v_VSyncCount_s_reg[4]_i_2_n_7 }),
        .S({\v_VSyncCount_s[4]_i_3_n_0 ,\v_VSyncCount_s[4]_i_4_n_0 ,\v_VSyncCount_s[4]_i_5_n_0 ,\v_VSyncCount_s[4]_i_6_n_0 }));
  FDCE \v_VSyncCount_s_reg[5] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[5]),
        .Q(\v_VSyncCount_s_reg_n_0_[5] ));
  FDCE \v_VSyncCount_s_reg[6] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[6]),
        .Q(\v_VSyncCount_s_reg_n_0_[6] ));
  FDCE \v_VSyncCount_s_reg[7] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[7]),
        .Q(\v_VSyncCount_s_reg_n_0_[7] ));
  FDCE \v_VSyncCount_s_reg[8] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[8]),
        .Q(\v_VSyncCount_s_reg_n_0_[8] ));
  CARRY4 \v_VSyncCount_s_reg[8]_i_2 
       (.CI(\v_VSyncCount_s_reg[4]_i_2_n_0 ),
        .CO({\v_VSyncCount_s_reg[8]_i_2_n_0 ,\v_VSyncCount_s_reg[8]_i_2_n_1 ,\v_VSyncCount_s_reg[8]_i_2_n_2 ,\v_VSyncCount_s_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_VSyncCount_s_reg[8]_i_2_n_4 ,\v_VSyncCount_s_reg[8]_i_2_n_5 ,\v_VSyncCount_s_reg[8]_i_2_n_6 ,\v_VSyncCount_s_reg[8]_i_2_n_7 }),
        .S({\v_VSyncCount_s[8]_i_3_n_0 ,\v_VSyncCount_s[8]_i_4_n_0 ,\v_VSyncCount_s[8]_i_5_n_0 ,\v_VSyncCount_s[8]_i_6_n_0 }));
  FDCE \v_VSyncCount_s_reg[9] 
       (.C(clk),
        .CE(\v_VSyncCount_s[17]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[9]),
        .Q(\v_VSyncCount_s_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "afifo_64i_16o" *) 
module design_1_onsemi_vita_cam_0_0_afifo_64i_16o
   (dout,
    din,
    vita_clk,
    clk,
    rd_en);
  output [7:0]dout;
  input [41:0]din;
  input vita_clk;
  input clk;
  input rd_en;

  wire clk;
  wire [41:0]din;
  wire [7:0]dout;
  wire rd_en;
  wire vita_clk;

  design_1_onsemi_vita_cam_0_0_xpm_fifo_async__parameterized1 afifo_64i_16o_l
       (.clk(clk),
        .din(din),
        .dout(dout),
        .rd_en(rd_en),
        .vita_clk(vita_clk));
endmodule

(* ORIG_REF_NAME = "crc_calc" *) 
module design_1_onsemi_vita_cam_0_0_crc_calc
   (S,
    Q,
    init,
    \slv_reg28_reg[1] ,
    vita_clk,
    \slv_reg8_reg[0] );
  output [3:0]S;
  input [9:0]Q;
  input init;
  input [0:0]\slv_reg28_reg[1] ;
  input vita_clk;
  input [0:0]\slv_reg8_reg[0] ;

  wire \CRC_tool[0]_i_1__0_n_0 ;
  wire \CRC_tool[1]_i_1__0_n_0 ;
  wire \CRC_tool[1]_i_2_n_0 ;
  wire \CRC_tool[1]_i_3_n_0 ;
  wire \CRC_tool[2]_i_1__0_n_0 ;
  wire \CRC_tool[3]_i_1_n_0 ;
  wire \CRC_tool[3]_i_2_n_0 ;
  wire \CRC_tool[4]_i_1_n_0 ;
  wire \CRC_tool[4]_i_2_n_0 ;
  wire \CRC_tool[5]_i_1__0_n_0 ;
  wire \CRC_tool[5]_i_2_n_0 ;
  wire \CRC_tool[5]_i_3_n_0 ;
  wire \CRC_tool[5]_i_4_n_0 ;
  wire \CRC_tool[6]_i_1_n_0 ;
  wire \CRC_tool[6]_i_2_n_0 ;
  wire \CRC_tool[7]_i_1_n_0 ;
  wire \CRC_tool[7]_i_2_n_0 ;
  wire \CRC_tool[7]_i_3_n_0 ;
  wire \CRC_tool[8]_i_1__0_n_0 ;
  wire \CRC_tool[8]_i_2_n_0 ;
  wire \CRC_tool[8]_i_3_n_0 ;
  wire \CRC_tool[9]_i_1__0_n_0 ;
  wire \CRC_tool[9]_i_2_n_0 ;
  wire \CRC_tool[9]_i_3_n_0 ;
  wire [9:0]Q;
  wire [3:0]S;
  wire [9:0]calc_CRC_0;
  wire init;
  wire [0:0]\slv_reg28_reg[1] ;
  wire [0:0]\slv_reg8_reg[0] ;
  wire vita_clk;

  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[0]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_3_n_0 ),
        .I3(\CRC_tool[8]_i_2_n_0 ),
        .I4(\CRC_tool[7]_i_3_n_0 ),
        .I5(\CRC_tool[1]_i_2_n_0 ),
        .O(\CRC_tool[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[1]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[1]_i_2_n_0 ),
        .I3(\CRC_tool[9]_i_3_n_0 ),
        .I4(\CRC_tool[1]_i_3_n_0 ),
        .I5(\CRC_tool[8]_i_3_n_0 ),
        .O(\CRC_tool[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[1]_i_2 
       (.I0(Q[5]),
        .I1(calc_CRC_0[5]),
        .O(\CRC_tool[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[1]_i_3 
       (.I0(Q[6]),
        .I1(calc_CRC_0[6]),
        .O(\CRC_tool[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[2]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[8]_i_2_n_0 ),
        .I3(\CRC_tool[5]_i_4_n_0 ),
        .I4(Q[0]),
        .I5(calc_CRC_0[0]),
        .O(\CRC_tool[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[3]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_3_n_0 ),
        .I3(Q[2]),
        .I4(calc_CRC_0[2]),
        .I5(\CRC_tool[3]_i_2_n_0 ),
        .O(\CRC_tool[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \CRC_tool[3]_i_2 
       (.I0(Q[4]),
        .I1(calc_CRC_0[4]),
        .I2(Q[5]),
        .I3(calc_CRC_0[5]),
        .I4(\CRC_tool[6]_i_2_n_0 ),
        .O(\CRC_tool[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[4]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(Q[5]),
        .I3(calc_CRC_0[5]),
        .I4(calc_CRC_0[9]),
        .I5(\CRC_tool[4]_i_2_n_0 ),
        .O(\CRC_tool[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \CRC_tool[4]_i_2 
       (.I0(Q[6]),
        .I1(calc_CRC_0[6]),
        .I2(\CRC_tool[7]_i_2_n_0 ),
        .I3(\CRC_tool[7]_i_3_n_0 ),
        .I4(Q[3]),
        .I5(calc_CRC_0[3]),
        .O(\CRC_tool[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[5]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(calc_CRC_0[9]),
        .I3(\CRC_tool[5]_i_2_n_0 ),
        .I4(\CRC_tool[5]_i_3_n_0 ),
        .I5(\CRC_tool[5]_i_4_n_0 ),
        .O(\CRC_tool[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_tool[5]_i_2 
       (.I0(calc_CRC_0[4]),
        .I1(Q[4]),
        .I2(Q[9]),
        .O(\CRC_tool[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[5]_i_3 
       (.I0(Q[2]),
        .I1(calc_CRC_0[2]),
        .O(\CRC_tool[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[5]_i_4 
       (.I0(calc_CRC_0[7]),
        .I1(Q[7]),
        .I2(calc_CRC_0[6]),
        .I3(Q[6]),
        .O(\CRC_tool[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[6]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(Q[0]),
        .I3(calc_CRC_0[0]),
        .I4(\CRC_tool[9]_i_2_n_0 ),
        .I5(\CRC_tool[6]_i_2_n_0 ),
        .O(\CRC_tool[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[6]_i_2 
       (.I0(calc_CRC_0[7]),
        .I1(calc_CRC_0[8]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\CRC_tool[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[7]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[8]_i_2_n_0 ),
        .I3(\CRC_tool[7]_i_2_n_0 ),
        .I4(calc_CRC_0[9]),
        .I5(\CRC_tool[7]_i_3_n_0 ),
        .O(\CRC_tool[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_tool[7]_i_2 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(calc_CRC_0[8]),
        .O(\CRC_tool[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[7]_i_3 
       (.I0(Q[1]),
        .I1(calc_CRC_0[1]),
        .O(\CRC_tool[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[8]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(calc_CRC_0[9]),
        .I3(\CRC_tool[8]_i_2_n_0 ),
        .I4(Q[9]),
        .I5(\CRC_tool[8]_i_3_n_0 ),
        .O(\CRC_tool[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[8]_i_2 
       (.I0(calc_CRC_0[3]),
        .I1(Q[3]),
        .I2(calc_CRC_0[2]),
        .I3(Q[2]),
        .O(\CRC_tool[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[8]_i_3 
       (.I0(Q[4]),
        .I1(calc_CRC_0[4]),
        .O(\CRC_tool[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[9]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(calc_CRC_0[4]),
        .I5(\CRC_tool[9]_i_3_n_0 ),
        .O(\CRC_tool[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[9]_i_2 
       (.I0(calc_CRC_0[2]),
        .I1(Q[2]),
        .I2(calc_CRC_0[1]),
        .I3(Q[1]),
        .O(\CRC_tool[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[9]_i_3 
       (.I0(Q[0]),
        .I1(calc_CRC_0[0]),
        .O(\CRC_tool[9]_i_3_n_0 ));
  FDPE \CRC_tool_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[0]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[0]));
  FDPE \CRC_tool_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[1]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[1]));
  FDPE \CRC_tool_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[2]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[2]));
  FDPE \CRC_tool_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[3]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[3]));
  FDPE \CRC_tool_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[4]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[4]));
  FDPE \CRC_tool_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[5]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[5]));
  FDPE \CRC_tool_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[6]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[6]));
  FDPE \CRC_tool_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[7]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[7]));
  FDPE \CRC_tool_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[8]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[8]));
  FDPE \CRC_tool_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[9]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_0[9]));
  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry_i_1
       (.I0(calc_CRC_0[9]),
        .I1(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2
       (.I0(Q[6]),
        .I1(calc_CRC_0[6]),
        .I2(calc_CRC_0[8]),
        .I3(Q[8]),
        .I4(calc_CRC_0[7]),
        .I5(Q[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3
       (.I0(Q[3]),
        .I1(calc_CRC_0[3]),
        .I2(calc_CRC_0[5]),
        .I3(Q[5]),
        .I4(calc_CRC_0[4]),
        .I5(Q[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_4
       (.I0(Q[0]),
        .I1(calc_CRC_0[0]),
        .I2(calc_CRC_0[2]),
        .I3(Q[2]),
        .I4(calc_CRC_0[1]),
        .I5(Q[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "crc_calc" *) 
module design_1_onsemi_vita_cam_0_0_crc_calc_20
   (S,
    Q,
    init,
    \slv_reg28_reg[1] ,
    vita_clk,
    \slv_reg8_reg[0] );
  output [3:0]S;
  input [9:0]Q;
  input init;
  input [0:0]\slv_reg28_reg[1] ;
  input vita_clk;
  input [0:0]\slv_reg8_reg[0] ;

  wire \CRC_tool[0]_i_1__1_n_0 ;
  wire \CRC_tool[1]_i_1__1_n_0 ;
  wire \CRC_tool[1]_i_2__0_n_0 ;
  wire \CRC_tool[1]_i_3__0_n_0 ;
  wire \CRC_tool[2]_i_1__1_n_0 ;
  wire \CRC_tool[3]_i_1__0_n_0 ;
  wire \CRC_tool[3]_i_2__0_n_0 ;
  wire \CRC_tool[4]_i_1__0_n_0 ;
  wire \CRC_tool[4]_i_2__0_n_0 ;
  wire \CRC_tool[5]_i_1__1_n_0 ;
  wire \CRC_tool[5]_i_2__0_n_0 ;
  wire \CRC_tool[5]_i_3__0_n_0 ;
  wire \CRC_tool[5]_i_4__0_n_0 ;
  wire \CRC_tool[6]_i_1__0_n_0 ;
  wire \CRC_tool[6]_i_2__0_n_0 ;
  wire \CRC_tool[7]_i_1__0_n_0 ;
  wire \CRC_tool[7]_i_2__0_n_0 ;
  wire \CRC_tool[7]_i_3__0_n_0 ;
  wire \CRC_tool[8]_i_1__1_n_0 ;
  wire \CRC_tool[8]_i_2__0_n_0 ;
  wire \CRC_tool[8]_i_3__0_n_0 ;
  wire \CRC_tool[9]_i_1__1_n_0 ;
  wire \CRC_tool[9]_i_2__0_n_0 ;
  wire \CRC_tool[9]_i_3__0_n_0 ;
  wire [9:0]Q;
  wire [3:0]S;
  wire [9:0]calc_CRC_10;
  wire init;
  wire [0:0]\slv_reg28_reg[1] ;
  wire [0:0]\slv_reg8_reg[0] ;
  wire vita_clk;

  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[0]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_3__0_n_0 ),
        .I3(\CRC_tool[8]_i_2__0_n_0 ),
        .I4(\CRC_tool[7]_i_3__0_n_0 ),
        .I5(\CRC_tool[1]_i_2__0_n_0 ),
        .O(\CRC_tool[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[1]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[1]_i_2__0_n_0 ),
        .I3(\CRC_tool[9]_i_3__0_n_0 ),
        .I4(\CRC_tool[1]_i_3__0_n_0 ),
        .I5(\CRC_tool[8]_i_3__0_n_0 ),
        .O(\CRC_tool[1]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[1]_i_2__0 
       (.I0(Q[5]),
        .I1(calc_CRC_10[5]),
        .O(\CRC_tool[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[1]_i_3__0 
       (.I0(Q[6]),
        .I1(calc_CRC_10[6]),
        .O(\CRC_tool[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[2]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[8]_i_2__0_n_0 ),
        .I3(\CRC_tool[5]_i_4__0_n_0 ),
        .I4(Q[0]),
        .I5(calc_CRC_10[0]),
        .O(\CRC_tool[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[3]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_3__0_n_0 ),
        .I3(Q[2]),
        .I4(calc_CRC_10[2]),
        .I5(\CRC_tool[3]_i_2__0_n_0 ),
        .O(\CRC_tool[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \CRC_tool[3]_i_2__0 
       (.I0(Q[4]),
        .I1(calc_CRC_10[4]),
        .I2(Q[5]),
        .I3(calc_CRC_10[5]),
        .I4(\CRC_tool[6]_i_2__0_n_0 ),
        .O(\CRC_tool[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[4]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(Q[5]),
        .I3(calc_CRC_10[5]),
        .I4(calc_CRC_10[9]),
        .I5(\CRC_tool[4]_i_2__0_n_0 ),
        .O(\CRC_tool[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \CRC_tool[4]_i_2__0 
       (.I0(Q[6]),
        .I1(calc_CRC_10[6]),
        .I2(\CRC_tool[7]_i_2__0_n_0 ),
        .I3(\CRC_tool[7]_i_3__0_n_0 ),
        .I4(Q[3]),
        .I5(calc_CRC_10[3]),
        .O(\CRC_tool[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[5]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(calc_CRC_10[9]),
        .I3(\CRC_tool[5]_i_2__0_n_0 ),
        .I4(\CRC_tool[5]_i_3__0_n_0 ),
        .I5(\CRC_tool[5]_i_4__0_n_0 ),
        .O(\CRC_tool[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_tool[5]_i_2__0 
       (.I0(calc_CRC_10[4]),
        .I1(Q[4]),
        .I2(Q[9]),
        .O(\CRC_tool[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[5]_i_3__0 
       (.I0(Q[2]),
        .I1(calc_CRC_10[2]),
        .O(\CRC_tool[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[5]_i_4__0 
       (.I0(calc_CRC_10[7]),
        .I1(Q[7]),
        .I2(calc_CRC_10[6]),
        .I3(Q[6]),
        .O(\CRC_tool[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[6]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(Q[0]),
        .I3(calc_CRC_10[0]),
        .I4(\CRC_tool[9]_i_2__0_n_0 ),
        .I5(\CRC_tool[6]_i_2__0_n_0 ),
        .O(\CRC_tool[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[6]_i_2__0 
       (.I0(calc_CRC_10[7]),
        .I1(calc_CRC_10[8]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\CRC_tool[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[7]_i_1__0 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[8]_i_2__0_n_0 ),
        .I3(\CRC_tool[7]_i_2__0_n_0 ),
        .I4(calc_CRC_10[9]),
        .I5(\CRC_tool[7]_i_3__0_n_0 ),
        .O(\CRC_tool[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_tool[7]_i_2__0 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(calc_CRC_10[8]),
        .O(\CRC_tool[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[7]_i_3__0 
       (.I0(Q[1]),
        .I1(calc_CRC_10[1]),
        .O(\CRC_tool[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[8]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(calc_CRC_10[9]),
        .I3(\CRC_tool[8]_i_2__0_n_0 ),
        .I4(Q[9]),
        .I5(\CRC_tool[8]_i_3__0_n_0 ),
        .O(\CRC_tool[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[8]_i_2__0 
       (.I0(calc_CRC_10[3]),
        .I1(Q[3]),
        .I2(calc_CRC_10[2]),
        .I3(Q[2]),
        .O(\CRC_tool[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[8]_i_3__0 
       (.I0(Q[4]),
        .I1(calc_CRC_10[4]),
        .O(\CRC_tool[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[9]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_2__0_n_0 ),
        .I3(Q[4]),
        .I4(calc_CRC_10[4]),
        .I5(\CRC_tool[9]_i_3__0_n_0 ),
        .O(\CRC_tool[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[9]_i_2__0 
       (.I0(calc_CRC_10[2]),
        .I1(Q[2]),
        .I2(calc_CRC_10[1]),
        .I3(Q[1]),
        .O(\CRC_tool[9]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[9]_i_3__0 
       (.I0(Q[0]),
        .I1(calc_CRC_10[0]),
        .O(\CRC_tool[9]_i_3__0_n_0 ));
  FDPE \CRC_tool_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[0]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[0]));
  FDPE \CRC_tool_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[1]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[1]));
  FDPE \CRC_tool_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[2]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[2]));
  FDPE \CRC_tool_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[3]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[3]));
  FDPE \CRC_tool_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[4]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[4]));
  FDPE \CRC_tool_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[5]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[5]));
  FDPE \CRC_tool_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[6]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[6]));
  FDPE \CRC_tool_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[7]_i_1__0_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[7]));
  FDPE \CRC_tool_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[8]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[8]));
  FDPE \CRC_tool_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[9]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_10[9]));
  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry_i_1__0
       (.I0(calc_CRC_10[9]),
        .I1(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2__0
       (.I0(Q[6]),
        .I1(calc_CRC_10[6]),
        .I2(calc_CRC_10[8]),
        .I3(Q[8]),
        .I4(calc_CRC_10[7]),
        .I5(Q[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3__0
       (.I0(Q[3]),
        .I1(calc_CRC_10[3]),
        .I2(calc_CRC_10[5]),
        .I3(Q[5]),
        .I4(calc_CRC_10[4]),
        .I5(Q[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_4__0
       (.I0(Q[0]),
        .I1(calc_CRC_10[0]),
        .I2(calc_CRC_10[2]),
        .I3(Q[2]),
        .I4(calc_CRC_10[1]),
        .I5(Q[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "crc_calc" *) 
module design_1_onsemi_vita_cam_0_0_crc_calc_22
   (S,
    Q,
    init,
    \slv_reg28_reg[1] ,
    vita_clk,
    \slv_reg8_reg[0] );
  output [3:0]S;
  input [9:0]Q;
  input init;
  input [0:0]\slv_reg28_reg[1] ;
  input vita_clk;
  input [0:0]\slv_reg8_reg[0] ;

  wire \CRC_tool[0]_i_1__2_n_0 ;
  wire \CRC_tool[1]_i_1__2_n_0 ;
  wire \CRC_tool[1]_i_2__1_n_0 ;
  wire \CRC_tool[1]_i_3__1_n_0 ;
  wire \CRC_tool[2]_i_1__2_n_0 ;
  wire \CRC_tool[3]_i_1__1_n_0 ;
  wire \CRC_tool[3]_i_2__1_n_0 ;
  wire \CRC_tool[4]_i_1__1_n_0 ;
  wire \CRC_tool[4]_i_2__1_n_0 ;
  wire \CRC_tool[5]_i_1__2_n_0 ;
  wire \CRC_tool[5]_i_2__1_n_0 ;
  wire \CRC_tool[5]_i_3__1_n_0 ;
  wire \CRC_tool[5]_i_4__1_n_0 ;
  wire \CRC_tool[6]_i_1__1_n_0 ;
  wire \CRC_tool[6]_i_2__1_n_0 ;
  wire \CRC_tool[7]_i_1__1_n_0 ;
  wire \CRC_tool[7]_i_2__1_n_0 ;
  wire \CRC_tool[7]_i_3__1_n_0 ;
  wire \CRC_tool[8]_i_1__2_n_0 ;
  wire \CRC_tool[8]_i_2__1_n_0 ;
  wire \CRC_tool[8]_i_3__1_n_0 ;
  wire \CRC_tool[9]_i_1__2_n_0 ;
  wire \CRC_tool[9]_i_2__1_n_0 ;
  wire \CRC_tool[9]_i_3__1_n_0 ;
  wire [9:0]Q;
  wire [3:0]S;
  wire [9:0]calc_CRC_20;
  wire init;
  wire [0:0]\slv_reg28_reg[1] ;
  wire [0:0]\slv_reg8_reg[0] ;
  wire vita_clk;

  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[0]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_3__1_n_0 ),
        .I3(\CRC_tool[8]_i_2__1_n_0 ),
        .I4(\CRC_tool[7]_i_3__1_n_0 ),
        .I5(\CRC_tool[1]_i_2__1_n_0 ),
        .O(\CRC_tool[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[1]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[1]_i_2__1_n_0 ),
        .I3(\CRC_tool[9]_i_3__1_n_0 ),
        .I4(\CRC_tool[1]_i_3__1_n_0 ),
        .I5(\CRC_tool[8]_i_3__1_n_0 ),
        .O(\CRC_tool[1]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[1]_i_2__1 
       (.I0(Q[5]),
        .I1(calc_CRC_20[5]),
        .O(\CRC_tool[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[1]_i_3__1 
       (.I0(Q[6]),
        .I1(calc_CRC_20[6]),
        .O(\CRC_tool[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[2]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[8]_i_2__1_n_0 ),
        .I3(\CRC_tool[5]_i_4__1_n_0 ),
        .I4(Q[0]),
        .I5(calc_CRC_20[0]),
        .O(\CRC_tool[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[3]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_3__1_n_0 ),
        .I3(Q[2]),
        .I4(calc_CRC_20[2]),
        .I5(\CRC_tool[3]_i_2__1_n_0 ),
        .O(\CRC_tool[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \CRC_tool[3]_i_2__1 
       (.I0(Q[4]),
        .I1(calc_CRC_20[4]),
        .I2(Q[5]),
        .I3(calc_CRC_20[5]),
        .I4(\CRC_tool[6]_i_2__1_n_0 ),
        .O(\CRC_tool[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[4]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(Q[5]),
        .I3(calc_CRC_20[5]),
        .I4(calc_CRC_20[9]),
        .I5(\CRC_tool[4]_i_2__1_n_0 ),
        .O(\CRC_tool[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \CRC_tool[4]_i_2__1 
       (.I0(Q[6]),
        .I1(calc_CRC_20[6]),
        .I2(\CRC_tool[7]_i_2__1_n_0 ),
        .I3(\CRC_tool[7]_i_3__1_n_0 ),
        .I4(Q[3]),
        .I5(calc_CRC_20[3]),
        .O(\CRC_tool[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[5]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(calc_CRC_20[9]),
        .I3(\CRC_tool[5]_i_2__1_n_0 ),
        .I4(\CRC_tool[5]_i_3__1_n_0 ),
        .I5(\CRC_tool[5]_i_4__1_n_0 ),
        .O(\CRC_tool[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_tool[5]_i_2__1 
       (.I0(calc_CRC_20[4]),
        .I1(Q[4]),
        .I2(Q[9]),
        .O(\CRC_tool[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[5]_i_3__1 
       (.I0(Q[2]),
        .I1(calc_CRC_20[2]),
        .O(\CRC_tool[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[5]_i_4__1 
       (.I0(calc_CRC_20[7]),
        .I1(Q[7]),
        .I2(calc_CRC_20[6]),
        .I3(Q[6]),
        .O(\CRC_tool[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[6]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(Q[0]),
        .I3(calc_CRC_20[0]),
        .I4(\CRC_tool[9]_i_2__1_n_0 ),
        .I5(\CRC_tool[6]_i_2__1_n_0 ),
        .O(\CRC_tool[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[6]_i_2__1 
       (.I0(calc_CRC_20[7]),
        .I1(calc_CRC_20[8]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\CRC_tool[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[7]_i_1__1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[8]_i_2__1_n_0 ),
        .I3(\CRC_tool[7]_i_2__1_n_0 ),
        .I4(calc_CRC_20[9]),
        .I5(\CRC_tool[7]_i_3__1_n_0 ),
        .O(\CRC_tool[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_tool[7]_i_2__1 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(calc_CRC_20[8]),
        .O(\CRC_tool[7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[7]_i_3__1 
       (.I0(Q[1]),
        .I1(calc_CRC_20[1]),
        .O(\CRC_tool[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[8]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(calc_CRC_20[9]),
        .I3(\CRC_tool[8]_i_2__1_n_0 ),
        .I4(Q[9]),
        .I5(\CRC_tool[8]_i_3__1_n_0 ),
        .O(\CRC_tool[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[8]_i_2__1 
       (.I0(calc_CRC_20[3]),
        .I1(Q[3]),
        .I2(calc_CRC_20[2]),
        .I3(Q[2]),
        .O(\CRC_tool[8]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[8]_i_3__1 
       (.I0(Q[4]),
        .I1(calc_CRC_20[4]),
        .O(\CRC_tool[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[9]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_2__1_n_0 ),
        .I3(Q[4]),
        .I4(calc_CRC_20[4]),
        .I5(\CRC_tool[9]_i_3__1_n_0 ),
        .O(\CRC_tool[9]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[9]_i_2__1 
       (.I0(calc_CRC_20[2]),
        .I1(Q[2]),
        .I2(calc_CRC_20[1]),
        .I3(Q[1]),
        .O(\CRC_tool[9]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[9]_i_3__1 
       (.I0(Q[0]),
        .I1(calc_CRC_20[0]),
        .O(\CRC_tool[9]_i_3__1_n_0 ));
  FDPE \CRC_tool_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[0]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[0]));
  FDPE \CRC_tool_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[1]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[1]));
  FDPE \CRC_tool_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[2]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[2]));
  FDPE \CRC_tool_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[3]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[3]));
  FDPE \CRC_tool_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[4]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[4]));
  FDPE \CRC_tool_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[5]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[5]));
  FDPE \CRC_tool_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[6]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[6]));
  FDPE \CRC_tool_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[7]_i_1__1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[7]));
  FDPE \CRC_tool_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[8]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[8]));
  FDPE \CRC_tool_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[9]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_20[9]));
  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry_i_1__1
       (.I0(calc_CRC_20[9]),
        .I1(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2__1
       (.I0(Q[6]),
        .I1(calc_CRC_20[6]),
        .I2(calc_CRC_20[8]),
        .I3(Q[8]),
        .I4(calc_CRC_20[7]),
        .I5(Q[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3__1
       (.I0(Q[3]),
        .I1(calc_CRC_20[3]),
        .I2(calc_CRC_20[5]),
        .I3(Q[5]),
        .I4(calc_CRC_20[4]),
        .I5(Q[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_4__1
       (.I0(Q[0]),
        .I1(calc_CRC_20[0]),
        .I2(calc_CRC_20[2]),
        .I3(Q[2]),
        .I4(calc_CRC_20[1]),
        .I5(Q[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "crc_calc" *) 
module design_1_onsemi_vita_cam_0_0_crc_calc_24
   (S,
    Q,
    init,
    \slv_reg28_reg[1] ,
    vita_clk,
    \slv_reg8_reg[0] );
  output [3:0]S;
  input [9:0]Q;
  input init;
  input [0:0]\slv_reg28_reg[1] ;
  input vita_clk;
  input [0:0]\slv_reg8_reg[0] ;

  wire \CRC_tool[0]_i_1_n_0 ;
  wire \CRC_tool[1]_i_1_n_0 ;
  wire \CRC_tool[1]_i_2__2_n_0 ;
  wire \CRC_tool[1]_i_3__2_n_0 ;
  wire \CRC_tool[2]_i_1_n_0 ;
  wire \CRC_tool[3]_i_1__2_n_0 ;
  wire \CRC_tool[3]_i_2__2_n_0 ;
  wire \CRC_tool[4]_i_1__2_n_0 ;
  wire \CRC_tool[4]_i_2__2_n_0 ;
  wire \CRC_tool[5]_i_1_n_0 ;
  wire \CRC_tool[5]_i_2__2_n_0 ;
  wire \CRC_tool[5]_i_3__2_n_0 ;
  wire \CRC_tool[5]_i_4__2_n_0 ;
  wire \CRC_tool[6]_i_1__2_n_0 ;
  wire \CRC_tool[6]_i_2__2_n_0 ;
  wire \CRC_tool[7]_i_1__2_n_0 ;
  wire \CRC_tool[7]_i_2__2_n_0 ;
  wire \CRC_tool[7]_i_3__2_n_0 ;
  wire \CRC_tool[8]_i_1_n_0 ;
  wire \CRC_tool[8]_i_2__2_n_0 ;
  wire \CRC_tool[8]_i_3__2_n_0 ;
  wire \CRC_tool[9]_i_1_n_0 ;
  wire \CRC_tool[9]_i_2__2_n_0 ;
  wire \CRC_tool[9]_i_3__2_n_0 ;
  wire [9:0]Q;
  wire [3:0]S;
  wire [9:0]calc_CRC_30;
  wire init;
  wire [0:0]\slv_reg28_reg[1] ;
  wire [0:0]\slv_reg8_reg[0] ;
  wire vita_clk;

  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[0]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_3__2_n_0 ),
        .I3(\CRC_tool[8]_i_2__2_n_0 ),
        .I4(\CRC_tool[7]_i_3__2_n_0 ),
        .I5(\CRC_tool[1]_i_2__2_n_0 ),
        .O(\CRC_tool[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[1]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[1]_i_2__2_n_0 ),
        .I3(\CRC_tool[9]_i_3__2_n_0 ),
        .I4(\CRC_tool[1]_i_3__2_n_0 ),
        .I5(\CRC_tool[8]_i_3__2_n_0 ),
        .O(\CRC_tool[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[1]_i_2__2 
       (.I0(Q[5]),
        .I1(calc_CRC_30[5]),
        .O(\CRC_tool[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[1]_i_3__2 
       (.I0(Q[6]),
        .I1(calc_CRC_30[6]),
        .O(\CRC_tool[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[2]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[8]_i_2__2_n_0 ),
        .I3(\CRC_tool[5]_i_4__2_n_0 ),
        .I4(Q[0]),
        .I5(calc_CRC_30[0]),
        .O(\CRC_tool[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[3]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_3__2_n_0 ),
        .I3(Q[2]),
        .I4(calc_CRC_30[2]),
        .I5(\CRC_tool[3]_i_2__2_n_0 ),
        .O(\CRC_tool[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \CRC_tool[3]_i_2__2 
       (.I0(Q[4]),
        .I1(calc_CRC_30[4]),
        .I2(Q[5]),
        .I3(calc_CRC_30[5]),
        .I4(\CRC_tool[6]_i_2__2_n_0 ),
        .O(\CRC_tool[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[4]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(Q[5]),
        .I3(calc_CRC_30[5]),
        .I4(calc_CRC_30[9]),
        .I5(\CRC_tool[4]_i_2__2_n_0 ),
        .O(\CRC_tool[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \CRC_tool[4]_i_2__2 
       (.I0(Q[6]),
        .I1(calc_CRC_30[6]),
        .I2(\CRC_tool[7]_i_2__2_n_0 ),
        .I3(\CRC_tool[7]_i_3__2_n_0 ),
        .I4(Q[3]),
        .I5(calc_CRC_30[3]),
        .O(\CRC_tool[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[5]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(calc_CRC_30[9]),
        .I3(\CRC_tool[5]_i_2__2_n_0 ),
        .I4(\CRC_tool[5]_i_3__2_n_0 ),
        .I5(\CRC_tool[5]_i_4__2_n_0 ),
        .O(\CRC_tool[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_tool[5]_i_2__2 
       (.I0(calc_CRC_30[4]),
        .I1(Q[4]),
        .I2(Q[9]),
        .O(\CRC_tool[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[5]_i_3__2 
       (.I0(Q[2]),
        .I1(calc_CRC_30[2]),
        .O(\CRC_tool[5]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[5]_i_4__2 
       (.I0(calc_CRC_30[7]),
        .I1(Q[7]),
        .I2(calc_CRC_30[6]),
        .I3(Q[6]),
        .O(\CRC_tool[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[6]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(Q[0]),
        .I3(calc_CRC_30[0]),
        .I4(\CRC_tool[9]_i_2__2_n_0 ),
        .I5(\CRC_tool[6]_i_2__2_n_0 ),
        .O(\CRC_tool[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[6]_i_2__2 
       (.I0(calc_CRC_30[7]),
        .I1(calc_CRC_30[8]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\CRC_tool[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[7]_i_1__2 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[8]_i_2__2_n_0 ),
        .I3(\CRC_tool[7]_i_2__2_n_0 ),
        .I4(calc_CRC_30[9]),
        .I5(\CRC_tool[7]_i_3__2_n_0 ),
        .O(\CRC_tool[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_tool[7]_i_2__2 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(calc_CRC_30[8]),
        .O(\CRC_tool[7]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[7]_i_3__2 
       (.I0(Q[1]),
        .I1(calc_CRC_30[1]),
        .O(\CRC_tool[7]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[8]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(calc_CRC_30[9]),
        .I3(\CRC_tool[8]_i_2__2_n_0 ),
        .I4(Q[9]),
        .I5(\CRC_tool[8]_i_3__2_n_0 ),
        .O(\CRC_tool[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[8]_i_2__2 
       (.I0(calc_CRC_30[3]),
        .I1(Q[3]),
        .I2(calc_CRC_30[2]),
        .I3(Q[2]),
        .O(\CRC_tool[8]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[8]_i_3__2 
       (.I0(Q[4]),
        .I1(calc_CRC_30[4]),
        .O(\CRC_tool[8]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2772722772272772)) 
    \CRC_tool[9]_i_1 
       (.I0(init),
        .I1(\slv_reg28_reg[1] ),
        .I2(\CRC_tool[9]_i_2__2_n_0 ),
        .I3(Q[4]),
        .I4(calc_CRC_30[4]),
        .I5(\CRC_tool[9]_i_3__2_n_0 ),
        .O(\CRC_tool[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \CRC_tool[9]_i_2__2 
       (.I0(calc_CRC_30[2]),
        .I1(Q[2]),
        .I2(calc_CRC_30[1]),
        .I3(Q[1]),
        .O(\CRC_tool[9]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_tool[9]_i_3__2 
       (.I0(Q[0]),
        .I1(calc_CRC_30[0]),
        .O(\CRC_tool[9]_i_3__2_n_0 ));
  FDPE \CRC_tool_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[0]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[0]));
  FDPE \CRC_tool_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[1]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[1]));
  FDPE \CRC_tool_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[2]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[2]));
  FDPE \CRC_tool_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[3]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[3]));
  FDPE \CRC_tool_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[4]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[4]));
  FDPE \CRC_tool_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[5]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[5]));
  FDPE \CRC_tool_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[6]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[6]));
  FDPE \CRC_tool_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[7]_i_1__2_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[7]));
  FDPE \CRC_tool_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[8]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[8]));
  FDPE \CRC_tool_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\CRC_tool[9]_i_1_n_0 ),
        .PRE(\slv_reg8_reg[0] ),
        .Q(calc_CRC_30[9]));
  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry_i_1__2
       (.I0(calc_CRC_30[9]),
        .I1(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2__2
       (.I0(Q[6]),
        .I1(calc_CRC_30[6]),
        .I2(calc_CRC_30[8]),
        .I3(Q[8]),
        .I4(calc_CRC_30[7]),
        .I5(Q[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3__2
       (.I0(Q[3]),
        .I1(calc_CRC_30[3]),
        .I2(calc_CRC_30[5]),
        .I3(Q[5]),
        .I4(calc_CRC_30[4]),
        .I5(Q[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_4__2
       (.I0(Q[0]),
        .I1(calc_CRC_30[0]),
        .I2(calc_CRC_30[2]),
        .I3(Q[2]),
        .I4(calc_CRC_30[1]),
        .I5(Q[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "crc_checker" *) 
module design_1_onsemi_vita_cam_0_0_crc_checker
   (CRC_PAR_DATA_IMGVALID_OUT,
    CRC_PAR_DATA_BLACKVALID_OUT,
    CRC_START_KERNEL,
    CRC_KERNEL_ODD_EVEN,
    host_crc_status,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[0] ,
    Q,
    \DATA_BUS_reg[39] ,
    SYNC_PAR_DATA_IMGVALID,
    vita_clk,
    \slv_reg8_reg[0]_rep ,
    SYNC_PAR_DATA_BLACKVALID,
    validcrc,
    \slv_reg8_reg[1] ,
    START_KERNEL,
    AR,
    SYNC_KERNEL_ODD_EVEN,
    \slv_reg8_reg[1]_0 ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    \axi_araddr_reg[5]_2 ,
    \axi_araddr_reg[5]_3 ,
    \axi_araddr_reg[5]_4 ,
    \axi_araddr_reg[5]_5 ,
    \axi_araddr_reg[5]_6 ,
    \axi_araddr_reg[5]_7 ,
    \axi_araddr_reg[5]_8 ,
    \axi_araddr_reg[5]_9 ,
    \axi_araddr_reg[5]_10 ,
    \slv_reg28_reg[1] ,
    E,
    PAR_DATAOUT,
    PAR_SYNCOUT,
    \slv_reg8_reg[0]_rep__0 );
  output CRC_PAR_DATA_IMGVALID_OUT;
  output CRC_PAR_DATA_BLACKVALID_OUT;
  output CRC_START_KERNEL;
  output CRC_KERNEL_ODD_EVEN;
  output [3:0]host_crc_status;
  output \axi_rdata_reg[1] ;
  output \axi_rdata_reg[3] ;
  output \axi_rdata_reg[2] ;
  output \axi_rdata_reg[0] ;
  output [9:0]Q;
  output [39:0]\DATA_BUS_reg[39] ;
  input SYNC_PAR_DATA_IMGVALID;
  input vita_clk;
  input [0:0]\slv_reg8_reg[0]_rep ;
  input SYNC_PAR_DATA_BLACKVALID;
  input validcrc;
  input [1:0]\slv_reg8_reg[1] ;
  input START_KERNEL;
  input [0:0]AR;
  input SYNC_KERNEL_ODD_EVEN;
  input \slv_reg8_reg[1]_0 ;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input \axi_araddr_reg[5]_2 ;
  input \axi_araddr_reg[5]_3 ;
  input \axi_araddr_reg[5]_4 ;
  input \axi_araddr_reg[5]_5 ;
  input \axi_araddr_reg[5]_6 ;
  input \axi_araddr_reg[5]_7 ;
  input \axi_araddr_reg[5]_8 ;
  input \axi_araddr_reg[5]_9 ;
  input \axi_araddr_reg[5]_10 ;
  input [0:0]\slv_reg28_reg[1] ;
  input [0:0]E;
  input [39:0]PAR_DATAOUT;
  input [9:0]PAR_SYNCOUT;
  input \slv_reg8_reg[0]_rep__0 ;

  wire [0:0]AR;
  wire CRC_KERNEL_ODD_EVEN;
  wire CRC_PAR_DATA_BLACKVALID_OUT;
  wire CRC_PAR_DATA_IMGVALID_OUT;
  wire CRC_START_KERNEL;
  wire [39:0]\DATA_BUS_reg[39] ;
  wire [9:0]DATA_IN;
  wire [0:0]E;
  wire KERNEL_ODD_EVEN_int;
  wire [39:0]PAR_DATAOUT;
  wire PAR_DATA_BLACKVALID_int;
  wire PAR_DATA_IMGVALID_int;
  wire \PAR_DATA_int_reg_n_0_[0] ;
  wire \PAR_DATA_int_reg_n_0_[1] ;
  wire \PAR_DATA_int_reg_n_0_[20] ;
  wire \PAR_DATA_int_reg_n_0_[21] ;
  wire \PAR_DATA_int_reg_n_0_[22] ;
  wire \PAR_DATA_int_reg_n_0_[23] ;
  wire \PAR_DATA_int_reg_n_0_[24] ;
  wire \PAR_DATA_int_reg_n_0_[25] ;
  wire \PAR_DATA_int_reg_n_0_[26] ;
  wire \PAR_DATA_int_reg_n_0_[27] ;
  wire \PAR_DATA_int_reg_n_0_[28] ;
  wire \PAR_DATA_int_reg_n_0_[29] ;
  wire \PAR_DATA_int_reg_n_0_[2] ;
  wire \PAR_DATA_int_reg_n_0_[30] ;
  wire \PAR_DATA_int_reg_n_0_[31] ;
  wire \PAR_DATA_int_reg_n_0_[32] ;
  wire \PAR_DATA_int_reg_n_0_[33] ;
  wire \PAR_DATA_int_reg_n_0_[34] ;
  wire \PAR_DATA_int_reg_n_0_[35] ;
  wire \PAR_DATA_int_reg_n_0_[36] ;
  wire \PAR_DATA_int_reg_n_0_[37] ;
  wire \PAR_DATA_int_reg_n_0_[38] ;
  wire \PAR_DATA_int_reg_n_0_[39] ;
  wire \PAR_DATA_int_reg_n_0_[3] ;
  wire \PAR_DATA_int_reg_n_0_[4] ;
  wire \PAR_DATA_int_reg_n_0_[5] ;
  wire \PAR_DATA_int_reg_n_0_[6] ;
  wire \PAR_DATA_int_reg_n_0_[7] ;
  wire \PAR_DATA_int_reg_n_0_[8] ;
  wire \PAR_DATA_int_reg_n_0_[9] ;
  wire [9:0]PAR_SYNCOUT;
  wire [9:0]PAR_SYNC_int;
  wire [9:0]Q;
  wire START_KERNEL;
  wire START_KERNEL_int;
  wire SYNC_KERNEL_ODD_EVEN;
  wire SYNC_PAR_DATA_BLACKVALID;
  wire SYNC_PAR_DATA_IMGVALID;
  wire VALID;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire \axi_araddr_reg[5]_10 ;
  wire \axi_araddr_reg[5]_2 ;
  wire \axi_araddr_reg[5]_3 ;
  wire \axi_araddr_reg[5]_4 ;
  wire \axi_araddr_reg[5]_5 ;
  wire \axi_araddr_reg[5]_6 ;
  wire \axi_araddr_reg[5]_7 ;
  wire \axi_araddr_reg[5]_8 ;
  wire \axi_araddr_reg[5]_9 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[3] ;
  wire axi_rvalid_reg;
  wire \generate_CRC[0].the_crc_calc_n_0 ;
  wire \generate_CRC[0].the_crc_calc_n_1 ;
  wire \generate_CRC[0].the_crc_calc_n_2 ;
  wire \generate_CRC[0].the_crc_calc_n_3 ;
  wire \generate_CRC[1].the_crc_calc_n_0 ;
  wire \generate_CRC[1].the_crc_calc_n_1 ;
  wire \generate_CRC[1].the_crc_calc_n_2 ;
  wire \generate_CRC[1].the_crc_calc_n_3 ;
  wire \generate_CRC[2].the_crc_calc_n_0 ;
  wire \generate_CRC[2].the_crc_calc_n_1 ;
  wire \generate_CRC[2].the_crc_calc_n_2 ;
  wire \generate_CRC[2].the_crc_calc_n_3 ;
  wire \generate_CRC[3].the_crc_calc_n_0 ;
  wire \generate_CRC[3].the_crc_calc_n_1 ;
  wire \generate_CRC[3].the_crc_calc_n_2 ;
  wire \generate_CRC[3].the_crc_calc_n_3 ;
  wire [3:0]host_crc_status;
  wire init;
  wire [0:0]\slv_reg28_reg[1] ;
  wire [0:0]\slv_reg8_reg[0]_rep ;
  wire \slv_reg8_reg[0]_rep__0 ;
  wire [1:0]\slv_reg8_reg[1] ;
  wire \slv_reg8_reg[1]_0 ;
  wire validcrc;
  wire vita_clk;

  FDCE KERNEL_ODD_EVEN_OUT_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(KERNEL_ODD_EVEN_int),
        .Q(CRC_KERNEL_ODD_EVEN));
  FDCE KERNEL_ODD_EVEN_int_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(SYNC_KERNEL_ODD_EVEN),
        .Q(KERNEL_ODD_EVEN_int));
  FDCE PAR_DATA_BLACKVALID_OUT_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_DATA_BLACKVALID_int),
        .Q(CRC_PAR_DATA_BLACKVALID_OUT));
  FDCE PAR_DATA_BLACKVALID_int_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(SYNC_PAR_DATA_BLACKVALID),
        .Q(PAR_DATA_BLACKVALID_int));
  FDCE PAR_DATA_CRCVALID_int_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(validcrc),
        .Q(VALID));
  FDCE PAR_DATA_IMGVALID_OUT_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_DATA_IMGVALID_int),
        .Q(CRC_PAR_DATA_IMGVALID_OUT));
  FDCE PAR_DATA_IMGVALID_int_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(SYNC_PAR_DATA_IMGVALID),
        .Q(PAR_DATA_IMGVALID_int));
  FDRE \PAR_DATA_OUT_reg[0] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[0] ),
        .Q(\DATA_BUS_reg[39] [0]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[10] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[0]),
        .Q(\DATA_BUS_reg[39] [10]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[11] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[1]),
        .Q(\DATA_BUS_reg[39] [11]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[12] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[2]),
        .Q(\DATA_BUS_reg[39] [12]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[13] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[3]),
        .Q(\DATA_BUS_reg[39] [13]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[14] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[4]),
        .Q(\DATA_BUS_reg[39] [14]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[15] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[5]),
        .Q(\DATA_BUS_reg[39] [15]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[16] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[6]),
        .Q(\DATA_BUS_reg[39] [16]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[17] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[7]),
        .Q(\DATA_BUS_reg[39] [17]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[18] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[8]),
        .Q(\DATA_BUS_reg[39] [18]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[19] 
       (.C(vita_clk),
        .CE(E),
        .D(DATA_IN[9]),
        .Q(\DATA_BUS_reg[39] [19]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[1] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[1] ),
        .Q(\DATA_BUS_reg[39] [1]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[20] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[20] ),
        .Q(\DATA_BUS_reg[39] [20]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[21] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[21] ),
        .Q(\DATA_BUS_reg[39] [21]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[22] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[22] ),
        .Q(\DATA_BUS_reg[39] [22]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[23] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[23] ),
        .Q(\DATA_BUS_reg[39] [23]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[24] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[24] ),
        .Q(\DATA_BUS_reg[39] [24]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[25] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[25] ),
        .Q(\DATA_BUS_reg[39] [25]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[26] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[26] ),
        .Q(\DATA_BUS_reg[39] [26]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[27] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[27] ),
        .Q(\DATA_BUS_reg[39] [27]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[28] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[28] ),
        .Q(\DATA_BUS_reg[39] [28]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[29] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[29] ),
        .Q(\DATA_BUS_reg[39] [29]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[2] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[2] ),
        .Q(\DATA_BUS_reg[39] [2]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[30] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[30] ),
        .Q(\DATA_BUS_reg[39] [30]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[31] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[31] ),
        .Q(\DATA_BUS_reg[39] [31]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[32] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[32] ),
        .Q(\DATA_BUS_reg[39] [32]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[33] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[33] ),
        .Q(\DATA_BUS_reg[39] [33]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[34] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[34] ),
        .Q(\DATA_BUS_reg[39] [34]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[35] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[35] ),
        .Q(\DATA_BUS_reg[39] [35]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[36] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[36] ),
        .Q(\DATA_BUS_reg[39] [36]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[37] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[37] ),
        .Q(\DATA_BUS_reg[39] [37]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[38] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[38] ),
        .Q(\DATA_BUS_reg[39] [38]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[39] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[39] ),
        .Q(\DATA_BUS_reg[39] [39]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[3] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[3] ),
        .Q(\DATA_BUS_reg[39] [3]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[4] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[4] ),
        .Q(\DATA_BUS_reg[39] [4]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[5] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[5] ),
        .Q(\DATA_BUS_reg[39] [5]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[6] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[6] ),
        .Q(\DATA_BUS_reg[39] [6]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[7] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[7] ),
        .Q(\DATA_BUS_reg[39] [7]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[8] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[8] ),
        .Q(\DATA_BUS_reg[39] [8]),
        .R(1'b0));
  FDRE \PAR_DATA_OUT_reg[9] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_int_reg_n_0_[9] ),
        .Q(\DATA_BUS_reg[39] [9]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[0] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[0]),
        .Q(\PAR_DATA_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[10] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[10]),
        .Q(DATA_IN[0]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[11] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[11]),
        .Q(DATA_IN[1]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[12] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[12]),
        .Q(DATA_IN[2]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[13] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[13]),
        .Q(DATA_IN[3]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[14] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[14]),
        .Q(DATA_IN[4]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[15] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[15]),
        .Q(DATA_IN[5]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[16] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[16]),
        .Q(DATA_IN[6]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[17] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[17]),
        .Q(DATA_IN[7]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[18] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[18]),
        .Q(DATA_IN[8]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[19] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[19]),
        .Q(DATA_IN[9]),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[1] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[1]),
        .Q(\PAR_DATA_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[20] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[20]),
        .Q(\PAR_DATA_int_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[21] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[21]),
        .Q(\PAR_DATA_int_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[22] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[22]),
        .Q(\PAR_DATA_int_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[23] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[23]),
        .Q(\PAR_DATA_int_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[24] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[24]),
        .Q(\PAR_DATA_int_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[25] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[25]),
        .Q(\PAR_DATA_int_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[26] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[26]),
        .Q(\PAR_DATA_int_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[27] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[27]),
        .Q(\PAR_DATA_int_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[28] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[28]),
        .Q(\PAR_DATA_int_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[29] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[29]),
        .Q(\PAR_DATA_int_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[2] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[2]),
        .Q(\PAR_DATA_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[30] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[30]),
        .Q(\PAR_DATA_int_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[31] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[31]),
        .Q(\PAR_DATA_int_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[32] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[32]),
        .Q(\PAR_DATA_int_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[33] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[33]),
        .Q(\PAR_DATA_int_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[34] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[34]),
        .Q(\PAR_DATA_int_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[35] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[35]),
        .Q(\PAR_DATA_int_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[36] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[36]),
        .Q(\PAR_DATA_int_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[37] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[37]),
        .Q(\PAR_DATA_int_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[38] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[38]),
        .Q(\PAR_DATA_int_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[39] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[39]),
        .Q(\PAR_DATA_int_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[3] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[3]),
        .Q(\PAR_DATA_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[4] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[4]),
        .Q(\PAR_DATA_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[5] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[5]),
        .Q(\PAR_DATA_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[6] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[6]),
        .Q(\PAR_DATA_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[7] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[7]),
        .Q(\PAR_DATA_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[8] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[8]),
        .Q(\PAR_DATA_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \PAR_DATA_int_reg[9] 
       (.C(vita_clk),
        .CE(E),
        .D(PAR_DATAOUT[9]),
        .Q(\PAR_DATA_int_reg_n_0_[9] ),
        .R(1'b0));
  FDCE \PAR_SYNC_OUT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNC_int[0]),
        .Q(Q[0]));
  FDCE \PAR_SYNC_OUT_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNC_int[1]),
        .Q(Q[1]));
  FDCE \PAR_SYNC_OUT_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNC_int[2]),
        .Q(Q[2]));
  FDCE \PAR_SYNC_OUT_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNC_int[3]),
        .Q(Q[3]));
  FDCE \PAR_SYNC_OUT_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNC_int[4]),
        .Q(Q[4]));
  FDCE \PAR_SYNC_OUT_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNC_int[5]),
        .Q(Q[5]));
  FDCE \PAR_SYNC_OUT_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNC_int[6]),
        .Q(Q[6]));
  FDCE \PAR_SYNC_OUT_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNC_int[7]),
        .Q(Q[7]));
  FDCE \PAR_SYNC_OUT_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNC_int[8]),
        .Q(Q[8]));
  FDCE \PAR_SYNC_OUT_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNC_int[9]),
        .Q(Q[9]));
  FDCE \PAR_SYNC_int_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNCOUT[0]),
        .Q(PAR_SYNC_int[0]));
  FDCE \PAR_SYNC_int_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNCOUT[1]),
        .Q(PAR_SYNC_int[1]));
  FDCE \PAR_SYNC_int_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNCOUT[2]),
        .Q(PAR_SYNC_int[2]));
  FDCE \PAR_SYNC_int_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNCOUT[3]),
        .Q(PAR_SYNC_int[3]));
  FDCE \PAR_SYNC_int_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(PAR_SYNCOUT[4]),
        .Q(PAR_SYNC_int[4]));
  FDCE \PAR_SYNC_int_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNCOUT[5]),
        .Q(PAR_SYNC_int[5]));
  FDCE \PAR_SYNC_int_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNCOUT[6]),
        .Q(PAR_SYNC_int[6]));
  FDCE \PAR_SYNC_int_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNCOUT[7]),
        .Q(PAR_SYNC_int[7]));
  FDCE \PAR_SYNC_int_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNCOUT[8]),
        .Q(PAR_SYNC_int[8]));
  FDCE \PAR_SYNC_int_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(PAR_SYNCOUT[9]),
        .Q(PAR_SYNC_int[9]));
  FDCE START_KERNEL_OUT_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(START_KERNEL_int),
        .Q(CRC_START_KERNEL));
  FDCE START_KERNEL_int_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(START_KERNEL),
        .Q(START_KERNEL_int));
  design_1_onsemi_vita_cam_0_0_crc_calc \generate_CRC[0].the_crc_calc 
       (.Q({\PAR_DATA_int_reg_n_0_[9] ,\PAR_DATA_int_reg_n_0_[8] ,\PAR_DATA_int_reg_n_0_[7] ,\PAR_DATA_int_reg_n_0_[6] ,\PAR_DATA_int_reg_n_0_[5] ,\PAR_DATA_int_reg_n_0_[4] ,\PAR_DATA_int_reg_n_0_[3] ,\PAR_DATA_int_reg_n_0_[2] ,\PAR_DATA_int_reg_n_0_[1] ,\PAR_DATA_int_reg_n_0_[0] }),
        .S({\generate_CRC[0].the_crc_calc_n_0 ,\generate_CRC[0].the_crc_calc_n_1 ,\generate_CRC[0].the_crc_calc_n_2 ,\generate_CRC[0].the_crc_calc_n_3 }),
        .init(init),
        .\slv_reg28_reg[1] (\slv_reg28_reg[1] ),
        .\slv_reg8_reg[0] (\slv_reg8_reg[1] [0]),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_crc_comp \generate_CRC[0].the_crc_comp 
       (.S({\generate_CRC[0].the_crc_calc_n_0 ,\generate_CRC[0].the_crc_calc_n_1 ,\generate_CRC[0].the_crc_calc_n_2 ,\generate_CRC[0].the_crc_calc_n_3 }),
        .VALID(VALID),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5]_8 ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_9 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_10 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[0] (\axi_rdata_reg[0] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .host_crc_status(host_crc_status[0]),
        .\slv_reg8_reg[1] (\slv_reg8_reg[1] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_crc_calc_20 \generate_CRC[1].the_crc_calc 
       (.Q(DATA_IN),
        .S({\generate_CRC[1].the_crc_calc_n_0 ,\generate_CRC[1].the_crc_calc_n_1 ,\generate_CRC[1].the_crc_calc_n_2 ,\generate_CRC[1].the_crc_calc_n_3 }),
        .init(init),
        .\slv_reg28_reg[1] (\slv_reg28_reg[1] ),
        .\slv_reg8_reg[0] (\slv_reg8_reg[1] [0]),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_crc_comp_21 \generate_CRC[1].the_crc_comp 
       (.S({\generate_CRC[1].the_crc_calc_n_0 ,\generate_CRC[1].the_crc_calc_n_1 ,\generate_CRC[1].the_crc_calc_n_2 ,\generate_CRC[1].the_crc_calc_n_3 }),
        .VALID(VALID),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5] ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_0 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_1 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[1] (\axi_rdata_reg[1] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .host_crc_status(host_crc_status[1]),
        .\slv_reg8_reg[1] (\slv_reg8_reg[1] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_crc_calc_22 \generate_CRC[2].the_crc_calc 
       (.Q({\PAR_DATA_int_reg_n_0_[29] ,\PAR_DATA_int_reg_n_0_[28] ,\PAR_DATA_int_reg_n_0_[27] ,\PAR_DATA_int_reg_n_0_[26] ,\PAR_DATA_int_reg_n_0_[25] ,\PAR_DATA_int_reg_n_0_[24] ,\PAR_DATA_int_reg_n_0_[23] ,\PAR_DATA_int_reg_n_0_[22] ,\PAR_DATA_int_reg_n_0_[21] ,\PAR_DATA_int_reg_n_0_[20] }),
        .S({\generate_CRC[2].the_crc_calc_n_0 ,\generate_CRC[2].the_crc_calc_n_1 ,\generate_CRC[2].the_crc_calc_n_2 ,\generate_CRC[2].the_crc_calc_n_3 }),
        .init(init),
        .\slv_reg28_reg[1] (\slv_reg28_reg[1] ),
        .\slv_reg8_reg[0] (\slv_reg8_reg[1] [0]),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_crc_comp_23 \generate_CRC[2].the_crc_comp 
       (.S({\generate_CRC[2].the_crc_calc_n_0 ,\generate_CRC[2].the_crc_calc_n_1 ,\generate_CRC[2].the_crc_calc_n_2 ,\generate_CRC[2].the_crc_calc_n_3 }),
        .VALID(VALID),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5]_5 ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_6 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_7 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[2] (\axi_rdata_reg[2] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .host_crc_status(host_crc_status[2]),
        .\slv_reg8_reg[1] (\slv_reg8_reg[1] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_crc_calc_24 \generate_CRC[3].the_crc_calc 
       (.Q({\PAR_DATA_int_reg_n_0_[39] ,\PAR_DATA_int_reg_n_0_[38] ,\PAR_DATA_int_reg_n_0_[37] ,\PAR_DATA_int_reg_n_0_[36] ,\PAR_DATA_int_reg_n_0_[35] ,\PAR_DATA_int_reg_n_0_[34] ,\PAR_DATA_int_reg_n_0_[33] ,\PAR_DATA_int_reg_n_0_[32] ,\PAR_DATA_int_reg_n_0_[31] ,\PAR_DATA_int_reg_n_0_[30] }),
        .S({\generate_CRC[3].the_crc_calc_n_0 ,\generate_CRC[3].the_crc_calc_n_1 ,\generate_CRC[3].the_crc_calc_n_2 ,\generate_CRC[3].the_crc_calc_n_3 }),
        .init(init),
        .\slv_reg28_reg[1] (\slv_reg28_reg[1] ),
        .\slv_reg8_reg[0] (\slv_reg8_reg[1] [0]),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_crc_comp_25 \generate_CRC[3].the_crc_comp 
       (.S({\generate_CRC[3].the_crc_calc_n_0 ,\generate_CRC[3].the_crc_calc_n_1 ,\generate_CRC[3].the_crc_calc_n_2 ,\generate_CRC[3].the_crc_calc_n_3 }),
        .VALID(VALID),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5]_2 ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_3 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_4 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[3] (\axi_rdata_reg[3] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .host_crc_status(host_crc_status[3]),
        .\slv_reg8_reg[1] (\slv_reg8_reg[1] ),
        .vita_clk(vita_clk));
  FDPE init_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(\slv_reg8_reg[1]_0 ),
        .PRE(\slv_reg8_reg[1] [0]),
        .Q(init));
endmodule

(* ORIG_REF_NAME = "crc_comp" *) 
module design_1_onsemi_vita_cam_0_0_crc_comp
   (host_crc_status,
    \axi_rdata_reg[0] ,
    S,
    vita_clk,
    \slv_reg8_reg[1] ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    VALID);
  output [0:0]host_crc_status;
  output \axi_rdata_reg[0] ;
  input [3:0]S;
  input vita_clk;
  input [1:0]\slv_reg8_reg[1] ;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input VALID;

  wire [1:0]CompareState;
  wire \CompareState[0]_i_1_n_0 ;
  wire \CompareState[1]_i_1_n_0 ;
  wire [3:0]S;
  wire STATUS_i_1_n_0;
  wire VALID;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[0] ;
  wire axi_rvalid_reg;
  wire eqOp;
  wire eqOp_carry__0_n_7;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire [0:0]host_crc_status;
  wire [1:0]\slv_reg8_reg[1] ;
  wire vita_clk;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_eqOp_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFB0F0000)) 
    \CompareState[0]_i_1 
       (.I0(eqOp_carry__0_n_7),
        .I1(VALID),
        .I2(CompareState[1]),
        .I3(CompareState[0]),
        .I4(\slv_reg8_reg[1] [1]),
        .O(\CompareState[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEC00)) 
    \CompareState[1]_i_1 
       (.I0(VALID),
        .I1(CompareState[1]),
        .I2(CompareState[0]),
        .I3(\slv_reg8_reg[1] [1]),
        .O(\CompareState[1]_i_1_n_0 ));
  FDCE \CompareState_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(\CompareState[0]_i_1_n_0 ),
        .Q(CompareState[0]));
  FDCE \CompareState_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(\CompareState[1]_i_1_n_0 ),
        .Q(CompareState[1]));
  LUT6 #(
    .INIT(64'hEBFFFFFF28000C0C)) 
    STATUS_i_1
       (.I0(eqOp_carry__0_n_7),
        .I1(CompareState[0]),
        .I2(CompareState[1]),
        .I3(VALID),
        .I4(\slv_reg8_reg[1] [1]),
        .I5(host_crc_status),
        .O(STATUS_i_1_n_0));
  FDPE STATUS_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(STATUS_i_1_n_0),
        .PRE(\slv_reg8_reg[1] [0]),
        .Q(host_crc_status));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_araddr_reg[5] ),
        .I1(\axi_araddr_reg[7] [0]),
        .I2(\axi_araddr_reg[5]_0 ),
        .I3(\axi_araddr_reg[7] [1]),
        .I4(\axi_araddr_reg[5]_1 ),
        .I5(axi_rvalid_reg),
        .O(\axi_rdata_reg[0] ));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 eqOp_carry__0
       (.CI(eqOp),
        .CO(NLW_eqOp_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_eqOp_carry__0_O_UNCONNECTED[3:1],eqOp_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "crc_comp" *) 
module design_1_onsemi_vita_cam_0_0_crc_comp_21
   (host_crc_status,
    \axi_rdata_reg[1] ,
    S,
    vita_clk,
    \slv_reg8_reg[1] ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    VALID);
  output [0:0]host_crc_status;
  output \axi_rdata_reg[1] ;
  input [3:0]S;
  input vita_clk;
  input [1:0]\slv_reg8_reg[1] ;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input VALID;

  wire [1:0]CompareState;
  wire \CompareState[0]_i_1_n_0 ;
  wire \CompareState[1]_i_1_n_0 ;
  wire [3:0]S;
  wire STATUS_i_1__0_n_0;
  wire VALID;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[1] ;
  wire axi_rvalid_reg;
  wire eqOp;
  wire eqOp_carry__0_n_7;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire [0:0]host_crc_status;
  wire [1:0]\slv_reg8_reg[1] ;
  wire vita_clk;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_eqOp_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFB0F0000)) 
    \CompareState[0]_i_1 
       (.I0(eqOp_carry__0_n_7),
        .I1(VALID),
        .I2(CompareState[1]),
        .I3(CompareState[0]),
        .I4(\slv_reg8_reg[1] [1]),
        .O(\CompareState[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hEC00)) 
    \CompareState[1]_i_1 
       (.I0(VALID),
        .I1(CompareState[1]),
        .I2(CompareState[0]),
        .I3(\slv_reg8_reg[1] [1]),
        .O(\CompareState[1]_i_1_n_0 ));
  FDCE \CompareState_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(\CompareState[0]_i_1_n_0 ),
        .Q(CompareState[0]));
  FDCE \CompareState_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(\CompareState[1]_i_1_n_0 ),
        .Q(CompareState[1]));
  LUT6 #(
    .INIT(64'hEBFFFFFF28000C0C)) 
    STATUS_i_1__0
       (.I0(eqOp_carry__0_n_7),
        .I1(CompareState[0]),
        .I2(CompareState[1]),
        .I3(VALID),
        .I4(\slv_reg8_reg[1] [1]),
        .I5(host_crc_status),
        .O(STATUS_i_1__0_n_0));
  FDPE STATUS_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(STATUS_i_1__0_n_0),
        .PRE(\slv_reg8_reg[1] [0]),
        .Q(host_crc_status));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_araddr_reg[5] ),
        .I1(\axi_araddr_reg[7] [0]),
        .I2(\axi_araddr_reg[5]_0 ),
        .I3(\axi_araddr_reg[7] [1]),
        .I4(\axi_araddr_reg[5]_1 ),
        .I5(axi_rvalid_reg),
        .O(\axi_rdata_reg[1] ));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 eqOp_carry__0
       (.CI(eqOp),
        .CO(NLW_eqOp_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_eqOp_carry__0_O_UNCONNECTED[3:1],eqOp_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "crc_comp" *) 
module design_1_onsemi_vita_cam_0_0_crc_comp_23
   (host_crc_status,
    \axi_rdata_reg[2] ,
    S,
    vita_clk,
    \slv_reg8_reg[1] ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    VALID);
  output [0:0]host_crc_status;
  output \axi_rdata_reg[2] ;
  input [3:0]S;
  input vita_clk;
  input [1:0]\slv_reg8_reg[1] ;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input VALID;

  wire [1:0]CompareState;
  wire \CompareState[0]_i_1_n_0 ;
  wire \CompareState[1]_i_1_n_0 ;
  wire [3:0]S;
  wire STATUS_i_1__1_n_0;
  wire VALID;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[2] ;
  wire axi_rvalid_reg;
  wire eqOp;
  wire eqOp_carry__0_n_7;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire [0:0]host_crc_status;
  wire [1:0]\slv_reg8_reg[1] ;
  wire vita_clk;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_eqOp_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFB0F0000)) 
    \CompareState[0]_i_1 
       (.I0(eqOp_carry__0_n_7),
        .I1(VALID),
        .I2(CompareState[1]),
        .I3(CompareState[0]),
        .I4(\slv_reg8_reg[1] [1]),
        .O(\CompareState[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hEC00)) 
    \CompareState[1]_i_1 
       (.I0(VALID),
        .I1(CompareState[1]),
        .I2(CompareState[0]),
        .I3(\slv_reg8_reg[1] [1]),
        .O(\CompareState[1]_i_1_n_0 ));
  FDCE \CompareState_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(\CompareState[0]_i_1_n_0 ),
        .Q(CompareState[0]));
  FDCE \CompareState_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(\CompareState[1]_i_1_n_0 ),
        .Q(CompareState[1]));
  LUT6 #(
    .INIT(64'hEBFFFFFF28000C0C)) 
    STATUS_i_1__1
       (.I0(eqOp_carry__0_n_7),
        .I1(CompareState[0]),
        .I2(CompareState[1]),
        .I3(VALID),
        .I4(\slv_reg8_reg[1] [1]),
        .I5(host_crc_status),
        .O(STATUS_i_1__1_n_0));
  FDPE STATUS_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(STATUS_i_1__1_n_0),
        .PRE(\slv_reg8_reg[1] [0]),
        .Q(host_crc_status));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_araddr_reg[5] ),
        .I1(\axi_araddr_reg[7] [0]),
        .I2(\axi_araddr_reg[5]_0 ),
        .I3(\axi_araddr_reg[7] [1]),
        .I4(\axi_araddr_reg[5]_1 ),
        .I5(axi_rvalid_reg),
        .O(\axi_rdata_reg[2] ));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 eqOp_carry__0
       (.CI(eqOp),
        .CO(NLW_eqOp_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_eqOp_carry__0_O_UNCONNECTED[3:1],eqOp_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "crc_comp" *) 
module design_1_onsemi_vita_cam_0_0_crc_comp_25
   (host_crc_status,
    \axi_rdata_reg[3] ,
    S,
    vita_clk,
    \slv_reg8_reg[1] ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    VALID);
  output [0:0]host_crc_status;
  output \axi_rdata_reg[3] ;
  input [3:0]S;
  input vita_clk;
  input [1:0]\slv_reg8_reg[1] ;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input VALID;

  wire [1:0]CompareState;
  wire \CompareState[0]_i_1_n_0 ;
  wire \CompareState[1]_i_1_n_0 ;
  wire [3:0]S;
  wire STATUS_i_1__2_n_0;
  wire VALID;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[3] ;
  wire axi_rvalid_reg;
  wire eqOp;
  wire eqOp_carry__0_n_7;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire [0:0]host_crc_status;
  wire [1:0]\slv_reg8_reg[1] ;
  wire vita_clk;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_eqOp_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFB0F0000)) 
    \CompareState[0]_i_1 
       (.I0(eqOp_carry__0_n_7),
        .I1(VALID),
        .I2(CompareState[1]),
        .I3(CompareState[0]),
        .I4(\slv_reg8_reg[1] [1]),
        .O(\CompareState[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hEC00)) 
    \CompareState[1]_i_1 
       (.I0(VALID),
        .I1(CompareState[1]),
        .I2(CompareState[0]),
        .I3(\slv_reg8_reg[1] [1]),
        .O(\CompareState[1]_i_1_n_0 ));
  FDCE \CompareState_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(\CompareState[0]_i_1_n_0 ),
        .Q(CompareState[0]));
  FDCE \CompareState_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[1] [0]),
        .D(\CompareState[1]_i_1_n_0 ),
        .Q(CompareState[1]));
  LUT6 #(
    .INIT(64'hEBFFFFFF28000C0C)) 
    STATUS_i_1__2
       (.I0(eqOp_carry__0_n_7),
        .I1(CompareState[0]),
        .I2(CompareState[1]),
        .I3(VALID),
        .I4(\slv_reg8_reg[1] [1]),
        .I5(host_crc_status),
        .O(STATUS_i_1__2_n_0));
  FDPE STATUS_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(STATUS_i_1__2_n_0),
        .PRE(\slv_reg8_reg[1] [0]),
        .Q(host_crc_status));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_araddr_reg[5] ),
        .I1(\axi_araddr_reg[7] [0]),
        .I2(\axi_araddr_reg[5]_0 ),
        .I3(\axi_araddr_reg[7] [1]),
        .I4(\axi_araddr_reg[5]_1 ),
        .I5(axi_rvalid_reg),
        .O(\axi_rdata_reg[3] ));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 eqOp_carry__0
       (.CI(eqOp),
        .CO(NLW_eqOp_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_eqOp_carry__0_O_UNCONNECTED[3:1],eqOp_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "iserdes_clocks" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_clocks
   (\axi_rdata_reg[24] ,
    \axi_rdata_reg[16] ,
    CLK,
    CLKDIV,
    CLK_RDY,
    host_iserdes_clk_status,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    \axi_araddr_reg[5]_2 ,
    \axi_araddr_reg[5]_3 ,
    \axi_araddr_reg[5]_4 ,
    vita_clk,
    io_vita_clk_out_p,
    io_vita_clk_out_n,
    \slv_reg4_reg[0]_rep );
  output \axi_rdata_reg[24] ;
  output \axi_rdata_reg[16] ;
  output CLK;
  output CLKDIV;
  output CLK_RDY;
  output [1:0]host_iserdes_clk_status;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input \axi_araddr_reg[5]_2 ;
  input \axi_araddr_reg[5]_3 ;
  input \axi_araddr_reg[5]_4 ;
  input vita_clk;
  input io_vita_clk_out_p;
  input io_vita_clk_out_n;
  input \slv_reg4_reg[0]_rep ;

  wire CLK;
  wire CLKDIV;
  wire CLK_RDY;
  wire Cntr;
  wire \Cntr[0]_i_1_n_0 ;
  wire \Cntr[10]_i_1_n_0 ;
  wire \Cntr[11]_i_1_n_0 ;
  wire \Cntr[12]_i_1_n_0 ;
  wire \Cntr[12]_i_3_n_0 ;
  wire \Cntr[12]_i_4_n_0 ;
  wire \Cntr[12]_i_5_n_0 ;
  wire \Cntr[12]_i_6_n_0 ;
  wire \Cntr[13]_i_1_n_0 ;
  wire \Cntr[14]_i_1_n_0 ;
  wire \Cntr[15]_i_1_n_0 ;
  wire \Cntr[16]_i_1_n_0 ;
  wire \Cntr[16]_i_3_n_0 ;
  wire \Cntr[16]_i_4_n_0 ;
  wire \Cntr[16]_i_5_n_0 ;
  wire \Cntr[16]_i_6_n_0 ;
  wire \Cntr[17]_i_1_n_0 ;
  wire \Cntr[18]_i_1_n_0 ;
  wire \Cntr[19]_i_1_n_0 ;
  wire \Cntr[1]_i_1_n_0 ;
  wire \Cntr[20]_i_1_n_0 ;
  wire \Cntr[20]_i_3_n_0 ;
  wire \Cntr[20]_i_4_n_0 ;
  wire \Cntr[20]_i_5_n_0 ;
  wire \Cntr[20]_i_6_n_0 ;
  wire \Cntr[21]_i_1_n_0 ;
  wire \Cntr[22]_i_1_n_0 ;
  wire \Cntr[23]_i_2_n_0 ;
  wire \Cntr[23]_i_3_n_0 ;
  wire \Cntr[23]_i_5_n_0 ;
  wire \Cntr[23]_i_6_n_0 ;
  wire \Cntr[23]_i_7_n_0 ;
  wire \Cntr[2]_i_1_n_0 ;
  wire \Cntr[3]_i_1_n_0 ;
  wire \Cntr[4]_i_1_n_0 ;
  wire \Cntr[4]_i_3_n_0 ;
  wire \Cntr[4]_i_4_n_0 ;
  wire \Cntr[4]_i_5_n_0 ;
  wire \Cntr[4]_i_6_n_0 ;
  wire \Cntr[5]_i_1_n_0 ;
  wire \Cntr[6]_i_1_n_0 ;
  wire \Cntr[7]_i_1_n_0 ;
  wire \Cntr[8]_i_1_n_0 ;
  wire \Cntr[8]_i_3_n_0 ;
  wire \Cntr[8]_i_4_n_0 ;
  wire \Cntr[8]_i_5_n_0 ;
  wire \Cntr[8]_i_6_n_0 ;
  wire \Cntr[9]_i_1_n_0 ;
  wire \Cntr_reg[12]_i_2_n_0 ;
  wire \Cntr_reg[12]_i_2_n_1 ;
  wire \Cntr_reg[12]_i_2_n_2 ;
  wire \Cntr_reg[12]_i_2_n_3 ;
  wire \Cntr_reg[12]_i_2_n_4 ;
  wire \Cntr_reg[12]_i_2_n_5 ;
  wire \Cntr_reg[12]_i_2_n_6 ;
  wire \Cntr_reg[12]_i_2_n_7 ;
  wire \Cntr_reg[16]_i_2_n_0 ;
  wire \Cntr_reg[16]_i_2_n_1 ;
  wire \Cntr_reg[16]_i_2_n_2 ;
  wire \Cntr_reg[16]_i_2_n_3 ;
  wire \Cntr_reg[16]_i_2_n_4 ;
  wire \Cntr_reg[16]_i_2_n_5 ;
  wire \Cntr_reg[16]_i_2_n_6 ;
  wire \Cntr_reg[16]_i_2_n_7 ;
  wire \Cntr_reg[20]_i_2_n_0 ;
  wire \Cntr_reg[20]_i_2_n_1 ;
  wire \Cntr_reg[20]_i_2_n_2 ;
  wire \Cntr_reg[20]_i_2_n_3 ;
  wire \Cntr_reg[20]_i_2_n_4 ;
  wire \Cntr_reg[20]_i_2_n_5 ;
  wire \Cntr_reg[20]_i_2_n_6 ;
  wire \Cntr_reg[20]_i_2_n_7 ;
  wire \Cntr_reg[23]_i_4_n_2 ;
  wire \Cntr_reg[23]_i_4_n_3 ;
  wire \Cntr_reg[23]_i_4_n_5 ;
  wire \Cntr_reg[23]_i_4_n_6 ;
  wire \Cntr_reg[23]_i_4_n_7 ;
  wire \Cntr_reg[4]_i_2_n_0 ;
  wire \Cntr_reg[4]_i_2_n_1 ;
  wire \Cntr_reg[4]_i_2_n_2 ;
  wire \Cntr_reg[4]_i_2_n_3 ;
  wire \Cntr_reg[4]_i_2_n_4 ;
  wire \Cntr_reg[4]_i_2_n_5 ;
  wire \Cntr_reg[4]_i_2_n_6 ;
  wire \Cntr_reg[4]_i_2_n_7 ;
  wire \Cntr_reg[8]_i_2_n_0 ;
  wire \Cntr_reg[8]_i_2_n_1 ;
  wire \Cntr_reg[8]_i_2_n_2 ;
  wire \Cntr_reg[8]_i_2_n_3 ;
  wire \Cntr_reg[8]_i_2_n_4 ;
  wire \Cntr_reg[8]_i_2_n_5 ;
  wire \Cntr_reg[8]_i_2_n_6 ;
  wire \Cntr_reg[8]_i_2_n_7 ;
  wire \Cntr_reg_n_0_[0] ;
  wire \Cntr_reg_n_0_[10] ;
  wire \Cntr_reg_n_0_[11] ;
  wire \Cntr_reg_n_0_[12] ;
  wire \Cntr_reg_n_0_[13] ;
  wire \Cntr_reg_n_0_[14] ;
  wire \Cntr_reg_n_0_[15] ;
  wire \Cntr_reg_n_0_[16] ;
  wire \Cntr_reg_n_0_[17] ;
  wire \Cntr_reg_n_0_[18] ;
  wire \Cntr_reg_n_0_[19] ;
  wire \Cntr_reg_n_0_[1] ;
  wire \Cntr_reg_n_0_[20] ;
  wire \Cntr_reg_n_0_[21] ;
  wire \Cntr_reg_n_0_[22] ;
  wire \Cntr_reg_n_0_[2] ;
  wire \Cntr_reg_n_0_[3] ;
  wire \Cntr_reg_n_0_[4] ;
  wire \Cntr_reg_n_0_[5] ;
  wire \Cntr_reg_n_0_[6] ;
  wire \Cntr_reg_n_0_[7] ;
  wire \Cntr_reg_n_0_[8] ;
  wire \Cntr_reg_n_0_[9] ;
  wire \FSM_onehot_lockedmonitorstate[0]_i_1_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[0]_i_2_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[0]_i_3_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[1]_i_1_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[1]_i_2_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[2]_i_1_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[3]_i_1_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[4]_i_1_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[5]_i_1_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[6]_i_2_n_0 ;
  wire \FSM_onehot_lockedmonitorstate[6]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_lockedmonitorstate_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_lockedmonitorstate_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_lockedmonitorstate_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_lockedmonitorstate_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_lockedmonitorstate_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_lockedmonitorstate_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_lockedmonitorstate_reg_n_0_[6] ;
  wire LOCKED;
  wire LOCKED_i_1_n_0;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire \axi_araddr_reg[5]_2 ;
  wire \axi_araddr_reg[5]_3 ;
  wire \axi_araddr_reg[5]_4 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[24] ;
  wire axi_rvalid_reg;
  wire divider_lock_r;
  wire divider_lock_r2;
  wire divider_status_i_1_n_0;
  wire [1:0]host_iserdes_clk_status;
  wire hsinclk;
  wire io_vita_clk_out_n;
  wire io_vita_clk_out_p;
  wire multiplier_status_i_1_n_0;
  wire p_0_in;
  wire \slv_reg4_reg[0]_rep ;
  wire vita_clk;
  wire [3:2]\NLW_Cntr_reg[23]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Cntr_reg[23]_i_4_O_UNCONNECTED ;
  wire \NLW_gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst_O_UNCONNECTED ;

  FDCE CLK_RDY_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(LOCKED),
        .Q(CLK_RDY));
  LUT6 #(
    .INIT(64'h00FF00FF00FF0054)) 
    \Cntr[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg_n_0_[0] ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[10]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[12]_i_2_n_6 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8FCA8)) 
    \Cntr[11]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[12]_i_2_n_5 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[12]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[12]_i_2_n_4 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[12]_i_3 
       (.I0(\Cntr_reg_n_0_[12] ),
        .O(\Cntr[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[12]_i_4 
       (.I0(\Cntr_reg_n_0_[11] ),
        .O(\Cntr[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[12]_i_5 
       (.I0(\Cntr_reg_n_0_[10] ),
        .O(\Cntr[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[12]_i_6 
       (.I0(\Cntr_reg_n_0_[9] ),
        .O(\Cntr[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[13]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[16]_i_2_n_7 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8FCA8)) 
    \Cntr[14]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[16]_i_2_n_6 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[15]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[16]_i_2_n_5 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[16]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[16]_i_2_n_4 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[16]_i_3 
       (.I0(\Cntr_reg_n_0_[16] ),
        .O(\Cntr[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[16]_i_4 
       (.I0(\Cntr_reg_n_0_[15] ),
        .O(\Cntr[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[16]_i_5 
       (.I0(\Cntr_reg_n_0_[14] ),
        .O(\Cntr[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[16]_i_6 
       (.I0(\Cntr_reg_n_0_[13] ),
        .O(\Cntr[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8FCA8)) 
    \Cntr[17]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[20]_i_2_n_7 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[18]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[20]_i_2_n_6 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[19]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[20]_i_2_n_5 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[1]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[4]_i_2_n_7 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[20]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[20]_i_2_n_4 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[20]_i_3 
       (.I0(\Cntr_reg_n_0_[20] ),
        .O(\Cntr[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[20]_i_4 
       (.I0(\Cntr_reg_n_0_[19] ),
        .O(\Cntr[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[20]_i_5 
       (.I0(\Cntr_reg_n_0_[18] ),
        .O(\Cntr[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[20]_i_6 
       (.I0(\Cntr_reg_n_0_[17] ),
        .O(\Cntr[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[21]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[23]_i_4_n_7 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[22]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[23]_i_4_n_6 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \Cntr[23]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[6] ),
        .I1(divider_lock_r2),
        .I2(\FSM_onehot_lockedmonitorstate[0]_i_2_n_0 ),
        .I3(p_0_in),
        .I4(\FSM_onehot_lockedmonitorstate[0]_i_3_n_0 ),
        .I5(\Cntr[23]_i_3_n_0 ),
        .O(Cntr));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[23]_i_2 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[23]_i_4_n_5 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Cntr[23]_i_3 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[3] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .O(\Cntr[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[23]_i_5 
       (.I0(p_0_in),
        .O(\Cntr[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[23]_i_6 
       (.I0(\Cntr_reg_n_0_[22] ),
        .O(\Cntr[23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[23]_i_7 
       (.I0(\Cntr_reg_n_0_[21] ),
        .O(\Cntr[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[2]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[4]_i_2_n_6 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[3]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[4]_i_2_n_5 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8FCA8)) 
    \Cntr[4]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[4]_i_2_n_4 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[4]_i_3 
       (.I0(\Cntr_reg_n_0_[4] ),
        .O(\Cntr[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[4]_i_4 
       (.I0(\Cntr_reg_n_0_[3] ),
        .O(\Cntr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[4]_i_5 
       (.I0(\Cntr_reg_n_0_[2] ),
        .O(\Cntr[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[4]_i_6 
       (.I0(\Cntr_reg_n_0_[1] ),
        .O(\Cntr[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8FCA8)) 
    \Cntr[5]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[8]_i_2_n_7 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8FCA8)) 
    \Cntr[6]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[8]_i_2_n_6 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8FCA8)) 
    \Cntr[7]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[8]_i_2_n_5 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF8C8)) 
    \Cntr[8]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate[0]_i_2_n_0 ),
        .I1(\Cntr_reg[8]_i_2_n_4 ),
        .I2(\FSM_onehot_lockedmonitorstate[0]_i_3_n_0 ),
        .I3(p_0_in),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[6] ),
        .I5(\Cntr[23]_i_3_n_0 ),
        .O(\Cntr[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[8]_i_3 
       (.I0(\Cntr_reg_n_0_[8] ),
        .O(\Cntr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[8]_i_4 
       (.I0(\Cntr_reg_n_0_[7] ),
        .O(\Cntr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[8]_i_5 
       (.I0(\Cntr_reg_n_0_[6] ),
        .O(\Cntr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Cntr[8]_i_6 
       (.I0(\Cntr_reg_n_0_[5] ),
        .O(\Cntr[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF005400)) 
    \Cntr[9]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I3(\Cntr_reg[12]_i_2_n_7 ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\Cntr[9]_i_1_n_0 ));
  FDPE \Cntr_reg[0] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[0]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[0] ));
  FDPE \Cntr_reg[10] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[10]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[10] ));
  FDPE \Cntr_reg[11] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[11]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[11] ));
  FDPE \Cntr_reg[12] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[12]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[12] ));
  CARRY4 \Cntr_reg[12]_i_2 
       (.CI(\Cntr_reg[8]_i_2_n_0 ),
        .CO({\Cntr_reg[12]_i_2_n_0 ,\Cntr_reg[12]_i_2_n_1 ,\Cntr_reg[12]_i_2_n_2 ,\Cntr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cntr_reg_n_0_[12] ,\Cntr_reg_n_0_[11] ,\Cntr_reg_n_0_[10] ,\Cntr_reg_n_0_[9] }),
        .O({\Cntr_reg[12]_i_2_n_4 ,\Cntr_reg[12]_i_2_n_5 ,\Cntr_reg[12]_i_2_n_6 ,\Cntr_reg[12]_i_2_n_7 }),
        .S({\Cntr[12]_i_3_n_0 ,\Cntr[12]_i_4_n_0 ,\Cntr[12]_i_5_n_0 ,\Cntr[12]_i_6_n_0 }));
  FDPE \Cntr_reg[13] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[13]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[13] ));
  FDPE \Cntr_reg[14] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[14]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[14] ));
  FDPE \Cntr_reg[15] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[15]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[15] ));
  FDPE \Cntr_reg[16] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[16]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[16] ));
  CARRY4 \Cntr_reg[16]_i_2 
       (.CI(\Cntr_reg[12]_i_2_n_0 ),
        .CO({\Cntr_reg[16]_i_2_n_0 ,\Cntr_reg[16]_i_2_n_1 ,\Cntr_reg[16]_i_2_n_2 ,\Cntr_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cntr_reg_n_0_[16] ,\Cntr_reg_n_0_[15] ,\Cntr_reg_n_0_[14] ,\Cntr_reg_n_0_[13] }),
        .O({\Cntr_reg[16]_i_2_n_4 ,\Cntr_reg[16]_i_2_n_5 ,\Cntr_reg[16]_i_2_n_6 ,\Cntr_reg[16]_i_2_n_7 }),
        .S({\Cntr[16]_i_3_n_0 ,\Cntr[16]_i_4_n_0 ,\Cntr[16]_i_5_n_0 ,\Cntr[16]_i_6_n_0 }));
  FDPE \Cntr_reg[17] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[17]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[17] ));
  FDPE \Cntr_reg[18] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[18]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[18] ));
  FDPE \Cntr_reg[19] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[19]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[19] ));
  FDPE \Cntr_reg[1] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[1]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[1] ));
  FDPE \Cntr_reg[20] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[20]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[20] ));
  CARRY4 \Cntr_reg[20]_i_2 
       (.CI(\Cntr_reg[16]_i_2_n_0 ),
        .CO({\Cntr_reg[20]_i_2_n_0 ,\Cntr_reg[20]_i_2_n_1 ,\Cntr_reg[20]_i_2_n_2 ,\Cntr_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cntr_reg_n_0_[20] ,\Cntr_reg_n_0_[19] ,\Cntr_reg_n_0_[18] ,\Cntr_reg_n_0_[17] }),
        .O({\Cntr_reg[20]_i_2_n_4 ,\Cntr_reg[20]_i_2_n_5 ,\Cntr_reg[20]_i_2_n_6 ,\Cntr_reg[20]_i_2_n_7 }),
        .S({\Cntr[20]_i_3_n_0 ,\Cntr[20]_i_4_n_0 ,\Cntr[20]_i_5_n_0 ,\Cntr[20]_i_6_n_0 }));
  FDPE \Cntr_reg[21] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[21]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[21] ));
  FDPE \Cntr_reg[22] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[22]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[22] ));
  FDPE \Cntr_reg[23] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[23]_i_2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(p_0_in));
  CARRY4 \Cntr_reg[23]_i_4 
       (.CI(\Cntr_reg[20]_i_2_n_0 ),
        .CO({\NLW_Cntr_reg[23]_i_4_CO_UNCONNECTED [3:2],\Cntr_reg[23]_i_4_n_2 ,\Cntr_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Cntr_reg_n_0_[22] ,\Cntr_reg_n_0_[21] }),
        .O({\NLW_Cntr_reg[23]_i_4_O_UNCONNECTED [3],\Cntr_reg[23]_i_4_n_5 ,\Cntr_reg[23]_i_4_n_6 ,\Cntr_reg[23]_i_4_n_7 }),
        .S({1'b0,\Cntr[23]_i_5_n_0 ,\Cntr[23]_i_6_n_0 ,\Cntr[23]_i_7_n_0 }));
  FDPE \Cntr_reg[2] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[2]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[2] ));
  FDPE \Cntr_reg[3] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[3]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[3] ));
  FDPE \Cntr_reg[4] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[4]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[4] ));
  CARRY4 \Cntr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\Cntr_reg[4]_i_2_n_0 ,\Cntr_reg[4]_i_2_n_1 ,\Cntr_reg[4]_i_2_n_2 ,\Cntr_reg[4]_i_2_n_3 }),
        .CYINIT(\Cntr_reg_n_0_[0] ),
        .DI({\Cntr_reg_n_0_[4] ,\Cntr_reg_n_0_[3] ,\Cntr_reg_n_0_[2] ,\Cntr_reg_n_0_[1] }),
        .O({\Cntr_reg[4]_i_2_n_4 ,\Cntr_reg[4]_i_2_n_5 ,\Cntr_reg[4]_i_2_n_6 ,\Cntr_reg[4]_i_2_n_7 }),
        .S({\Cntr[4]_i_3_n_0 ,\Cntr[4]_i_4_n_0 ,\Cntr[4]_i_5_n_0 ,\Cntr[4]_i_6_n_0 }));
  FDPE \Cntr_reg[5] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[5]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[5] ));
  FDPE \Cntr_reg[6] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[6]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[6] ));
  FDPE \Cntr_reg[7] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[7]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[7] ));
  FDPE \Cntr_reg[8] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[8]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[8] ));
  CARRY4 \Cntr_reg[8]_i_2 
       (.CI(\Cntr_reg[4]_i_2_n_0 ),
        .CO({\Cntr_reg[8]_i_2_n_0 ,\Cntr_reg[8]_i_2_n_1 ,\Cntr_reg[8]_i_2_n_2 ,\Cntr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cntr_reg_n_0_[8] ,\Cntr_reg_n_0_[7] ,\Cntr_reg_n_0_[6] ,\Cntr_reg_n_0_[5] }),
        .O({\Cntr_reg[8]_i_2_n_4 ,\Cntr_reg[8]_i_2_n_5 ,\Cntr_reg[8]_i_2_n_6 ,\Cntr_reg[8]_i_2_n_7 }),
        .S({\Cntr[8]_i_3_n_0 ,\Cntr[8]_i_4_n_0 ,\Cntr[8]_i_5_n_0 ,\Cntr[8]_i_6_n_0 }));
  FDPE \Cntr_reg[9] 
       (.C(vita_clk),
        .CE(Cntr),
        .D(\Cntr[9]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\Cntr_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \FSM_onehot_lockedmonitorstate[0]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[3] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .I2(divider_lock_r2),
        .I3(\FSM_onehot_lockedmonitorstate_reg_n_0_[6] ),
        .I4(\FSM_onehot_lockedmonitorstate[0]_i_2_n_0 ),
        .I5(\FSM_onehot_lockedmonitorstate[0]_i_3_n_0 ),
        .O(\FSM_onehot_lockedmonitorstate[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_lockedmonitorstate[0]_i_2 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .O(\FSM_onehot_lockedmonitorstate[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_lockedmonitorstate[0]_i_3 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .O(\FSM_onehot_lockedmonitorstate[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \FSM_onehot_lockedmonitorstate[1]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I1(divider_lock_r2),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I3(\FSM_onehot_lockedmonitorstate_reg_n_0_[3] ),
        .I4(\FSM_onehot_lockedmonitorstate[1]_i_2_n_0 ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .O(\FSM_onehot_lockedmonitorstate[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \FSM_onehot_lockedmonitorstate[1]_i_2 
       (.I0(divider_lock_r2),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[6] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I3(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .O(\FSM_onehot_lockedmonitorstate[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_lockedmonitorstate[2]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .O(\FSM_onehot_lockedmonitorstate[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_onehot_lockedmonitorstate[3]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .O(\FSM_onehot_lockedmonitorstate[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \FSM_onehot_lockedmonitorstate[4]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[3] ),
        .I2(divider_lock_r2),
        .I3(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .O(\FSM_onehot_lockedmonitorstate[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_onehot_lockedmonitorstate[5]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I3(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[3] ),
        .O(\FSM_onehot_lockedmonitorstate[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \FSM_onehot_lockedmonitorstate[6]_i_1 
       (.I0(\FSM_onehot_lockedmonitorstate[6]_i_3_n_0 ),
        .I1(p_0_in),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .I3(divider_lock_r2),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[6] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[3] ),
        .O(\FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_lockedmonitorstate[6]_i_2 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .I3(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .I4(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .I5(\FSM_onehot_lockedmonitorstate_reg_n_0_[3] ),
        .O(\FSM_onehot_lockedmonitorstate[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_lockedmonitorstate[6]_i_3 
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ),
        .I3(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ),
        .O(\FSM_onehot_lockedmonitorstate[6]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_lockedmonitorstate_reg[0] 
       (.C(vita_clk),
        .CE(\FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ),
        .D(\FSM_onehot_lockedmonitorstate[0]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_lockedmonitorstate_reg[1] 
       (.C(vita_clk),
        .CE(\FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(\FSM_onehot_lockedmonitorstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_lockedmonitorstate_reg_n_0_[1] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_lockedmonitorstate_reg[2] 
       (.C(vita_clk),
        .CE(\FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(\FSM_onehot_lockedmonitorstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_lockedmonitorstate_reg_n_0_[2] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_lockedmonitorstate_reg[3] 
       (.C(vita_clk),
        .CE(\FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(\FSM_onehot_lockedmonitorstate[3]_i_1_n_0 ),
        .Q(\FSM_onehot_lockedmonitorstate_reg_n_0_[3] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_lockedmonitorstate_reg[4] 
       (.C(vita_clk),
        .CE(\FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(\FSM_onehot_lockedmonitorstate[4]_i_1_n_0 ),
        .Q(\FSM_onehot_lockedmonitorstate_reg_n_0_[4] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_lockedmonitorstate_reg[5] 
       (.C(vita_clk),
        .CE(\FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(\FSM_onehot_lockedmonitorstate[5]_i_1_n_0 ),
        .Q(\FSM_onehot_lockedmonitorstate_reg_n_0_[5] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_lockedmonitorstate_reg[6] 
       (.C(vita_clk),
        .CE(\FSM_onehot_lockedmonitorstate[6]_i_1_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(\FSM_onehot_lockedmonitorstate[6]_i_2_n_0 ),
        .Q(\FSM_onehot_lockedmonitorstate_reg_n_0_[6] ));
  LUT2 #(
    .INIT(4'h8)) 
    LOCKED_i_1
       (.I0(host_iserdes_clk_status[0]),
        .I1(host_iserdes_clk_status[1]),
        .O(LOCKED_i_1_n_0));
  FDCE LOCKED_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(LOCKED_i_1_n_0),
        .Q(LOCKED));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_araddr_reg[5]_2 ),
        .I1(\axi_araddr_reg[7] [0]),
        .I2(\axi_araddr_reg[5]_3 ),
        .I3(\axi_araddr_reg[7] [1]),
        .I4(\axi_araddr_reg[5]_4 ),
        .I5(axi_rvalid_reg),
        .O(\axi_rdata_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_araddr_reg[5] ),
        .I1(\axi_araddr_reg[7] [0]),
        .I2(\axi_araddr_reg[5]_0 ),
        .I3(\axi_araddr_reg[7] [1]),
        .I4(\axi_araddr_reg[5]_1 ),
        .I5(axi_rvalid_reg),
        .O(\axi_rdata_reg[24] ));
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  (* syn_preserve = "TRUE" *) 
  FDCE divider_lock_r2_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(divider_lock_r),
        .Q(divider_lock_r2));
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  (* syn_preserve = "TRUE" *) 
  FDCE divider_lock_r_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(1'b1),
        .Q(divider_lock_r));
  LUT4 #(
    .INIT(16'hCFC8)) 
    divider_status_i_1
       (.I0(\FSM_onehot_lockedmonitorstate_reg_n_0_[6] ),
        .I1(divider_lock_r2),
        .I2(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .I3(host_iserdes_clk_status[1]),
        .O(divider_status_i_1_n_0));
  FDCE divider_status_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(divider_status_i_1_n_0),
        .Q(host_iserdes_clk_status[1]));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst 
       (.I(io_vita_clk_out_p),
        .IB(io_vita_clk_out_n),
        .O(hsinclk));
  (* box_type = "PRIMITIVE" *) 
  BUFIO \gen_hs_clk_in.gen_regional_hs_clk_in.BUFIO_regional_hs_clk_in 
       (.I(hsinclk),
        .O(CLK));
  (* XILINX_LEGACY_PRIM = "BUFGMUX_CTRL" *) 
  (* XILINX_TRANSFORM_PINMAP = "S:S1,S0" *) 
  (* box_type = "PRIMITIVE" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .IS_S0_INVERTED(1'b1),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE")) 
    \gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst 
       (.CE0(1'b1),
        .CE1(1'b1),
        .I0(vita_clk),
        .I1(1'b0),
        .IGNORE0(1'b0),
        .IGNORE1(1'b0),
        .O(\NLW_gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst_O_UNCONNECTED ),
        .S0(1'b0),
        .S1(1'b0));
  (* box_type = "PRIMITIVE" *) 
  BUFR #(
    .BUFR_DIVIDE("5"),
    .SIM_DEVICE("7SERIES")) 
    \gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in 
       (.CE(1'b1),
        .CLR(1'b0),
        .I(hsinclk),
        .O(CLKDIV));
  LUT3 #(
    .INIT(8'hF8)) 
    multiplier_status_i_1
       (.I0(divider_lock_r2),
        .I1(\FSM_onehot_lockedmonitorstate_reg_n_0_[0] ),
        .I2(host_iserdes_clk_status[0]),
        .O(multiplier_status_i_1_n_0));
  FDCE multiplier_status_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(multiplier_status_i_1_n_0),
        .Q(host_iserdes_clk_status[0]));
endmodule

(* ORIG_REF_NAME = "iserdes_compare" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_compare
   (FIFO_WREN_c,
    DELAY_WREN_c,
    \slv_reg4_reg[3] ,
    CLKDIV,
    AR,
    \CTRL_SAMPLEINOTHERBIT_reg[0] ,
    vita_clk,
    AS);
  output FIFO_WREN_c;
  output DELAY_WREN_c;
  input [0:0]\slv_reg4_reg[3] ;
  input CLKDIV;
  input [0:0]AR;
  input \CTRL_SAMPLEINOTHERBIT_reg[0] ;
  input vita_clk;
  input [0:0]AS;

  wire [0:0]AR;
  wire [0:0]AS;
  wire CLKDIV;
  wire \CTRL_SAMPLEINOTHERBIT_reg[0] ;
  wire DELAY_WREN_c;
  wire DELAY_WREN_r;
  wire DELAY_WREN_r2;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r2;
  wire [0:0]\slv_reg4_reg[3] ;
  wire vita_clk;

  FDCE DELAY_WREN_r2_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(DELAY_WREN_r),
        .Q(DELAY_WREN_r2));
  FDCE DELAY_WREN_r_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(\CTRL_SAMPLEINOTHERBIT_reg[0] ),
        .Q(DELAY_WREN_r));
  FDCE DELAY_WREN_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(DELAY_WREN_r2),
        .Q(DELAY_WREN_c));
  FDCE FIFO_WREN_r2_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR),
        .D(\slv_reg4_reg[3] ),
        .Q(FIFO_WREN_r2));
  FDCE FIFO_WREN_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR),
        .D(FIFO_WREN_r2),
        .Q(FIFO_WREN_c));
endmodule

(* ORIG_REF_NAME = "iserdes_control" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_control
   (start_align_i,
    end_handshake,
    \handshakestate_reg[0]_0 ,
    \selector_reg[0]_0 ,
    edge_tmp,
    edge_int_or,
    busy_align_i,
    ALIGN_BUSY58_out,
    REQ,
    CTRL_RESET,
    CTRL_INC,
    CTRL_CE,
    CTRL_BITSLIP,
    CTRL_SAMPLEINFIRSTBIT_i,
    SAMPLEINFIRSTBIT59_out,
    CTRL_SAMPLEINLASTBIT_i,
    SAMPLEINLASTBIT60_out,
    CTRL_SAMPLEINOTHERBIT_i_reg_0,
    SAMPLEINOTHERBIT61_out,
    CTRL_FIFO_RESET,
    Q,
    CTRL_SAMPLEINLASTBIT_i_reg_0,
    CTRL_SAMPLEINFIRSTBIT_i_reg_0,
    CTRL_CE_reg_0,
    CTRL_INC_reg_0,
    CTRL_INC_reg_1,
    CTRL_RESET_reg_0,
    CTRL_RESET_reg_1,
    CTRL_RESET_reg_2,
    CTRL_SAMPLEINOTHERBIT_i,
    CTRL_SAMPLEINLASTBIT_i_reg_1,
    CTRL_BITSLIP_reg_0,
    \serdesseqstate_reg[0]_0 ,
    \serdesseqstate_reg[0]_1 ,
    \serdesseqstate_reg[0]_2 ,
    \GenCntr_reg[1]_0 ,
    \handshakestate_reg[0]_1 ,
    \handshakestate_reg[0]_2 ,
    vita_clk,
    AS,
    start_handshake_reg_0,
    edge_int_or_reg_0,
    start_align_i_reg_0,
    \slv_reg4_reg[2] ,
    ACK_reg,
    CTRL_RESET_reg_3,
    AR,
    \alignstate_reg[3]_0 ,
    \alignstate_reg[3]_1 ,
    \alignstate_reg[1]_0 ,
    \alignstate_reg[2]_0 ,
    CTRL_SAMPLEINFIRSTBIT_i_reg_1,
    \alignstate_reg[2]_1 ,
    CTRL_SAMPLEINLASTBIT_i_reg_2,
    \alignstate_reg[2]_2 ,
    CTRL_SAMPLEINOTHERBIT_i_reg_1,
    \slv_reg4_reg[2]_0 ,
    CO,
    \slv_reg4_reg[2]_1 ,
    CTRL_DATA,
    D,
    \slv_reg6_reg[9] ,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    S,
    \CTRL_DATA_reg[6] ,
    \compare_reg[7][9] ,
    \compare_reg[3][9] ,
    ACK);
  output start_align_i;
  output end_handshake;
  output \handshakestate_reg[0]_0 ;
  output \selector_reg[0]_0 ;
  output edge_tmp;
  output edge_int_or;
  output busy_align_i;
  output ALIGN_BUSY58_out;
  output REQ;
  output CTRL_RESET;
  output CTRL_INC;
  output CTRL_CE;
  output CTRL_BITSLIP;
  output CTRL_SAMPLEINFIRSTBIT_i;
  output SAMPLEINFIRSTBIT59_out;
  output CTRL_SAMPLEINLASTBIT_i;
  output SAMPLEINLASTBIT60_out;
  output CTRL_SAMPLEINOTHERBIT_i_reg_0;
  output SAMPLEINOTHERBIT61_out;
  output CTRL_FIFO_RESET;
  output [3:0]Q;
  output CTRL_SAMPLEINLASTBIT_i_reg_0;
  output [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  output CTRL_CE_reg_0;
  output CTRL_INC_reg_0;
  output CTRL_INC_reg_1;
  output CTRL_RESET_reg_0;
  output CTRL_RESET_reg_1;
  output CTRL_RESET_reg_2;
  output CTRL_SAMPLEINOTHERBIT_i;
  output CTRL_SAMPLEINLASTBIT_i_reg_1;
  output CTRL_BITSLIP_reg_0;
  output [0:0]\serdesseqstate_reg[0]_0 ;
  output \serdesseqstate_reg[0]_1 ;
  output \serdesseqstate_reg[0]_2 ;
  output [0:0]\GenCntr_reg[1]_0 ;
  output \handshakestate_reg[0]_1 ;
  output \handshakestate_reg[0]_2 ;
  input vita_clk;
  input [1:0]AS;
  input start_handshake_reg_0;
  input edge_int_or_reg_0;
  input start_align_i_reg_0;
  input \slv_reg4_reg[2] ;
  input ACK_reg;
  input CTRL_RESET_reg_3;
  input [1:0]AR;
  input \alignstate_reg[3]_0 ;
  input \alignstate_reg[3]_1 ;
  input \alignstate_reg[1]_0 ;
  input \alignstate_reg[2]_0 ;
  input CTRL_SAMPLEINFIRSTBIT_i_reg_1;
  input \alignstate_reg[2]_1 ;
  input CTRL_SAMPLEINLASTBIT_i_reg_2;
  input \alignstate_reg[2]_2 ;
  input CTRL_SAMPLEINOTHERBIT_i_reg_1;
  input \slv_reg4_reg[2]_0 ;
  input [0:0]CO;
  input [1:0]\slv_reg4_reg[2]_1 ;
  input [9:0]CTRL_DATA;
  input [9:0]D;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\compare_reg[9]_0 ;
  input [0:0]\compare_reg[8]_1 ;
  input [0:0]S;
  input [2:0]\CTRL_DATA_reg[6] ;
  input \compare_reg[7][9] ;
  input \compare_reg[3][9] ;
  input ACK;

  wire ACK;
  wire ACK_reg;
  wire ALIGN_BUSY58_out;
  wire [1:0]AR;
  wire [1:0]AS;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_3__3_n_0;
  wire CTRL_BITSLIP_reg_0;
  wire CTRL_CE;
  wire CTRL_CE_i_3__3_n_0;
  wire CTRL_CE_reg_0;
  wire [9:0]CTRL_DATA;
  wire [2:0]\CTRL_DATA_reg[6] ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_INC_i_4__3_n_0;
  wire CTRL_INC_reg_0;
  wire CTRL_INC_reg_1;
  wire CTRL_RESET;
  wire CTRL_RESET_i_5__3_n_0;
  wire CTRL_RESET_i_6__3_n_0;
  wire CTRL_RESET_i_7__3_n_0;
  wire CTRL_RESET_reg_0;
  wire CTRL_RESET_reg_1;
  wire CTRL_RESET_reg_2;
  wire CTRL_RESET_reg_3;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_14__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_4__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_5__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_7__3_n_0;
  wire [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_2;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_3;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_reg_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg_1;
  wire CTRL_SAMPLEINLASTBIT_i_reg_2;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_0;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_1;
  wire [9:0]D;
  wire GenCntr;
  wire \GenCntr[0]_i_1__3_n_0 ;
  wire \GenCntr[0]_i_2__3_n_0 ;
  wire \GenCntr[0]_i_3__3_n_0 ;
  wire \GenCntr[10]_i_1__3_n_0 ;
  wire \GenCntr[11]_i_1__3_n_0 ;
  wire \GenCntr[12]_i_1__3_n_0 ;
  wire \GenCntr[12]_i_3__3_n_0 ;
  wire \GenCntr[12]_i_4__3_n_0 ;
  wire \GenCntr[12]_i_5__3_n_0 ;
  wire \GenCntr[12]_i_6__3_n_0 ;
  wire \GenCntr[13]_i_1__3_n_0 ;
  wire \GenCntr[14]_i_1__3_n_0 ;
  wire \GenCntr[14]_i_2__3_n_0 ;
  wire \GenCntr[15]_i_10__3_n_0 ;
  wire \GenCntr[15]_i_11__3_n_0 ;
  wire \GenCntr[15]_i_13__3_n_0 ;
  wire \GenCntr[15]_i_14__3_n_0 ;
  wire \GenCntr[15]_i_15__3_n_0 ;
  wire \GenCntr[15]_i_17__3_n_0 ;
  wire \GenCntr[15]_i_18__3_n_0 ;
  wire \GenCntr[15]_i_19__3_n_0 ;
  wire \GenCntr[15]_i_2__3_n_0 ;
  wire \GenCntr[15]_i_3__3_n_0 ;
  wire \GenCntr[15]_i_4__3_n_0 ;
  wire \GenCntr[15]_i_5__3_n_0 ;
  wire \GenCntr[15]_i_6__3_n_0 ;
  wire \GenCntr[15]_i_7__3_n_0 ;
  wire \GenCntr[15]_i_8__3_n_0 ;
  wire \GenCntr[1]_i_1__3_n_0 ;
  wire \GenCntr[1]_i_2__3_n_0 ;
  wire \GenCntr[1]_i_3__3_n_0 ;
  wire \GenCntr[2]_i_1__3_n_0 ;
  wire \GenCntr[2]_i_2__3_n_0 ;
  wire \GenCntr[2]_i_3__3_n_0 ;
  wire \GenCntr[2]_i_4__3_n_0 ;
  wire \GenCntr[3]_i_1__3_n_0 ;
  wire \GenCntr[3]_i_2__3_n_0 ;
  wire \GenCntr[3]_i_3__3_n_0 ;
  wire \GenCntr[4]_i_10__3_n_0 ;
  wire \GenCntr[4]_i_1__3_n_0 ;
  wire \GenCntr[4]_i_2__3_n_0 ;
  wire \GenCntr[4]_i_4__3_n_0 ;
  wire \GenCntr[4]_i_5__3_n_0 ;
  wire \GenCntr[4]_i_6__3_n_0 ;
  wire \GenCntr[4]_i_7__3_n_0 ;
  wire \GenCntr[4]_i_8__3_n_0 ;
  wire \GenCntr[4]_i_9__3_n_0 ;
  wire \GenCntr[5]_i_1__3_n_0 ;
  wire \GenCntr[5]_i_2__3_n_0 ;
  wire \GenCntr[5]_i_3__3_n_0 ;
  wire \GenCntr[6]_i_1__3_n_0 ;
  wire \GenCntr[6]_i_2__3_n_0 ;
  wire \GenCntr[6]_i_3__3_n_0 ;
  wire \GenCntr[7]_i_1__3_n_0 ;
  wire \GenCntr[7]_i_2__3_n_0 ;
  wire \GenCntr[7]_i_3__3_n_0 ;
  wire \GenCntr[8]_i_10__3_n_0 ;
  wire \GenCntr[8]_i_1__3_n_0 ;
  wire \GenCntr[8]_i_2__3_n_0 ;
  wire \GenCntr[8]_i_3__3_n_0 ;
  wire \GenCntr[8]_i_5__3_n_0 ;
  wire \GenCntr[8]_i_6__3_n_0 ;
  wire \GenCntr[8]_i_7__3_n_0 ;
  wire \GenCntr[8]_i_8__3_n_0 ;
  wire \GenCntr[8]_i_9__3_n_0 ;
  wire \GenCntr[9]_i_1__3_n_0 ;
  wire \GenCntr[9]_i_2__3_n_0 ;
  wire \GenCntr[9]_i_3__3_n_0 ;
  wire \GenCntr[9]_i_4__3_n_0 ;
  wire \GenCntr[9]_i_5__3_n_0 ;
  wire \GenCntr[9]_i_6__3_n_0 ;
  wire \GenCntr_reg[12]_i_2__3_n_0 ;
  wire \GenCntr_reg[12]_i_2__3_n_1 ;
  wire \GenCntr_reg[12]_i_2__3_n_2 ;
  wire \GenCntr_reg[12]_i_2__3_n_3 ;
  wire \GenCntr_reg[15]_i_12__3_n_1 ;
  wire \GenCntr_reg[15]_i_12__3_n_2 ;
  wire \GenCntr_reg[15]_i_12__3_n_3 ;
  wire \GenCntr_reg[15]_i_9__3_n_2 ;
  wire \GenCntr_reg[15]_i_9__3_n_3 ;
  wire [0:0]\GenCntr_reg[1]_0 ;
  wire \GenCntr_reg[4]_i_3__3_n_0 ;
  wire \GenCntr_reg[4]_i_3__3_n_1 ;
  wire \GenCntr_reg[4]_i_3__3_n_2 ;
  wire \GenCntr_reg[4]_i_3__3_n_3 ;
  wire \GenCntr_reg[8]_i_4__3_n_0 ;
  wire \GenCntr_reg[8]_i_4__3_n_1 ;
  wire \GenCntr_reg[8]_i_4__3_n_2 ;
  wire \GenCntr_reg[8]_i_4__3_n_3 ;
  wire \GenCntr_reg_n_0_[10] ;
  wire \GenCntr_reg_n_0_[11] ;
  wire \GenCntr_reg_n_0_[12] ;
  wire \GenCntr_reg_n_0_[13] ;
  wire \GenCntr_reg_n_0_[14] ;
  wire \GenCntr_reg_n_0_[2] ;
  wire \GenCntr_reg_n_0_[4] ;
  wire \GenCntr_reg_n_0_[5] ;
  wire \GenCntr_reg_n_0_[6] ;
  wire \GenCntr_reg_n_0_[7] ;
  wire \GenCntr_reg_n_0_[8] ;
  wire \GenCntr_reg_n_0_[9] ;
  wire Maxcount;
  wire \Maxcount[0]_i_1__3_n_0 ;
  wire \Maxcount[10]_i_2__3_n_0 ;
  wire \Maxcount[10]_i_3__3_n_0 ;
  wire \Maxcount[10]_i_4__3_n_0 ;
  wire \Maxcount[10]_i_5__3_n_0 ;
  wire \Maxcount[10]_i_6__3_n_0 ;
  wire \Maxcount[10]_i_7__3_n_0 ;
  wire \Maxcount[1]_i_1__3_n_0 ;
  wire \Maxcount[2]_i_1__3_n_0 ;
  wire \Maxcount[3]_i_1__3_n_0 ;
  wire \Maxcount[4]_i_1__3_n_0 ;
  wire \Maxcount[4]_i_2__3_n_0 ;
  wire \Maxcount[5]_i_1__3_n_0 ;
  wire \Maxcount[6]_i_1__3_n_0 ;
  wire \Maxcount[7]_i_1__3_n_0 ;
  wire \Maxcount[8]_i_1__3_n_0 ;
  wire \Maxcount[8]_i_2__3_n_0 ;
  wire \Maxcount[9]_i_1__3_n_0 ;
  wire \Maxcount[9]_i_2__3_n_0 ;
  wire \Maxcount[9]_i_3__3_n_0 ;
  wire \Maxcount_reg_n_0_[0] ;
  wire \Maxcount_reg_n_0_[1] ;
  wire \Maxcount_reg_n_0_[2] ;
  wire \Maxcount_reg_n_0_[3] ;
  wire \Maxcount_reg_n_0_[4] ;
  wire \Maxcount_reg_n_0_[5] ;
  wire \Maxcount_reg_n_0_[6] ;
  wire \Maxcount_reg_n_0_[7] ;
  wire \Maxcount_reg_n_0_[8] ;
  wire \Maxcount_reg_n_0_[9] ;
  wire [3:0]Q;
  wire REQ;
  wire [0:0]S;
  wire SAMPLEINFIRSTBIT59_out;
  wire SAMPLEINLASTBIT60_out;
  wire SAMPLEINOTHERBIT61_out;
  wire \SerdesCntr[12]_i_3__3_n_0 ;
  wire \SerdesCntr[12]_i_4__3_n_0 ;
  wire \SerdesCntr[12]_i_5__3_n_0 ;
  wire \SerdesCntr[12]_i_6__3_n_0 ;
  wire \SerdesCntr[15]_i_5__3_n_0 ;
  wire \SerdesCntr[15]_i_6__3_n_0 ;
  wire \SerdesCntr[4]_i_3__3_n_0 ;
  wire \SerdesCntr[4]_i_4__3_n_0 ;
  wire \SerdesCntr[4]_i_5__3_n_0 ;
  wire \SerdesCntr[4]_i_6__3_n_0 ;
  wire \SerdesCntr[8]_i_3__3_n_0 ;
  wire \SerdesCntr[8]_i_4__3_n_0 ;
  wire \SerdesCntr[8]_i_5__3_n_0 ;
  wire \SerdesCntr[8]_i_6__3_n_0 ;
  wire \SerdesCntr_reg[12]_i_2__3_n_0 ;
  wire \SerdesCntr_reg[12]_i_2__3_n_1 ;
  wire \SerdesCntr_reg[12]_i_2__3_n_2 ;
  wire \SerdesCntr_reg[12]_i_2__3_n_3 ;
  wire \SerdesCntr_reg[12]_i_2__3_n_4 ;
  wire \SerdesCntr_reg[12]_i_2__3_n_5 ;
  wire \SerdesCntr_reg[12]_i_2__3_n_6 ;
  wire \SerdesCntr_reg[12]_i_2__3_n_7 ;
  wire \SerdesCntr_reg[15]_i_3__3_n_2 ;
  wire \SerdesCntr_reg[15]_i_3__3_n_3 ;
  wire \SerdesCntr_reg[15]_i_3__3_n_5 ;
  wire \SerdesCntr_reg[15]_i_3__3_n_6 ;
  wire \SerdesCntr_reg[15]_i_3__3_n_7 ;
  wire \SerdesCntr_reg[4]_i_2__3_n_0 ;
  wire \SerdesCntr_reg[4]_i_2__3_n_1 ;
  wire \SerdesCntr_reg[4]_i_2__3_n_2 ;
  wire \SerdesCntr_reg[4]_i_2__3_n_3 ;
  wire \SerdesCntr_reg[4]_i_2__3_n_4 ;
  wire \SerdesCntr_reg[4]_i_2__3_n_5 ;
  wire \SerdesCntr_reg[4]_i_2__3_n_6 ;
  wire \SerdesCntr_reg[4]_i_2__3_n_7 ;
  wire \SerdesCntr_reg[8]_i_2__3_n_0 ;
  wire \SerdesCntr_reg[8]_i_2__3_n_1 ;
  wire \SerdesCntr_reg[8]_i_2__3_n_2 ;
  wire \SerdesCntr_reg[8]_i_2__3_n_3 ;
  wire \SerdesCntr_reg[8]_i_2__3_n_4 ;
  wire \SerdesCntr_reg[8]_i_2__3_n_5 ;
  wire \SerdesCntr_reg[8]_i_2__3_n_6 ;
  wire \SerdesCntr_reg[8]_i_2__3_n_7 ;
  wire \SerdesCntr_reg_n_0_[0] ;
  wire \SerdesCntr_reg_n_0_[10] ;
  wire \SerdesCntr_reg_n_0_[11] ;
  wire \SerdesCntr_reg_n_0_[12] ;
  wire \SerdesCntr_reg_n_0_[13] ;
  wire \SerdesCntr_reg_n_0_[14] ;
  wire \SerdesCntr_reg_n_0_[1] ;
  wire \SerdesCntr_reg_n_0_[2] ;
  wire \SerdesCntr_reg_n_0_[3] ;
  wire \SerdesCntr_reg_n_0_[4] ;
  wire \SerdesCntr_reg_n_0_[5] ;
  wire \SerdesCntr_reg_n_0_[6] ;
  wire \SerdesCntr_reg_n_0_[7] ;
  wire \SerdesCntr_reg_n_0_[8] ;
  wire \SerdesCntr_reg_n_0_[9] ;
  wire \TimeOutCntr[0]_i_1__3_n_0 ;
  wire \TimeOutCntr[1]_i_1__3_n_0 ;
  wire \TimeOutCntr[2]_i_1__3_n_0 ;
  wire \TimeOutCntr[3]_i_1__3_n_0 ;
  wire \TimeOutCntr[4]_i_1__3_n_0 ;
  wire \TimeOutCntr[5]_i_1__3_n_0 ;
  wire \TimeOutCntr[5]_i_2__3_n_0 ;
  wire \TimeOutCntr[5]_i_3__3_n_0 ;
  wire \TimeOutCntr_reg_n_0_[0] ;
  wire \TimeOutCntr_reg_n_0_[1] ;
  wire \TimeOutCntr_reg_n_0_[2] ;
  wire \TimeOutCntr_reg_n_0_[3] ;
  wire \TimeOutCntr_reg_n_0_[4] ;
  wire alignstate;
  wire \alignstate[0]_i_1__3_n_0 ;
  wire \alignstate[0]_i_2__3_n_0 ;
  wire \alignstate[0]_i_3__3_n_0 ;
  wire \alignstate[1]_i_1__3_n_0 ;
  wire \alignstate[1]_i_2__3_n_0 ;
  wire \alignstate[1]_i_3__3_n_0 ;
  wire \alignstate[1]_i_4__3_n_0 ;
  wire \alignstate[1]_i_5__3_n_0 ;
  wire \alignstate[1]_i_6__3_n_0 ;
  wire \alignstate[2]_i_1__3_n_0 ;
  wire \alignstate[2]_i_2__3_n_0 ;
  wire \alignstate[2]_i_4__3_n_0 ;
  wire \alignstate[3]_i_10__3_n_0 ;
  wire \alignstate[3]_i_11__3_n_0 ;
  wire \alignstate[3]_i_12__3_n_0 ;
  wire \alignstate[3]_i_13__3_n_0 ;
  wire \alignstate[3]_i_14__3_n_0 ;
  wire \alignstate[3]_i_15__3_n_0 ;
  wire \alignstate[3]_i_16__3_n_0 ;
  wire \alignstate[3]_i_17__3_n_0 ;
  wire \alignstate[3]_i_18__3_n_0 ;
  wire \alignstate[3]_i_19__3_n_0 ;
  wire \alignstate[3]_i_2__3_n_0 ;
  wire \alignstate[3]_i_3__3_n_0 ;
  wire \alignstate[3]_i_4__3_n_0 ;
  wire \alignstate[3]_i_5__3_n_0 ;
  wire \alignstate[3]_i_6__3_n_0 ;
  wire \alignstate[3]_i_9__3_n_0 ;
  wire \alignstate_reg[1]_0 ;
  wire \alignstate_reg[2]_0 ;
  wire \alignstate_reg[2]_1 ;
  wire \alignstate_reg[2]_2 ;
  wire \alignstate_reg[3]_0 ;
  wire \alignstate_reg[3]_1 ;
  wire \alignstate_reg[3]_i_7__3_n_1 ;
  wire \alignstate_reg[3]_i_7__3_n_2 ;
  wire \alignstate_reg[3]_i_7__3_n_3 ;
  wire \alignstate_reg[3]_i_8__3_n_1 ;
  wire \alignstate_reg[3]_i_8__3_n_2 ;
  wire \alignstate_reg[3]_i_8__3_n_3 ;
  wire busy_align_i;
  wire \compare_reg[3][9] ;
  wire \compare_reg[7][9] ;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [15:1]data5;
  wire [9:0]data_init;
  wire edge_init;
  wire \edge_init_reg_n_0_[0] ;
  wire \edge_init_reg_n_0_[1] ;
  wire \edge_init_reg_n_0_[2] ;
  wire \edge_init_reg_n_0_[3] ;
  wire \edge_init_reg_n_0_[4] ;
  wire \edge_init_reg_n_0_[5] ;
  wire \edge_init_reg_n_0_[6] ;
  wire \edge_init_reg_n_0_[7] ;
  wire \edge_init_reg_n_0_[8] ;
  wire edge_int_or;
  wire edge_int_or_reg_0;
  wire edge_tmp;
  wire end_handshake;
  wire end_handshake_i_1__3_n_0;
  wire eqOp0_out;
  wire eqOp2_out;
  wire eqOp3_out;
  wire \handshakestate[0]_i_1__3_n_0 ;
  wire \handshakestate[1]_i_1__3_n_0 ;
  wire \handshakestate_reg[0]_0 ;
  wire \handshakestate_reg[0]_1 ;
  wire \handshakestate_reg[0]_2 ;
  wire neqOp;
  wire [15:0]p_0_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in20_in;
  wire p_0_in__0;
  wire retrycntr;
  wire \retrycntr[0]_i_1__3_n_0 ;
  wire \retrycntr[10]_i_1__3_n_0 ;
  wire \retrycntr[11]_i_1__3_n_0 ;
  wire \retrycntr[12]_i_1__3_n_0 ;
  wire \retrycntr[12]_i_3__3_n_0 ;
  wire \retrycntr[12]_i_4__3_n_0 ;
  wire \retrycntr[12]_i_5__3_n_0 ;
  wire \retrycntr[12]_i_6__3_n_0 ;
  wire \retrycntr[13]_i_1__3_n_0 ;
  wire \retrycntr[14]_i_1__3_n_0 ;
  wire \retrycntr[15]_i_2__3_n_0 ;
  wire \retrycntr[15]_i_3__3_n_0 ;
  wire \retrycntr[15]_i_4__3_n_0 ;
  wire \retrycntr[15]_i_5__3_n_0 ;
  wire \retrycntr[15]_i_7__3_n_0 ;
  wire \retrycntr[15]_i_8__3_n_0 ;
  wire \retrycntr[15]_i_9__3_n_0 ;
  wire \retrycntr[1]_i_1__3_n_0 ;
  wire \retrycntr[2]_i_1__3_n_0 ;
  wire \retrycntr[3]_i_1__3_n_0 ;
  wire \retrycntr[4]_i_1__3_n_0 ;
  wire \retrycntr[4]_i_3__3_n_0 ;
  wire \retrycntr[4]_i_4__3_n_0 ;
  wire \retrycntr[4]_i_5__3_n_0 ;
  wire \retrycntr[4]_i_6__3_n_0 ;
  wire \retrycntr[5]_i_1__3_n_0 ;
  wire \retrycntr[6]_i_1__3_n_0 ;
  wire \retrycntr[7]_i_1__3_n_0 ;
  wire \retrycntr[8]_i_1__3_n_0 ;
  wire \retrycntr[8]_i_3__3_n_0 ;
  wire \retrycntr[8]_i_4__3_n_0 ;
  wire \retrycntr[8]_i_5__3_n_0 ;
  wire \retrycntr[8]_i_6__3_n_0 ;
  wire \retrycntr[9]_i_1__3_n_0 ;
  wire \retrycntr_reg[12]_i_2__3_n_0 ;
  wire \retrycntr_reg[12]_i_2__3_n_1 ;
  wire \retrycntr_reg[12]_i_2__3_n_2 ;
  wire \retrycntr_reg[12]_i_2__3_n_3 ;
  wire \retrycntr_reg[12]_i_2__3_n_4 ;
  wire \retrycntr_reg[12]_i_2__3_n_5 ;
  wire \retrycntr_reg[12]_i_2__3_n_6 ;
  wire \retrycntr_reg[12]_i_2__3_n_7 ;
  wire \retrycntr_reg[15]_i_6__3_n_2 ;
  wire \retrycntr_reg[15]_i_6__3_n_3 ;
  wire \retrycntr_reg[15]_i_6__3_n_5 ;
  wire \retrycntr_reg[15]_i_6__3_n_6 ;
  wire \retrycntr_reg[15]_i_6__3_n_7 ;
  wire \retrycntr_reg[4]_i_2__3_n_0 ;
  wire \retrycntr_reg[4]_i_2__3_n_1 ;
  wire \retrycntr_reg[4]_i_2__3_n_2 ;
  wire \retrycntr_reg[4]_i_2__3_n_3 ;
  wire \retrycntr_reg[4]_i_2__3_n_4 ;
  wire \retrycntr_reg[4]_i_2__3_n_5 ;
  wire \retrycntr_reg[4]_i_2__3_n_6 ;
  wire \retrycntr_reg[4]_i_2__3_n_7 ;
  wire \retrycntr_reg[8]_i_2__3_n_0 ;
  wire \retrycntr_reg[8]_i_2__3_n_1 ;
  wire \retrycntr_reg[8]_i_2__3_n_2 ;
  wire \retrycntr_reg[8]_i_2__3_n_3 ;
  wire \retrycntr_reg[8]_i_2__3_n_4 ;
  wire \retrycntr_reg[8]_i_2__3_n_5 ;
  wire \retrycntr_reg[8]_i_2__3_n_6 ;
  wire \retrycntr_reg[8]_i_2__3_n_7 ;
  wire \retrycntr_reg_n_0_[0] ;
  wire \retrycntr_reg_n_0_[10] ;
  wire \retrycntr_reg_n_0_[11] ;
  wire \retrycntr_reg_n_0_[12] ;
  wire \retrycntr_reg_n_0_[13] ;
  wire \retrycntr_reg_n_0_[14] ;
  wire \retrycntr_reg_n_0_[1] ;
  wire \retrycntr_reg_n_0_[2] ;
  wire \retrycntr_reg_n_0_[3] ;
  wire \retrycntr_reg_n_0_[4] ;
  wire \retrycntr_reg_n_0_[5] ;
  wire \retrycntr_reg_n_0_[6] ;
  wire \retrycntr_reg_n_0_[7] ;
  wire \retrycntr_reg_n_0_[8] ;
  wire \retrycntr_reg_n_0_[9] ;
  wire selector;
  wire \selector[0]_i_1__3_n_0 ;
  wire \selector_reg[0]_0 ;
  wire serdesseqstate;
  wire \serdesseqstate[0]_i_1__3_n_0 ;
  wire \serdesseqstate[1]_i_1__3_n_0 ;
  wire [0:0]\serdesseqstate_reg[0]_0 ;
  wire \serdesseqstate_reg[0]_1 ;
  wire \serdesseqstate_reg[0]_2 ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[2]_0 ;
  wire [1:0]\slv_reg4_reg[2]_1 ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire start_align_i;
  wire start_align_i_reg_0;
  wire start_handshake;
  wire start_handshake_i_2__3_n_0;
  wire start_handshake_i_3__3_n_0;
  wire start_handshake_i_4__3_n_0;
  wire start_handshake_reg_0;
  wire vita_clk;
  wire windowcount;
  wire \windowcount[0]_i_1__3_n_0 ;
  wire \windowcount[1]_i_1__3_n_0 ;
  wire \windowcount[2]_i_1__3_n_0 ;
  wire \windowcount[3]_i_1__3_n_0 ;
  wire \windowcount[4]_i_1__3_n_0 ;
  wire \windowcount[5]_i_1__3_n_0 ;
  wire \windowcount[5]_i_2__3_n_0 ;
  wire \windowcount[6]_i_1__3_n_0 ;
  wire \windowcount[7]_i_1__3_n_0 ;
  wire \windowcount[8]_i_1__3_n_0 ;
  wire \windowcount[9]_i_2__3_n_0 ;
  wire \windowcount[9]_i_3__3_n_0 ;
  wire \windowcount[9]_i_4__3_n_0 ;
  wire \windowcount[9]_i_5__3_n_0 ;
  wire \windowcount_reg_n_0_[0] ;
  wire \windowcount_reg_n_0_[1] ;
  wire \windowcount_reg_n_0_[2] ;
  wire \windowcount_reg_n_0_[3] ;
  wire \windowcount_reg_n_0_[4] ;
  wire \windowcount_reg_n_0_[5] ;
  wire \windowcount_reg_n_0_[6] ;
  wire \windowcount_reg_n_0_[7] ;
  wire \windowcount_reg_n_0_[8] ;
  wire \windowcount_reg_n_0_[9] ;
  wire [3:0]NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_O_UNCONNECTED;
  wire [3:0]\NLW_GenCntr_reg[15]_i_12__3_O_UNCONNECTED ;
  wire [3:2]\NLW_GenCntr_reg[15]_i_9__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_GenCntr_reg[15]_i_9__3_O_UNCONNECTED ;
  wire [3:2]\NLW_SerdesCntr_reg[15]_i_3__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_SerdesCntr_reg[15]_i_3__3_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_7__3_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_8__3_O_UNCONNECTED ;
  wire [3:2]\NLW_retrycntr_reg[15]_i_6__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_retrycntr_reg[15]_i_6__3_O_UNCONNECTED ;

  FDCE ALIGN_BUSY_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\slv_reg4_reg[2] ),
        .Q(ALIGN_BUSY58_out));
  LUT6 #(
    .INIT(64'hF000FF2000000000)) 
    CTRL_BITSLIP_i_2__3
       (.I0(end_handshake),
        .I1(p_0_in20_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(CO),
        .I5(CTRL_BITSLIP_i_3__3_n_0),
        .O(CTRL_BITSLIP_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CTRL_BITSLIP_i_3__3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(CTRL_BITSLIP_i_3__3_n_0));
  FDCE CTRL_BITSLIP_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\alignstate_reg[1]_0 ),
        .Q(CTRL_BITSLIP));
  LUT6 #(
    .INIT(64'h0000000075757F75)) 
    CTRL_CE_i_2__3
       (.I0(Q[1]),
        .I1(end_handshake),
        .I2(Q[0]),
        .I3(p_0_in12_in),
        .I4(eqOp0_out),
        .I5(CTRL_CE_i_3__3_n_0),
        .O(CTRL_CE_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h31003111)) 
    CTRL_CE_i_3__3
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(p_0_in12_in),
        .O(CTRL_CE_i_3__3_n_0));
  FDCE CTRL_CE_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\alignstate_reg[3]_1 ),
        .Q(CTRL_CE));
  FDPE CTRL_FIFO_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(\slv_reg4_reg[2]_0 ),
        .PRE(AS[1]),
        .Q(CTRL_FIFO_RESET));
  LUT6 #(
    .INIT(64'hFEFE0FFFFEFE0C0C)) 
    CTRL_INC_i_2__3
       (.I0(eqOp0_out),
        .I1(p_0_in12_in),
        .I2(Q[0]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .I5(eqOp2_out),
        .O(CTRL_INC_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    CTRL_INC_i_3__3
       (.I0(Q[0]),
        .I1(end_handshake),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_INC_i_4__3_n_0),
        .O(CTRL_INC_reg_1));
  LUT6 #(
    .INIT(64'hF0F000F000C00050)) 
    CTRL_INC_i_4__3
       (.I0(edge_int_or),
        .I1(neqOp),
        .I2(\alignstate[0]_i_2__3_n_0 ),
        .I3(p_0_in12_in),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(CTRL_INC_i_4__3_n_0));
  FDCE CTRL_INC_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\alignstate_reg[3]_0 ),
        .Q(CTRL_INC));
  LUT6 #(
    .INIT(64'h6745000000000000)) 
    CTRL_RESET_i_2__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(edge_int_or),
        .I3(neqOp),
        .I4(\alignstate[0]_i_2__3_n_0 ),
        .I5(p_0_in12_in),
        .O(CTRL_RESET_reg_0));
  LUT6 #(
    .INIT(64'h000F004400000044)) 
    CTRL_RESET_i_3__3
       (.I0(Q[1]),
        .I1(start_align_i),
        .I2(\GenCntr[15]_i_11__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_RESET_i_5__3_n_0),
        .O(CTRL_RESET_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500F700)) 
    CTRL_RESET_i_4__3
       (.I0(CTRL_RESET_i_6__3_n_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(CTRL_RESET_i_7__3_n_0),
        .I5(start_handshake_i_2__3_n_0),
        .O(CTRL_RESET_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CTRL_RESET_i_5__3
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(CTRL_RESET_i_5__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    CTRL_RESET_i_6__3
       (.I0(end_handshake),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(CTRL_RESET_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h00CCFFAF000F0F0F)) 
    CTRL_RESET_i_7__3
       (.I0(p_0_in20_in),
        .I1(CO),
        .I2(end_handshake),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(CTRL_RESET_i_7__3_n_0));
  FDPE CTRL_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(CTRL_RESET_reg_3),
        .PRE(AR[0]),
        .Q(CTRL_RESET));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_11__3
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I2(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h4540757F)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_14__3
       (.I0(\compare_reg[9]_0 ),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I3(\GenCntr_reg_n_0_[2] ),
        .I4(\compare_reg[8]_1 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_14__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_2__3
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_4__3_n_0),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_i_5__3_n_0),
        .I2(\GenCntr_reg_n_0_[8] ),
        .I3(\GenCntr_reg_n_0_[10] ),
        .I4(\GenCntr_reg_n_0_[9] ),
        .I5(\GenCntr_reg_n_0_[11] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_3__3
       (.I0(\retrycntr[15]_i_5__3_n_0 ),
        .I1(Q[2]),
        .I2(p_0_in20_in),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(\GenCntr[9]_i_2__3_n_0 ),
        .O(CTRL_SAMPLEINOTHERBIT_i));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_4__3
       (.I0(\GenCntr_reg_n_0_[5] ),
        .I1(\GenCntr_reg_n_0_[4] ),
        .I2(\GenCntr_reg_n_0_[7] ),
        .I3(\GenCntr_reg_n_0_[6] ),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]),
        .I5(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_5__3
       (.I0(\GenCntr_reg_n_0_[13] ),
        .I1(\GenCntr_reg_n_0_[14] ),
        .I2(\GenCntr_reg_n_0_[12] ),
        .I3(p_0_in20_in),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h00D8FFD8FF270027)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_7__3
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7][9] ),
        .I2(\compare_reg[3][9] ),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_14__3_n_0),
        .I5(CTRL_DATA[9]),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_7__3_n_0));
  FDCE CTRL_SAMPLEINFIRSTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\alignstate_reg[2]_0 ),
        .Q(CTRL_SAMPLEINFIRSTBIT_i));
  CARRY4 CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3
       (.CI(1'b0),
        .CO({eqOp3_out,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_1,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_2,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_O_UNCONNECTED[3:0]),
        .S({CTRL_SAMPLEINFIRSTBIT_i_i_7__3_n_0,\CTRL_DATA_reg[6] }));
  FDCE \CTRL_SAMPLEINFIRSTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(CTRL_SAMPLEINFIRSTBIT_i_reg_1),
        .Q(SAMPLEINFIRSTBIT59_out));
  FDCE CTRL_SAMPLEINLASTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\alignstate_reg[2]_1 ),
        .Q(CTRL_SAMPLEINLASTBIT_i));
  FDCE \CTRL_SAMPLEINLASTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(CTRL_SAMPLEINLASTBIT_i_reg_2),
        .Q(SAMPLEINLASTBIT60_out));
  FDCE CTRL_SAMPLEINOTHERBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\alignstate_reg[2]_2 ),
        .Q(CTRL_SAMPLEINOTHERBIT_i_reg_0));
  FDCE \CTRL_SAMPLEINOTHERBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(CTRL_SAMPLEINOTHERBIT_i_reg_1),
        .Q(SAMPLEINOTHERBIT61_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[0]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [0]),
        .I4(\GenCntr[0]_i_2__3_n_0 ),
        .I5(\GenCntr[0]_i_3__3_n_0 ),
        .O(\GenCntr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h0F3FFF1F)) 
    \GenCntr[0]_i_2__3 
       (.I0(neqOp),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I2(Q[2]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .O(\GenCntr[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFC000000FEAAFEAA)) 
    \GenCntr[0]_i_3__3 
       (.I0(\GenCntr[4]_i_9__3_n_0 ),
        .I1(\GenCntr[9]_i_2__3_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\GenCntr[9]_i_4__3_n_0 ),
        .I4(\GenCntr[15]_i_10__3_n_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .O(\GenCntr[0]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[10]_i_1__3 
       (.I0(\GenCntr[15]_i_7__3_n_0 ),
        .I1(Q[3]),
        .I2(data5[10]),
        .I3(\GenCntr[14]_i_2__3_n_0 ),
        .O(\GenCntr[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[11]_i_1__3 
       (.I0(\GenCntr[15]_i_7__3_n_0 ),
        .I1(Q[3]),
        .I2(data5[11]),
        .I3(\GenCntr[14]_i_2__3_n_0 ),
        .O(\GenCntr[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[12]_i_1__3 
       (.I0(\GenCntr[15]_i_7__3_n_0 ),
        .I1(Q[3]),
        .I2(data5[12]),
        .I3(\GenCntr[14]_i_2__3_n_0 ),
        .O(\GenCntr[12]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_3__3 
       (.I0(\GenCntr_reg_n_0_[12] ),
        .O(\GenCntr[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_4__3 
       (.I0(\GenCntr_reg_n_0_[11] ),
        .O(\GenCntr[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_5__3 
       (.I0(\GenCntr_reg_n_0_[10] ),
        .O(\GenCntr[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_6__3 
       (.I0(\GenCntr_reg_n_0_[9] ),
        .O(\GenCntr[12]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[13]_i_1__3 
       (.I0(\GenCntr[15]_i_7__3_n_0 ),
        .I1(Q[3]),
        .I2(data5[13]),
        .I3(\GenCntr[14]_i_2__3_n_0 ),
        .O(\GenCntr[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[14]_i_1__3 
       (.I0(\GenCntr[15]_i_7__3_n_0 ),
        .I1(Q[3]),
        .I2(data5[14]),
        .I3(\GenCntr[14]_i_2__3_n_0 ),
        .O(\GenCntr[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h080A2222)) 
    \GenCntr[14]_i_2__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(eqOp2_out),
        .I4(Q[0]),
        .O(\GenCntr[14]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \GenCntr[15]_i_10__3 
       (.I0(Q[1]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .O(\GenCntr[15]_i_10__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GenCntr[15]_i_11__3 
       (.I0(eqOp0_out),
        .I1(Q[1]),
        .I2(eqOp2_out),
        .O(\GenCntr[15]_i_11__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_13__3 
       (.I0(p_0_in20_in),
        .O(\GenCntr[15]_i_13__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_14__3 
       (.I0(\GenCntr_reg_n_0_[14] ),
        .O(\GenCntr[15]_i_14__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_15__3 
       (.I0(\GenCntr_reg_n_0_[13] ),
        .O(\GenCntr[15]_i_15__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_17__3 
       (.I0(\edge_init_reg_n_0_[7] ),
        .I1(D[7]),
        .I2(\edge_init_reg_n_0_[6] ),
        .I3(D[6]),
        .I4(D[8]),
        .I5(\edge_init_reg_n_0_[8] ),
        .O(\GenCntr[15]_i_17__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_18__3 
       (.I0(\edge_init_reg_n_0_[4] ),
        .I1(D[4]),
        .I2(\edge_init_reg_n_0_[3] ),
        .I3(D[3]),
        .I4(D[5]),
        .I5(\edge_init_reg_n_0_[5] ),
        .O(\GenCntr[15]_i_18__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_19__3 
       (.I0(\edge_init_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(\edge_init_reg_n_0_[0] ),
        .I3(D[0]),
        .I4(D[2]),
        .I5(\edge_init_reg_n_0_[2] ),
        .O(\GenCntr[15]_i_19__3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFAFAFAFBFFFAFA)) 
    \GenCntr[15]_i_1__3 
       (.I0(\GenCntr[15]_i_3__3_n_0 ),
        .I1(\GenCntr[15]_i_4__3_n_0 ),
        .I2(\GenCntr[15]_i_5__3_n_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\GenCntr[15]_i_6__3_n_0 ),
        .O(GenCntr));
  LUT6 #(
    .INIT(64'h04C4000035F50000)) 
    \GenCntr[15]_i_2__3 
       (.I0(\GenCntr[15]_i_7__3_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GenCntr[15]_i_8__3_n_0 ),
        .I4(data5[15]),
        .I5(\GenCntr[15]_i_10__3_n_0 ),
        .O(\GenCntr[15]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004544)) 
    \GenCntr[15]_i_3__3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\slv_reg4_reg[2]_1 [0]),
        .I3(start_align_i),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\GenCntr[15]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFFFBAAF3)) 
    \GenCntr[15]_i_4__3 
       (.I0(CO),
        .I1(end_handshake),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\GenCntr[15]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0008000800)) 
    \GenCntr[15]_i_5__3 
       (.I0(\GenCntr[15]_i_11__3_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(end_handshake),
        .I4(p_0_in20_in),
        .I5(Q[0]),
        .O(\GenCntr[15]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFDD9D9D9D9D9D)) 
    \GenCntr[15]_i_6__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(neqOp),
        .I4(p_0_in20_in),
        .I5(p_0_in12_in),
        .O(\GenCntr[15]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hBFAF)) 
    \GenCntr[15]_i_7__3 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(neqOp),
        .O(\GenCntr[15]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[15]_i_8__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[15]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GenCntr[1]_i_1__3 
       (.I0(\GenCntr[1]_i_2__3_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\slv_reg6_reg[9] [1]),
        .I5(\GenCntr[1]_i_3__3_n_0 ),
        .O(\GenCntr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8088C0CC8088)) 
    \GenCntr[1]_i_2__3 
       (.I0(\GenCntr[15]_i_10__3_n_0 ),
        .I1(\GenCntr[9]_i_4__3_n_0 ),
        .I2(\GenCntr[9]_i_2__3_n_0 ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(data5[1]),
        .I5(\GenCntr[4]_i_9__3_n_0 ),
        .O(\GenCntr[1]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[1]_i_3__3 
       (.I0(data5[1]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[2]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [2]),
        .I4(\GenCntr[2]_i_2__3_n_0 ),
        .I5(\GenCntr[2]_i_3__3_n_0 ),
        .O(\GenCntr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[2]_i_2__3 
       (.I0(data5[2]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hC8C808C808080808)) 
    \GenCntr[2]_i_3__3 
       (.I0(\GenCntr[2]_i_4__3_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(data5[2]),
        .O(\GenCntr[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hA0BFAFBFAFBFA0BF)) 
    \GenCntr[2]_i_4__3 
       (.I0(data5[2]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[3] ),
        .O(\GenCntr[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545400)) 
    \GenCntr[3]_i_1__3 
       (.I0(Q[3]),
        .I1(\GenCntr[4]_i_2__3_n_0 ),
        .I2(\slv_reg6_reg[9] [3]),
        .I3(data5[3]),
        .I4(\GenCntr[15]_i_7__3_n_0 ),
        .I5(\GenCntr[3]_i_2__3_n_0 ),
        .O(\GenCntr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hC088C088CC88C088)) 
    \GenCntr[3]_i_2__3 
       (.I0(\GenCntr[3]_i_3__3_n_0 ),
        .I1(Q[3]),
        .I2(data5[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAF00FBBBBFFFF)) 
    \GenCntr[3]_i_3__3 
       (.I0(data5[3]),
        .I1(eqOp2_out),
        .I2(\windowcount_reg_n_0_[4] ),
        .I3(\windowcount[5]_i_2__3_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GenCntr[4]_i_10__3 
       (.I0(\windowcount_reg_n_0_[3] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F22)) 
    \GenCntr[4]_i_1__3 
       (.I0(\slv_reg6_reg[9] [4]),
        .I1(\GenCntr[4]_i_2__3_n_0 ),
        .I2(\GenCntr[15]_i_7__3_n_0 ),
        .I3(data5[4]),
        .I4(Q[3]),
        .I5(\GenCntr[4]_i_4__3_n_0 ),
        .O(\GenCntr[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GenCntr[4]_i_2__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\GenCntr[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0FF)) 
    \GenCntr[4]_i_4__3 
       (.I0(\GenCntr[8]_i_5__3_n_0 ),
        .I1(\GenCntr[4]_i_9__3_n_0 ),
        .I2(data5[4]),
        .I3(\GenCntr[8]_i_3__3_n_0 ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\GenCntr[4]_i_10__3_n_0 ),
        .O(\GenCntr[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_5__3 
       (.I0(\GenCntr_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_6__3 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .O(\GenCntr[4]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_7__3 
       (.I0(\GenCntr_reg_n_0_[2] ),
        .O(\GenCntr[4]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_8__3 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]),
        .O(\GenCntr[4]_i_8__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \GenCntr[4]_i_9__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\GenCntr[4]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[5]_i_1__3 
       (.I0(\GenCntr[5]_i_2__3_n_0 ),
        .I1(data5[5]),
        .I2(\GenCntr[8]_i_5__3_n_0 ),
        .I3(\GenCntr[8]_i_3__3_n_0 ),
        .I4(\windowcount_reg_n_0_[6] ),
        .I5(\GenCntr[5]_i_3__3_n_0 ),
        .O(\GenCntr[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[5]_i_2__3 
       (.I0(\GenCntr[9]_i_6__3_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__3_n_0 ),
        .I3(\slv_reg6_reg[9] [5]),
        .I4(\GenCntr[15]_i_7__3_n_0 ),
        .I5(data5[5]),
        .O(\GenCntr[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GenCntr[5]_i_3__3 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[3] ),
        .I3(\windowcount_reg_n_0_[5] ),
        .O(\GenCntr[5]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[6]_i_1__3 
       (.I0(\GenCntr[6]_i_2__3_n_0 ),
        .I1(data5[6]),
        .I2(\GenCntr[8]_i_5__3_n_0 ),
        .I3(\GenCntr[8]_i_3__3_n_0 ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\GenCntr[6]_i_3__3_n_0 ),
        .O(\GenCntr[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[6]_i_2__3 
       (.I0(\GenCntr[9]_i_6__3_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__3_n_0 ),
        .I3(\slv_reg6_reg[9] [6]),
        .I4(\GenCntr[15]_i_7__3_n_0 ),
        .I5(data5[6]),
        .O(\GenCntr[6]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GenCntr[6]_i_3__3 
       (.I0(\windowcount_reg_n_0_[5] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[4] ),
        .I4(\windowcount_reg_n_0_[6] ),
        .O(\GenCntr[6]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4141FF41)) 
    \GenCntr[7]_i_1__3 
       (.I0(\GenCntr[8]_i_3__3_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2__3_n_0 ),
        .I3(data5[7]),
        .I4(\GenCntr[8]_i_5__3_n_0 ),
        .I5(\GenCntr[7]_i_3__3_n_0 ),
        .O(\GenCntr[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GenCntr[7]_i_2__3 
       (.I0(\windowcount_reg_n_0_[6] ),
        .I1(\windowcount_reg_n_0_[4] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\windowcount_reg_n_0_[7] ),
        .O(\GenCntr[7]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[7]_i_3__3 
       (.I0(\GenCntr[9]_i_6__3_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__3_n_0 ),
        .I3(\slv_reg6_reg[9] [7]),
        .I4(\GenCntr[15]_i_7__3_n_0 ),
        .I5(data5[7]),
        .O(\GenCntr[7]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_10__3 
       (.I0(\GenCntr_reg_n_0_[5] ),
        .O(\GenCntr[8]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0909FF09)) 
    \GenCntr[8]_i_1__3 
       (.I0(\GenCntr[8]_i_2__3_n_0 ),
        .I1(\windowcount_reg_n_0_[9] ),
        .I2(\GenCntr[8]_i_3__3_n_0 ),
        .I3(data5[8]),
        .I4(\GenCntr[8]_i_5__3_n_0 ),
        .I5(\GenCntr[8]_i_6__3_n_0 ),
        .O(\GenCntr[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[8]_i_2__3 
       (.I0(\GenCntr[7]_i_2__3_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GenCntr[8]_i_3__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\GenCntr[8]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hFF57FFFF)) 
    \GenCntr[8]_i_5__3 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\GenCntr[8]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[8]_i_6__3 
       (.I0(\GenCntr[9]_i_6__3_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__3_n_0 ),
        .I3(\slv_reg6_reg[9] [8]),
        .I4(\GenCntr[15]_i_7__3_n_0 ),
        .I5(data5[8]),
        .O(\GenCntr[8]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_7__3 
       (.I0(\GenCntr_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_8__3 
       (.I0(\GenCntr_reg_n_0_[7] ),
        .O(\GenCntr[8]_i_8__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_9__3 
       (.I0(\GenCntr_reg_n_0_[6] ),
        .O(\GenCntr[8]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \GenCntr[9]_i_1__3 
       (.I0(data5[9]),
        .I1(\GenCntr[15]_i_10__3_n_0 ),
        .I2(\GenCntr[9]_i_2__3_n_0 ),
        .I3(\GenCntr[9]_i_3__3_n_0 ),
        .I4(\GenCntr[9]_i_4__3_n_0 ),
        .I5(\GenCntr[9]_i_5__3_n_0 ),
        .O(\GenCntr[9]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[9]_i_2__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[9]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GenCntr[9]_i_3__3 
       (.I0(\windowcount_reg_n_0_[9] ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2__3_n_0 ),
        .O(\GenCntr[9]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[9]_i_4__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\GenCntr[9]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[9]_i_5__3 
       (.I0(\GenCntr[9]_i_6__3_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__3_n_0 ),
        .I3(\slv_reg6_reg[9] [9]),
        .I4(\GenCntr[15]_i_7__3_n_0 ),
        .I5(data5[9]),
        .O(\GenCntr[9]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \GenCntr[9]_i_6__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\GenCntr[9]_i_6__3_n_0 ));
  FDPE \GenCntr_reg[0] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[0]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]));
  FDPE \GenCntr_reg[10] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[10]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[10] ));
  FDPE \GenCntr_reg[11] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[11]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[11] ));
  FDPE \GenCntr_reg[12] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[12]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[12] ));
  CARRY4 \GenCntr_reg[12]_i_2__3 
       (.CI(\GenCntr_reg[8]_i_4__3_n_0 ),
        .CO({\GenCntr_reg[12]_i_2__3_n_0 ,\GenCntr_reg[12]_i_2__3_n_1 ,\GenCntr_reg[12]_i_2__3_n_2 ,\GenCntr_reg[12]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[12] ,\GenCntr_reg_n_0_[11] ,\GenCntr_reg_n_0_[10] ,\GenCntr_reg_n_0_[9] }),
        .O(data5[12:9]),
        .S({\GenCntr[12]_i_3__3_n_0 ,\GenCntr[12]_i_4__3_n_0 ,\GenCntr[12]_i_5__3_n_0 ,\GenCntr[12]_i_6__3_n_0 }));
  FDPE \GenCntr_reg[13] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[13]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[13] ));
  FDPE \GenCntr_reg[14] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[14]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[14] ));
  FDPE \GenCntr_reg[15] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[15]_i_2__3_n_0 ),
        .PRE(AS[1]),
        .Q(p_0_in20_in));
  CARRY4 \GenCntr_reg[15]_i_12__3 
       (.CI(1'b0),
        .CO({neqOp,\GenCntr_reg[15]_i_12__3_n_1 ,\GenCntr_reg[15]_i_12__3_n_2 ,\GenCntr_reg[15]_i_12__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GenCntr_reg[15]_i_12__3_O_UNCONNECTED [3:0]),
        .S({S,\GenCntr[15]_i_17__3_n_0 ,\GenCntr[15]_i_18__3_n_0 ,\GenCntr[15]_i_19__3_n_0 }));
  CARRY4 \GenCntr_reg[15]_i_9__3 
       (.CI(\GenCntr_reg[12]_i_2__3_n_0 ),
        .CO({\NLW_GenCntr_reg[15]_i_9__3_CO_UNCONNECTED [3:2],\GenCntr_reg[15]_i_9__3_n_2 ,\GenCntr_reg[15]_i_9__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GenCntr_reg_n_0_[14] ,\GenCntr_reg_n_0_[13] }),
        .O({\NLW_GenCntr_reg[15]_i_9__3_O_UNCONNECTED [3],data5[15:13]}),
        .S({1'b0,\GenCntr[15]_i_13__3_n_0 ,\GenCntr[15]_i_14__3_n_0 ,\GenCntr[15]_i_15__3_n_0 }));
  FDPE \GenCntr_reg[1] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[1]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]));
  FDPE \GenCntr_reg[2] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[2]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[2] ));
  FDPE \GenCntr_reg[3] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[3]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]));
  FDPE \GenCntr_reg[4] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[4]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[4] ));
  CARRY4 \GenCntr_reg[4]_i_3__3 
       (.CI(1'b0),
        .CO({\GenCntr_reg[4]_i_3__3_n_0 ,\GenCntr_reg[4]_i_3__3_n_1 ,\GenCntr_reg[4]_i_3__3_n_2 ,\GenCntr_reg[4]_i_3__3_n_3 }),
        .CYINIT(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .DI({\GenCntr_reg_n_0_[4] ,CTRL_SAMPLEINFIRSTBIT_i_reg_0[2],\GenCntr_reg_n_0_[2] ,CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]}),
        .O(data5[4:1]),
        .S({\GenCntr[4]_i_5__3_n_0 ,\GenCntr[4]_i_6__3_n_0 ,\GenCntr[4]_i_7__3_n_0 ,\GenCntr[4]_i_8__3_n_0 }));
  FDPE \GenCntr_reg[5] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[5]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[5] ));
  FDPE \GenCntr_reg[6] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[6]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[6] ));
  FDPE \GenCntr_reg[7] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[7]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[7] ));
  FDPE \GenCntr_reg[8] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[8]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[8] ));
  CARRY4 \GenCntr_reg[8]_i_4__3 
       (.CI(\GenCntr_reg[4]_i_3__3_n_0 ),
        .CO({\GenCntr_reg[8]_i_4__3_n_0 ,\GenCntr_reg[8]_i_4__3_n_1 ,\GenCntr_reg[8]_i_4__3_n_2 ,\GenCntr_reg[8]_i_4__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[8] ,\GenCntr_reg_n_0_[7] ,\GenCntr_reg_n_0_[6] ,\GenCntr_reg_n_0_[5] }),
        .O(data5[8:5]),
        .S({\GenCntr[8]_i_7__3_n_0 ,\GenCntr[8]_i_8__3_n_0 ,\GenCntr[8]_i_9__3_n_0 ,\GenCntr[8]_i_10__3_n_0 }));
  FDPE \GenCntr_reg[9] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[9]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\GenCntr_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h022A02FFFFFFFFFF)) 
    \Maxcount[0]_i_1__3 
       (.I0(p_0_in12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    \Maxcount[10]_i_1__3 
       (.I0(windowcount),
        .I1(Q[2]),
        .I2(end_handshake),
        .I3(Q[3]),
        .I4(\Maxcount[10]_i_3__3_n_0 ),
        .I5(\Maxcount[10]_i_4__3_n_0 ),
        .O(Maxcount));
  LUT6 #(
    .INIT(64'h80A8555580A85554)) 
    \Maxcount[10]_i_2__3 
       (.I0(\Maxcount[10]_i_5__3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_0_in12_in),
        .I5(Q[3]),
        .O(\Maxcount[10]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Maxcount[10]_i_3__3 
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .O(\Maxcount[10]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEF0EE00000000)) 
    \Maxcount[10]_i_4__3 
       (.I0(\Maxcount[10]_i_6__3_n_0 ),
        .I1(\Maxcount[10]_i_7__3_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\alignstate[0]_i_2__3_n_0 ),
        .O(\Maxcount[10]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[10]_i_5__3 
       (.I0(\Maxcount_reg_n_0_[9] ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2__3_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[10]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \Maxcount[10]_i_6__3 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[0]),
        .O(\Maxcount[10]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \Maxcount[10]_i_7__3 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .O(\Maxcount[10]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Maxcount[1]_i_1__3 
       (.I0(\Maxcount[4]_i_2__3_n_0 ),
        .I1(\Maxcount_reg_n_0_[1] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFEAB)) 
    \Maxcount[2]_i_1__3 
       (.I0(\Maxcount[4]_i_2__3_n_0 ),
        .I1(\Maxcount_reg_n_0_[0] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[2] ),
        .O(\Maxcount[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \Maxcount[3]_i_1__3 
       (.I0(\Maxcount[4]_i_2__3_n_0 ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \Maxcount[4]_i_1__3 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .I5(\Maxcount[4]_i_2__3_n_0 ),
        .O(\Maxcount[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h133F1111)) 
    \Maxcount[4]_i_2__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_0_in12_in),
        .O(\Maxcount[4]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \Maxcount[5]_i_1__3 
       (.I0(\Maxcount[9]_i_3__3_n_0 ),
        .I1(\Maxcount[8]_i_2__3_n_0 ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .O(\Maxcount[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \Maxcount[6]_i_1__3 
       (.I0(\Maxcount[9]_i_3__3_n_0 ),
        .I1(\Maxcount_reg_n_0_[5] ),
        .I2(\Maxcount[8]_i_2__3_n_0 ),
        .I3(\Maxcount_reg_n_0_[6] ),
        .O(\Maxcount[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \Maxcount[7]_i_1__3 
       (.I0(\Maxcount[9]_i_3__3_n_0 ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[8]_i_2__3_n_0 ),
        .I3(\Maxcount_reg_n_0_[5] ),
        .I4(\Maxcount_reg_n_0_[7] ),
        .O(\Maxcount[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \Maxcount[8]_i_1__3 
       (.I0(\Maxcount[9]_i_3__3_n_0 ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2__3_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[8]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Maxcount[8]_i_2__3 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[8]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \Maxcount[9]_i_1__3 
       (.I0(\Maxcount_reg_n_0_[8] ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[9]_i_2__3_n_0 ),
        .I3(\Maxcount_reg_n_0_[7] ),
        .I4(\Maxcount_reg_n_0_[9] ),
        .I5(\Maxcount[9]_i_3__3_n_0 ),
        .O(\Maxcount[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[9]_i_2__3 
       (.I0(\Maxcount_reg_n_0_[5] ),
        .I1(\Maxcount_reg_n_0_[3] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .I3(\Maxcount_reg_n_0_[1] ),
        .I4(\Maxcount_reg_n_0_[2] ),
        .I5(\Maxcount_reg_n_0_[4] ),
        .O(\Maxcount[9]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h71710001)) 
    \Maxcount[9]_i_3__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in12_in),
        .O(\Maxcount[9]_i_3__3_n_0 ));
  FDPE \Maxcount_reg[0] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[0]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[0] ));
  FDPE \Maxcount_reg[10] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[10]_i_2__3_n_0 ),
        .PRE(AS[1]),
        .Q(p_0_in12_in));
  FDPE \Maxcount_reg[1] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[1]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[1] ));
  FDPE \Maxcount_reg[2] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[2]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[2] ));
  FDPE \Maxcount_reg[3] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[3]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[3] ));
  FDPE \Maxcount_reg[4] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[4]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[4] ));
  FDPE \Maxcount_reg[5] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[5]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[5] ));
  FDPE \Maxcount_reg[6] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[6]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[6] ));
  FDPE \Maxcount_reg[7] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[7]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[7] ));
  FDPE \Maxcount_reg[8] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[8]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[8] ));
  FDPE \Maxcount_reg[9] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[9]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\Maxcount_reg_n_0_[9] ));
  FDCE REQ_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(ACK_reg),
        .Q(REQ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \SerdesCntr[0]_i_1__3 
       (.I0(\SerdesCntr_reg_n_0_[0] ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[10]_i_1__3 
       (.I0(\SerdesCntr_reg[12]_i_2__3_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[11]_i_1__3 
       (.I0(\SerdesCntr_reg[12]_i_2__3_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[12]_i_1__3 
       (.I0(\SerdesCntr_reg[12]_i_2__3_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_3__3 
       (.I0(\SerdesCntr_reg_n_0_[12] ),
        .O(\SerdesCntr[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_4__3 
       (.I0(\SerdesCntr_reg_n_0_[11] ),
        .O(\SerdesCntr[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_5__3 
       (.I0(\SerdesCntr_reg_n_0_[10] ),
        .O(\SerdesCntr[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_6__3 
       (.I0(\SerdesCntr_reg_n_0_[9] ),
        .O(\SerdesCntr[12]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[13]_i_1__3 
       (.I0(\SerdesCntr_reg[15]_i_3__3_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[14]_i_1__3 
       (.I0(\SerdesCntr_reg[15]_i_3__3_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h000A300A)) 
    \SerdesCntr[15]_i_1__3 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .I3(\serdesseqstate_reg[0]_1 ),
        .I4(\serdesseqstate_reg[0]_0 ),
        .O(selector));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[15]_i_2__3 
       (.I0(\SerdesCntr_reg[15]_i_3__3_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_4__3 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .O(serdesseqstate));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_5__3 
       (.I0(\SerdesCntr_reg_n_0_[14] ),
        .O(\SerdesCntr[15]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_6__3 
       (.I0(\SerdesCntr_reg_n_0_[13] ),
        .O(\SerdesCntr[15]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[1]_i_1__3 
       (.I0(\SerdesCntr_reg[4]_i_2__3_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[2]_i_1__3 
       (.I0(\SerdesCntr_reg[4]_i_2__3_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[3]_i_1__3 
       (.I0(\SerdesCntr_reg[4]_i_2__3_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[4]_i_1__3 
       (.I0(\SerdesCntr_reg[4]_i_2__3_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_3__3 
       (.I0(\SerdesCntr_reg_n_0_[4] ),
        .O(\SerdesCntr[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_4__3 
       (.I0(\SerdesCntr_reg_n_0_[3] ),
        .O(\SerdesCntr[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_5__3 
       (.I0(\SerdesCntr_reg_n_0_[2] ),
        .O(\SerdesCntr[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_6__3 
       (.I0(\SerdesCntr_reg_n_0_[1] ),
        .O(\SerdesCntr[4]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[5]_i_1__3 
       (.I0(\SerdesCntr_reg[8]_i_2__3_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[6]_i_1__3 
       (.I0(\SerdesCntr_reg[8]_i_2__3_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[7]_i_1__3 
       (.I0(\SerdesCntr_reg[8]_i_2__3_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[8]_i_1__3 
       (.I0(\SerdesCntr_reg[8]_i_2__3_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_3__3 
       (.I0(\SerdesCntr_reg_n_0_[8] ),
        .O(\SerdesCntr[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_4__3 
       (.I0(\SerdesCntr_reg_n_0_[7] ),
        .O(\SerdesCntr[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_5__3 
       (.I0(\SerdesCntr_reg_n_0_[6] ),
        .O(\SerdesCntr[8]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_6__3 
       (.I0(\SerdesCntr_reg_n_0_[5] ),
        .O(\SerdesCntr[8]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[9]_i_1__3 
       (.I0(\SerdesCntr_reg[12]_i_2__3_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[9]));
  FDPE \SerdesCntr_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[0]),
        .PRE(AS[1]),
        .Q(\SerdesCntr_reg_n_0_[0] ));
  FDCE \SerdesCntr_reg[10] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[10]),
        .Q(\SerdesCntr_reg_n_0_[10] ));
  FDCE \SerdesCntr_reg[11] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[11]),
        .Q(\SerdesCntr_reg_n_0_[11] ));
  FDCE \SerdesCntr_reg[12] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[12]),
        .Q(\SerdesCntr_reg_n_0_[12] ));
  CARRY4 \SerdesCntr_reg[12]_i_2__3 
       (.CI(\SerdesCntr_reg[8]_i_2__3_n_0 ),
        .CO({\SerdesCntr_reg[12]_i_2__3_n_0 ,\SerdesCntr_reg[12]_i_2__3_n_1 ,\SerdesCntr_reg[12]_i_2__3_n_2 ,\SerdesCntr_reg[12]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[12] ,\SerdesCntr_reg_n_0_[11] ,\SerdesCntr_reg_n_0_[10] ,\SerdesCntr_reg_n_0_[9] }),
        .O({\SerdesCntr_reg[12]_i_2__3_n_4 ,\SerdesCntr_reg[12]_i_2__3_n_5 ,\SerdesCntr_reg[12]_i_2__3_n_6 ,\SerdesCntr_reg[12]_i_2__3_n_7 }),
        .S({\SerdesCntr[12]_i_3__3_n_0 ,\SerdesCntr[12]_i_4__3_n_0 ,\SerdesCntr[12]_i_5__3_n_0 ,\SerdesCntr[12]_i_6__3_n_0 }));
  FDCE \SerdesCntr_reg[13] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[13]),
        .Q(\SerdesCntr_reg_n_0_[13] ));
  FDCE \SerdesCntr_reg[14] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[14]),
        .Q(\SerdesCntr_reg_n_0_[14] ));
  FDCE \SerdesCntr_reg[15] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[1]),
        .D(p_0_in[15]),
        .Q(\serdesseqstate_reg[0]_0 ));
  CARRY4 \SerdesCntr_reg[15]_i_3__3 
       (.CI(\SerdesCntr_reg[12]_i_2__3_n_0 ),
        .CO({\NLW_SerdesCntr_reg[15]_i_3__3_CO_UNCONNECTED [3:2],\SerdesCntr_reg[15]_i_3__3_n_2 ,\SerdesCntr_reg[15]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SerdesCntr_reg_n_0_[14] ,\SerdesCntr_reg_n_0_[13] }),
        .O({\NLW_SerdesCntr_reg[15]_i_3__3_O_UNCONNECTED [3],\SerdesCntr_reg[15]_i_3__3_n_5 ,\SerdesCntr_reg[15]_i_3__3_n_6 ,\SerdesCntr_reg[15]_i_3__3_n_7 }),
        .S({1'b0,serdesseqstate,\SerdesCntr[15]_i_5__3_n_0 ,\SerdesCntr[15]_i_6__3_n_0 }));
  FDPE \SerdesCntr_reg[1] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[1]),
        .PRE(AS[1]),
        .Q(\SerdesCntr_reg_n_0_[1] ));
  FDCE \SerdesCntr_reg[2] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[1]),
        .D(p_0_in[2]),
        .Q(\SerdesCntr_reg_n_0_[2] ));
  FDCE \SerdesCntr_reg[3] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[1]),
        .D(p_0_in[3]),
        .Q(\SerdesCntr_reg_n_0_[3] ));
  FDCE \SerdesCntr_reg[4] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[1]),
        .D(p_0_in[4]),
        .Q(\SerdesCntr_reg_n_0_[4] ));
  CARRY4 \SerdesCntr_reg[4]_i_2__3 
       (.CI(1'b0),
        .CO({\SerdesCntr_reg[4]_i_2__3_n_0 ,\SerdesCntr_reg[4]_i_2__3_n_1 ,\SerdesCntr_reg[4]_i_2__3_n_2 ,\SerdesCntr_reg[4]_i_2__3_n_3 }),
        .CYINIT(\SerdesCntr_reg_n_0_[0] ),
        .DI({\SerdesCntr_reg_n_0_[4] ,\SerdesCntr_reg_n_0_[3] ,\SerdesCntr_reg_n_0_[2] ,\SerdesCntr_reg_n_0_[1] }),
        .O({\SerdesCntr_reg[4]_i_2__3_n_4 ,\SerdesCntr_reg[4]_i_2__3_n_5 ,\SerdesCntr_reg[4]_i_2__3_n_6 ,\SerdesCntr_reg[4]_i_2__3_n_7 }),
        .S({\SerdesCntr[4]_i_3__3_n_0 ,\SerdesCntr[4]_i_4__3_n_0 ,\SerdesCntr[4]_i_5__3_n_0 ,\SerdesCntr[4]_i_6__3_n_0 }));
  FDCE \SerdesCntr_reg[5] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[5]),
        .Q(\SerdesCntr_reg_n_0_[5] ));
  FDCE \SerdesCntr_reg[6] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[6]),
        .Q(\SerdesCntr_reg_n_0_[6] ));
  FDCE \SerdesCntr_reg[7] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[7]),
        .Q(\SerdesCntr_reg_n_0_[7] ));
  FDCE \SerdesCntr_reg[8] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[8]),
        .Q(\SerdesCntr_reg_n_0_[8] ));
  CARRY4 \SerdesCntr_reg[8]_i_2__3 
       (.CI(\SerdesCntr_reg[4]_i_2__3_n_0 ),
        .CO({\SerdesCntr_reg[8]_i_2__3_n_0 ,\SerdesCntr_reg[8]_i_2__3_n_1 ,\SerdesCntr_reg[8]_i_2__3_n_2 ,\SerdesCntr_reg[8]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[8] ,\SerdesCntr_reg_n_0_[7] ,\SerdesCntr_reg_n_0_[6] ,\SerdesCntr_reg_n_0_[5] }),
        .O({\SerdesCntr_reg[8]_i_2__3_n_4 ,\SerdesCntr_reg[8]_i_2__3_n_5 ,\SerdesCntr_reg[8]_i_2__3_n_6 ,\SerdesCntr_reg[8]_i_2__3_n_7 }),
        .S({\SerdesCntr[8]_i_3__3_n_0 ,\SerdesCntr[8]_i_4__3_n_0 ,\SerdesCntr[8]_i_5__3_n_0 ,\SerdesCntr[8]_i_6__3_n_0 }));
  FDCE \SerdesCntr_reg[9] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[0]),
        .D(p_0_in[9]),
        .Q(\SerdesCntr_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \TimeOutCntr[0]_i_1__3 
       (.I0(p_0_in16_in),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(ACK),
        .I3(\handshakestate_reg[0]_1 ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1DFF1DFFFF)) 
    \TimeOutCntr[1]_i_1__3 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .I4(\TimeOutCntr_reg_n_0_[1] ),
        .I5(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \TimeOutCntr[2]_i_1__3 
       (.I0(\TimeOutCntr[5]_i_3__3_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .O(\TimeOutCntr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \TimeOutCntr[3]_i_1__3 
       (.I0(\TimeOutCntr[5]_i_3__3_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[3] ),
        .I2(\TimeOutCntr_reg_n_0_[1] ),
        .I3(\TimeOutCntr_reg_n_0_[0] ),
        .I4(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \TimeOutCntr[4]_i_1__3 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[3] ),
        .I5(\TimeOutCntr[5]_i_3__3_n_0 ),
        .O(\TimeOutCntr[4]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \TimeOutCntr[5]_i_1__3 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(\handshakestate_reg[0]_1 ),
        .I2(\handshakestate_reg[0]_2 ),
        .O(\TimeOutCntr[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \TimeOutCntr[5]_i_2__3 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr[5]_i_3__3_n_0 ),
        .I2(\TimeOutCntr_reg_n_0_[3] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .I5(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFF1D)) 
    \TimeOutCntr[5]_i_3__3 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .O(\TimeOutCntr[5]_i_3__3_n_0 ));
  FDPE \TimeOutCntr_reg[0] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__3_n_0 ),
        .D(\TimeOutCntr[0]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\TimeOutCntr_reg_n_0_[0] ));
  FDPE \TimeOutCntr_reg[1] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__3_n_0 ),
        .D(\TimeOutCntr[1]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\TimeOutCntr_reg_n_0_[1] ));
  FDPE \TimeOutCntr_reg[2] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__3_n_0 ),
        .D(\TimeOutCntr[2]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\TimeOutCntr_reg_n_0_[2] ));
  FDPE \TimeOutCntr_reg[3] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__3_n_0 ),
        .D(\TimeOutCntr[3]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\TimeOutCntr_reg_n_0_[3] ));
  FDPE \TimeOutCntr_reg[4] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__3_n_0 ),
        .D(\TimeOutCntr[4]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\TimeOutCntr_reg_n_0_[4] ));
  FDCE \TimeOutCntr_reg[5] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__3_n_0 ),
        .CLR(AS[0]),
        .D(\TimeOutCntr[5]_i_2__3_n_0 ),
        .Q(p_0_in16_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF1A1F0000)) 
    \alignstate[0]_i_1__3 
       (.I0(Q[1]),
        .I1(p_0_in20_in),
        .I2(Q[0]),
        .I3(p_0_in__0),
        .I4(\alignstate[0]_i_2__3_n_0 ),
        .I5(\alignstate[0]_i_3__3_n_0 ),
        .O(\alignstate[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \alignstate[0]_i_2__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\alignstate[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0CCFF0FF000000FA)) 
    \alignstate[0]_i_3__3 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h8A888A8A8A888A88)) 
    \alignstate[1]_i_1__3 
       (.I0(\alignstate[1]_i_2__3_n_0 ),
        .I1(\alignstate[1]_i_3__3_n_0 ),
        .I2(Q[2]),
        .I3(\alignstate[1]_i_4__3_n_0 ),
        .I4(\GenCntr[9]_i_2__3_n_0 ),
        .I5(eqOp0_out),
        .O(\alignstate[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDF7F0F0FFFFF0)) 
    \alignstate[1]_i_2__3 
       (.I0(p_0_in12_in),
        .I1(p_0_in20_in),
        .I2(\alignstate[1]_i_5__3_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\alignstate[1]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h2C00FFFF)) 
    \alignstate[1]_i_3__3 
       (.I0(CO),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\alignstate[1]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \alignstate[1]_i_4__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .O(\alignstate[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \alignstate[1]_i_5__3 
       (.I0(Q[3]),
        .I1(p_0_in12_in),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(edge_int_or),
        .I5(\alignstate[1]_i_6__3_n_0 ),
        .O(\alignstate[1]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \alignstate[1]_i_6__3 
       (.I0(Q[0]),
        .I1(p_0_in__0),
        .O(\alignstate[1]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFEAAAEAAFEAAAEA)) 
    \alignstate[2]_i_1__3 
       (.I0(\alignstate[2]_i_2__3_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CO),
        .O(\alignstate[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \alignstate[2]_i_2__3 
       (.I0(Q[3]),
        .I1(\alignstate[2]_i_4__3_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\slv_reg4_reg[2]_1 [0]),
        .O(\alignstate[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F02000F00020)) 
    \alignstate[2]_i_4__3 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(p_0_in20_in),
        .O(\alignstate[2]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h557F5555)) 
    \alignstate[3]_i_10__3 
       (.I0(end_handshake),
        .I1(CO),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\alignstate[3]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0004FFFFFFFF)) 
    \alignstate[3]_i_11__3 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\alignstate[3]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_12__3 
       (.I0(data_init[0]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_12__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_13__3 
       (.I0(data_init[7]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[9]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[8]),
        .O(\alignstate[3]_i_13__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_14__3 
       (.I0(data_init[5]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[6]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[4]),
        .O(\alignstate[3]_i_14__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_15__3 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[2]),
        .I2(CTRL_DATA[1]),
        .I3(data_init[2]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[1]),
        .O(\alignstate[3]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_16__3 
       (.I0(data_init[1]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_16__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_17__3 
       (.I0(data_init[8]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[0]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[9]),
        .O(\alignstate[3]_i_17__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_18__3 
       (.I0(data_init[6]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[7]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[5]),
        .O(\alignstate[3]_i_18__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_19__3 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[1]),
        .I2(CTRL_DATA[2]),
        .I3(data_init[4]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[2]),
        .O(\alignstate[3]_i_19__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \alignstate[3]_i_1__3 
       (.I0(Q[0]),
        .I1(\alignstate[3]_i_3__3_n_0 ),
        .I2(\alignstate[3]_i_4__3_n_0 ),
        .I3(\alignstate[3]_i_5__3_n_0 ),
        .I4(\alignstate[3]_i_6__3_n_0 ),
        .O(alignstate));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE0000)) 
    \alignstate[3]_i_2__3 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(eqOp0_out),
        .I4(\GenCntr[9]_i_4__3_n_0 ),
        .I5(\alignstate[3]_i_9__3_n_0 ),
        .O(\alignstate[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \alignstate[3]_i_3__3 
       (.I0(p_0_in12_in),
        .I1(Q[2]),
        .I2(eqOp0_out),
        .I3(Q[1]),
        .I4(eqOp2_out),
        .I5(\alignstate[3]_i_10__3_n_0 ),
        .O(\alignstate[3]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    \alignstate[3]_i_4__3 
       (.I0(Q[2]),
        .I1(p_0_in20_in),
        .I2(\GenCntr[15]_i_10__3_n_0 ),
        .I3(end_handshake),
        .I4(Q[3]),
        .O(\alignstate[3]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h1111111000001110)) 
    \alignstate[3]_i_5__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_align_i),
        .I4(Q[0]),
        .I5(end_handshake),
        .O(\alignstate[3]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFE0FF)) 
    \alignstate[3]_i_6__3 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\alignstate[3]_i_11__3_n_0 ),
        .O(\alignstate[3]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF0000F0000005)) 
    \alignstate[3]_i_9__3 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[3]_i_9__3_n_0 ));
  FDCE \alignstate_reg[0] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(AS[1]),
        .D(\alignstate[0]_i_1__3_n_0 ),
        .Q(Q[0]));
  FDCE \alignstate_reg[1] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(AS[1]),
        .D(\alignstate[1]_i_1__3_n_0 ),
        .Q(Q[1]));
  FDCE \alignstate_reg[2] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(AS[1]),
        .D(\alignstate[2]_i_1__3_n_0 ),
        .Q(Q[2]));
  FDCE \alignstate_reg[3] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(AS[1]),
        .D(\alignstate[3]_i_2__3_n_0 ),
        .Q(Q[3]));
  CARRY4 \alignstate_reg[3]_i_7__3 
       (.CI(1'b0),
        .CO({eqOp2_out,\alignstate_reg[3]_i_7__3_n_1 ,\alignstate_reg[3]_i_7__3_n_2 ,\alignstate_reg[3]_i_7__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_7__3_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_12__3_n_0 ,\alignstate[3]_i_13__3_n_0 ,\alignstate[3]_i_14__3_n_0 ,\alignstate[3]_i_15__3_n_0 }));
  CARRY4 \alignstate_reg[3]_i_8__3 
       (.CI(1'b0),
        .CO({eqOp0_out,\alignstate_reg[3]_i_8__3_n_1 ,\alignstate_reg[3]_i_8__3_n_2 ,\alignstate_reg[3]_i_8__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_8__3_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_16__3_n_0 ,\alignstate[3]_i_17__3_n_0 ,\alignstate[3]_i_18__3_n_0 ,\alignstate[3]_i_19__3_n_0 }));
  FDCE busy_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(start_align_i_reg_0),
        .Q(busy_align_i));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data_init[9]_i_1__3 
       (.I0(edge_int_or),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in__0),
        .I5(Q[0]),
        .O(edge_init));
  FDCE \data_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[0]),
        .Q(data_init[0]));
  FDCE \data_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[1]),
        .Q(data_init[1]));
  FDCE \data_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[2]),
        .Q(data_init[2]));
  FDCE \data_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[3]),
        .Q(data_init[3]));
  FDCE \data_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[4]),
        .Q(data_init[4]));
  FDCE \data_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[5]),
        .Q(data_init[5]));
  FDCE \data_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[6]),
        .Q(data_init[6]));
  FDCE \data_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[7]),
        .Q(data_init[7]));
  FDCE \data_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[8]),
        .Q(data_init[8]));
  FDCE \data_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(CTRL_DATA[9]),
        .Q(data_init[9]));
  FDCE \edge_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[0]),
        .Q(\edge_init_reg_n_0_[0] ));
  FDCE \edge_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[1]),
        .Q(\edge_init_reg_n_0_[1] ));
  FDCE \edge_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[2]),
        .Q(\edge_init_reg_n_0_[2] ));
  FDCE \edge_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[3]),
        .Q(\edge_init_reg_n_0_[3] ));
  FDCE \edge_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[4]),
        .Q(\edge_init_reg_n_0_[4] ));
  FDCE \edge_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[5]),
        .Q(\edge_init_reg_n_0_[5] ));
  FDCE \edge_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[6]),
        .Q(\edge_init_reg_n_0_[6] ));
  FDCE \edge_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[7]),
        .Q(\edge_init_reg_n_0_[7] ));
  FDCE \edge_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[8]),
        .Q(\edge_init_reg_n_0_[8] ));
  FDCE \edge_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS[0]),
        .D(D[9]),
        .Q(\GenCntr_reg[1]_0 ));
  FDRE edge_int_or_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(edge_int_or_reg_0),
        .Q(edge_int_or),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    edge_tmp_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(start_handshake_reg_0),
        .Q(edge_tmp),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4064)) 
    end_handshake_i_1__3
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(p_0_in16_in),
        .I3(ACK),
        .O(end_handshake_i_1__3_n_0));
  FDCE end_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(end_handshake_i_1__3_n_0),
        .Q(end_handshake));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h00005702)) 
    \handshakestate[0]_i_1__3 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_0 ),
        .I4(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    \handshakestate[1]_i_1__3 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[1]_i_1__3_n_0 ));
  FDCE \handshakestate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(\handshakestate[0]_i_1__3_n_0 ),
        .Q(\handshakestate_reg[0]_1 ));
  FDCE \handshakestate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(\handshakestate[1]_i_1__3_n_0 ),
        .Q(\handshakestate_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \retrycntr[0]_i_1__3 
       (.I0(Q[2]),
        .I1(\retrycntr_reg_n_0_[0] ),
        .O(\retrycntr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[10]_i_1__3 
       (.I0(\retrycntr_reg[12]_i_2__3_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[11]_i_1__3 
       (.I0(\retrycntr_reg[12]_i_2__3_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[12]_i_1__3 
       (.I0(\retrycntr_reg[12]_i_2__3_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[12]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_3__3 
       (.I0(\retrycntr_reg_n_0_[12] ),
        .O(\retrycntr[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_4__3 
       (.I0(\retrycntr_reg_n_0_[11] ),
        .O(\retrycntr[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_5__3 
       (.I0(\retrycntr_reg_n_0_[10] ),
        .O(\retrycntr[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_6__3 
       (.I0(\retrycntr_reg_n_0_[9] ),
        .O(\retrycntr[12]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[13]_i_1__3 
       (.I0(\retrycntr_reg[15]_i_6__3_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[14]_i_1__3 
       (.I0(\retrycntr_reg[15]_i_6__3_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[14]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0044C044)) 
    \retrycntr[15]_i_1__3 
       (.I0(\retrycntr[15]_i_3__3_n_0 ),
        .I1(\alignstate[0]_i_2__3_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(\retrycntr[15]_i_4__3_n_0 ),
        .I5(\retrycntr[15]_i_5__3_n_0 ),
        .O(retrycntr));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[15]_i_2__3 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[15]_i_6__3_n_5 ),
        .O(\retrycntr[15]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hEE2EEEEE)) 
    \retrycntr[15]_i_3__3 
       (.I0(p_0_in__0),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(p_0_in20_in),
        .I4(neqOp),
        .O(\retrycntr[15]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \retrycntr[15]_i_4__3 
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(\retrycntr[15]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \retrycntr[15]_i_5__3 
       (.I0(start_align_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\retrycntr[15]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_7__3 
       (.I0(p_0_in__0),
        .O(\retrycntr[15]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_8__3 
       (.I0(\retrycntr_reg_n_0_[14] ),
        .O(\retrycntr[15]_i_8__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_9__3 
       (.I0(\retrycntr_reg_n_0_[13] ),
        .O(\retrycntr[15]_i_9__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[1]_i_1__3 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[4]_i_2__3_n_7 ),
        .O(\retrycntr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[2]_i_1__3 
       (.I0(\retrycntr_reg[4]_i_2__3_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[2]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[3]_i_1__3 
       (.I0(\retrycntr_reg[4]_i_2__3_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[4]_i_1__3 
       (.I0(\retrycntr_reg[4]_i_2__3_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[4]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_3__3 
       (.I0(\retrycntr_reg_n_0_[4] ),
        .O(\retrycntr[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_4__3 
       (.I0(\retrycntr_reg_n_0_[3] ),
        .O(\retrycntr[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_5__3 
       (.I0(\retrycntr_reg_n_0_[2] ),
        .O(\retrycntr[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_6__3 
       (.I0(\retrycntr_reg_n_0_[1] ),
        .O(\retrycntr[4]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[5]_i_1__3 
       (.I0(\retrycntr_reg[8]_i_2__3_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[6]_i_1__3 
       (.I0(\retrycntr_reg[8]_i_2__3_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[7]_i_1__3 
       (.I0(\retrycntr_reg[8]_i_2__3_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[8]_i_1__3 
       (.I0(\retrycntr_reg[8]_i_2__3_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[8]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_3__3 
       (.I0(\retrycntr_reg_n_0_[8] ),
        .O(\retrycntr[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_4__3 
       (.I0(\retrycntr_reg_n_0_[7] ),
        .O(\retrycntr[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_5__3 
       (.I0(\retrycntr_reg_n_0_[6] ),
        .O(\retrycntr[8]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_6__3 
       (.I0(\retrycntr_reg_n_0_[5] ),
        .O(\retrycntr[8]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[9]_i_1__3 
       (.I0(\retrycntr_reg[12]_i_2__3_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[9]_i_1__3_n_0 ));
  FDPE \retrycntr_reg[0] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[0]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\retrycntr_reg_n_0_[0] ));
  FDPE \retrycntr_reg[10] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[10]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[10] ));
  FDPE \retrycntr_reg[11] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[11]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[11] ));
  FDPE \retrycntr_reg[12] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[12]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[12] ));
  CARRY4 \retrycntr_reg[12]_i_2__3 
       (.CI(\retrycntr_reg[8]_i_2__3_n_0 ),
        .CO({\retrycntr_reg[12]_i_2__3_n_0 ,\retrycntr_reg[12]_i_2__3_n_1 ,\retrycntr_reg[12]_i_2__3_n_2 ,\retrycntr_reg[12]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[12] ,\retrycntr_reg_n_0_[11] ,\retrycntr_reg_n_0_[10] ,\retrycntr_reg_n_0_[9] }),
        .O({\retrycntr_reg[12]_i_2__3_n_4 ,\retrycntr_reg[12]_i_2__3_n_5 ,\retrycntr_reg[12]_i_2__3_n_6 ,\retrycntr_reg[12]_i_2__3_n_7 }),
        .S({\retrycntr[12]_i_3__3_n_0 ,\retrycntr[12]_i_4__3_n_0 ,\retrycntr[12]_i_5__3_n_0 ,\retrycntr[12]_i_6__3_n_0 }));
  FDPE \retrycntr_reg[13] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[13]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[13] ));
  FDPE \retrycntr_reg[14] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[14]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[14] ));
  FDPE \retrycntr_reg[15] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[15]_i_2__3_n_0 ),
        .PRE(AS[1]),
        .Q(p_0_in__0));
  CARRY4 \retrycntr_reg[15]_i_6__3 
       (.CI(\retrycntr_reg[12]_i_2__3_n_0 ),
        .CO({\NLW_retrycntr_reg[15]_i_6__3_CO_UNCONNECTED [3:2],\retrycntr_reg[15]_i_6__3_n_2 ,\retrycntr_reg[15]_i_6__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\retrycntr_reg_n_0_[14] ,\retrycntr_reg_n_0_[13] }),
        .O({\NLW_retrycntr_reg[15]_i_6__3_O_UNCONNECTED [3],\retrycntr_reg[15]_i_6__3_n_5 ,\retrycntr_reg[15]_i_6__3_n_6 ,\retrycntr_reg[15]_i_6__3_n_7 }),
        .S({1'b0,\retrycntr[15]_i_7__3_n_0 ,\retrycntr[15]_i_8__3_n_0 ,\retrycntr[15]_i_9__3_n_0 }));
  FDPE \retrycntr_reg[1] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[1]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\retrycntr_reg_n_0_[1] ));
  FDPE \retrycntr_reg[2] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[2]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\retrycntr_reg_n_0_[2] ));
  FDPE \retrycntr_reg[3] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[3]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\retrycntr_reg_n_0_[3] ));
  FDPE \retrycntr_reg[4] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[4]_i_1__3_n_0 ),
        .PRE(AS[1]),
        .Q(\retrycntr_reg_n_0_[4] ));
  CARRY4 \retrycntr_reg[4]_i_2__3 
       (.CI(1'b0),
        .CO({\retrycntr_reg[4]_i_2__3_n_0 ,\retrycntr_reg[4]_i_2__3_n_1 ,\retrycntr_reg[4]_i_2__3_n_2 ,\retrycntr_reg[4]_i_2__3_n_3 }),
        .CYINIT(\retrycntr_reg_n_0_[0] ),
        .DI({\retrycntr_reg_n_0_[4] ,\retrycntr_reg_n_0_[3] ,\retrycntr_reg_n_0_[2] ,\retrycntr_reg_n_0_[1] }),
        .O({\retrycntr_reg[4]_i_2__3_n_4 ,\retrycntr_reg[4]_i_2__3_n_5 ,\retrycntr_reg[4]_i_2__3_n_6 ,\retrycntr_reg[4]_i_2__3_n_7 }),
        .S({\retrycntr[4]_i_3__3_n_0 ,\retrycntr[4]_i_4__3_n_0 ,\retrycntr[4]_i_5__3_n_0 ,\retrycntr[4]_i_6__3_n_0 }));
  FDPE \retrycntr_reg[5] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[5]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[5] ));
  FDPE \retrycntr_reg[6] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[6]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[6] ));
  FDPE \retrycntr_reg[7] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[7]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[7] ));
  FDPE \retrycntr_reg[8] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[8]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[8] ));
  CARRY4 \retrycntr_reg[8]_i_2__3 
       (.CI(\retrycntr_reg[4]_i_2__3_n_0 ),
        .CO({\retrycntr_reg[8]_i_2__3_n_0 ,\retrycntr_reg[8]_i_2__3_n_1 ,\retrycntr_reg[8]_i_2__3_n_2 ,\retrycntr_reg[8]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[8] ,\retrycntr_reg_n_0_[7] ,\retrycntr_reg_n_0_[6] ,\retrycntr_reg_n_0_[5] }),
        .O({\retrycntr_reg[8]_i_2__3_n_4 ,\retrycntr_reg[8]_i_2__3_n_5 ,\retrycntr_reg[8]_i_2__3_n_6 ,\retrycntr_reg[8]_i_2__3_n_7 }),
        .S({\retrycntr[8]_i_3__3_n_0 ,\retrycntr[8]_i_4__3_n_0 ,\retrycntr[8]_i_5__3_n_0 ,\retrycntr[8]_i_6__3_n_0 }));
  FDPE \retrycntr_reg[9] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[9]_i_1__3_n_0 ),
        .PRE(AS[0]),
        .Q(\retrycntr_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \selector[0]_i_1__3 
       (.I0(\serdesseqstate_reg[0]_2 ),
        .I1(\selector_reg[0]_0 ),
        .O(\selector[0]_i_1__3_n_0 ));
  FDCE \selector_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AS[1]),
        .D(\selector[0]_i_1__3_n_0 ),
        .Q(\selector_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hF433F400)) 
    \serdesseqstate[0]_i_1__3 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .I1(\serdesseqstate_reg[0]_1 ),
        .I2(busy_align_i),
        .I3(\serdesseqstate_reg[0]_2 ),
        .I4(\slv_reg4_reg[2]_1 [1]),
        .O(\serdesseqstate[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \serdesseqstate[1]_i_1__3 
       (.I0(\serdesseqstate_reg[0]_1 ),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .O(\serdesseqstate[1]_i_1__3_n_0 ));
  FDCE \serdesseqstate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\serdesseqstate[0]_i_1__3_n_0 ),
        .Q(\serdesseqstate_reg[0]_1 ));
  FDCE \serdesseqstate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(\serdesseqstate[1]_i_1__3_n_0 ),
        .Q(\serdesseqstate_reg[0]_2 ));
  FDCE start_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[1]),
        .D(selector),
        .Q(start_align_i));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    start_handshake_i_1__3
       (.I0(start_handshake_i_2__3_n_0),
        .I1(Q[3]),
        .I2(start_handshake_i_3__3_n_0),
        .O(start_handshake));
  LUT6 #(
    .INIT(64'h000000008A8A8A88)) 
    start_handshake_i_2__3
       (.I0(start_handshake_i_4__3_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(start_align_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(start_handshake_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h031F5F3F00005000)) 
    start_handshake_i_3__3
       (.I0(CO),
        .I1(p_0_in20_in),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(end_handshake),
        .O(start_handshake_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF5F55F557777)) 
    start_handshake_i_4__3
       (.I0(Q[2]),
        .I1(p_0_in__0),
        .I2(p_0_in20_in),
        .I3(end_handshake),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(start_handshake_i_4__3_n_0));
  FDCE start_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(start_handshake),
        .Q(\handshakestate_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \windowcount[0]_i_1__3 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .O(\windowcount[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \windowcount[1]_i_1__3 
       (.I0(\windowcount_reg_n_0_[0] ),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(Q[3]),
        .O(\windowcount[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \windowcount[2]_i_1__3 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(\windowcount_reg_n_0_[0] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .O(\windowcount[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \windowcount[3]_i_1__3 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \windowcount[4]_i_1__3 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[4] ),
        .O(\windowcount[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \windowcount[5]_i_1__3 
       (.I0(Q[3]),
        .I1(\windowcount[5]_i_2__3_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[0] ),
        .I4(\windowcount_reg_n_0_[4] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \windowcount[5]_i_2__3 
       (.I0(\windowcount_reg_n_0_[2] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \windowcount[6]_i_1__3 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5__3_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .O(\windowcount[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \windowcount[7]_i_1__3 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5__3_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount_reg_n_0_[7] ),
        .O(\windowcount[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \windowcount[8]_i_1__3 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[7] ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount[9]_i_5__3_n_0 ),
        .I4(\windowcount_reg_n_0_[8] ),
        .O(\windowcount[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F880088)) 
    \windowcount[9]_i_1__3 
       (.I0(\windowcount[9]_i_3__3_n_0 ),
        .I1(start_align_i),
        .I2(\windowcount[9]_i_4__3_n_0 ),
        .I3(Q[3]),
        .I4(end_handshake),
        .I5(Q[2]),
        .O(windowcount));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \windowcount[9]_i_2__3 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\windowcount[9]_i_5__3_n_0 ),
        .I3(\windowcount_reg_n_0_[6] ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\windowcount_reg_n_0_[9] ),
        .O(\windowcount[9]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \windowcount[9]_i_3__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\windowcount[9]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFFEE0FFF)) 
    \windowcount[9]_i_4__3 
       (.I0(p_0_in12_in),
        .I1(eqOp0_out),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\windowcount[9]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \windowcount[9]_i_5__3 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[9]_i_5__3_n_0 ));
  FDCE \windowcount_reg[0] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[0]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[0] ));
  FDCE \windowcount_reg[1] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[1]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[1] ));
  FDCE \windowcount_reg[2] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[2]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[2] ));
  FDCE \windowcount_reg[3] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[3]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[3] ));
  FDCE \windowcount_reg[4] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[4]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[4] ));
  FDCE \windowcount_reg[5] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[5]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[5] ));
  FDCE \windowcount_reg[6] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[6]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[6] ));
  FDCE \windowcount_reg[7] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[7]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[7] ));
  FDCE \windowcount_reg[8] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[8]_i_1__3_n_0 ),
        .Q(\windowcount_reg_n_0_[8] ));
  FDCE \windowcount_reg[9] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(AS[1]),
        .D(\windowcount[9]_i_2__3_n_0 ),
        .Q(\windowcount_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "iserdes_control" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_control_12
   (start_align_i,
    end_handshake,
    \handshakestate_reg[0]_0 ,
    \selector_reg[0]_0 ,
    edge_tmp,
    edge_int_or,
    busy_align_i,
    ALIGN_BUSY37_out,
    REQ,
    CTRL_RESET,
    CTRL_INC,
    CTRL_CE,
    CTRL_BITSLIP,
    CTRL_SAMPLEINFIRSTBIT_i,
    SAMPLEINFIRSTBIT36_out,
    CTRL_SAMPLEINLASTBIT_i,
    SAMPLEINLASTBIT35_out,
    CTRL_SAMPLEINOTHERBIT_i_reg_0,
    SAMPLEINOTHERBIT34_out,
    CTRL_FIFO_RESET,
    Q,
    CTRL_SAMPLEINLASTBIT_i_reg_0,
    CTRL_SAMPLEINFIRSTBIT_i_reg_0,
    CTRL_CE_reg_0,
    CTRL_INC_reg_0,
    CTRL_INC_reg_1,
    CTRL_RESET_reg_0,
    CTRL_RESET_reg_1,
    CTRL_RESET_reg_2,
    CTRL_SAMPLEINOTHERBIT_i,
    CTRL_SAMPLEINLASTBIT_i_reg_1,
    CTRL_BITSLIP_reg_0,
    \serdesseqstate_reg[0]_0 ,
    \serdesseqstate_reg[0]_1 ,
    \serdesseqstate_reg[0]_2 ,
    \GenCntr_reg[1]_0 ,
    \handshakestate_reg[0]_1 ,
    \handshakestate_reg[0]_2 ,
    vita_clk,
    \slv_reg4_reg[0]_rep__6 ,
    AR,
    start_handshake_reg_0,
    edge_int_or_reg_0,
    start_align_i_reg_0,
    \slv_reg4_reg[2] ,
    ACK_reg,
    CTRL_RESET_reg_3,
    \alignstate_reg[3]_0 ,
    \alignstate_reg[3]_1 ,
    \alignstate_reg[1]_0 ,
    \alignstate_reg[2]_0 ,
    CTRL_SAMPLEINFIRSTBIT_i_reg_1,
    \alignstate_reg[2]_1 ,
    CTRL_SAMPLEINLASTBIT_i_reg_2,
    \alignstate_reg[2]_2 ,
    CTRL_SAMPLEINOTHERBIT_i_reg_1,
    \slv_reg4_reg[2]_0 ,
    CO,
    \slv_reg4_reg[2]_1 ,
    CTRL_DATA,
    D,
    \slv_reg6_reg[9] ,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    S,
    \CTRL_DATA_reg[6] ,
    \compare_reg[7][9] ,
    \compare_reg[3][9] ,
    AS,
    ACK);
  output start_align_i;
  output end_handshake;
  output \handshakestate_reg[0]_0 ;
  output \selector_reg[0]_0 ;
  output edge_tmp;
  output edge_int_or;
  output busy_align_i;
  output ALIGN_BUSY37_out;
  output REQ;
  output CTRL_RESET;
  output CTRL_INC;
  output CTRL_CE;
  output CTRL_BITSLIP;
  output CTRL_SAMPLEINFIRSTBIT_i;
  output SAMPLEINFIRSTBIT36_out;
  output CTRL_SAMPLEINLASTBIT_i;
  output SAMPLEINLASTBIT35_out;
  output CTRL_SAMPLEINOTHERBIT_i_reg_0;
  output SAMPLEINOTHERBIT34_out;
  output CTRL_FIFO_RESET;
  output [3:0]Q;
  output CTRL_SAMPLEINLASTBIT_i_reg_0;
  output [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  output CTRL_CE_reg_0;
  output CTRL_INC_reg_0;
  output CTRL_INC_reg_1;
  output CTRL_RESET_reg_0;
  output CTRL_RESET_reg_1;
  output CTRL_RESET_reg_2;
  output CTRL_SAMPLEINOTHERBIT_i;
  output CTRL_SAMPLEINLASTBIT_i_reg_1;
  output CTRL_BITSLIP_reg_0;
  output [0:0]\serdesseqstate_reg[0]_0 ;
  output \serdesseqstate_reg[0]_1 ;
  output \serdesseqstate_reg[0]_2 ;
  output [0:0]\GenCntr_reg[1]_0 ;
  output \handshakestate_reg[0]_1 ;
  output \handshakestate_reg[0]_2 ;
  input vita_clk;
  input [2:0]\slv_reg4_reg[0]_rep__6 ;
  input [0:0]AR;
  input start_handshake_reg_0;
  input edge_int_or_reg_0;
  input start_align_i_reg_0;
  input \slv_reg4_reg[2] ;
  input ACK_reg;
  input CTRL_RESET_reg_3;
  input \alignstate_reg[3]_0 ;
  input \alignstate_reg[3]_1 ;
  input \alignstate_reg[1]_0 ;
  input \alignstate_reg[2]_0 ;
  input CTRL_SAMPLEINFIRSTBIT_i_reg_1;
  input \alignstate_reg[2]_1 ;
  input CTRL_SAMPLEINLASTBIT_i_reg_2;
  input \alignstate_reg[2]_2 ;
  input CTRL_SAMPLEINOTHERBIT_i_reg_1;
  input \slv_reg4_reg[2]_0 ;
  input [0:0]CO;
  input [1:0]\slv_reg4_reg[2]_1 ;
  input [9:0]CTRL_DATA;
  input [9:0]D;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\compare_reg[9]_0 ;
  input [0:0]\compare_reg[8]_1 ;
  input [0:0]S;
  input [2:0]\CTRL_DATA_reg[6] ;
  input \compare_reg[7][9] ;
  input \compare_reg[3][9] ;
  input [0:0]AS;
  input ACK;

  wire ACK;
  wire ACK_reg;
  wire ALIGN_BUSY37_out;
  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_3__0_n_0;
  wire CTRL_BITSLIP_reg_0;
  wire CTRL_CE;
  wire CTRL_CE_i_3__0_n_0;
  wire CTRL_CE_reg_0;
  wire [9:0]CTRL_DATA;
  wire [2:0]\CTRL_DATA_reg[6] ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_INC_i_4__0_n_0;
  wire CTRL_INC_reg_0;
  wire CTRL_INC_reg_1;
  wire CTRL_RESET;
  wire CTRL_RESET_i_5__0_n_0;
  wire CTRL_RESET_i_6__0_n_0;
  wire CTRL_RESET_i_7__0_n_0;
  wire CTRL_RESET_reg_0;
  wire CTRL_RESET_reg_1;
  wire CTRL_RESET_reg_2;
  wire CTRL_RESET_reg_3;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_14__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_4__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_5__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_7__0_n_0;
  wire [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_2;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_3;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_reg_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg_1;
  wire CTRL_SAMPLEINLASTBIT_i_reg_2;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_0;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_1;
  wire [9:0]D;
  wire GenCntr;
  wire \GenCntr[0]_i_1__0_n_0 ;
  wire \GenCntr[0]_i_2__0_n_0 ;
  wire \GenCntr[0]_i_3__0_n_0 ;
  wire \GenCntr[10]_i_1__0_n_0 ;
  wire \GenCntr[11]_i_1__0_n_0 ;
  wire \GenCntr[12]_i_1__0_n_0 ;
  wire \GenCntr[12]_i_3__0_n_0 ;
  wire \GenCntr[12]_i_4__0_n_0 ;
  wire \GenCntr[12]_i_5__0_n_0 ;
  wire \GenCntr[12]_i_6__0_n_0 ;
  wire \GenCntr[13]_i_1__0_n_0 ;
  wire \GenCntr[14]_i_1__0_n_0 ;
  wire \GenCntr[14]_i_2__0_n_0 ;
  wire \GenCntr[15]_i_10__0_n_0 ;
  wire \GenCntr[15]_i_11__0_n_0 ;
  wire \GenCntr[15]_i_13__0_n_0 ;
  wire \GenCntr[15]_i_14__0_n_0 ;
  wire \GenCntr[15]_i_15__0_n_0 ;
  wire \GenCntr[15]_i_17__0_n_0 ;
  wire \GenCntr[15]_i_18__0_n_0 ;
  wire \GenCntr[15]_i_19__0_n_0 ;
  wire \GenCntr[15]_i_2__0_n_0 ;
  wire \GenCntr[15]_i_3__0_n_0 ;
  wire \GenCntr[15]_i_4__0_n_0 ;
  wire \GenCntr[15]_i_5__0_n_0 ;
  wire \GenCntr[15]_i_6__0_n_0 ;
  wire \GenCntr[15]_i_7__0_n_0 ;
  wire \GenCntr[15]_i_8__0_n_0 ;
  wire \GenCntr[1]_i_1__0_n_0 ;
  wire \GenCntr[1]_i_2__0_n_0 ;
  wire \GenCntr[1]_i_3__0_n_0 ;
  wire \GenCntr[2]_i_1__0_n_0 ;
  wire \GenCntr[2]_i_2__0_n_0 ;
  wire \GenCntr[2]_i_3__0_n_0 ;
  wire \GenCntr[2]_i_4__0_n_0 ;
  wire \GenCntr[3]_i_1__0_n_0 ;
  wire \GenCntr[3]_i_2__0_n_0 ;
  wire \GenCntr[3]_i_3__0_n_0 ;
  wire \GenCntr[4]_i_10__0_n_0 ;
  wire \GenCntr[4]_i_1__0_n_0 ;
  wire \GenCntr[4]_i_2__0_n_0 ;
  wire \GenCntr[4]_i_4__0_n_0 ;
  wire \GenCntr[4]_i_5__0_n_0 ;
  wire \GenCntr[4]_i_6__0_n_0 ;
  wire \GenCntr[4]_i_7__0_n_0 ;
  wire \GenCntr[4]_i_8__0_n_0 ;
  wire \GenCntr[4]_i_9__0_n_0 ;
  wire \GenCntr[5]_i_1__0_n_0 ;
  wire \GenCntr[5]_i_2__0_n_0 ;
  wire \GenCntr[5]_i_3__0_n_0 ;
  wire \GenCntr[6]_i_1__0_n_0 ;
  wire \GenCntr[6]_i_2__0_n_0 ;
  wire \GenCntr[6]_i_3__0_n_0 ;
  wire \GenCntr[7]_i_1__0_n_0 ;
  wire \GenCntr[7]_i_2__0_n_0 ;
  wire \GenCntr[7]_i_3__0_n_0 ;
  wire \GenCntr[8]_i_10__0_n_0 ;
  wire \GenCntr[8]_i_1__0_n_0 ;
  wire \GenCntr[8]_i_2__0_n_0 ;
  wire \GenCntr[8]_i_3__0_n_0 ;
  wire \GenCntr[8]_i_5__0_n_0 ;
  wire \GenCntr[8]_i_6__0_n_0 ;
  wire \GenCntr[8]_i_7__0_n_0 ;
  wire \GenCntr[8]_i_8__0_n_0 ;
  wire \GenCntr[8]_i_9__0_n_0 ;
  wire \GenCntr[9]_i_1__0_n_0 ;
  wire \GenCntr[9]_i_2__0_n_0 ;
  wire \GenCntr[9]_i_3__0_n_0 ;
  wire \GenCntr[9]_i_4__0_n_0 ;
  wire \GenCntr[9]_i_5__0_n_0 ;
  wire \GenCntr[9]_i_6__0_n_0 ;
  wire \GenCntr_reg[12]_i_2__0_n_0 ;
  wire \GenCntr_reg[12]_i_2__0_n_1 ;
  wire \GenCntr_reg[12]_i_2__0_n_2 ;
  wire \GenCntr_reg[12]_i_2__0_n_3 ;
  wire \GenCntr_reg[15]_i_12__0_n_1 ;
  wire \GenCntr_reg[15]_i_12__0_n_2 ;
  wire \GenCntr_reg[15]_i_12__0_n_3 ;
  wire \GenCntr_reg[15]_i_9__0_n_2 ;
  wire \GenCntr_reg[15]_i_9__0_n_3 ;
  wire [0:0]\GenCntr_reg[1]_0 ;
  wire \GenCntr_reg[4]_i_3__0_n_0 ;
  wire \GenCntr_reg[4]_i_3__0_n_1 ;
  wire \GenCntr_reg[4]_i_3__0_n_2 ;
  wire \GenCntr_reg[4]_i_3__0_n_3 ;
  wire \GenCntr_reg[8]_i_4__0_n_0 ;
  wire \GenCntr_reg[8]_i_4__0_n_1 ;
  wire \GenCntr_reg[8]_i_4__0_n_2 ;
  wire \GenCntr_reg[8]_i_4__0_n_3 ;
  wire \GenCntr_reg_n_0_[10] ;
  wire \GenCntr_reg_n_0_[11] ;
  wire \GenCntr_reg_n_0_[12] ;
  wire \GenCntr_reg_n_0_[13] ;
  wire \GenCntr_reg_n_0_[14] ;
  wire \GenCntr_reg_n_0_[2] ;
  wire \GenCntr_reg_n_0_[4] ;
  wire \GenCntr_reg_n_0_[5] ;
  wire \GenCntr_reg_n_0_[6] ;
  wire \GenCntr_reg_n_0_[7] ;
  wire \GenCntr_reg_n_0_[8] ;
  wire \GenCntr_reg_n_0_[9] ;
  wire Maxcount;
  wire \Maxcount[0]_i_1__0_n_0 ;
  wire \Maxcount[10]_i_2__0_n_0 ;
  wire \Maxcount[10]_i_3__0_n_0 ;
  wire \Maxcount[10]_i_4__0_n_0 ;
  wire \Maxcount[10]_i_5__0_n_0 ;
  wire \Maxcount[10]_i_6__0_n_0 ;
  wire \Maxcount[10]_i_7__0_n_0 ;
  wire \Maxcount[1]_i_1__0_n_0 ;
  wire \Maxcount[2]_i_1__0_n_0 ;
  wire \Maxcount[3]_i_1__0_n_0 ;
  wire \Maxcount[4]_i_1__0_n_0 ;
  wire \Maxcount[4]_i_2__0_n_0 ;
  wire \Maxcount[5]_i_1__0_n_0 ;
  wire \Maxcount[6]_i_1__0_n_0 ;
  wire \Maxcount[7]_i_1__0_n_0 ;
  wire \Maxcount[8]_i_1__0_n_0 ;
  wire \Maxcount[8]_i_2__0_n_0 ;
  wire \Maxcount[9]_i_1__0_n_0 ;
  wire \Maxcount[9]_i_2__0_n_0 ;
  wire \Maxcount[9]_i_3__0_n_0 ;
  wire \Maxcount_reg_n_0_[0] ;
  wire \Maxcount_reg_n_0_[1] ;
  wire \Maxcount_reg_n_0_[2] ;
  wire \Maxcount_reg_n_0_[3] ;
  wire \Maxcount_reg_n_0_[4] ;
  wire \Maxcount_reg_n_0_[5] ;
  wire \Maxcount_reg_n_0_[6] ;
  wire \Maxcount_reg_n_0_[7] ;
  wire \Maxcount_reg_n_0_[8] ;
  wire \Maxcount_reg_n_0_[9] ;
  wire [3:0]Q;
  wire REQ;
  wire [0:0]S;
  wire SAMPLEINFIRSTBIT36_out;
  wire SAMPLEINLASTBIT35_out;
  wire SAMPLEINOTHERBIT34_out;
  wire \SerdesCntr[12]_i_3__0_n_0 ;
  wire \SerdesCntr[12]_i_4__0_n_0 ;
  wire \SerdesCntr[12]_i_5__0_n_0 ;
  wire \SerdesCntr[12]_i_6__0_n_0 ;
  wire \SerdesCntr[15]_i_5__0_n_0 ;
  wire \SerdesCntr[15]_i_6__0_n_0 ;
  wire \SerdesCntr[4]_i_3__0_n_0 ;
  wire \SerdesCntr[4]_i_4__0_n_0 ;
  wire \SerdesCntr[4]_i_5__0_n_0 ;
  wire \SerdesCntr[4]_i_6__0_n_0 ;
  wire \SerdesCntr[8]_i_3__0_n_0 ;
  wire \SerdesCntr[8]_i_4__0_n_0 ;
  wire \SerdesCntr[8]_i_5__0_n_0 ;
  wire \SerdesCntr[8]_i_6__0_n_0 ;
  wire \SerdesCntr_reg[12]_i_2__0_n_0 ;
  wire \SerdesCntr_reg[12]_i_2__0_n_1 ;
  wire \SerdesCntr_reg[12]_i_2__0_n_2 ;
  wire \SerdesCntr_reg[12]_i_2__0_n_3 ;
  wire \SerdesCntr_reg[12]_i_2__0_n_4 ;
  wire \SerdesCntr_reg[12]_i_2__0_n_5 ;
  wire \SerdesCntr_reg[12]_i_2__0_n_6 ;
  wire \SerdesCntr_reg[12]_i_2__0_n_7 ;
  wire \SerdesCntr_reg[15]_i_3__0_n_2 ;
  wire \SerdesCntr_reg[15]_i_3__0_n_3 ;
  wire \SerdesCntr_reg[15]_i_3__0_n_5 ;
  wire \SerdesCntr_reg[15]_i_3__0_n_6 ;
  wire \SerdesCntr_reg[15]_i_3__0_n_7 ;
  wire \SerdesCntr_reg[4]_i_2__0_n_0 ;
  wire \SerdesCntr_reg[4]_i_2__0_n_1 ;
  wire \SerdesCntr_reg[4]_i_2__0_n_2 ;
  wire \SerdesCntr_reg[4]_i_2__0_n_3 ;
  wire \SerdesCntr_reg[4]_i_2__0_n_4 ;
  wire \SerdesCntr_reg[4]_i_2__0_n_5 ;
  wire \SerdesCntr_reg[4]_i_2__0_n_6 ;
  wire \SerdesCntr_reg[4]_i_2__0_n_7 ;
  wire \SerdesCntr_reg[8]_i_2__0_n_0 ;
  wire \SerdesCntr_reg[8]_i_2__0_n_1 ;
  wire \SerdesCntr_reg[8]_i_2__0_n_2 ;
  wire \SerdesCntr_reg[8]_i_2__0_n_3 ;
  wire \SerdesCntr_reg[8]_i_2__0_n_4 ;
  wire \SerdesCntr_reg[8]_i_2__0_n_5 ;
  wire \SerdesCntr_reg[8]_i_2__0_n_6 ;
  wire \SerdesCntr_reg[8]_i_2__0_n_7 ;
  wire \SerdesCntr_reg_n_0_[0] ;
  wire \SerdesCntr_reg_n_0_[10] ;
  wire \SerdesCntr_reg_n_0_[11] ;
  wire \SerdesCntr_reg_n_0_[12] ;
  wire \SerdesCntr_reg_n_0_[13] ;
  wire \SerdesCntr_reg_n_0_[14] ;
  wire \SerdesCntr_reg_n_0_[1] ;
  wire \SerdesCntr_reg_n_0_[2] ;
  wire \SerdesCntr_reg_n_0_[3] ;
  wire \SerdesCntr_reg_n_0_[4] ;
  wire \SerdesCntr_reg_n_0_[5] ;
  wire \SerdesCntr_reg_n_0_[6] ;
  wire \SerdesCntr_reg_n_0_[7] ;
  wire \SerdesCntr_reg_n_0_[8] ;
  wire \SerdesCntr_reg_n_0_[9] ;
  wire \TimeOutCntr[0]_i_1__0_n_0 ;
  wire \TimeOutCntr[1]_i_1__0_n_0 ;
  wire \TimeOutCntr[2]_i_1__0_n_0 ;
  wire \TimeOutCntr[3]_i_1__0_n_0 ;
  wire \TimeOutCntr[4]_i_1__0_n_0 ;
  wire \TimeOutCntr[5]_i_1__0_n_0 ;
  wire \TimeOutCntr[5]_i_2__0_n_0 ;
  wire \TimeOutCntr[5]_i_3__0_n_0 ;
  wire \TimeOutCntr_reg_n_0_[0] ;
  wire \TimeOutCntr_reg_n_0_[1] ;
  wire \TimeOutCntr_reg_n_0_[2] ;
  wire \TimeOutCntr_reg_n_0_[3] ;
  wire \TimeOutCntr_reg_n_0_[4] ;
  wire alignstate;
  wire \alignstate[0]_i_1__0_n_0 ;
  wire \alignstate[0]_i_2__0_n_0 ;
  wire \alignstate[0]_i_3__0_n_0 ;
  wire \alignstate[1]_i_1__0_n_0 ;
  wire \alignstate[1]_i_2__0_n_0 ;
  wire \alignstate[1]_i_3__0_n_0 ;
  wire \alignstate[1]_i_4__0_n_0 ;
  wire \alignstate[1]_i_5__0_n_0 ;
  wire \alignstate[1]_i_6__0_n_0 ;
  wire \alignstate[2]_i_1__0_n_0 ;
  wire \alignstate[2]_i_2__0_n_0 ;
  wire \alignstate[2]_i_4__0_n_0 ;
  wire \alignstate[3]_i_10__0_n_0 ;
  wire \alignstate[3]_i_11__0_n_0 ;
  wire \alignstate[3]_i_12__0_n_0 ;
  wire \alignstate[3]_i_13__0_n_0 ;
  wire \alignstate[3]_i_14__0_n_0 ;
  wire \alignstate[3]_i_15__0_n_0 ;
  wire \alignstate[3]_i_16__0_n_0 ;
  wire \alignstate[3]_i_17__0_n_0 ;
  wire \alignstate[3]_i_18__0_n_0 ;
  wire \alignstate[3]_i_19__0_n_0 ;
  wire \alignstate[3]_i_2__0_n_0 ;
  wire \alignstate[3]_i_3__0_n_0 ;
  wire \alignstate[3]_i_4__0_n_0 ;
  wire \alignstate[3]_i_5__0_n_0 ;
  wire \alignstate[3]_i_6__0_n_0 ;
  wire \alignstate[3]_i_9__0_n_0 ;
  wire \alignstate_reg[1]_0 ;
  wire \alignstate_reg[2]_0 ;
  wire \alignstate_reg[2]_1 ;
  wire \alignstate_reg[2]_2 ;
  wire \alignstate_reg[3]_0 ;
  wire \alignstate_reg[3]_1 ;
  wire \alignstate_reg[3]_i_7__0_n_1 ;
  wire \alignstate_reg[3]_i_7__0_n_2 ;
  wire \alignstate_reg[3]_i_7__0_n_3 ;
  wire \alignstate_reg[3]_i_8__0_n_1 ;
  wire \alignstate_reg[3]_i_8__0_n_2 ;
  wire \alignstate_reg[3]_i_8__0_n_3 ;
  wire busy_align_i;
  wire \compare_reg[3][9] ;
  wire \compare_reg[7][9] ;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [15:1]data5;
  wire [9:0]data_init;
  wire edge_init;
  wire \edge_init_reg_n_0_[0] ;
  wire \edge_init_reg_n_0_[1] ;
  wire \edge_init_reg_n_0_[2] ;
  wire \edge_init_reg_n_0_[3] ;
  wire \edge_init_reg_n_0_[4] ;
  wire \edge_init_reg_n_0_[5] ;
  wire \edge_init_reg_n_0_[6] ;
  wire \edge_init_reg_n_0_[7] ;
  wire \edge_init_reg_n_0_[8] ;
  wire edge_int_or;
  wire edge_int_or_reg_0;
  wire edge_tmp;
  wire end_handshake;
  wire end_handshake_i_1__0_n_0;
  wire eqOp0_out;
  wire eqOp2_out;
  wire eqOp3_out;
  wire \handshakestate[0]_i_1__0_n_0 ;
  wire \handshakestate[1]_i_1__0_n_0 ;
  wire \handshakestate_reg[0]_0 ;
  wire \handshakestate_reg[0]_1 ;
  wire \handshakestate_reg[0]_2 ;
  wire neqOp;
  wire [15:0]p_0_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in20_in;
  wire p_0_in__0;
  wire retrycntr;
  wire \retrycntr[0]_i_1__0_n_0 ;
  wire \retrycntr[10]_i_1__0_n_0 ;
  wire \retrycntr[11]_i_1__0_n_0 ;
  wire \retrycntr[12]_i_1__0_n_0 ;
  wire \retrycntr[12]_i_3__0_n_0 ;
  wire \retrycntr[12]_i_4__0_n_0 ;
  wire \retrycntr[12]_i_5__0_n_0 ;
  wire \retrycntr[12]_i_6__0_n_0 ;
  wire \retrycntr[13]_i_1__0_n_0 ;
  wire \retrycntr[14]_i_1__0_n_0 ;
  wire \retrycntr[15]_i_2__0_n_0 ;
  wire \retrycntr[15]_i_3__0_n_0 ;
  wire \retrycntr[15]_i_4__0_n_0 ;
  wire \retrycntr[15]_i_5__0_n_0 ;
  wire \retrycntr[15]_i_7__0_n_0 ;
  wire \retrycntr[15]_i_8__0_n_0 ;
  wire \retrycntr[15]_i_9__0_n_0 ;
  wire \retrycntr[1]_i_1__0_n_0 ;
  wire \retrycntr[2]_i_1__0_n_0 ;
  wire \retrycntr[3]_i_1__0_n_0 ;
  wire \retrycntr[4]_i_1__0_n_0 ;
  wire \retrycntr[4]_i_3__0_n_0 ;
  wire \retrycntr[4]_i_4__0_n_0 ;
  wire \retrycntr[4]_i_5__0_n_0 ;
  wire \retrycntr[4]_i_6__0_n_0 ;
  wire \retrycntr[5]_i_1__0_n_0 ;
  wire \retrycntr[6]_i_1__0_n_0 ;
  wire \retrycntr[7]_i_1__0_n_0 ;
  wire \retrycntr[8]_i_1__0_n_0 ;
  wire \retrycntr[8]_i_3__0_n_0 ;
  wire \retrycntr[8]_i_4__0_n_0 ;
  wire \retrycntr[8]_i_5__0_n_0 ;
  wire \retrycntr[8]_i_6__0_n_0 ;
  wire \retrycntr[9]_i_1__0_n_0 ;
  wire \retrycntr_reg[12]_i_2__0_n_0 ;
  wire \retrycntr_reg[12]_i_2__0_n_1 ;
  wire \retrycntr_reg[12]_i_2__0_n_2 ;
  wire \retrycntr_reg[12]_i_2__0_n_3 ;
  wire \retrycntr_reg[12]_i_2__0_n_4 ;
  wire \retrycntr_reg[12]_i_2__0_n_5 ;
  wire \retrycntr_reg[12]_i_2__0_n_6 ;
  wire \retrycntr_reg[12]_i_2__0_n_7 ;
  wire \retrycntr_reg[15]_i_6__0_n_2 ;
  wire \retrycntr_reg[15]_i_6__0_n_3 ;
  wire \retrycntr_reg[15]_i_6__0_n_5 ;
  wire \retrycntr_reg[15]_i_6__0_n_6 ;
  wire \retrycntr_reg[15]_i_6__0_n_7 ;
  wire \retrycntr_reg[4]_i_2__0_n_0 ;
  wire \retrycntr_reg[4]_i_2__0_n_1 ;
  wire \retrycntr_reg[4]_i_2__0_n_2 ;
  wire \retrycntr_reg[4]_i_2__0_n_3 ;
  wire \retrycntr_reg[4]_i_2__0_n_4 ;
  wire \retrycntr_reg[4]_i_2__0_n_5 ;
  wire \retrycntr_reg[4]_i_2__0_n_6 ;
  wire \retrycntr_reg[4]_i_2__0_n_7 ;
  wire \retrycntr_reg[8]_i_2__0_n_0 ;
  wire \retrycntr_reg[8]_i_2__0_n_1 ;
  wire \retrycntr_reg[8]_i_2__0_n_2 ;
  wire \retrycntr_reg[8]_i_2__0_n_3 ;
  wire \retrycntr_reg[8]_i_2__0_n_4 ;
  wire \retrycntr_reg[8]_i_2__0_n_5 ;
  wire \retrycntr_reg[8]_i_2__0_n_6 ;
  wire \retrycntr_reg[8]_i_2__0_n_7 ;
  wire \retrycntr_reg_n_0_[0] ;
  wire \retrycntr_reg_n_0_[10] ;
  wire \retrycntr_reg_n_0_[11] ;
  wire \retrycntr_reg_n_0_[12] ;
  wire \retrycntr_reg_n_0_[13] ;
  wire \retrycntr_reg_n_0_[14] ;
  wire \retrycntr_reg_n_0_[1] ;
  wire \retrycntr_reg_n_0_[2] ;
  wire \retrycntr_reg_n_0_[3] ;
  wire \retrycntr_reg_n_0_[4] ;
  wire \retrycntr_reg_n_0_[5] ;
  wire \retrycntr_reg_n_0_[6] ;
  wire \retrycntr_reg_n_0_[7] ;
  wire \retrycntr_reg_n_0_[8] ;
  wire \retrycntr_reg_n_0_[9] ;
  wire selector;
  wire \selector[0]_i_1__0_n_0 ;
  wire \selector_reg[0]_0 ;
  wire serdesseqstate;
  wire \serdesseqstate[0]_i_1__0_n_0 ;
  wire \serdesseqstate[1]_i_1__0_n_0 ;
  wire [0:0]\serdesseqstate_reg[0]_0 ;
  wire \serdesseqstate_reg[0]_1 ;
  wire \serdesseqstate_reg[0]_2 ;
  wire [2:0]\slv_reg4_reg[0]_rep__6 ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[2]_0 ;
  wire [1:0]\slv_reg4_reg[2]_1 ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire start_align_i;
  wire start_align_i_reg_0;
  wire start_handshake;
  wire start_handshake_i_2__0_n_0;
  wire start_handshake_i_3__0_n_0;
  wire start_handshake_i_4__0_n_0;
  wire start_handshake_reg_0;
  wire vita_clk;
  wire windowcount;
  wire \windowcount[0]_i_1__0_n_0 ;
  wire \windowcount[1]_i_1__0_n_0 ;
  wire \windowcount[2]_i_1__0_n_0 ;
  wire \windowcount[3]_i_1__0_n_0 ;
  wire \windowcount[4]_i_1__0_n_0 ;
  wire \windowcount[5]_i_1__0_n_0 ;
  wire \windowcount[5]_i_2__0_n_0 ;
  wire \windowcount[6]_i_1__0_n_0 ;
  wire \windowcount[7]_i_1__0_n_0 ;
  wire \windowcount[8]_i_1__0_n_0 ;
  wire \windowcount[9]_i_2__0_n_0 ;
  wire \windowcount[9]_i_3__0_n_0 ;
  wire \windowcount[9]_i_4__0_n_0 ;
  wire \windowcount[9]_i_5__0_n_0 ;
  wire \windowcount_reg_n_0_[0] ;
  wire \windowcount_reg_n_0_[1] ;
  wire \windowcount_reg_n_0_[2] ;
  wire \windowcount_reg_n_0_[3] ;
  wire \windowcount_reg_n_0_[4] ;
  wire \windowcount_reg_n_0_[5] ;
  wire \windowcount_reg_n_0_[6] ;
  wire \windowcount_reg_n_0_[7] ;
  wire \windowcount_reg_n_0_[8] ;
  wire \windowcount_reg_n_0_[9] ;
  wire [3:0]NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_O_UNCONNECTED;
  wire [3:0]\NLW_GenCntr_reg[15]_i_12__0_O_UNCONNECTED ;
  wire [3:2]\NLW_GenCntr_reg[15]_i_9__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_GenCntr_reg[15]_i_9__0_O_UNCONNECTED ;
  wire [3:2]\NLW_SerdesCntr_reg[15]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_SerdesCntr_reg[15]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_7__0_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_8__0_O_UNCONNECTED ;
  wire [3:2]\NLW_retrycntr_reg[15]_i_6__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_retrycntr_reg[15]_i_6__0_O_UNCONNECTED ;

  FDCE ALIGN_BUSY_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\slv_reg4_reg[2] ),
        .Q(ALIGN_BUSY37_out));
  LUT6 #(
    .INIT(64'hF000FF2000000000)) 
    CTRL_BITSLIP_i_2__0
       (.I0(end_handshake),
        .I1(p_0_in20_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(CO),
        .I5(CTRL_BITSLIP_i_3__0_n_0),
        .O(CTRL_BITSLIP_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CTRL_BITSLIP_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(CTRL_BITSLIP_i_3__0_n_0));
  FDCE CTRL_BITSLIP_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\alignstate_reg[1]_0 ),
        .Q(CTRL_BITSLIP));
  LUT6 #(
    .INIT(64'h0000000075757F75)) 
    CTRL_CE_i_2__0
       (.I0(Q[1]),
        .I1(end_handshake),
        .I2(Q[0]),
        .I3(p_0_in12_in),
        .I4(eqOp0_out),
        .I5(CTRL_CE_i_3__0_n_0),
        .O(CTRL_CE_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h31003111)) 
    CTRL_CE_i_3__0
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(p_0_in12_in),
        .O(CTRL_CE_i_3__0_n_0));
  FDCE CTRL_CE_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\alignstate_reg[3]_1 ),
        .Q(CTRL_CE));
  FDPE CTRL_FIFO_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(\slv_reg4_reg[2]_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(CTRL_FIFO_RESET));
  LUT6 #(
    .INIT(64'hFEFE0FFFFEFE0C0C)) 
    CTRL_INC_i_2__0
       (.I0(eqOp0_out),
        .I1(p_0_in12_in),
        .I2(Q[0]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .I5(eqOp2_out),
        .O(CTRL_INC_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    CTRL_INC_i_3__0
       (.I0(Q[0]),
        .I1(end_handshake),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_INC_i_4__0_n_0),
        .O(CTRL_INC_reg_1));
  LUT6 #(
    .INIT(64'hF0F000F000C00050)) 
    CTRL_INC_i_4__0
       (.I0(edge_int_or),
        .I1(neqOp),
        .I2(\alignstate[0]_i_2__0_n_0 ),
        .I3(p_0_in12_in),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(CTRL_INC_i_4__0_n_0));
  FDCE CTRL_INC_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\alignstate_reg[3]_0 ),
        .Q(CTRL_INC));
  LUT6 #(
    .INIT(64'h6745000000000000)) 
    CTRL_RESET_i_2__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(edge_int_or),
        .I3(neqOp),
        .I4(\alignstate[0]_i_2__0_n_0 ),
        .I5(p_0_in12_in),
        .O(CTRL_RESET_reg_0));
  LUT6 #(
    .INIT(64'h000F004400000044)) 
    CTRL_RESET_i_3__0
       (.I0(Q[1]),
        .I1(start_align_i),
        .I2(\GenCntr[15]_i_11__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_RESET_i_5__0_n_0),
        .O(CTRL_RESET_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500F700)) 
    CTRL_RESET_i_4__0
       (.I0(CTRL_RESET_i_6__0_n_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(CTRL_RESET_i_7__0_n_0),
        .I5(start_handshake_i_2__0_n_0),
        .O(CTRL_RESET_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CTRL_RESET_i_5__0
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(CTRL_RESET_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    CTRL_RESET_i_6__0
       (.I0(end_handshake),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(CTRL_RESET_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h00CCFFAF000F0F0F)) 
    CTRL_RESET_i_7__0
       (.I0(p_0_in20_in),
        .I1(CO),
        .I2(end_handshake),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(CTRL_RESET_i_7__0_n_0));
  FDPE CTRL_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(CTRL_RESET_reg_3),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(CTRL_RESET));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_11__0
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I2(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h4540757F)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_14__0
       (.I0(\compare_reg[9]_0 ),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I3(\GenCntr_reg_n_0_[2] ),
        .I4(\compare_reg[8]_1 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_2__0
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_4__0_n_0),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_i_5__0_n_0),
        .I2(\GenCntr_reg_n_0_[8] ),
        .I3(\GenCntr_reg_n_0_[10] ),
        .I4(\GenCntr_reg_n_0_[9] ),
        .I5(\GenCntr_reg_n_0_[11] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_3__0
       (.I0(\retrycntr[15]_i_5__0_n_0 ),
        .I1(Q[2]),
        .I2(p_0_in20_in),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(\GenCntr[9]_i_2__0_n_0 ),
        .O(CTRL_SAMPLEINOTHERBIT_i));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_4__0
       (.I0(\GenCntr_reg_n_0_[5] ),
        .I1(\GenCntr_reg_n_0_[4] ),
        .I2(\GenCntr_reg_n_0_[7] ),
        .I3(\GenCntr_reg_n_0_[6] ),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]),
        .I5(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_5__0
       (.I0(\GenCntr_reg_n_0_[13] ),
        .I1(\GenCntr_reg_n_0_[14] ),
        .I2(\GenCntr_reg_n_0_[12] ),
        .I3(p_0_in20_in),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h00D8FFD8FF270027)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_7__0
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7][9] ),
        .I2(\compare_reg[3][9] ),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_14__0_n_0),
        .I5(CTRL_DATA[9]),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_7__0_n_0));
  FDCE CTRL_SAMPLEINFIRSTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\alignstate_reg[2]_0 ),
        .Q(CTRL_SAMPLEINFIRSTBIT_i));
  CARRY4 CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0
       (.CI(1'b0),
        .CO({eqOp3_out,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_1,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_2,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_O_UNCONNECTED[3:0]),
        .S({CTRL_SAMPLEINFIRSTBIT_i_i_7__0_n_0,\CTRL_DATA_reg[6] }));
  FDCE \CTRL_SAMPLEINFIRSTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(CTRL_SAMPLEINFIRSTBIT_i_reg_1),
        .Q(SAMPLEINFIRSTBIT36_out));
  FDCE CTRL_SAMPLEINLASTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\alignstate_reg[2]_1 ),
        .Q(CTRL_SAMPLEINLASTBIT_i));
  FDCE \CTRL_SAMPLEINLASTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(CTRL_SAMPLEINLASTBIT_i_reg_2),
        .Q(SAMPLEINLASTBIT35_out));
  FDCE CTRL_SAMPLEINOTHERBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\alignstate_reg[2]_2 ),
        .Q(CTRL_SAMPLEINOTHERBIT_i_reg_0));
  FDCE \CTRL_SAMPLEINOTHERBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(CTRL_SAMPLEINOTHERBIT_i_reg_1),
        .Q(SAMPLEINOTHERBIT34_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[0]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [0]),
        .I4(\GenCntr[0]_i_2__0_n_0 ),
        .I5(\GenCntr[0]_i_3__0_n_0 ),
        .O(\GenCntr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0F3FFF1F)) 
    \GenCntr[0]_i_2__0 
       (.I0(neqOp),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I2(Q[2]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .O(\GenCntr[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC000000FEAAFEAA)) 
    \GenCntr[0]_i_3__0 
       (.I0(\GenCntr[4]_i_9__0_n_0 ),
        .I1(\GenCntr[9]_i_2__0_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\GenCntr[9]_i_4__0_n_0 ),
        .I4(\GenCntr[15]_i_10__0_n_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .O(\GenCntr[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[10]_i_1__0 
       (.I0(\GenCntr[15]_i_7__0_n_0 ),
        .I1(Q[3]),
        .I2(data5[10]),
        .I3(\GenCntr[14]_i_2__0_n_0 ),
        .O(\GenCntr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[11]_i_1__0 
       (.I0(\GenCntr[15]_i_7__0_n_0 ),
        .I1(Q[3]),
        .I2(data5[11]),
        .I3(\GenCntr[14]_i_2__0_n_0 ),
        .O(\GenCntr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[12]_i_1__0 
       (.I0(\GenCntr[15]_i_7__0_n_0 ),
        .I1(Q[3]),
        .I2(data5[12]),
        .I3(\GenCntr[14]_i_2__0_n_0 ),
        .O(\GenCntr[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_3__0 
       (.I0(\GenCntr_reg_n_0_[12] ),
        .O(\GenCntr[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_4__0 
       (.I0(\GenCntr_reg_n_0_[11] ),
        .O(\GenCntr[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_5__0 
       (.I0(\GenCntr_reg_n_0_[10] ),
        .O(\GenCntr[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_6__0 
       (.I0(\GenCntr_reg_n_0_[9] ),
        .O(\GenCntr[12]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[13]_i_1__0 
       (.I0(\GenCntr[15]_i_7__0_n_0 ),
        .I1(Q[3]),
        .I2(data5[13]),
        .I3(\GenCntr[14]_i_2__0_n_0 ),
        .O(\GenCntr[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[14]_i_1__0 
       (.I0(\GenCntr[15]_i_7__0_n_0 ),
        .I1(Q[3]),
        .I2(data5[14]),
        .I3(\GenCntr[14]_i_2__0_n_0 ),
        .O(\GenCntr[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h080A2222)) 
    \GenCntr[14]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(eqOp2_out),
        .I4(Q[0]),
        .O(\GenCntr[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \GenCntr[15]_i_10__0 
       (.I0(Q[1]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .O(\GenCntr[15]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GenCntr[15]_i_11__0 
       (.I0(eqOp0_out),
        .I1(Q[1]),
        .I2(eqOp2_out),
        .O(\GenCntr[15]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_13__0 
       (.I0(p_0_in20_in),
        .O(\GenCntr[15]_i_13__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_14__0 
       (.I0(\GenCntr_reg_n_0_[14] ),
        .O(\GenCntr[15]_i_14__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_15__0 
       (.I0(\GenCntr_reg_n_0_[13] ),
        .O(\GenCntr[15]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_17__0 
       (.I0(\edge_init_reg_n_0_[7] ),
        .I1(D[7]),
        .I2(\edge_init_reg_n_0_[6] ),
        .I3(D[6]),
        .I4(D[8]),
        .I5(\edge_init_reg_n_0_[8] ),
        .O(\GenCntr[15]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_18__0 
       (.I0(\edge_init_reg_n_0_[4] ),
        .I1(D[4]),
        .I2(\edge_init_reg_n_0_[3] ),
        .I3(D[3]),
        .I4(D[5]),
        .I5(\edge_init_reg_n_0_[5] ),
        .O(\GenCntr[15]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_19__0 
       (.I0(\edge_init_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(\edge_init_reg_n_0_[0] ),
        .I3(D[0]),
        .I4(D[2]),
        .I5(\edge_init_reg_n_0_[2] ),
        .O(\GenCntr[15]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBFAFAFAFBFFFAFA)) 
    \GenCntr[15]_i_1__0 
       (.I0(\GenCntr[15]_i_3__0_n_0 ),
        .I1(\GenCntr[15]_i_4__0_n_0 ),
        .I2(\GenCntr[15]_i_5__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\GenCntr[15]_i_6__0_n_0 ),
        .O(GenCntr));
  LUT6 #(
    .INIT(64'h04C4000035F50000)) 
    \GenCntr[15]_i_2__0 
       (.I0(\GenCntr[15]_i_7__0_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GenCntr[15]_i_8__0_n_0 ),
        .I4(data5[15]),
        .I5(\GenCntr[15]_i_10__0_n_0 ),
        .O(\GenCntr[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004544)) 
    \GenCntr[15]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\slv_reg4_reg[2]_1 [0]),
        .I3(start_align_i),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\GenCntr[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFFFBAAF3)) 
    \GenCntr[15]_i_4__0 
       (.I0(CO),
        .I1(end_handshake),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\GenCntr[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0008000800)) 
    \GenCntr[15]_i_5__0 
       (.I0(\GenCntr[15]_i_11__0_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(end_handshake),
        .I4(p_0_in20_in),
        .I5(Q[0]),
        .O(\GenCntr[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFDD9D9D9D9D9D)) 
    \GenCntr[15]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(neqOp),
        .I4(p_0_in20_in),
        .I5(p_0_in12_in),
        .O(\GenCntr[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hBFAF)) 
    \GenCntr[15]_i_7__0 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(neqOp),
        .O(\GenCntr[15]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[15]_i_8__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GenCntr[1]_i_1__0 
       (.I0(\GenCntr[1]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\slv_reg6_reg[9] [1]),
        .I5(\GenCntr[1]_i_3__0_n_0 ),
        .O(\GenCntr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8088C0CC8088)) 
    \GenCntr[1]_i_2__0 
       (.I0(\GenCntr[15]_i_10__0_n_0 ),
        .I1(\GenCntr[9]_i_4__0_n_0 ),
        .I2(\GenCntr[9]_i_2__0_n_0 ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(data5[1]),
        .I5(\GenCntr[4]_i_9__0_n_0 ),
        .O(\GenCntr[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[1]_i_3__0 
       (.I0(data5[1]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[2]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [2]),
        .I4(\GenCntr[2]_i_2__0_n_0 ),
        .I5(\GenCntr[2]_i_3__0_n_0 ),
        .O(\GenCntr[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[2]_i_2__0 
       (.I0(data5[2]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hC8C808C808080808)) 
    \GenCntr[2]_i_3__0 
       (.I0(\GenCntr[2]_i_4__0_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(data5[2]),
        .O(\GenCntr[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0BFAFBFAFBFA0BF)) 
    \GenCntr[2]_i_4__0 
       (.I0(data5[2]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[3] ),
        .O(\GenCntr[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545400)) 
    \GenCntr[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\GenCntr[4]_i_2__0_n_0 ),
        .I2(\slv_reg6_reg[9] [3]),
        .I3(data5[3]),
        .I4(\GenCntr[15]_i_7__0_n_0 ),
        .I5(\GenCntr[3]_i_2__0_n_0 ),
        .O(\GenCntr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hC088C088CC88C088)) 
    \GenCntr[3]_i_2__0 
       (.I0(\GenCntr[3]_i_3__0_n_0 ),
        .I1(Q[3]),
        .I2(data5[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAF00FBBBBFFFF)) 
    \GenCntr[3]_i_3__0 
       (.I0(data5[3]),
        .I1(eqOp2_out),
        .I2(\windowcount_reg_n_0_[4] ),
        .I3(\windowcount[5]_i_2__0_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GenCntr[4]_i_10__0 
       (.I0(\windowcount_reg_n_0_[3] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F22)) 
    \GenCntr[4]_i_1__0 
       (.I0(\slv_reg6_reg[9] [4]),
        .I1(\GenCntr[4]_i_2__0_n_0 ),
        .I2(\GenCntr[15]_i_7__0_n_0 ),
        .I3(data5[4]),
        .I4(Q[3]),
        .I5(\GenCntr[4]_i_4__0_n_0 ),
        .O(\GenCntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GenCntr[4]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\GenCntr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0FF)) 
    \GenCntr[4]_i_4__0 
       (.I0(\GenCntr[8]_i_5__0_n_0 ),
        .I1(\GenCntr[4]_i_9__0_n_0 ),
        .I2(data5[4]),
        .I3(\GenCntr[8]_i_3__0_n_0 ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\GenCntr[4]_i_10__0_n_0 ),
        .O(\GenCntr[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_5__0 
       (.I0(\GenCntr_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_6__0 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .O(\GenCntr[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_7__0 
       (.I0(\GenCntr_reg_n_0_[2] ),
        .O(\GenCntr[4]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_8__0 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]),
        .O(\GenCntr[4]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \GenCntr[4]_i_9__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\GenCntr[4]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[5]_i_1__0 
       (.I0(\GenCntr[5]_i_2__0_n_0 ),
        .I1(data5[5]),
        .I2(\GenCntr[8]_i_5__0_n_0 ),
        .I3(\GenCntr[8]_i_3__0_n_0 ),
        .I4(\windowcount_reg_n_0_[6] ),
        .I5(\GenCntr[5]_i_3__0_n_0 ),
        .O(\GenCntr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[5]_i_2__0 
       (.I0(\GenCntr[9]_i_6__0_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__0_n_0 ),
        .I3(\slv_reg6_reg[9] [5]),
        .I4(\GenCntr[15]_i_7__0_n_0 ),
        .I5(data5[5]),
        .O(\GenCntr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GenCntr[5]_i_3__0 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[3] ),
        .I3(\windowcount_reg_n_0_[5] ),
        .O(\GenCntr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[6]_i_1__0 
       (.I0(\GenCntr[6]_i_2__0_n_0 ),
        .I1(data5[6]),
        .I2(\GenCntr[8]_i_5__0_n_0 ),
        .I3(\GenCntr[8]_i_3__0_n_0 ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\GenCntr[6]_i_3__0_n_0 ),
        .O(\GenCntr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[6]_i_2__0 
       (.I0(\GenCntr[9]_i_6__0_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__0_n_0 ),
        .I3(\slv_reg6_reg[9] [6]),
        .I4(\GenCntr[15]_i_7__0_n_0 ),
        .I5(data5[6]),
        .O(\GenCntr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GenCntr[6]_i_3__0 
       (.I0(\windowcount_reg_n_0_[5] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[4] ),
        .I4(\windowcount_reg_n_0_[6] ),
        .O(\GenCntr[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4141FF41)) 
    \GenCntr[7]_i_1__0 
       (.I0(\GenCntr[8]_i_3__0_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2__0_n_0 ),
        .I3(data5[7]),
        .I4(\GenCntr[8]_i_5__0_n_0 ),
        .I5(\GenCntr[7]_i_3__0_n_0 ),
        .O(\GenCntr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GenCntr[7]_i_2__0 
       (.I0(\windowcount_reg_n_0_[6] ),
        .I1(\windowcount_reg_n_0_[4] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\windowcount_reg_n_0_[7] ),
        .O(\GenCntr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[7]_i_3__0 
       (.I0(\GenCntr[9]_i_6__0_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__0_n_0 ),
        .I3(\slv_reg6_reg[9] [7]),
        .I4(\GenCntr[15]_i_7__0_n_0 ),
        .I5(data5[7]),
        .O(\GenCntr[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_10__0 
       (.I0(\GenCntr_reg_n_0_[5] ),
        .O(\GenCntr[8]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0909FF09)) 
    \GenCntr[8]_i_1__0 
       (.I0(\GenCntr[8]_i_2__0_n_0 ),
        .I1(\windowcount_reg_n_0_[9] ),
        .I2(\GenCntr[8]_i_3__0_n_0 ),
        .I3(data5[8]),
        .I4(\GenCntr[8]_i_5__0_n_0 ),
        .I5(\GenCntr[8]_i_6__0_n_0 ),
        .O(\GenCntr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[8]_i_2__0 
       (.I0(\GenCntr[7]_i_2__0_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GenCntr[8]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\GenCntr[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFF57FFFF)) 
    \GenCntr[8]_i_5__0 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\GenCntr[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[8]_i_6__0 
       (.I0(\GenCntr[9]_i_6__0_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__0_n_0 ),
        .I3(\slv_reg6_reg[9] [8]),
        .I4(\GenCntr[15]_i_7__0_n_0 ),
        .I5(data5[8]),
        .O(\GenCntr[8]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_7__0 
       (.I0(\GenCntr_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_8__0 
       (.I0(\GenCntr_reg_n_0_[7] ),
        .O(\GenCntr[8]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_9__0 
       (.I0(\GenCntr_reg_n_0_[6] ),
        .O(\GenCntr[8]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \GenCntr[9]_i_1__0 
       (.I0(data5[9]),
        .I1(\GenCntr[15]_i_10__0_n_0 ),
        .I2(\GenCntr[9]_i_2__0_n_0 ),
        .I3(\GenCntr[9]_i_3__0_n_0 ),
        .I4(\GenCntr[9]_i_4__0_n_0 ),
        .I5(\GenCntr[9]_i_5__0_n_0 ),
        .O(\GenCntr[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[9]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GenCntr[9]_i_3__0 
       (.I0(\windowcount_reg_n_0_[9] ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2__0_n_0 ),
        .O(\GenCntr[9]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[9]_i_4__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\GenCntr[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[9]_i_5__0 
       (.I0(\GenCntr[9]_i_6__0_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__0_n_0 ),
        .I3(\slv_reg6_reg[9] [9]),
        .I4(\GenCntr[15]_i_7__0_n_0 ),
        .I5(data5[9]),
        .O(\GenCntr[9]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \GenCntr[9]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\GenCntr[9]_i_6__0_n_0 ));
  FDPE \GenCntr_reg[0] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]));
  FDPE \GenCntr_reg[10] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[10]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[10] ));
  FDPE \GenCntr_reg[11] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[11]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[11] ));
  FDPE \GenCntr_reg[12] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[12]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[12] ));
  CARRY4 \GenCntr_reg[12]_i_2__0 
       (.CI(\GenCntr_reg[8]_i_4__0_n_0 ),
        .CO({\GenCntr_reg[12]_i_2__0_n_0 ,\GenCntr_reg[12]_i_2__0_n_1 ,\GenCntr_reg[12]_i_2__0_n_2 ,\GenCntr_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[12] ,\GenCntr_reg_n_0_[11] ,\GenCntr_reg_n_0_[10] ,\GenCntr_reg_n_0_[9] }),
        .O(data5[12:9]),
        .S({\GenCntr[12]_i_3__0_n_0 ,\GenCntr[12]_i_4__0_n_0 ,\GenCntr[12]_i_5__0_n_0 ,\GenCntr[12]_i_6__0_n_0 }));
  FDPE \GenCntr_reg[13] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[13]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[13] ));
  FDPE \GenCntr_reg[14] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[14]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[14] ));
  FDPE \GenCntr_reg[15] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[15]_i_2__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(p_0_in20_in));
  CARRY4 \GenCntr_reg[15]_i_12__0 
       (.CI(1'b0),
        .CO({neqOp,\GenCntr_reg[15]_i_12__0_n_1 ,\GenCntr_reg[15]_i_12__0_n_2 ,\GenCntr_reg[15]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GenCntr_reg[15]_i_12__0_O_UNCONNECTED [3:0]),
        .S({S,\GenCntr[15]_i_17__0_n_0 ,\GenCntr[15]_i_18__0_n_0 ,\GenCntr[15]_i_19__0_n_0 }));
  CARRY4 \GenCntr_reg[15]_i_9__0 
       (.CI(\GenCntr_reg[12]_i_2__0_n_0 ),
        .CO({\NLW_GenCntr_reg[15]_i_9__0_CO_UNCONNECTED [3:2],\GenCntr_reg[15]_i_9__0_n_2 ,\GenCntr_reg[15]_i_9__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GenCntr_reg_n_0_[14] ,\GenCntr_reg_n_0_[13] }),
        .O({\NLW_GenCntr_reg[15]_i_9__0_O_UNCONNECTED [3],data5[15:13]}),
        .S({1'b0,\GenCntr[15]_i_13__0_n_0 ,\GenCntr[15]_i_14__0_n_0 ,\GenCntr[15]_i_15__0_n_0 }));
  FDPE \GenCntr_reg[1] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[1]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]));
  FDPE \GenCntr_reg[2] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[2]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\GenCntr_reg_n_0_[2] ));
  FDPE \GenCntr_reg[3] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[3]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]));
  FDPE \GenCntr_reg[4] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[4]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[4] ));
  CARRY4 \GenCntr_reg[4]_i_3__0 
       (.CI(1'b0),
        .CO({\GenCntr_reg[4]_i_3__0_n_0 ,\GenCntr_reg[4]_i_3__0_n_1 ,\GenCntr_reg[4]_i_3__0_n_2 ,\GenCntr_reg[4]_i_3__0_n_3 }),
        .CYINIT(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .DI({\GenCntr_reg_n_0_[4] ,CTRL_SAMPLEINFIRSTBIT_i_reg_0[2],\GenCntr_reg_n_0_[2] ,CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]}),
        .O(data5[4:1]),
        .S({\GenCntr[4]_i_5__0_n_0 ,\GenCntr[4]_i_6__0_n_0 ,\GenCntr[4]_i_7__0_n_0 ,\GenCntr[4]_i_8__0_n_0 }));
  FDPE \GenCntr_reg[5] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[5]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[5] ));
  FDPE \GenCntr_reg[6] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[6]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[6] ));
  FDPE \GenCntr_reg[7] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[7]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[7] ));
  FDPE \GenCntr_reg[8] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[8]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[8] ));
  CARRY4 \GenCntr_reg[8]_i_4__0 
       (.CI(\GenCntr_reg[4]_i_3__0_n_0 ),
        .CO({\GenCntr_reg[8]_i_4__0_n_0 ,\GenCntr_reg[8]_i_4__0_n_1 ,\GenCntr_reg[8]_i_4__0_n_2 ,\GenCntr_reg[8]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[8] ,\GenCntr_reg_n_0_[7] ,\GenCntr_reg_n_0_[6] ,\GenCntr_reg_n_0_[5] }),
        .O(data5[8:5]),
        .S({\GenCntr[8]_i_7__0_n_0 ,\GenCntr[8]_i_8__0_n_0 ,\GenCntr[8]_i_9__0_n_0 ,\GenCntr[8]_i_10__0_n_0 }));
  FDPE \GenCntr_reg[9] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[9]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h022A02FFFFFFFFFF)) 
    \Maxcount[0]_i_1__0 
       (.I0(p_0_in12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    \Maxcount[10]_i_1__0 
       (.I0(windowcount),
        .I1(Q[2]),
        .I2(end_handshake),
        .I3(Q[3]),
        .I4(\Maxcount[10]_i_3__0_n_0 ),
        .I5(\Maxcount[10]_i_4__0_n_0 ),
        .O(Maxcount));
  LUT6 #(
    .INIT(64'h80A8555580A85554)) 
    \Maxcount[10]_i_2__0 
       (.I0(\Maxcount[10]_i_5__0_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_0_in12_in),
        .I5(Q[3]),
        .O(\Maxcount[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Maxcount[10]_i_3__0 
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .O(\Maxcount[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEF0EE00000000)) 
    \Maxcount[10]_i_4__0 
       (.I0(\Maxcount[10]_i_6__0_n_0 ),
        .I1(\Maxcount[10]_i_7__0_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\alignstate[0]_i_2__0_n_0 ),
        .O(\Maxcount[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[10]_i_5__0 
       (.I0(\Maxcount_reg_n_0_[9] ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2__0_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[10]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \Maxcount[10]_i_6__0 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[0]),
        .O(\Maxcount[10]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \Maxcount[10]_i_7__0 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .O(\Maxcount[10]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Maxcount[1]_i_1__0 
       (.I0(\Maxcount[4]_i_2__0_n_0 ),
        .I1(\Maxcount_reg_n_0_[1] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFEAB)) 
    \Maxcount[2]_i_1__0 
       (.I0(\Maxcount[4]_i_2__0_n_0 ),
        .I1(\Maxcount_reg_n_0_[0] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[2] ),
        .O(\Maxcount[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \Maxcount[3]_i_1__0 
       (.I0(\Maxcount[4]_i_2__0_n_0 ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \Maxcount[4]_i_1__0 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .I5(\Maxcount[4]_i_2__0_n_0 ),
        .O(\Maxcount[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h133F1111)) 
    \Maxcount[4]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_0_in12_in),
        .O(\Maxcount[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \Maxcount[5]_i_1__0 
       (.I0(\Maxcount[9]_i_3__0_n_0 ),
        .I1(\Maxcount[8]_i_2__0_n_0 ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .O(\Maxcount[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \Maxcount[6]_i_1__0 
       (.I0(\Maxcount[9]_i_3__0_n_0 ),
        .I1(\Maxcount_reg_n_0_[5] ),
        .I2(\Maxcount[8]_i_2__0_n_0 ),
        .I3(\Maxcount_reg_n_0_[6] ),
        .O(\Maxcount[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \Maxcount[7]_i_1__0 
       (.I0(\Maxcount[9]_i_3__0_n_0 ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[8]_i_2__0_n_0 ),
        .I3(\Maxcount_reg_n_0_[5] ),
        .I4(\Maxcount_reg_n_0_[7] ),
        .O(\Maxcount[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \Maxcount[8]_i_1__0 
       (.I0(\Maxcount[9]_i_3__0_n_0 ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2__0_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Maxcount[8]_i_2__0 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \Maxcount[9]_i_1__0 
       (.I0(\Maxcount_reg_n_0_[8] ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[9]_i_2__0_n_0 ),
        .I3(\Maxcount_reg_n_0_[7] ),
        .I4(\Maxcount_reg_n_0_[9] ),
        .I5(\Maxcount[9]_i_3__0_n_0 ),
        .O(\Maxcount[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[9]_i_2__0 
       (.I0(\Maxcount_reg_n_0_[5] ),
        .I1(\Maxcount_reg_n_0_[3] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .I3(\Maxcount_reg_n_0_[1] ),
        .I4(\Maxcount_reg_n_0_[2] ),
        .I5(\Maxcount_reg_n_0_[4] ),
        .O(\Maxcount[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h71710001)) 
    \Maxcount[9]_i_3__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in12_in),
        .O(\Maxcount[9]_i_3__0_n_0 ));
  FDPE \Maxcount_reg[0] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[0] ));
  FDPE \Maxcount_reg[10] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[10]_i_2__0_n_0 ),
        .PRE(AR),
        .Q(p_0_in12_in));
  FDPE \Maxcount_reg[1] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[1]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[1] ));
  FDPE \Maxcount_reg[2] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[2]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[2] ));
  FDPE \Maxcount_reg[3] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[3]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[3] ));
  FDPE \Maxcount_reg[4] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[4]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[4] ));
  FDPE \Maxcount_reg[5] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[5]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[5] ));
  FDPE \Maxcount_reg[6] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[6]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[6] ));
  FDPE \Maxcount_reg[7] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[7]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[7] ));
  FDPE \Maxcount_reg[8] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[8]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[8] ));
  FDPE \Maxcount_reg[9] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[9]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\Maxcount_reg_n_0_[9] ));
  FDCE REQ_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(ACK_reg),
        .Q(REQ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \SerdesCntr[0]_i_1__0 
       (.I0(\SerdesCntr_reg_n_0_[0] ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[10]_i_1__0 
       (.I0(\SerdesCntr_reg[12]_i_2__0_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[11]_i_1__0 
       (.I0(\SerdesCntr_reg[12]_i_2__0_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[12]_i_1__0 
       (.I0(\SerdesCntr_reg[12]_i_2__0_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_3__0 
       (.I0(\SerdesCntr_reg_n_0_[12] ),
        .O(\SerdesCntr[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_4__0 
       (.I0(\SerdesCntr_reg_n_0_[11] ),
        .O(\SerdesCntr[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_5__0 
       (.I0(\SerdesCntr_reg_n_0_[10] ),
        .O(\SerdesCntr[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_6__0 
       (.I0(\SerdesCntr_reg_n_0_[9] ),
        .O(\SerdesCntr[12]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[13]_i_1__0 
       (.I0(\SerdesCntr_reg[15]_i_3__0_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[14]_i_1__0 
       (.I0(\SerdesCntr_reg[15]_i_3__0_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h000A300A)) 
    \SerdesCntr[15]_i_1__0 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .I3(\serdesseqstate_reg[0]_1 ),
        .I4(\serdesseqstate_reg[0]_0 ),
        .O(selector));
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[15]_i_2__0 
       (.I0(\SerdesCntr_reg[15]_i_3__0_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_4__0 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .O(serdesseqstate));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_5__0 
       (.I0(\SerdesCntr_reg_n_0_[14] ),
        .O(\SerdesCntr[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_6__0 
       (.I0(\SerdesCntr_reg_n_0_[13] ),
        .O(\SerdesCntr[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[1]_i_1__0 
       (.I0(\SerdesCntr_reg[4]_i_2__0_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[2]_i_1__0 
       (.I0(\SerdesCntr_reg[4]_i_2__0_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[3]_i_1__0 
       (.I0(\SerdesCntr_reg[4]_i_2__0_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[4]_i_1__0 
       (.I0(\SerdesCntr_reg[4]_i_2__0_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_3__0 
       (.I0(\SerdesCntr_reg_n_0_[4] ),
        .O(\SerdesCntr[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_4__0 
       (.I0(\SerdesCntr_reg_n_0_[3] ),
        .O(\SerdesCntr[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_5__0 
       (.I0(\SerdesCntr_reg_n_0_[2] ),
        .O(\SerdesCntr[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_6__0 
       (.I0(\SerdesCntr_reg_n_0_[1] ),
        .O(\SerdesCntr[4]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[5]_i_1__0 
       (.I0(\SerdesCntr_reg[8]_i_2__0_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[6]_i_1__0 
       (.I0(\SerdesCntr_reg[8]_i_2__0_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[7]_i_1__0 
       (.I0(\SerdesCntr_reg[8]_i_2__0_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[8]_i_1__0 
       (.I0(\SerdesCntr_reg[8]_i_2__0_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_3__0 
       (.I0(\SerdesCntr_reg_n_0_[8] ),
        .O(\SerdesCntr[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_4__0 
       (.I0(\SerdesCntr_reg_n_0_[7] ),
        .O(\SerdesCntr[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_5__0 
       (.I0(\SerdesCntr_reg_n_0_[6] ),
        .O(\SerdesCntr[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_6__0 
       (.I0(\SerdesCntr_reg_n_0_[5] ),
        .O(\SerdesCntr[8]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[9]_i_1__0 
       (.I0(\SerdesCntr_reg[12]_i_2__0_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[9]));
  FDPE \SerdesCntr_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[0]),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(\SerdesCntr_reg_n_0_[0] ));
  FDCE \SerdesCntr_reg[10] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[10]),
        .Q(\SerdesCntr_reg_n_0_[10] ));
  FDCE \SerdesCntr_reg[11] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[11]),
        .Q(\SerdesCntr_reg_n_0_[11] ));
  FDCE \SerdesCntr_reg[12] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[12]),
        .Q(\SerdesCntr_reg_n_0_[12] ));
  CARRY4 \SerdesCntr_reg[12]_i_2__0 
       (.CI(\SerdesCntr_reg[8]_i_2__0_n_0 ),
        .CO({\SerdesCntr_reg[12]_i_2__0_n_0 ,\SerdesCntr_reg[12]_i_2__0_n_1 ,\SerdesCntr_reg[12]_i_2__0_n_2 ,\SerdesCntr_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[12] ,\SerdesCntr_reg_n_0_[11] ,\SerdesCntr_reg_n_0_[10] ,\SerdesCntr_reg_n_0_[9] }),
        .O({\SerdesCntr_reg[12]_i_2__0_n_4 ,\SerdesCntr_reg[12]_i_2__0_n_5 ,\SerdesCntr_reg[12]_i_2__0_n_6 ,\SerdesCntr_reg[12]_i_2__0_n_7 }),
        .S({\SerdesCntr[12]_i_3__0_n_0 ,\SerdesCntr[12]_i_4__0_n_0 ,\SerdesCntr[12]_i_5__0_n_0 ,\SerdesCntr[12]_i_6__0_n_0 }));
  FDCE \SerdesCntr_reg[13] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[13]),
        .Q(\SerdesCntr_reg_n_0_[13] ));
  FDCE \SerdesCntr_reg[14] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[14]),
        .Q(\SerdesCntr_reg_n_0_[14] ));
  FDCE \SerdesCntr_reg[15] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(p_0_in[15]),
        .Q(\serdesseqstate_reg[0]_0 ));
  CARRY4 \SerdesCntr_reg[15]_i_3__0 
       (.CI(\SerdesCntr_reg[12]_i_2__0_n_0 ),
        .CO({\NLW_SerdesCntr_reg[15]_i_3__0_CO_UNCONNECTED [3:2],\SerdesCntr_reg[15]_i_3__0_n_2 ,\SerdesCntr_reg[15]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SerdesCntr_reg_n_0_[14] ,\SerdesCntr_reg_n_0_[13] }),
        .O({\NLW_SerdesCntr_reg[15]_i_3__0_O_UNCONNECTED [3],\SerdesCntr_reg[15]_i_3__0_n_5 ,\SerdesCntr_reg[15]_i_3__0_n_6 ,\SerdesCntr_reg[15]_i_3__0_n_7 }),
        .S({1'b0,serdesseqstate,\SerdesCntr[15]_i_5__0_n_0 ,\SerdesCntr[15]_i_6__0_n_0 }));
  FDPE \SerdesCntr_reg[1] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[1]),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(\SerdesCntr_reg_n_0_[1] ));
  FDCE \SerdesCntr_reg[2] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[2]),
        .Q(\SerdesCntr_reg_n_0_[2] ));
  FDCE \SerdesCntr_reg[3] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[3]),
        .Q(\SerdesCntr_reg_n_0_[3] ));
  FDCE \SerdesCntr_reg[4] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[4]),
        .Q(\SerdesCntr_reg_n_0_[4] ));
  CARRY4 \SerdesCntr_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\SerdesCntr_reg[4]_i_2__0_n_0 ,\SerdesCntr_reg[4]_i_2__0_n_1 ,\SerdesCntr_reg[4]_i_2__0_n_2 ,\SerdesCntr_reg[4]_i_2__0_n_3 }),
        .CYINIT(\SerdesCntr_reg_n_0_[0] ),
        .DI({\SerdesCntr_reg_n_0_[4] ,\SerdesCntr_reg_n_0_[3] ,\SerdesCntr_reg_n_0_[2] ,\SerdesCntr_reg_n_0_[1] }),
        .O({\SerdesCntr_reg[4]_i_2__0_n_4 ,\SerdesCntr_reg[4]_i_2__0_n_5 ,\SerdesCntr_reg[4]_i_2__0_n_6 ,\SerdesCntr_reg[4]_i_2__0_n_7 }),
        .S({\SerdesCntr[4]_i_3__0_n_0 ,\SerdesCntr[4]_i_4__0_n_0 ,\SerdesCntr[4]_i_5__0_n_0 ,\SerdesCntr[4]_i_6__0_n_0 }));
  FDCE \SerdesCntr_reg[5] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[5]),
        .Q(\SerdesCntr_reg_n_0_[5] ));
  FDCE \SerdesCntr_reg[6] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[6]),
        .Q(\SerdesCntr_reg_n_0_[6] ));
  FDCE \SerdesCntr_reg[7] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[7]),
        .Q(\SerdesCntr_reg_n_0_[7] ));
  FDCE \SerdesCntr_reg[8] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[8]),
        .Q(\SerdesCntr_reg_n_0_[8] ));
  CARRY4 \SerdesCntr_reg[8]_i_2__0 
       (.CI(\SerdesCntr_reg[4]_i_2__0_n_0 ),
        .CO({\SerdesCntr_reg[8]_i_2__0_n_0 ,\SerdesCntr_reg[8]_i_2__0_n_1 ,\SerdesCntr_reg[8]_i_2__0_n_2 ,\SerdesCntr_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[8] ,\SerdesCntr_reg_n_0_[7] ,\SerdesCntr_reg_n_0_[6] ,\SerdesCntr_reg_n_0_[5] }),
        .O({\SerdesCntr_reg[8]_i_2__0_n_4 ,\SerdesCntr_reg[8]_i_2__0_n_5 ,\SerdesCntr_reg[8]_i_2__0_n_6 ,\SerdesCntr_reg[8]_i_2__0_n_7 }),
        .S({\SerdesCntr[8]_i_3__0_n_0 ,\SerdesCntr[8]_i_4__0_n_0 ,\SerdesCntr[8]_i_5__0_n_0 ,\SerdesCntr[8]_i_6__0_n_0 }));
  FDCE \SerdesCntr_reg[9] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[9]),
        .Q(\SerdesCntr_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \TimeOutCntr[0]_i_1__0 
       (.I0(p_0_in16_in),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(ACK),
        .I3(\handshakestate_reg[0]_1 ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1DFF1DFFFF)) 
    \TimeOutCntr[1]_i_1__0 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .I4(\TimeOutCntr_reg_n_0_[1] ),
        .I5(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \TimeOutCntr[2]_i_1__0 
       (.I0(\TimeOutCntr[5]_i_3__0_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .O(\TimeOutCntr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \TimeOutCntr[3]_i_1__0 
       (.I0(\TimeOutCntr[5]_i_3__0_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[3] ),
        .I2(\TimeOutCntr_reg_n_0_[1] ),
        .I3(\TimeOutCntr_reg_n_0_[0] ),
        .I4(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \TimeOutCntr[4]_i_1__0 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[3] ),
        .I5(\TimeOutCntr[5]_i_3__0_n_0 ),
        .O(\TimeOutCntr[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \TimeOutCntr[5]_i_1__0 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(\handshakestate_reg[0]_1 ),
        .I2(\handshakestate_reg[0]_2 ),
        .O(\TimeOutCntr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \TimeOutCntr[5]_i_2__0 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr[5]_i_3__0_n_0 ),
        .I2(\TimeOutCntr_reg_n_0_[3] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .I5(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFF1D)) 
    \TimeOutCntr[5]_i_3__0 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .O(\TimeOutCntr[5]_i_3__0_n_0 ));
  FDPE \TimeOutCntr_reg[0] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__0_n_0 ),
        .D(\TimeOutCntr[0]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[0] ));
  FDPE \TimeOutCntr_reg[1] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__0_n_0 ),
        .D(\TimeOutCntr[1]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[1] ));
  FDPE \TimeOutCntr_reg[2] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__0_n_0 ),
        .D(\TimeOutCntr[2]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[2] ));
  FDPE \TimeOutCntr_reg[3] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__0_n_0 ),
        .D(\TimeOutCntr[3]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[3] ));
  FDPE \TimeOutCntr_reg[4] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__0_n_0 ),
        .D(\TimeOutCntr[4]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[4] ));
  FDCE \TimeOutCntr_reg[5] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__0_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\TimeOutCntr[5]_i_2__0_n_0 ),
        .Q(p_0_in16_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF1A1F0000)) 
    \alignstate[0]_i_1__0 
       (.I0(Q[1]),
        .I1(p_0_in20_in),
        .I2(Q[0]),
        .I3(p_0_in__0),
        .I4(\alignstate[0]_i_2__0_n_0 ),
        .I5(\alignstate[0]_i_3__0_n_0 ),
        .O(\alignstate[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \alignstate[0]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\alignstate[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0CCFF0FF000000FA)) 
    \alignstate[0]_i_3__0 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8A888A8A8A888A88)) 
    \alignstate[1]_i_1__0 
       (.I0(\alignstate[1]_i_2__0_n_0 ),
        .I1(\alignstate[1]_i_3__0_n_0 ),
        .I2(Q[2]),
        .I3(\alignstate[1]_i_4__0_n_0 ),
        .I4(\GenCntr[9]_i_2__0_n_0 ),
        .I5(eqOp0_out),
        .O(\alignstate[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDF7F0F0FFFFF0)) 
    \alignstate[1]_i_2__0 
       (.I0(p_0_in12_in),
        .I1(p_0_in20_in),
        .I2(\alignstate[1]_i_5__0_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\alignstate[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h2C00FFFF)) 
    \alignstate[1]_i_3__0 
       (.I0(CO),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\alignstate[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \alignstate[1]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .O(\alignstate[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \alignstate[1]_i_5__0 
       (.I0(Q[3]),
        .I1(p_0_in12_in),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(edge_int_or),
        .I5(\alignstate[1]_i_6__0_n_0 ),
        .O(\alignstate[1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \alignstate[1]_i_6__0 
       (.I0(Q[0]),
        .I1(p_0_in__0),
        .O(\alignstate[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFEAAAEAAFEAAAEA)) 
    \alignstate[2]_i_1__0 
       (.I0(\alignstate[2]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CO),
        .O(\alignstate[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \alignstate[2]_i_2__0 
       (.I0(Q[3]),
        .I1(\alignstate[2]_i_4__0_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\slv_reg4_reg[2]_1 [0]),
        .O(\alignstate[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000F02000F00020)) 
    \alignstate[2]_i_4__0 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(p_0_in20_in),
        .O(\alignstate[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h557F5555)) 
    \alignstate[3]_i_10__0 
       (.I0(end_handshake),
        .I1(CO),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\alignstate[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0004FFFFFFFF)) 
    \alignstate[3]_i_11__0 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\alignstate[3]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_12__0 
       (.I0(data_init[0]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_13__0 
       (.I0(data_init[7]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[9]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[8]),
        .O(\alignstate[3]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_14__0 
       (.I0(data_init[5]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[6]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[4]),
        .O(\alignstate[3]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_15__0 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[2]),
        .I2(CTRL_DATA[1]),
        .I3(data_init[2]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[1]),
        .O(\alignstate[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_16__0 
       (.I0(data_init[1]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_17__0 
       (.I0(data_init[8]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[0]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[9]),
        .O(\alignstate[3]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_18__0 
       (.I0(data_init[6]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[7]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[5]),
        .O(\alignstate[3]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_19__0 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[1]),
        .I2(CTRL_DATA[2]),
        .I3(data_init[4]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[2]),
        .O(\alignstate[3]_i_19__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \alignstate[3]_i_1__0 
       (.I0(Q[0]),
        .I1(\alignstate[3]_i_3__0_n_0 ),
        .I2(\alignstate[3]_i_4__0_n_0 ),
        .I3(\alignstate[3]_i_5__0_n_0 ),
        .I4(\alignstate[3]_i_6__0_n_0 ),
        .O(alignstate));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE0000)) 
    \alignstate[3]_i_2__0 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(eqOp0_out),
        .I4(\GenCntr[9]_i_4__0_n_0 ),
        .I5(\alignstate[3]_i_9__0_n_0 ),
        .O(\alignstate[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \alignstate[3]_i_3__0 
       (.I0(p_0_in12_in),
        .I1(Q[2]),
        .I2(eqOp0_out),
        .I3(Q[1]),
        .I4(eqOp2_out),
        .I5(\alignstate[3]_i_10__0_n_0 ),
        .O(\alignstate[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    \alignstate[3]_i_4__0 
       (.I0(Q[2]),
        .I1(p_0_in20_in),
        .I2(\GenCntr[15]_i_10__0_n_0 ),
        .I3(end_handshake),
        .I4(Q[3]),
        .O(\alignstate[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111111000001110)) 
    \alignstate[3]_i_5__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_align_i),
        .I4(Q[0]),
        .I5(end_handshake),
        .O(\alignstate[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFE0FF)) 
    \alignstate[3]_i_6__0 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\alignstate[3]_i_11__0_n_0 ),
        .O(\alignstate[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF0000F0000005)) 
    \alignstate[3]_i_9__0 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[3]_i_9__0_n_0 ));
  FDCE \alignstate_reg[0] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\alignstate[0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \alignstate_reg[1] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\alignstate[1]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \alignstate_reg[2] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\alignstate[2]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \alignstate_reg[3] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\alignstate[3]_i_2__0_n_0 ),
        .Q(Q[3]));
  CARRY4 \alignstate_reg[3]_i_7__0 
       (.CI(1'b0),
        .CO({eqOp2_out,\alignstate_reg[3]_i_7__0_n_1 ,\alignstate_reg[3]_i_7__0_n_2 ,\alignstate_reg[3]_i_7__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_12__0_n_0 ,\alignstate[3]_i_13__0_n_0 ,\alignstate[3]_i_14__0_n_0 ,\alignstate[3]_i_15__0_n_0 }));
  CARRY4 \alignstate_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({eqOp0_out,\alignstate_reg[3]_i_8__0_n_1 ,\alignstate_reg[3]_i_8__0_n_2 ,\alignstate_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_16__0_n_0 ,\alignstate[3]_i_17__0_n_0 ,\alignstate[3]_i_18__0_n_0 ,\alignstate[3]_i_19__0_n_0 }));
  FDCE busy_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(start_align_i_reg_0),
        .Q(busy_align_i));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data_init[9]_i_1__0 
       (.I0(edge_int_or),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in__0),
        .I5(Q[0]),
        .O(edge_init));
  FDCE \data_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[0]),
        .Q(data_init[0]));
  FDCE \data_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[1]),
        .Q(data_init[1]));
  FDCE \data_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[2]),
        .Q(data_init[2]));
  FDCE \data_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[3]),
        .Q(data_init[3]));
  FDCE \data_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[4]),
        .Q(data_init[4]));
  FDCE \data_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[5]),
        .Q(data_init[5]));
  FDCE \data_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[6]),
        .Q(data_init[6]));
  FDCE \data_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[7]),
        .Q(data_init[7]));
  FDCE \data_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[8]),
        .Q(data_init[8]));
  FDCE \data_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[9]),
        .Q(data_init[9]));
  FDCE \edge_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[0]),
        .Q(\edge_init_reg_n_0_[0] ));
  FDCE \edge_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[1]),
        .Q(\edge_init_reg_n_0_[1] ));
  FDCE \edge_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[2]),
        .Q(\edge_init_reg_n_0_[2] ));
  FDCE \edge_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[3]),
        .Q(\edge_init_reg_n_0_[3] ));
  FDCE \edge_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[4]),
        .Q(\edge_init_reg_n_0_[4] ));
  FDCE \edge_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[5]),
        .Q(\edge_init_reg_n_0_[5] ));
  FDCE \edge_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[6]),
        .Q(\edge_init_reg_n_0_[6] ));
  FDCE \edge_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[7]),
        .Q(\edge_init_reg_n_0_[7] ));
  FDCE \edge_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[8]),
        .Q(\edge_init_reg_n_0_[8] ));
  FDCE \edge_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(D[9]),
        .Q(\GenCntr_reg[1]_0 ));
  FDRE edge_int_or_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(edge_int_or_reg_0),
        .Q(edge_int_or),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    edge_tmp_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(start_handshake_reg_0),
        .Q(edge_tmp),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4064)) 
    end_handshake_i_1__0
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(p_0_in16_in),
        .I3(ACK),
        .O(end_handshake_i_1__0_n_0));
  FDCE end_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(end_handshake_i_1__0_n_0),
        .Q(end_handshake));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00005702)) 
    \handshakestate[0]_i_1__0 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_0 ),
        .I4(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    \handshakestate[1]_i_1__0 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[1]_i_1__0_n_0 ));
  FDCE \handshakestate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\handshakestate[0]_i_1__0_n_0 ),
        .Q(\handshakestate_reg[0]_1 ));
  FDCE \handshakestate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\handshakestate[1]_i_1__0_n_0 ),
        .Q(\handshakestate_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \retrycntr[0]_i_1__0 
       (.I0(Q[2]),
        .I1(\retrycntr_reg_n_0_[0] ),
        .O(\retrycntr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[10]_i_1__0 
       (.I0(\retrycntr_reg[12]_i_2__0_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[11]_i_1__0 
       (.I0(\retrycntr_reg[12]_i_2__0_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[12]_i_1__0 
       (.I0(\retrycntr_reg[12]_i_2__0_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_3__0 
       (.I0(\retrycntr_reg_n_0_[12] ),
        .O(\retrycntr[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_4__0 
       (.I0(\retrycntr_reg_n_0_[11] ),
        .O(\retrycntr[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_5__0 
       (.I0(\retrycntr_reg_n_0_[10] ),
        .O(\retrycntr[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_6__0 
       (.I0(\retrycntr_reg_n_0_[9] ),
        .O(\retrycntr[12]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[13]_i_1__0 
       (.I0(\retrycntr_reg[15]_i_6__0_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[14]_i_1__0 
       (.I0(\retrycntr_reg[15]_i_6__0_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0044C044)) 
    \retrycntr[15]_i_1__0 
       (.I0(\retrycntr[15]_i_3__0_n_0 ),
        .I1(\alignstate[0]_i_2__0_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(\retrycntr[15]_i_4__0_n_0 ),
        .I5(\retrycntr[15]_i_5__0_n_0 ),
        .O(retrycntr));
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[15]_i_2__0 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[15]_i_6__0_n_5 ),
        .O(\retrycntr[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hEE2EEEEE)) 
    \retrycntr[15]_i_3__0 
       (.I0(p_0_in__0),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(p_0_in20_in),
        .I4(neqOp),
        .O(\retrycntr[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \retrycntr[15]_i_4__0 
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(\retrycntr[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \retrycntr[15]_i_5__0 
       (.I0(start_align_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\retrycntr[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_7__0 
       (.I0(p_0_in__0),
        .O(\retrycntr[15]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_8__0 
       (.I0(\retrycntr_reg_n_0_[14] ),
        .O(\retrycntr[15]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_9__0 
       (.I0(\retrycntr_reg_n_0_[13] ),
        .O(\retrycntr[15]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[1]_i_1__0 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[4]_i_2__0_n_7 ),
        .O(\retrycntr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[2]_i_1__0 
       (.I0(\retrycntr_reg[4]_i_2__0_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[3]_i_1__0 
       (.I0(\retrycntr_reg[4]_i_2__0_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[4]_i_1__0 
       (.I0(\retrycntr_reg[4]_i_2__0_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_3__0 
       (.I0(\retrycntr_reg_n_0_[4] ),
        .O(\retrycntr[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_4__0 
       (.I0(\retrycntr_reg_n_0_[3] ),
        .O(\retrycntr[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_5__0 
       (.I0(\retrycntr_reg_n_0_[2] ),
        .O(\retrycntr[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_6__0 
       (.I0(\retrycntr_reg_n_0_[1] ),
        .O(\retrycntr[4]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[5]_i_1__0 
       (.I0(\retrycntr_reg[8]_i_2__0_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[6]_i_1__0 
       (.I0(\retrycntr_reg[8]_i_2__0_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[7]_i_1__0 
       (.I0(\retrycntr_reg[8]_i_2__0_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[8]_i_1__0 
       (.I0(\retrycntr_reg[8]_i_2__0_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_3__0 
       (.I0(\retrycntr_reg_n_0_[8] ),
        .O(\retrycntr[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_4__0 
       (.I0(\retrycntr_reg_n_0_[7] ),
        .O(\retrycntr[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_5__0 
       (.I0(\retrycntr_reg_n_0_[6] ),
        .O(\retrycntr[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_6__0 
       (.I0(\retrycntr_reg_n_0_[5] ),
        .O(\retrycntr[8]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[9]_i_1__0 
       (.I0(\retrycntr_reg[12]_i_2__0_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[9]_i_1__0_n_0 ));
  FDPE \retrycntr_reg[0] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\retrycntr_reg_n_0_[0] ));
  FDPE \retrycntr_reg[10] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[10]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[10] ));
  FDPE \retrycntr_reg[11] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[11]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[11] ));
  FDPE \retrycntr_reg[12] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[12]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[12] ));
  CARRY4 \retrycntr_reg[12]_i_2__0 
       (.CI(\retrycntr_reg[8]_i_2__0_n_0 ),
        .CO({\retrycntr_reg[12]_i_2__0_n_0 ,\retrycntr_reg[12]_i_2__0_n_1 ,\retrycntr_reg[12]_i_2__0_n_2 ,\retrycntr_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[12] ,\retrycntr_reg_n_0_[11] ,\retrycntr_reg_n_0_[10] ,\retrycntr_reg_n_0_[9] }),
        .O({\retrycntr_reg[12]_i_2__0_n_4 ,\retrycntr_reg[12]_i_2__0_n_5 ,\retrycntr_reg[12]_i_2__0_n_6 ,\retrycntr_reg[12]_i_2__0_n_7 }),
        .S({\retrycntr[12]_i_3__0_n_0 ,\retrycntr[12]_i_4__0_n_0 ,\retrycntr[12]_i_5__0_n_0 ,\retrycntr[12]_i_6__0_n_0 }));
  FDPE \retrycntr_reg[13] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[13]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[13] ));
  FDPE \retrycntr_reg[14] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[14]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[14] ));
  FDPE \retrycntr_reg[15] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[15]_i_2__0_n_0 ),
        .PRE(AR),
        .Q(p_0_in__0));
  CARRY4 \retrycntr_reg[15]_i_6__0 
       (.CI(\retrycntr_reg[12]_i_2__0_n_0 ),
        .CO({\NLW_retrycntr_reg[15]_i_6__0_CO_UNCONNECTED [3:2],\retrycntr_reg[15]_i_6__0_n_2 ,\retrycntr_reg[15]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\retrycntr_reg_n_0_[14] ,\retrycntr_reg_n_0_[13] }),
        .O({\NLW_retrycntr_reg[15]_i_6__0_O_UNCONNECTED [3],\retrycntr_reg[15]_i_6__0_n_5 ,\retrycntr_reg[15]_i_6__0_n_6 ,\retrycntr_reg[15]_i_6__0_n_7 }),
        .S({1'b0,\retrycntr[15]_i_7__0_n_0 ,\retrycntr[15]_i_8__0_n_0 ,\retrycntr[15]_i_9__0_n_0 }));
  FDPE \retrycntr_reg[1] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[1]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(\retrycntr_reg_n_0_[1] ));
  FDPE \retrycntr_reg[2] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[2]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(\retrycntr_reg_n_0_[2] ));
  FDPE \retrycntr_reg[3] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[3]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(\retrycntr_reg_n_0_[3] ));
  FDPE \retrycntr_reg[4] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[4]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(\retrycntr_reg_n_0_[4] ));
  CARRY4 \retrycntr_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\retrycntr_reg[4]_i_2__0_n_0 ,\retrycntr_reg[4]_i_2__0_n_1 ,\retrycntr_reg[4]_i_2__0_n_2 ,\retrycntr_reg[4]_i_2__0_n_3 }),
        .CYINIT(\retrycntr_reg_n_0_[0] ),
        .DI({\retrycntr_reg_n_0_[4] ,\retrycntr_reg_n_0_[3] ,\retrycntr_reg_n_0_[2] ,\retrycntr_reg_n_0_[1] }),
        .O({\retrycntr_reg[4]_i_2__0_n_4 ,\retrycntr_reg[4]_i_2__0_n_5 ,\retrycntr_reg[4]_i_2__0_n_6 ,\retrycntr_reg[4]_i_2__0_n_7 }),
        .S({\retrycntr[4]_i_3__0_n_0 ,\retrycntr[4]_i_4__0_n_0 ,\retrycntr[4]_i_5__0_n_0 ,\retrycntr[4]_i_6__0_n_0 }));
  FDPE \retrycntr_reg[5] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[5]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[5] ));
  FDPE \retrycntr_reg[6] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[6]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[6] ));
  FDPE \retrycntr_reg[7] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[7]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[7] ));
  FDPE \retrycntr_reg[8] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[8]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[8] ));
  CARRY4 \retrycntr_reg[8]_i_2__0 
       (.CI(\retrycntr_reg[4]_i_2__0_n_0 ),
        .CO({\retrycntr_reg[8]_i_2__0_n_0 ,\retrycntr_reg[8]_i_2__0_n_1 ,\retrycntr_reg[8]_i_2__0_n_2 ,\retrycntr_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[8] ,\retrycntr_reg_n_0_[7] ,\retrycntr_reg_n_0_[6] ,\retrycntr_reg_n_0_[5] }),
        .O({\retrycntr_reg[8]_i_2__0_n_4 ,\retrycntr_reg[8]_i_2__0_n_5 ,\retrycntr_reg[8]_i_2__0_n_6 ,\retrycntr_reg[8]_i_2__0_n_7 }),
        .S({\retrycntr[8]_i_3__0_n_0 ,\retrycntr[8]_i_4__0_n_0 ,\retrycntr[8]_i_5__0_n_0 ,\retrycntr[8]_i_6__0_n_0 }));
  FDPE \retrycntr_reg[9] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[9]_i_1__0_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \selector[0]_i_1__0 
       (.I0(\serdesseqstate_reg[0]_2 ),
        .I1(\selector_reg[0]_0 ),
        .O(\selector[0]_i_1__0_n_0 ));
  FDCE \selector_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AR),
        .D(\selector[0]_i_1__0_n_0 ),
        .Q(\selector_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hF433F400)) 
    \serdesseqstate[0]_i_1__0 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .I1(\serdesseqstate_reg[0]_1 ),
        .I2(busy_align_i),
        .I3(\serdesseqstate_reg[0]_2 ),
        .I4(\slv_reg4_reg[2]_1 [1]),
        .O(\serdesseqstate[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \serdesseqstate[1]_i_1__0 
       (.I0(\serdesseqstate_reg[0]_1 ),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .O(\serdesseqstate[1]_i_1__0_n_0 ));
  FDCE \serdesseqstate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\serdesseqstate[0]_i_1__0_n_0 ),
        .Q(\serdesseqstate_reg[0]_1 ));
  FDCE \serdesseqstate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\serdesseqstate[1]_i_1__0_n_0 ),
        .Q(\serdesseqstate_reg[0]_2 ));
  FDCE start_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(selector),
        .Q(start_align_i));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    start_handshake_i_1__0
       (.I0(start_handshake_i_2__0_n_0),
        .I1(Q[3]),
        .I2(start_handshake_i_3__0_n_0),
        .O(start_handshake));
  LUT6 #(
    .INIT(64'h000000008A8A8A88)) 
    start_handshake_i_2__0
       (.I0(start_handshake_i_4__0_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(start_align_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(start_handshake_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h031F5F3F00005000)) 
    start_handshake_i_3__0
       (.I0(CO),
        .I1(p_0_in20_in),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(end_handshake),
        .O(start_handshake_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF5F55F557777)) 
    start_handshake_i_4__0
       (.I0(Q[2]),
        .I1(p_0_in__0),
        .I2(p_0_in20_in),
        .I3(end_handshake),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(start_handshake_i_4__0_n_0));
  FDCE start_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(start_handshake),
        .Q(\handshakestate_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \windowcount[0]_i_1__0 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .O(\windowcount[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \windowcount[1]_i_1__0 
       (.I0(\windowcount_reg_n_0_[0] ),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(Q[3]),
        .O(\windowcount[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \windowcount[2]_i_1__0 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(\windowcount_reg_n_0_[0] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .O(\windowcount[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \windowcount[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \windowcount[4]_i_1__0 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[4] ),
        .O(\windowcount[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \windowcount[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\windowcount[5]_i_2__0_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[0] ),
        .I4(\windowcount_reg_n_0_[4] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \windowcount[5]_i_2__0 
       (.I0(\windowcount_reg_n_0_[2] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \windowcount[6]_i_1__0 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5__0_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .O(\windowcount[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \windowcount[7]_i_1__0 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5__0_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount_reg_n_0_[7] ),
        .O(\windowcount[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \windowcount[8]_i_1__0 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[7] ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount[9]_i_5__0_n_0 ),
        .I4(\windowcount_reg_n_0_[8] ),
        .O(\windowcount[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F880088)) 
    \windowcount[9]_i_1__0 
       (.I0(\windowcount[9]_i_3__0_n_0 ),
        .I1(start_align_i),
        .I2(\windowcount[9]_i_4__0_n_0 ),
        .I3(Q[3]),
        .I4(end_handshake),
        .I5(Q[2]),
        .O(windowcount));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \windowcount[9]_i_2__0 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\windowcount[9]_i_5__0_n_0 ),
        .I3(\windowcount_reg_n_0_[6] ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\windowcount_reg_n_0_[9] ),
        .O(\windowcount[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \windowcount[9]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\windowcount[9]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFEE0FFF)) 
    \windowcount[9]_i_4__0 
       (.I0(p_0_in12_in),
        .I1(eqOp0_out),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\windowcount[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \windowcount[9]_i_5__0 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[9]_i_5__0_n_0 ));
  FDCE \windowcount_reg[0] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[0]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[0] ));
  FDCE \windowcount_reg[1] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[1]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[1] ));
  FDCE \windowcount_reg[2] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[2]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[2] ));
  FDCE \windowcount_reg[3] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[3]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[3] ));
  FDCE \windowcount_reg[4] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[4]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[4] ));
  FDCE \windowcount_reg[5] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[5]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[5] ));
  FDCE \windowcount_reg[6] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[6]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[6] ));
  FDCE \windowcount_reg[7] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[7]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[7] ));
  FDCE \windowcount_reg[8] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[8]_i_1__0_n_0 ),
        .Q(\windowcount_reg_n_0_[8] ));
  FDCE \windowcount_reg[9] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [2]),
        .D(\windowcount[9]_i_2__0_n_0 ),
        .Q(\windowcount_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "iserdes_control" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_control_16
   (start_align_i,
    end_handshake,
    \handshakestate_reg[0]_0 ,
    \selector_reg[0]_0 ,
    edge_tmp,
    edge_int_or,
    busy_align_i,
    ALIGN_BUSY53_out,
    REQ,
    CTRL_RESET,
    CTRL_INC,
    CTRL_CE,
    CTRL_BITSLIP,
    CTRL_SAMPLEINFIRSTBIT_i,
    SAMPLEINFIRSTBIT,
    CTRL_SAMPLEINLASTBIT_i,
    SAMPLEINLASTBIT,
    CTRL_SAMPLEINOTHERBIT_i_reg_0,
    SAMPLEINOTHERBIT,
    CTRL_FIFO_RESET,
    Q,
    CTRL_SAMPLEINLASTBIT_i_reg_0,
    CTRL_SAMPLEINFIRSTBIT_i_reg_0,
    CTRL_CE_reg_0,
    CTRL_INC_reg_0,
    CTRL_INC_reg_1,
    CTRL_RESET_reg_0,
    CTRL_RESET_reg_1,
    CTRL_RESET_reg_2,
    CTRL_SAMPLEINOTHERBIT_i,
    CTRL_SAMPLEINLASTBIT_i_reg_1,
    CTRL_BITSLIP_reg_0,
    \serdesseqstate_reg[0]_0 ,
    \serdesseqstate_reg[0]_1 ,
    \serdesseqstate_reg[0]_2 ,
    \GenCntr_reg[1]_0 ,
    \handshakestate_reg[0]_1 ,
    \handshakestate_reg[0]_2 ,
    vita_clk,
    \slv_reg4_reg[0]_rep__6 ,
    AR,
    start_handshake_reg_0,
    edge_int_or_reg_0,
    start_align_i_reg_0,
    \slv_reg4_reg[2] ,
    ACK_reg,
    CTRL_RESET_reg_3,
    \alignstate_reg[3]_0 ,
    \alignstate_reg[3]_1 ,
    \alignstate_reg[1]_0 ,
    \alignstate_reg[2]_0 ,
    CTRL_SAMPLEINFIRSTBIT_i_reg_1,
    \alignstate_reg[2]_1 ,
    CTRL_SAMPLEINLASTBIT_i_reg_2,
    \alignstate_reg[2]_2 ,
    CTRL_SAMPLEINOTHERBIT_i_reg_1,
    \slv_reg4_reg[2]_0 ,
    CO,
    \slv_reg4_reg[2]_1 ,
    CTRL_DATA,
    D,
    \slv_reg6_reg[9] ,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    S,
    \CTRL_DATA_reg[6] ,
    \compare_reg[7][9] ,
    \compare_reg[3][9] ,
    ACK);
  output start_align_i;
  output end_handshake;
  output \handshakestate_reg[0]_0 ;
  output \selector_reg[0]_0 ;
  output edge_tmp;
  output edge_int_or;
  output busy_align_i;
  output ALIGN_BUSY53_out;
  output REQ;
  output CTRL_RESET;
  output CTRL_INC;
  output CTRL_CE;
  output CTRL_BITSLIP;
  output CTRL_SAMPLEINFIRSTBIT_i;
  output SAMPLEINFIRSTBIT;
  output CTRL_SAMPLEINLASTBIT_i;
  output SAMPLEINLASTBIT;
  output CTRL_SAMPLEINOTHERBIT_i_reg_0;
  output SAMPLEINOTHERBIT;
  output CTRL_FIFO_RESET;
  output [3:0]Q;
  output CTRL_SAMPLEINLASTBIT_i_reg_0;
  output [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  output CTRL_CE_reg_0;
  output CTRL_INC_reg_0;
  output CTRL_INC_reg_1;
  output CTRL_RESET_reg_0;
  output CTRL_RESET_reg_1;
  output CTRL_RESET_reg_2;
  output CTRL_SAMPLEINOTHERBIT_i;
  output CTRL_SAMPLEINLASTBIT_i_reg_1;
  output CTRL_BITSLIP_reg_0;
  output [0:0]\serdesseqstate_reg[0]_0 ;
  output \serdesseqstate_reg[0]_1 ;
  output \serdesseqstate_reg[0]_2 ;
  output [0:0]\GenCntr_reg[1]_0 ;
  output \handshakestate_reg[0]_1 ;
  output \handshakestate_reg[0]_2 ;
  input vita_clk;
  input [1:0]\slv_reg4_reg[0]_rep__6 ;
  input [1:0]AR;
  input start_handshake_reg_0;
  input edge_int_or_reg_0;
  input start_align_i_reg_0;
  input \slv_reg4_reg[2] ;
  input ACK_reg;
  input CTRL_RESET_reg_3;
  input \alignstate_reg[3]_0 ;
  input \alignstate_reg[3]_1 ;
  input \alignstate_reg[1]_0 ;
  input \alignstate_reg[2]_0 ;
  input CTRL_SAMPLEINFIRSTBIT_i_reg_1;
  input \alignstate_reg[2]_1 ;
  input CTRL_SAMPLEINLASTBIT_i_reg_2;
  input \alignstate_reg[2]_2 ;
  input CTRL_SAMPLEINOTHERBIT_i_reg_1;
  input \slv_reg4_reg[2]_0 ;
  input [0:0]CO;
  input [1:0]\slv_reg4_reg[2]_1 ;
  input [9:0]CTRL_DATA;
  input [9:0]D;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\compare_reg[9]_0 ;
  input [0:0]\compare_reg[8]_1 ;
  input [0:0]S;
  input [2:0]\CTRL_DATA_reg[6] ;
  input \compare_reg[7][9] ;
  input \compare_reg[3][9] ;
  input ACK;

  wire ACK;
  wire ACK_reg;
  wire ALIGN_BUSY53_out;
  wire [1:0]AR;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_3_n_0;
  wire CTRL_BITSLIP_reg_0;
  wire CTRL_CE;
  wire CTRL_CE_i_3_n_0;
  wire CTRL_CE_reg_0;
  wire [9:0]CTRL_DATA;
  wire [2:0]\CTRL_DATA_reg[6] ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_INC_i_4_n_0;
  wire CTRL_INC_reg_0;
  wire CTRL_INC_reg_1;
  wire CTRL_RESET;
  wire CTRL_RESET_i_5_n_0;
  wire CTRL_RESET_i_6_n_0;
  wire CTRL_RESET_i_7_n_0;
  wire CTRL_RESET_reg_0;
  wire CTRL_RESET_reg_1;
  wire CTRL_RESET_reg_2;
  wire CTRL_RESET_reg_3;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_14_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_4_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_5_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_7_n_0;
  wire [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_2;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_3;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_reg_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg_1;
  wire CTRL_SAMPLEINLASTBIT_i_reg_2;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_0;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_1;
  wire [9:0]D;
  wire GenCntr;
  wire \GenCntr[0]_i_1_n_0 ;
  wire \GenCntr[0]_i_2_n_0 ;
  wire \GenCntr[0]_i_3_n_0 ;
  wire \GenCntr[10]_i_1_n_0 ;
  wire \GenCntr[11]_i_1_n_0 ;
  wire \GenCntr[12]_i_1_n_0 ;
  wire \GenCntr[12]_i_3_n_0 ;
  wire \GenCntr[12]_i_4_n_0 ;
  wire \GenCntr[12]_i_5_n_0 ;
  wire \GenCntr[12]_i_6_n_0 ;
  wire \GenCntr[13]_i_1_n_0 ;
  wire \GenCntr[14]_i_1_n_0 ;
  wire \GenCntr[14]_i_2_n_0 ;
  wire \GenCntr[15]_i_10_n_0 ;
  wire \GenCntr[15]_i_11_n_0 ;
  wire \GenCntr[15]_i_13_n_0 ;
  wire \GenCntr[15]_i_14_n_0 ;
  wire \GenCntr[15]_i_15_n_0 ;
  wire \GenCntr[15]_i_17_n_0 ;
  wire \GenCntr[15]_i_18_n_0 ;
  wire \GenCntr[15]_i_19_n_0 ;
  wire \GenCntr[15]_i_2_n_0 ;
  wire \GenCntr[15]_i_3_n_0 ;
  wire \GenCntr[15]_i_4_n_0 ;
  wire \GenCntr[15]_i_5_n_0 ;
  wire \GenCntr[15]_i_6_n_0 ;
  wire \GenCntr[15]_i_7_n_0 ;
  wire \GenCntr[15]_i_8_n_0 ;
  wire \GenCntr[1]_i_1_n_0 ;
  wire \GenCntr[1]_i_2_n_0 ;
  wire \GenCntr[1]_i_3_n_0 ;
  wire \GenCntr[2]_i_1_n_0 ;
  wire \GenCntr[2]_i_2_n_0 ;
  wire \GenCntr[2]_i_3_n_0 ;
  wire \GenCntr[2]_i_4_n_0 ;
  wire \GenCntr[3]_i_1_n_0 ;
  wire \GenCntr[3]_i_2_n_0 ;
  wire \GenCntr[3]_i_3_n_0 ;
  wire \GenCntr[4]_i_10_n_0 ;
  wire \GenCntr[4]_i_1_n_0 ;
  wire \GenCntr[4]_i_2_n_0 ;
  wire \GenCntr[4]_i_4_n_0 ;
  wire \GenCntr[4]_i_5_n_0 ;
  wire \GenCntr[4]_i_6_n_0 ;
  wire \GenCntr[4]_i_7_n_0 ;
  wire \GenCntr[4]_i_8_n_0 ;
  wire \GenCntr[4]_i_9_n_0 ;
  wire \GenCntr[5]_i_1_n_0 ;
  wire \GenCntr[5]_i_2_n_0 ;
  wire \GenCntr[5]_i_3_n_0 ;
  wire \GenCntr[6]_i_1_n_0 ;
  wire \GenCntr[6]_i_2_n_0 ;
  wire \GenCntr[6]_i_3_n_0 ;
  wire \GenCntr[7]_i_1_n_0 ;
  wire \GenCntr[7]_i_2_n_0 ;
  wire \GenCntr[7]_i_3_n_0 ;
  wire \GenCntr[8]_i_10_n_0 ;
  wire \GenCntr[8]_i_1_n_0 ;
  wire \GenCntr[8]_i_2_n_0 ;
  wire \GenCntr[8]_i_3_n_0 ;
  wire \GenCntr[8]_i_5_n_0 ;
  wire \GenCntr[8]_i_6_n_0 ;
  wire \GenCntr[8]_i_7_n_0 ;
  wire \GenCntr[8]_i_8_n_0 ;
  wire \GenCntr[8]_i_9_n_0 ;
  wire \GenCntr[9]_i_1_n_0 ;
  wire \GenCntr[9]_i_2_n_0 ;
  wire \GenCntr[9]_i_3_n_0 ;
  wire \GenCntr[9]_i_4_n_0 ;
  wire \GenCntr[9]_i_5_n_0 ;
  wire \GenCntr[9]_i_6_n_0 ;
  wire \GenCntr_reg[12]_i_2_n_0 ;
  wire \GenCntr_reg[12]_i_2_n_1 ;
  wire \GenCntr_reg[12]_i_2_n_2 ;
  wire \GenCntr_reg[12]_i_2_n_3 ;
  wire \GenCntr_reg[15]_i_12_n_1 ;
  wire \GenCntr_reg[15]_i_12_n_2 ;
  wire \GenCntr_reg[15]_i_12_n_3 ;
  wire \GenCntr_reg[15]_i_9_n_2 ;
  wire \GenCntr_reg[15]_i_9_n_3 ;
  wire [0:0]\GenCntr_reg[1]_0 ;
  wire \GenCntr_reg[4]_i_3_n_0 ;
  wire \GenCntr_reg[4]_i_3_n_1 ;
  wire \GenCntr_reg[4]_i_3_n_2 ;
  wire \GenCntr_reg[4]_i_3_n_3 ;
  wire \GenCntr_reg[8]_i_4_n_0 ;
  wire \GenCntr_reg[8]_i_4_n_1 ;
  wire \GenCntr_reg[8]_i_4_n_2 ;
  wire \GenCntr_reg[8]_i_4_n_3 ;
  wire \GenCntr_reg_n_0_[10] ;
  wire \GenCntr_reg_n_0_[11] ;
  wire \GenCntr_reg_n_0_[12] ;
  wire \GenCntr_reg_n_0_[13] ;
  wire \GenCntr_reg_n_0_[14] ;
  wire \GenCntr_reg_n_0_[2] ;
  wire \GenCntr_reg_n_0_[4] ;
  wire \GenCntr_reg_n_0_[5] ;
  wire \GenCntr_reg_n_0_[6] ;
  wire \GenCntr_reg_n_0_[7] ;
  wire \GenCntr_reg_n_0_[8] ;
  wire \GenCntr_reg_n_0_[9] ;
  wire Maxcount;
  wire \Maxcount[0]_i_1_n_0 ;
  wire \Maxcount[10]_i_2_n_0 ;
  wire \Maxcount[10]_i_3_n_0 ;
  wire \Maxcount[10]_i_4_n_0 ;
  wire \Maxcount[10]_i_5_n_0 ;
  wire \Maxcount[10]_i_6_n_0 ;
  wire \Maxcount[10]_i_7_n_0 ;
  wire \Maxcount[1]_i_1_n_0 ;
  wire \Maxcount[2]_i_1_n_0 ;
  wire \Maxcount[3]_i_1_n_0 ;
  wire \Maxcount[4]_i_1_n_0 ;
  wire \Maxcount[4]_i_2_n_0 ;
  wire \Maxcount[5]_i_1_n_0 ;
  wire \Maxcount[6]_i_1_n_0 ;
  wire \Maxcount[7]_i_1_n_0 ;
  wire \Maxcount[8]_i_1_n_0 ;
  wire \Maxcount[8]_i_2_n_0 ;
  wire \Maxcount[9]_i_1_n_0 ;
  wire \Maxcount[9]_i_2_n_0 ;
  wire \Maxcount[9]_i_3_n_0 ;
  wire \Maxcount_reg_n_0_[0] ;
  wire \Maxcount_reg_n_0_[1] ;
  wire \Maxcount_reg_n_0_[2] ;
  wire \Maxcount_reg_n_0_[3] ;
  wire \Maxcount_reg_n_0_[4] ;
  wire \Maxcount_reg_n_0_[5] ;
  wire \Maxcount_reg_n_0_[6] ;
  wire \Maxcount_reg_n_0_[7] ;
  wire \Maxcount_reg_n_0_[8] ;
  wire \Maxcount_reg_n_0_[9] ;
  wire [3:0]Q;
  wire REQ;
  wire [0:0]S;
  wire SAMPLEINFIRSTBIT;
  wire SAMPLEINLASTBIT;
  wire SAMPLEINOTHERBIT;
  wire \SerdesCntr[12]_i_3_n_0 ;
  wire \SerdesCntr[12]_i_4_n_0 ;
  wire \SerdesCntr[12]_i_5_n_0 ;
  wire \SerdesCntr[12]_i_6_n_0 ;
  wire \SerdesCntr[15]_i_5_n_0 ;
  wire \SerdesCntr[15]_i_6_n_0 ;
  wire \SerdesCntr[4]_i_3_n_0 ;
  wire \SerdesCntr[4]_i_4_n_0 ;
  wire \SerdesCntr[4]_i_5_n_0 ;
  wire \SerdesCntr[4]_i_6_n_0 ;
  wire \SerdesCntr[8]_i_3_n_0 ;
  wire \SerdesCntr[8]_i_4_n_0 ;
  wire \SerdesCntr[8]_i_5_n_0 ;
  wire \SerdesCntr[8]_i_6_n_0 ;
  wire \SerdesCntr_reg[12]_i_2_n_0 ;
  wire \SerdesCntr_reg[12]_i_2_n_1 ;
  wire \SerdesCntr_reg[12]_i_2_n_2 ;
  wire \SerdesCntr_reg[12]_i_2_n_3 ;
  wire \SerdesCntr_reg[12]_i_2_n_4 ;
  wire \SerdesCntr_reg[12]_i_2_n_5 ;
  wire \SerdesCntr_reg[12]_i_2_n_6 ;
  wire \SerdesCntr_reg[12]_i_2_n_7 ;
  wire \SerdesCntr_reg[15]_i_3_n_2 ;
  wire \SerdesCntr_reg[15]_i_3_n_3 ;
  wire \SerdesCntr_reg[15]_i_3_n_5 ;
  wire \SerdesCntr_reg[15]_i_3_n_6 ;
  wire \SerdesCntr_reg[15]_i_3_n_7 ;
  wire \SerdesCntr_reg[4]_i_2_n_0 ;
  wire \SerdesCntr_reg[4]_i_2_n_1 ;
  wire \SerdesCntr_reg[4]_i_2_n_2 ;
  wire \SerdesCntr_reg[4]_i_2_n_3 ;
  wire \SerdesCntr_reg[4]_i_2_n_4 ;
  wire \SerdesCntr_reg[4]_i_2_n_5 ;
  wire \SerdesCntr_reg[4]_i_2_n_6 ;
  wire \SerdesCntr_reg[4]_i_2_n_7 ;
  wire \SerdesCntr_reg[8]_i_2_n_0 ;
  wire \SerdesCntr_reg[8]_i_2_n_1 ;
  wire \SerdesCntr_reg[8]_i_2_n_2 ;
  wire \SerdesCntr_reg[8]_i_2_n_3 ;
  wire \SerdesCntr_reg[8]_i_2_n_4 ;
  wire \SerdesCntr_reg[8]_i_2_n_5 ;
  wire \SerdesCntr_reg[8]_i_2_n_6 ;
  wire \SerdesCntr_reg[8]_i_2_n_7 ;
  wire \SerdesCntr_reg_n_0_[0] ;
  wire \SerdesCntr_reg_n_0_[10] ;
  wire \SerdesCntr_reg_n_0_[11] ;
  wire \SerdesCntr_reg_n_0_[12] ;
  wire \SerdesCntr_reg_n_0_[13] ;
  wire \SerdesCntr_reg_n_0_[14] ;
  wire \SerdesCntr_reg_n_0_[1] ;
  wire \SerdesCntr_reg_n_0_[2] ;
  wire \SerdesCntr_reg_n_0_[3] ;
  wire \SerdesCntr_reg_n_0_[4] ;
  wire \SerdesCntr_reg_n_0_[5] ;
  wire \SerdesCntr_reg_n_0_[6] ;
  wire \SerdesCntr_reg_n_0_[7] ;
  wire \SerdesCntr_reg_n_0_[8] ;
  wire \SerdesCntr_reg_n_0_[9] ;
  wire \TimeOutCntr[0]_i_1_n_0 ;
  wire \TimeOutCntr[1]_i_1_n_0 ;
  wire \TimeOutCntr[2]_i_1_n_0 ;
  wire \TimeOutCntr[3]_i_1_n_0 ;
  wire \TimeOutCntr[4]_i_1_n_0 ;
  wire \TimeOutCntr[5]_i_1_n_0 ;
  wire \TimeOutCntr[5]_i_2_n_0 ;
  wire \TimeOutCntr[5]_i_3_n_0 ;
  wire \TimeOutCntr_reg_n_0_[0] ;
  wire \TimeOutCntr_reg_n_0_[1] ;
  wire \TimeOutCntr_reg_n_0_[2] ;
  wire \TimeOutCntr_reg_n_0_[3] ;
  wire \TimeOutCntr_reg_n_0_[4] ;
  wire alignstate;
  wire \alignstate[0]_i_1_n_0 ;
  wire \alignstate[0]_i_2_n_0 ;
  wire \alignstate[0]_i_3_n_0 ;
  wire \alignstate[1]_i_1_n_0 ;
  wire \alignstate[1]_i_2_n_0 ;
  wire \alignstate[1]_i_3_n_0 ;
  wire \alignstate[1]_i_4_n_0 ;
  wire \alignstate[1]_i_5_n_0 ;
  wire \alignstate[1]_i_6_n_0 ;
  wire \alignstate[2]_i_1_n_0 ;
  wire \alignstate[2]_i_2_n_0 ;
  wire \alignstate[2]_i_4_n_0 ;
  wire \alignstate[3]_i_10_n_0 ;
  wire \alignstate[3]_i_11_n_0 ;
  wire \alignstate[3]_i_12_n_0 ;
  wire \alignstate[3]_i_13_n_0 ;
  wire \alignstate[3]_i_14_n_0 ;
  wire \alignstate[3]_i_15_n_0 ;
  wire \alignstate[3]_i_16_n_0 ;
  wire \alignstate[3]_i_17_n_0 ;
  wire \alignstate[3]_i_18_n_0 ;
  wire \alignstate[3]_i_19_n_0 ;
  wire \alignstate[3]_i_2_n_0 ;
  wire \alignstate[3]_i_3_n_0 ;
  wire \alignstate[3]_i_4_n_0 ;
  wire \alignstate[3]_i_5_n_0 ;
  wire \alignstate[3]_i_6_n_0 ;
  wire \alignstate[3]_i_9_n_0 ;
  wire \alignstate_reg[1]_0 ;
  wire \alignstate_reg[2]_0 ;
  wire \alignstate_reg[2]_1 ;
  wire \alignstate_reg[2]_2 ;
  wire \alignstate_reg[3]_0 ;
  wire \alignstate_reg[3]_1 ;
  wire \alignstate_reg[3]_i_7_n_1 ;
  wire \alignstate_reg[3]_i_7_n_2 ;
  wire \alignstate_reg[3]_i_7_n_3 ;
  wire \alignstate_reg[3]_i_8_n_1 ;
  wire \alignstate_reg[3]_i_8_n_2 ;
  wire \alignstate_reg[3]_i_8_n_3 ;
  wire busy_align_i;
  wire \compare_reg[3][9] ;
  wire \compare_reg[7][9] ;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [15:1]data5;
  wire [9:0]data_init;
  wire edge_init;
  wire \edge_init_reg_n_0_[0] ;
  wire \edge_init_reg_n_0_[1] ;
  wire \edge_init_reg_n_0_[2] ;
  wire \edge_init_reg_n_0_[3] ;
  wire \edge_init_reg_n_0_[4] ;
  wire \edge_init_reg_n_0_[5] ;
  wire \edge_init_reg_n_0_[6] ;
  wire \edge_init_reg_n_0_[7] ;
  wire \edge_init_reg_n_0_[8] ;
  wire edge_int_or;
  wire edge_int_or_reg_0;
  wire edge_tmp;
  wire end_handshake;
  wire end_handshake_i_1_n_0;
  wire eqOp0_out;
  wire eqOp2_out;
  wire eqOp3_out;
  wire \handshakestate[0]_i_1_n_0 ;
  wire \handshakestate[1]_i_1_n_0 ;
  wire \handshakestate_reg[0]_0 ;
  wire \handshakestate_reg[0]_1 ;
  wire \handshakestate_reg[0]_2 ;
  wire neqOp;
  wire [15:0]p_0_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in20_in;
  wire p_0_in__0;
  wire retrycntr;
  wire \retrycntr[0]_i_1_n_0 ;
  wire \retrycntr[10]_i_1_n_0 ;
  wire \retrycntr[11]_i_1_n_0 ;
  wire \retrycntr[12]_i_1_n_0 ;
  wire \retrycntr[12]_i_3_n_0 ;
  wire \retrycntr[12]_i_4_n_0 ;
  wire \retrycntr[12]_i_5_n_0 ;
  wire \retrycntr[12]_i_6_n_0 ;
  wire \retrycntr[13]_i_1_n_0 ;
  wire \retrycntr[14]_i_1_n_0 ;
  wire \retrycntr[15]_i_2_n_0 ;
  wire \retrycntr[15]_i_3_n_0 ;
  wire \retrycntr[15]_i_4_n_0 ;
  wire \retrycntr[15]_i_5_n_0 ;
  wire \retrycntr[15]_i_7_n_0 ;
  wire \retrycntr[15]_i_8_n_0 ;
  wire \retrycntr[15]_i_9_n_0 ;
  wire \retrycntr[1]_i_1_n_0 ;
  wire \retrycntr[2]_i_1_n_0 ;
  wire \retrycntr[3]_i_1_n_0 ;
  wire \retrycntr[4]_i_1_n_0 ;
  wire \retrycntr[4]_i_3_n_0 ;
  wire \retrycntr[4]_i_4_n_0 ;
  wire \retrycntr[4]_i_5_n_0 ;
  wire \retrycntr[4]_i_6_n_0 ;
  wire \retrycntr[5]_i_1_n_0 ;
  wire \retrycntr[6]_i_1_n_0 ;
  wire \retrycntr[7]_i_1_n_0 ;
  wire \retrycntr[8]_i_1_n_0 ;
  wire \retrycntr[8]_i_3_n_0 ;
  wire \retrycntr[8]_i_4_n_0 ;
  wire \retrycntr[8]_i_5_n_0 ;
  wire \retrycntr[8]_i_6_n_0 ;
  wire \retrycntr[9]_i_1_n_0 ;
  wire \retrycntr_reg[12]_i_2_n_0 ;
  wire \retrycntr_reg[12]_i_2_n_1 ;
  wire \retrycntr_reg[12]_i_2_n_2 ;
  wire \retrycntr_reg[12]_i_2_n_3 ;
  wire \retrycntr_reg[12]_i_2_n_4 ;
  wire \retrycntr_reg[12]_i_2_n_5 ;
  wire \retrycntr_reg[12]_i_2_n_6 ;
  wire \retrycntr_reg[12]_i_2_n_7 ;
  wire \retrycntr_reg[15]_i_6_n_2 ;
  wire \retrycntr_reg[15]_i_6_n_3 ;
  wire \retrycntr_reg[15]_i_6_n_5 ;
  wire \retrycntr_reg[15]_i_6_n_6 ;
  wire \retrycntr_reg[15]_i_6_n_7 ;
  wire \retrycntr_reg[4]_i_2_n_0 ;
  wire \retrycntr_reg[4]_i_2_n_1 ;
  wire \retrycntr_reg[4]_i_2_n_2 ;
  wire \retrycntr_reg[4]_i_2_n_3 ;
  wire \retrycntr_reg[4]_i_2_n_4 ;
  wire \retrycntr_reg[4]_i_2_n_5 ;
  wire \retrycntr_reg[4]_i_2_n_6 ;
  wire \retrycntr_reg[4]_i_2_n_7 ;
  wire \retrycntr_reg[8]_i_2_n_0 ;
  wire \retrycntr_reg[8]_i_2_n_1 ;
  wire \retrycntr_reg[8]_i_2_n_2 ;
  wire \retrycntr_reg[8]_i_2_n_3 ;
  wire \retrycntr_reg[8]_i_2_n_4 ;
  wire \retrycntr_reg[8]_i_2_n_5 ;
  wire \retrycntr_reg[8]_i_2_n_6 ;
  wire \retrycntr_reg[8]_i_2_n_7 ;
  wire \retrycntr_reg_n_0_[0] ;
  wire \retrycntr_reg_n_0_[10] ;
  wire \retrycntr_reg_n_0_[11] ;
  wire \retrycntr_reg_n_0_[12] ;
  wire \retrycntr_reg_n_0_[13] ;
  wire \retrycntr_reg_n_0_[14] ;
  wire \retrycntr_reg_n_0_[1] ;
  wire \retrycntr_reg_n_0_[2] ;
  wire \retrycntr_reg_n_0_[3] ;
  wire \retrycntr_reg_n_0_[4] ;
  wire \retrycntr_reg_n_0_[5] ;
  wire \retrycntr_reg_n_0_[6] ;
  wire \retrycntr_reg_n_0_[7] ;
  wire \retrycntr_reg_n_0_[8] ;
  wire \retrycntr_reg_n_0_[9] ;
  wire selector;
  wire \selector[0]_i_1_n_0 ;
  wire \selector_reg[0]_0 ;
  wire serdesseqstate;
  wire \serdesseqstate[0]_i_1_n_0 ;
  wire \serdesseqstate[1]_i_1_n_0 ;
  wire [0:0]\serdesseqstate_reg[0]_0 ;
  wire \serdesseqstate_reg[0]_1 ;
  wire \serdesseqstate_reg[0]_2 ;
  wire [1:0]\slv_reg4_reg[0]_rep__6 ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[2]_0 ;
  wire [1:0]\slv_reg4_reg[2]_1 ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire start_align_i;
  wire start_align_i_reg_0;
  wire start_handshake;
  wire start_handshake_i_2_n_0;
  wire start_handshake_i_3_n_0;
  wire start_handshake_i_4_n_0;
  wire start_handshake_reg_0;
  wire vita_clk;
  wire windowcount;
  wire \windowcount[0]_i_1_n_0 ;
  wire \windowcount[1]_i_1_n_0 ;
  wire \windowcount[2]_i_1_n_0 ;
  wire \windowcount[3]_i_1_n_0 ;
  wire \windowcount[4]_i_1_n_0 ;
  wire \windowcount[5]_i_1_n_0 ;
  wire \windowcount[5]_i_2_n_0 ;
  wire \windowcount[6]_i_1_n_0 ;
  wire \windowcount[7]_i_1_n_0 ;
  wire \windowcount[8]_i_1_n_0 ;
  wire \windowcount[9]_i_2_n_0 ;
  wire \windowcount[9]_i_3_n_0 ;
  wire \windowcount[9]_i_4_n_0 ;
  wire \windowcount[9]_i_5_n_0 ;
  wire \windowcount_reg_n_0_[0] ;
  wire \windowcount_reg_n_0_[1] ;
  wire \windowcount_reg_n_0_[2] ;
  wire \windowcount_reg_n_0_[3] ;
  wire \windowcount_reg_n_0_[4] ;
  wire \windowcount_reg_n_0_[5] ;
  wire \windowcount_reg_n_0_[6] ;
  wire \windowcount_reg_n_0_[7] ;
  wire \windowcount_reg_n_0_[8] ;
  wire \windowcount_reg_n_0_[9] ;
  wire [3:0]NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_O_UNCONNECTED;
  wire [3:0]\NLW_GenCntr_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_GenCntr_reg[15]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_GenCntr_reg[15]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_SerdesCntr_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_SerdesCntr_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_retrycntr_reg[15]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_retrycntr_reg[15]_i_6_O_UNCONNECTED ;

  FDCE ALIGN_BUSY_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\slv_reg4_reg[2] ),
        .Q(ALIGN_BUSY53_out));
  LUT6 #(
    .INIT(64'hF000FF2000000000)) 
    CTRL_BITSLIP_i_2
       (.I0(end_handshake),
        .I1(p_0_in20_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(CO),
        .I5(CTRL_BITSLIP_i_3_n_0),
        .O(CTRL_BITSLIP_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CTRL_BITSLIP_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(CTRL_BITSLIP_i_3_n_0));
  FDCE CTRL_BITSLIP_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\alignstate_reg[1]_0 ),
        .Q(CTRL_BITSLIP));
  LUT6 #(
    .INIT(64'h0000000075757F75)) 
    CTRL_CE_i_2
       (.I0(Q[1]),
        .I1(end_handshake),
        .I2(Q[0]),
        .I3(p_0_in12_in),
        .I4(eqOp0_out),
        .I5(CTRL_CE_i_3_n_0),
        .O(CTRL_CE_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h31003111)) 
    CTRL_CE_i_3
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(p_0_in12_in),
        .O(CTRL_CE_i_3_n_0));
  FDCE CTRL_CE_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\alignstate_reg[3]_1 ),
        .Q(CTRL_CE));
  FDPE CTRL_FIFO_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(\slv_reg4_reg[2]_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(CTRL_FIFO_RESET));
  LUT6 #(
    .INIT(64'hFEFE0FFFFEFE0C0C)) 
    CTRL_INC_i_2
       (.I0(eqOp0_out),
        .I1(p_0_in12_in),
        .I2(Q[0]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .I5(eqOp2_out),
        .O(CTRL_INC_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    CTRL_INC_i_3
       (.I0(Q[0]),
        .I1(end_handshake),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_INC_i_4_n_0),
        .O(CTRL_INC_reg_1));
  LUT6 #(
    .INIT(64'hF0F000F000C00050)) 
    CTRL_INC_i_4
       (.I0(edge_int_or),
        .I1(neqOp),
        .I2(\alignstate[0]_i_2_n_0 ),
        .I3(p_0_in12_in),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(CTRL_INC_i_4_n_0));
  FDCE CTRL_INC_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\alignstate_reg[3]_0 ),
        .Q(CTRL_INC));
  LUT6 #(
    .INIT(64'h6745000000000000)) 
    CTRL_RESET_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(edge_int_or),
        .I3(neqOp),
        .I4(\alignstate[0]_i_2_n_0 ),
        .I5(p_0_in12_in),
        .O(CTRL_RESET_reg_0));
  LUT6 #(
    .INIT(64'h000F004400000044)) 
    CTRL_RESET_i_3
       (.I0(Q[1]),
        .I1(start_align_i),
        .I2(\GenCntr[15]_i_11_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_RESET_i_5_n_0),
        .O(CTRL_RESET_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500F700)) 
    CTRL_RESET_i_4
       (.I0(CTRL_RESET_i_6_n_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(CTRL_RESET_i_7_n_0),
        .I5(start_handshake_i_2_n_0),
        .O(CTRL_RESET_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CTRL_RESET_i_5
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(CTRL_RESET_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    CTRL_RESET_i_6
       (.I0(end_handshake),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(CTRL_RESET_i_6_n_0));
  LUT6 #(
    .INIT(64'h00CCFFAF000F0F0F)) 
    CTRL_RESET_i_7
       (.I0(p_0_in20_in),
        .I1(CO),
        .I2(end_handshake),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(CTRL_RESET_i_7_n_0));
  FDPE CTRL_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(CTRL_RESET_reg_3),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(CTRL_RESET));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_11
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I2(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h4540757F)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_14
       (.I0(\compare_reg[9]_0 ),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I3(\GenCntr_reg_n_0_[2] ),
        .I4(\compare_reg[8]_1 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_2
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_4_n_0),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_i_5_n_0),
        .I2(\GenCntr_reg_n_0_[8] ),
        .I3(\GenCntr_reg_n_0_[10] ),
        .I4(\GenCntr_reg_n_0_[9] ),
        .I5(\GenCntr_reg_n_0_[11] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_3
       (.I0(\retrycntr[15]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(p_0_in20_in),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(\GenCntr[9]_i_2_n_0 ),
        .O(CTRL_SAMPLEINOTHERBIT_i));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_4
       (.I0(\GenCntr_reg_n_0_[5] ),
        .I1(\GenCntr_reg_n_0_[4] ),
        .I2(\GenCntr_reg_n_0_[7] ),
        .I3(\GenCntr_reg_n_0_[6] ),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]),
        .I5(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_5
       (.I0(\GenCntr_reg_n_0_[13] ),
        .I1(\GenCntr_reg_n_0_[14] ),
        .I2(\GenCntr_reg_n_0_[12] ),
        .I3(p_0_in20_in),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h00D8FFD8FF270027)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_7
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7][9] ),
        .I2(\compare_reg[3][9] ),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_14_n_0),
        .I5(CTRL_DATA[9]),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_7_n_0));
  FDCE CTRL_SAMPLEINFIRSTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\alignstate_reg[2]_0 ),
        .Q(CTRL_SAMPLEINFIRSTBIT_i));
  CARRY4 CTRL_SAMPLEINFIRSTBIT_i_reg_i_6
       (.CI(1'b0),
        .CO({eqOp3_out,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_1,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_2,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_O_UNCONNECTED[3:0]),
        .S({CTRL_SAMPLEINFIRSTBIT_i_i_7_n_0,\CTRL_DATA_reg[6] }));
  FDCE \CTRL_SAMPLEINFIRSTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(CTRL_SAMPLEINFIRSTBIT_i_reg_1),
        .Q(SAMPLEINFIRSTBIT));
  FDCE CTRL_SAMPLEINLASTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\alignstate_reg[2]_1 ),
        .Q(CTRL_SAMPLEINLASTBIT_i));
  FDCE \CTRL_SAMPLEINLASTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(CTRL_SAMPLEINLASTBIT_i_reg_2),
        .Q(SAMPLEINLASTBIT));
  FDCE CTRL_SAMPLEINOTHERBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\alignstate_reg[2]_2 ),
        .Q(CTRL_SAMPLEINOTHERBIT_i_reg_0));
  FDCE \CTRL_SAMPLEINOTHERBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(CTRL_SAMPLEINOTHERBIT_i_reg_1),
        .Q(SAMPLEINOTHERBIT));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [0]),
        .I4(\GenCntr[0]_i_2_n_0 ),
        .I5(\GenCntr[0]_i_3_n_0 ),
        .O(\GenCntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h0F3FFF1F)) 
    \GenCntr[0]_i_2 
       (.I0(neqOp),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I2(Q[2]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .O(\GenCntr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC000000FEAAFEAA)) 
    \GenCntr[0]_i_3 
       (.I0(\GenCntr[4]_i_9_n_0 ),
        .I1(\GenCntr[9]_i_2_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\GenCntr[9]_i_4_n_0 ),
        .I4(\GenCntr[15]_i_10_n_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .O(\GenCntr[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[10]_i_1 
       (.I0(\GenCntr[15]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(data5[10]),
        .I3(\GenCntr[14]_i_2_n_0 ),
        .O(\GenCntr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[11]_i_1 
       (.I0(\GenCntr[15]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(data5[11]),
        .I3(\GenCntr[14]_i_2_n_0 ),
        .O(\GenCntr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[12]_i_1 
       (.I0(\GenCntr[15]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(data5[12]),
        .I3(\GenCntr[14]_i_2_n_0 ),
        .O(\GenCntr[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_3 
       (.I0(\GenCntr_reg_n_0_[12] ),
        .O(\GenCntr[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_4 
       (.I0(\GenCntr_reg_n_0_[11] ),
        .O(\GenCntr[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_5 
       (.I0(\GenCntr_reg_n_0_[10] ),
        .O(\GenCntr[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_6 
       (.I0(\GenCntr_reg_n_0_[9] ),
        .O(\GenCntr[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[13]_i_1 
       (.I0(\GenCntr[15]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(data5[13]),
        .I3(\GenCntr[14]_i_2_n_0 ),
        .O(\GenCntr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[14]_i_1 
       (.I0(\GenCntr[15]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(data5[14]),
        .I3(\GenCntr[14]_i_2_n_0 ),
        .O(\GenCntr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h080A2222)) 
    \GenCntr[14]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(eqOp2_out),
        .I4(Q[0]),
        .O(\GenCntr[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFAFAFAFBFFFAFA)) 
    \GenCntr[15]_i_1 
       (.I0(\GenCntr[15]_i_3_n_0 ),
        .I1(\GenCntr[15]_i_4_n_0 ),
        .I2(\GenCntr[15]_i_5_n_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\GenCntr[15]_i_6_n_0 ),
        .O(GenCntr));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \GenCntr[15]_i_10 
       (.I0(Q[1]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .O(\GenCntr[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GenCntr[15]_i_11 
       (.I0(eqOp0_out),
        .I1(Q[1]),
        .I2(eqOp2_out),
        .O(\GenCntr[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_13 
       (.I0(p_0_in20_in),
        .O(\GenCntr[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_14 
       (.I0(\GenCntr_reg_n_0_[14] ),
        .O(\GenCntr[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_15 
       (.I0(\GenCntr_reg_n_0_[13] ),
        .O(\GenCntr[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_17 
       (.I0(\edge_init_reg_n_0_[7] ),
        .I1(D[7]),
        .I2(\edge_init_reg_n_0_[6] ),
        .I3(D[6]),
        .I4(D[8]),
        .I5(\edge_init_reg_n_0_[8] ),
        .O(\GenCntr[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_18 
       (.I0(\edge_init_reg_n_0_[4] ),
        .I1(D[4]),
        .I2(\edge_init_reg_n_0_[3] ),
        .I3(D[3]),
        .I4(D[5]),
        .I5(\edge_init_reg_n_0_[5] ),
        .O(\GenCntr[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_19 
       (.I0(\edge_init_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(\edge_init_reg_n_0_[0] ),
        .I3(D[0]),
        .I4(D[2]),
        .I5(\edge_init_reg_n_0_[2] ),
        .O(\GenCntr[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h04C4000035F50000)) 
    \GenCntr[15]_i_2 
       (.I0(\GenCntr[15]_i_7_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GenCntr[15]_i_8_n_0 ),
        .I4(data5[15]),
        .I5(\GenCntr[15]_i_10_n_0 ),
        .O(\GenCntr[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004544)) 
    \GenCntr[15]_i_3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\slv_reg4_reg[2]_1 [0]),
        .I3(start_align_i),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\GenCntr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFBAAF3)) 
    \GenCntr[15]_i_4 
       (.I0(CO),
        .I1(end_handshake),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\GenCntr[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0008000800)) 
    \GenCntr[15]_i_5 
       (.I0(\GenCntr[15]_i_11_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(end_handshake),
        .I4(p_0_in20_in),
        .I5(Q[0]),
        .O(\GenCntr[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFDD9D9D9D9D9D)) 
    \GenCntr[15]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(neqOp),
        .I4(p_0_in20_in),
        .I5(p_0_in12_in),
        .O(\GenCntr[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hBFAF)) 
    \GenCntr[15]_i_7 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(neqOp),
        .O(\GenCntr[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[15]_i_8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GenCntr[1]_i_1 
       (.I0(\GenCntr[1]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\slv_reg6_reg[9] [1]),
        .I5(\GenCntr[1]_i_3_n_0 ),
        .O(\GenCntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8088C0CC8088)) 
    \GenCntr[1]_i_2 
       (.I0(\GenCntr[15]_i_10_n_0 ),
        .I1(\GenCntr[9]_i_4_n_0 ),
        .I2(\GenCntr[9]_i_2_n_0 ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(data5[1]),
        .I5(\GenCntr[4]_i_9_n_0 ),
        .O(\GenCntr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[1]_i_3 
       (.I0(data5[1]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [2]),
        .I4(\GenCntr[2]_i_2_n_0 ),
        .I5(\GenCntr[2]_i_3_n_0 ),
        .O(\GenCntr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[2]_i_2 
       (.I0(data5[2]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC8C808C808080808)) 
    \GenCntr[2]_i_3 
       (.I0(\GenCntr[2]_i_4_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(data5[2]),
        .O(\GenCntr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0BFAFBFAFBFA0BF)) 
    \GenCntr[2]_i_4 
       (.I0(data5[2]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[3] ),
        .O(\GenCntr[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545400)) 
    \GenCntr[3]_i_1 
       (.I0(Q[3]),
        .I1(\GenCntr[4]_i_2_n_0 ),
        .I2(\slv_reg6_reg[9] [3]),
        .I3(data5[3]),
        .I4(\GenCntr[15]_i_7_n_0 ),
        .I5(\GenCntr[3]_i_2_n_0 ),
        .O(\GenCntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC088C088CC88C088)) 
    \GenCntr[3]_i_2 
       (.I0(\GenCntr[3]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(data5[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAF00FBBBBFFFF)) 
    \GenCntr[3]_i_3 
       (.I0(data5[3]),
        .I1(eqOp2_out),
        .I2(\windowcount_reg_n_0_[4] ),
        .I3(\windowcount[5]_i_2_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F22)) 
    \GenCntr[4]_i_1 
       (.I0(\slv_reg6_reg[9] [4]),
        .I1(\GenCntr[4]_i_2_n_0 ),
        .I2(\GenCntr[15]_i_7_n_0 ),
        .I3(data5[4]),
        .I4(Q[3]),
        .I5(\GenCntr[4]_i_4_n_0 ),
        .O(\GenCntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GenCntr[4]_i_10 
       (.I0(\windowcount_reg_n_0_[3] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GenCntr[4]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\GenCntr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0FF)) 
    \GenCntr[4]_i_4 
       (.I0(\GenCntr[8]_i_5_n_0 ),
        .I1(\GenCntr[4]_i_9_n_0 ),
        .I2(data5[4]),
        .I3(\GenCntr[8]_i_3_n_0 ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\GenCntr[4]_i_10_n_0 ),
        .O(\GenCntr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_5 
       (.I0(\GenCntr_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_6 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .O(\GenCntr[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_7 
       (.I0(\GenCntr_reg_n_0_[2] ),
        .O(\GenCntr[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_8 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]),
        .O(\GenCntr[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \GenCntr[4]_i_9 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\GenCntr[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[5]_i_1 
       (.I0(\GenCntr[5]_i_2_n_0 ),
        .I1(data5[5]),
        .I2(\GenCntr[8]_i_5_n_0 ),
        .I3(\GenCntr[8]_i_3_n_0 ),
        .I4(\windowcount_reg_n_0_[6] ),
        .I5(\GenCntr[5]_i_3_n_0 ),
        .O(\GenCntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[5]_i_2 
       (.I0(\GenCntr[9]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2_n_0 ),
        .I3(\slv_reg6_reg[9] [5]),
        .I4(\GenCntr[15]_i_7_n_0 ),
        .I5(data5[5]),
        .O(\GenCntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GenCntr[5]_i_3 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[3] ),
        .I3(\windowcount_reg_n_0_[5] ),
        .O(\GenCntr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[6]_i_1 
       (.I0(\GenCntr[6]_i_2_n_0 ),
        .I1(data5[6]),
        .I2(\GenCntr[8]_i_5_n_0 ),
        .I3(\GenCntr[8]_i_3_n_0 ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\GenCntr[6]_i_3_n_0 ),
        .O(\GenCntr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[6]_i_2 
       (.I0(\GenCntr[9]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2_n_0 ),
        .I3(\slv_reg6_reg[9] [6]),
        .I4(\GenCntr[15]_i_7_n_0 ),
        .I5(data5[6]),
        .O(\GenCntr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GenCntr[6]_i_3 
       (.I0(\windowcount_reg_n_0_[5] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[4] ),
        .I4(\windowcount_reg_n_0_[6] ),
        .O(\GenCntr[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4141FF41)) 
    \GenCntr[7]_i_1 
       (.I0(\GenCntr[8]_i_3_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2_n_0 ),
        .I3(data5[7]),
        .I4(\GenCntr[8]_i_5_n_0 ),
        .I5(\GenCntr[7]_i_3_n_0 ),
        .O(\GenCntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GenCntr[7]_i_2 
       (.I0(\windowcount_reg_n_0_[6] ),
        .I1(\windowcount_reg_n_0_[4] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\windowcount_reg_n_0_[7] ),
        .O(\GenCntr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[7]_i_3 
       (.I0(\GenCntr[9]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2_n_0 ),
        .I3(\slv_reg6_reg[9] [7]),
        .I4(\GenCntr[15]_i_7_n_0 ),
        .I5(data5[7]),
        .O(\GenCntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0909FF09)) 
    \GenCntr[8]_i_1 
       (.I0(\GenCntr[8]_i_2_n_0 ),
        .I1(\windowcount_reg_n_0_[9] ),
        .I2(\GenCntr[8]_i_3_n_0 ),
        .I3(data5[8]),
        .I4(\GenCntr[8]_i_5_n_0 ),
        .I5(\GenCntr[8]_i_6_n_0 ),
        .O(\GenCntr[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_10 
       (.I0(\GenCntr_reg_n_0_[5] ),
        .O(\GenCntr[8]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[8]_i_2 
       (.I0(\GenCntr[7]_i_2_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GenCntr[8]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\GenCntr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFF57FFFF)) 
    \GenCntr[8]_i_5 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\GenCntr[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[8]_i_6 
       (.I0(\GenCntr[9]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2_n_0 ),
        .I3(\slv_reg6_reg[9] [8]),
        .I4(\GenCntr[15]_i_7_n_0 ),
        .I5(data5[8]),
        .O(\GenCntr[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_7 
       (.I0(\GenCntr_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_8 
       (.I0(\GenCntr_reg_n_0_[7] ),
        .O(\GenCntr[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_9 
       (.I0(\GenCntr_reg_n_0_[6] ),
        .O(\GenCntr[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \GenCntr[9]_i_1 
       (.I0(data5[9]),
        .I1(\GenCntr[15]_i_10_n_0 ),
        .I2(\GenCntr[9]_i_2_n_0 ),
        .I3(\GenCntr[9]_i_3_n_0 ),
        .I4(\GenCntr[9]_i_4_n_0 ),
        .I5(\GenCntr[9]_i_5_n_0 ),
        .O(\GenCntr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[9]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GenCntr[9]_i_3 
       (.I0(\windowcount_reg_n_0_[9] ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2_n_0 ),
        .O(\GenCntr[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[9]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\GenCntr[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[9]_i_5 
       (.I0(\GenCntr[9]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2_n_0 ),
        .I3(\slv_reg6_reg[9] [9]),
        .I4(\GenCntr[15]_i_7_n_0 ),
        .I5(data5[9]),
        .O(\GenCntr[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \GenCntr[9]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\GenCntr[9]_i_6_n_0 ));
  FDPE \GenCntr_reg[0] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[0]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]));
  FDPE \GenCntr_reg[10] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[10]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[10] ));
  FDPE \GenCntr_reg[11] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[11]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[11] ));
  FDPE \GenCntr_reg[12] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[12]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[12] ));
  CARRY4 \GenCntr_reg[12]_i_2 
       (.CI(\GenCntr_reg[8]_i_4_n_0 ),
        .CO({\GenCntr_reg[12]_i_2_n_0 ,\GenCntr_reg[12]_i_2_n_1 ,\GenCntr_reg[12]_i_2_n_2 ,\GenCntr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[12] ,\GenCntr_reg_n_0_[11] ,\GenCntr_reg_n_0_[10] ,\GenCntr_reg_n_0_[9] }),
        .O(data5[12:9]),
        .S({\GenCntr[12]_i_3_n_0 ,\GenCntr[12]_i_4_n_0 ,\GenCntr[12]_i_5_n_0 ,\GenCntr[12]_i_6_n_0 }));
  FDPE \GenCntr_reg[13] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[13]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[13] ));
  FDPE \GenCntr_reg[14] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[14]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[14] ));
  FDPE \GenCntr_reg[15] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[15]_i_2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(p_0_in20_in));
  CARRY4 \GenCntr_reg[15]_i_12 
       (.CI(1'b0),
        .CO({neqOp,\GenCntr_reg[15]_i_12_n_1 ,\GenCntr_reg[15]_i_12_n_2 ,\GenCntr_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GenCntr_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({S,\GenCntr[15]_i_17_n_0 ,\GenCntr[15]_i_18_n_0 ,\GenCntr[15]_i_19_n_0 }));
  CARRY4 \GenCntr_reg[15]_i_9 
       (.CI(\GenCntr_reg[12]_i_2_n_0 ),
        .CO({\NLW_GenCntr_reg[15]_i_9_CO_UNCONNECTED [3:2],\GenCntr_reg[15]_i_9_n_2 ,\GenCntr_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GenCntr_reg_n_0_[14] ,\GenCntr_reg_n_0_[13] }),
        .O({\NLW_GenCntr_reg[15]_i_9_O_UNCONNECTED [3],data5[15:13]}),
        .S({1'b0,\GenCntr[15]_i_13_n_0 ,\GenCntr[15]_i_14_n_0 ,\GenCntr[15]_i_15_n_0 }));
  FDPE \GenCntr_reg[1] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[1]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]));
  FDPE \GenCntr_reg[2] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[2]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\GenCntr_reg_n_0_[2] ));
  FDPE \GenCntr_reg[3] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[3]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]));
  FDPE \GenCntr_reg[4] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[4]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[4] ));
  CARRY4 \GenCntr_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\GenCntr_reg[4]_i_3_n_0 ,\GenCntr_reg[4]_i_3_n_1 ,\GenCntr_reg[4]_i_3_n_2 ,\GenCntr_reg[4]_i_3_n_3 }),
        .CYINIT(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .DI({\GenCntr_reg_n_0_[4] ,CTRL_SAMPLEINFIRSTBIT_i_reg_0[2],\GenCntr_reg_n_0_[2] ,CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]}),
        .O(data5[4:1]),
        .S({\GenCntr[4]_i_5_n_0 ,\GenCntr[4]_i_6_n_0 ,\GenCntr[4]_i_7_n_0 ,\GenCntr[4]_i_8_n_0 }));
  FDPE \GenCntr_reg[5] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[5]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[5] ));
  FDPE \GenCntr_reg[6] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[6]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[6] ));
  FDPE \GenCntr_reg[7] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[7]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[7] ));
  FDPE \GenCntr_reg[8] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[8]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[8] ));
  CARRY4 \GenCntr_reg[8]_i_4 
       (.CI(\GenCntr_reg[4]_i_3_n_0 ),
        .CO({\GenCntr_reg[8]_i_4_n_0 ,\GenCntr_reg[8]_i_4_n_1 ,\GenCntr_reg[8]_i_4_n_2 ,\GenCntr_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[8] ,\GenCntr_reg_n_0_[7] ,\GenCntr_reg_n_0_[6] ,\GenCntr_reg_n_0_[5] }),
        .O(data5[8:5]),
        .S({\GenCntr[8]_i_7_n_0 ,\GenCntr[8]_i_8_n_0 ,\GenCntr[8]_i_9_n_0 ,\GenCntr[8]_i_10_n_0 }));
  FDPE \GenCntr_reg[9] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[9]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\GenCntr_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h022A02FFFFFFFFFF)) 
    \Maxcount[0]_i_1 
       (.I0(p_0_in12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    \Maxcount[10]_i_1 
       (.I0(windowcount),
        .I1(Q[2]),
        .I2(end_handshake),
        .I3(Q[3]),
        .I4(\Maxcount[10]_i_3_n_0 ),
        .I5(\Maxcount[10]_i_4_n_0 ),
        .O(Maxcount));
  LUT6 #(
    .INIT(64'h80A8555580A85554)) 
    \Maxcount[10]_i_2 
       (.I0(\Maxcount[10]_i_5_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_0_in12_in),
        .I5(Q[3]),
        .O(\Maxcount[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Maxcount[10]_i_3 
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .O(\Maxcount[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEF0EE00000000)) 
    \Maxcount[10]_i_4 
       (.I0(\Maxcount[10]_i_6_n_0 ),
        .I1(\Maxcount[10]_i_7_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\alignstate[0]_i_2_n_0 ),
        .O(\Maxcount[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[10]_i_5 
       (.I0(\Maxcount_reg_n_0_[9] ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \Maxcount[10]_i_6 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[0]),
        .O(\Maxcount[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \Maxcount[10]_i_7 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .O(\Maxcount[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Maxcount[1]_i_1 
       (.I0(\Maxcount[4]_i_2_n_0 ),
        .I1(\Maxcount_reg_n_0_[1] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFEAB)) 
    \Maxcount[2]_i_1 
       (.I0(\Maxcount[4]_i_2_n_0 ),
        .I1(\Maxcount_reg_n_0_[0] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[2] ),
        .O(\Maxcount[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \Maxcount[3]_i_1 
       (.I0(\Maxcount[4]_i_2_n_0 ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \Maxcount[4]_i_1 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .I5(\Maxcount[4]_i_2_n_0 ),
        .O(\Maxcount[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h133F1111)) 
    \Maxcount[4]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_0_in12_in),
        .O(\Maxcount[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \Maxcount[5]_i_1 
       (.I0(\Maxcount[9]_i_3_n_0 ),
        .I1(\Maxcount[8]_i_2_n_0 ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .O(\Maxcount[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \Maxcount[6]_i_1 
       (.I0(\Maxcount[9]_i_3_n_0 ),
        .I1(\Maxcount_reg_n_0_[5] ),
        .I2(\Maxcount[8]_i_2_n_0 ),
        .I3(\Maxcount_reg_n_0_[6] ),
        .O(\Maxcount[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \Maxcount[7]_i_1 
       (.I0(\Maxcount[9]_i_3_n_0 ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[8]_i_2_n_0 ),
        .I3(\Maxcount_reg_n_0_[5] ),
        .I4(\Maxcount_reg_n_0_[7] ),
        .O(\Maxcount[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \Maxcount[8]_i_1 
       (.I0(\Maxcount[9]_i_3_n_0 ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Maxcount[8]_i_2 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \Maxcount[9]_i_1 
       (.I0(\Maxcount_reg_n_0_[8] ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[9]_i_2_n_0 ),
        .I3(\Maxcount_reg_n_0_[7] ),
        .I4(\Maxcount_reg_n_0_[9] ),
        .I5(\Maxcount[9]_i_3_n_0 ),
        .O(\Maxcount[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[9]_i_2 
       (.I0(\Maxcount_reg_n_0_[5] ),
        .I1(\Maxcount_reg_n_0_[3] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .I3(\Maxcount_reg_n_0_[1] ),
        .I4(\Maxcount_reg_n_0_[2] ),
        .I5(\Maxcount_reg_n_0_[4] ),
        .O(\Maxcount[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h71710001)) 
    \Maxcount[9]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in12_in),
        .O(\Maxcount[9]_i_3_n_0 ));
  FDPE \Maxcount_reg[0] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[0]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[0] ));
  FDPE \Maxcount_reg[10] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[10]_i_2_n_0 ),
        .PRE(AR[1]),
        .Q(p_0_in12_in));
  FDPE \Maxcount_reg[1] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[1]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[1] ));
  FDPE \Maxcount_reg[2] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[2]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[2] ));
  FDPE \Maxcount_reg[3] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[3]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[3] ));
  FDPE \Maxcount_reg[4] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[4]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[4] ));
  FDPE \Maxcount_reg[5] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[5]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[5] ));
  FDPE \Maxcount_reg[6] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[6]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[6] ));
  FDPE \Maxcount_reg[7] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[7]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[7] ));
  FDPE \Maxcount_reg[8] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[8]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[8] ));
  FDPE \Maxcount_reg[9] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[9]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\Maxcount_reg_n_0_[9] ));
  FDCE REQ_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ACK_reg),
        .Q(REQ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \SerdesCntr[0]_i_1 
       (.I0(\SerdesCntr_reg_n_0_[0] ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[10]_i_1 
       (.I0(\SerdesCntr_reg[12]_i_2_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[11]_i_1 
       (.I0(\SerdesCntr_reg[12]_i_2_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[12]_i_1 
       (.I0(\SerdesCntr_reg[12]_i_2_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_3 
       (.I0(\SerdesCntr_reg_n_0_[12] ),
        .O(\SerdesCntr[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_4 
       (.I0(\SerdesCntr_reg_n_0_[11] ),
        .O(\SerdesCntr[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_5 
       (.I0(\SerdesCntr_reg_n_0_[10] ),
        .O(\SerdesCntr[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_6 
       (.I0(\SerdesCntr_reg_n_0_[9] ),
        .O(\SerdesCntr[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[13]_i_1 
       (.I0(\SerdesCntr_reg[15]_i_3_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[14]_i_1 
       (.I0(\SerdesCntr_reg[15]_i_3_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h000A300A)) 
    \SerdesCntr[15]_i_1 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .I3(\serdesseqstate_reg[0]_1 ),
        .I4(\serdesseqstate_reg[0]_0 ),
        .O(selector));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[15]_i_2 
       (.I0(\SerdesCntr_reg[15]_i_3_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_4 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .O(serdesseqstate));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_5 
       (.I0(\SerdesCntr_reg_n_0_[14] ),
        .O(\SerdesCntr[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_6 
       (.I0(\SerdesCntr_reg_n_0_[13] ),
        .O(\SerdesCntr[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[1]_i_1 
       (.I0(\SerdesCntr_reg[4]_i_2_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[2]_i_1 
       (.I0(\SerdesCntr_reg[4]_i_2_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[3]_i_1 
       (.I0(\SerdesCntr_reg[4]_i_2_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[4]_i_1 
       (.I0(\SerdesCntr_reg[4]_i_2_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_3 
       (.I0(\SerdesCntr_reg_n_0_[4] ),
        .O(\SerdesCntr[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_4 
       (.I0(\SerdesCntr_reg_n_0_[3] ),
        .O(\SerdesCntr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_5 
       (.I0(\SerdesCntr_reg_n_0_[2] ),
        .O(\SerdesCntr[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_6 
       (.I0(\SerdesCntr_reg_n_0_[1] ),
        .O(\SerdesCntr[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[5]_i_1 
       (.I0(\SerdesCntr_reg[8]_i_2_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[6]_i_1 
       (.I0(\SerdesCntr_reg[8]_i_2_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[7]_i_1 
       (.I0(\SerdesCntr_reg[8]_i_2_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[8]_i_1 
       (.I0(\SerdesCntr_reg[8]_i_2_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_3 
       (.I0(\SerdesCntr_reg_n_0_[8] ),
        .O(\SerdesCntr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_4 
       (.I0(\SerdesCntr_reg_n_0_[7] ),
        .O(\SerdesCntr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_5 
       (.I0(\SerdesCntr_reg_n_0_[6] ),
        .O(\SerdesCntr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_6 
       (.I0(\SerdesCntr_reg_n_0_[5] ),
        .O(\SerdesCntr[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[9]_i_1 
       (.I0(\SerdesCntr_reg[12]_i_2_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[9]));
  FDPE \SerdesCntr_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[0]),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\SerdesCntr_reg_n_0_[0] ));
  FDCE \SerdesCntr_reg[10] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[10]),
        .Q(\SerdesCntr_reg_n_0_[10] ));
  FDCE \SerdesCntr_reg[11] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[11]),
        .Q(\SerdesCntr_reg_n_0_[11] ));
  FDCE \SerdesCntr_reg[12] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[12]),
        .Q(\SerdesCntr_reg_n_0_[12] ));
  CARRY4 \SerdesCntr_reg[12]_i_2 
       (.CI(\SerdesCntr_reg[8]_i_2_n_0 ),
        .CO({\SerdesCntr_reg[12]_i_2_n_0 ,\SerdesCntr_reg[12]_i_2_n_1 ,\SerdesCntr_reg[12]_i_2_n_2 ,\SerdesCntr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[12] ,\SerdesCntr_reg_n_0_[11] ,\SerdesCntr_reg_n_0_[10] ,\SerdesCntr_reg_n_0_[9] }),
        .O({\SerdesCntr_reg[12]_i_2_n_4 ,\SerdesCntr_reg[12]_i_2_n_5 ,\SerdesCntr_reg[12]_i_2_n_6 ,\SerdesCntr_reg[12]_i_2_n_7 }),
        .S({\SerdesCntr[12]_i_3_n_0 ,\SerdesCntr[12]_i_4_n_0 ,\SerdesCntr[12]_i_5_n_0 ,\SerdesCntr[12]_i_6_n_0 }));
  FDCE \SerdesCntr_reg[13] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[13]),
        .Q(\SerdesCntr_reg_n_0_[13] ));
  FDCE \SerdesCntr_reg[14] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[14]),
        .Q(\SerdesCntr_reg_n_0_[14] ));
  FDCE \SerdesCntr_reg[15] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[15]),
        .Q(\serdesseqstate_reg[0]_0 ));
  CARRY4 \SerdesCntr_reg[15]_i_3 
       (.CI(\SerdesCntr_reg[12]_i_2_n_0 ),
        .CO({\NLW_SerdesCntr_reg[15]_i_3_CO_UNCONNECTED [3:2],\SerdesCntr_reg[15]_i_3_n_2 ,\SerdesCntr_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SerdesCntr_reg_n_0_[14] ,\SerdesCntr_reg_n_0_[13] }),
        .O({\NLW_SerdesCntr_reg[15]_i_3_O_UNCONNECTED [3],\SerdesCntr_reg[15]_i_3_n_5 ,\SerdesCntr_reg[15]_i_3_n_6 ,\SerdesCntr_reg[15]_i_3_n_7 }),
        .S({1'b0,serdesseqstate,\SerdesCntr[15]_i_5_n_0 ,\SerdesCntr[15]_i_6_n_0 }));
  FDPE \SerdesCntr_reg[1] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[1]),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\SerdesCntr_reg_n_0_[1] ));
  FDCE \SerdesCntr_reg[2] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[2]),
        .Q(\SerdesCntr_reg_n_0_[2] ));
  FDCE \SerdesCntr_reg[3] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[3]),
        .Q(\SerdesCntr_reg_n_0_[3] ));
  FDCE \SerdesCntr_reg[4] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[4]),
        .Q(\SerdesCntr_reg_n_0_[4] ));
  CARRY4 \SerdesCntr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\SerdesCntr_reg[4]_i_2_n_0 ,\SerdesCntr_reg[4]_i_2_n_1 ,\SerdesCntr_reg[4]_i_2_n_2 ,\SerdesCntr_reg[4]_i_2_n_3 }),
        .CYINIT(\SerdesCntr_reg_n_0_[0] ),
        .DI({\SerdesCntr_reg_n_0_[4] ,\SerdesCntr_reg_n_0_[3] ,\SerdesCntr_reg_n_0_[2] ,\SerdesCntr_reg_n_0_[1] }),
        .O({\SerdesCntr_reg[4]_i_2_n_4 ,\SerdesCntr_reg[4]_i_2_n_5 ,\SerdesCntr_reg[4]_i_2_n_6 ,\SerdesCntr_reg[4]_i_2_n_7 }),
        .S({\SerdesCntr[4]_i_3_n_0 ,\SerdesCntr[4]_i_4_n_0 ,\SerdesCntr[4]_i_5_n_0 ,\SerdesCntr[4]_i_6_n_0 }));
  FDCE \SerdesCntr_reg[5] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[5]),
        .Q(\SerdesCntr_reg_n_0_[5] ));
  FDCE \SerdesCntr_reg[6] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[6]),
        .Q(\SerdesCntr_reg_n_0_[6] ));
  FDCE \SerdesCntr_reg[7] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[7]),
        .Q(\SerdesCntr_reg_n_0_[7] ));
  FDCE \SerdesCntr_reg[8] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[8]),
        .Q(\SerdesCntr_reg_n_0_[8] ));
  CARRY4 \SerdesCntr_reg[8]_i_2 
       (.CI(\SerdesCntr_reg[4]_i_2_n_0 ),
        .CO({\SerdesCntr_reg[8]_i_2_n_0 ,\SerdesCntr_reg[8]_i_2_n_1 ,\SerdesCntr_reg[8]_i_2_n_2 ,\SerdesCntr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[8] ,\SerdesCntr_reg_n_0_[7] ,\SerdesCntr_reg_n_0_[6] ,\SerdesCntr_reg_n_0_[5] }),
        .O({\SerdesCntr_reg[8]_i_2_n_4 ,\SerdesCntr_reg[8]_i_2_n_5 ,\SerdesCntr_reg[8]_i_2_n_6 ,\SerdesCntr_reg[8]_i_2_n_7 }),
        .S({\SerdesCntr[8]_i_3_n_0 ,\SerdesCntr[8]_i_4_n_0 ,\SerdesCntr[8]_i_5_n_0 ,\SerdesCntr[8]_i_6_n_0 }));
  FDCE \SerdesCntr_reg[9] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[9]),
        .Q(\SerdesCntr_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \TimeOutCntr[0]_i_1 
       (.I0(p_0_in16_in),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(ACK),
        .I3(\handshakestate_reg[0]_1 ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1DFF1DFFFF)) 
    \TimeOutCntr[1]_i_1 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .I4(\TimeOutCntr_reg_n_0_[1] ),
        .I5(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \TimeOutCntr[2]_i_1 
       (.I0(\TimeOutCntr[5]_i_3_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .O(\TimeOutCntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \TimeOutCntr[3]_i_1 
       (.I0(\TimeOutCntr[5]_i_3_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[3] ),
        .I2(\TimeOutCntr_reg_n_0_[1] ),
        .I3(\TimeOutCntr_reg_n_0_[0] ),
        .I4(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \TimeOutCntr[4]_i_1 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[3] ),
        .I5(\TimeOutCntr[5]_i_3_n_0 ),
        .O(\TimeOutCntr[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \TimeOutCntr[5]_i_1 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(\handshakestate_reg[0]_1 ),
        .I2(\handshakestate_reg[0]_2 ),
        .O(\TimeOutCntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \TimeOutCntr[5]_i_2 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr[5]_i_3_n_0 ),
        .I2(\TimeOutCntr_reg_n_0_[3] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .I5(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFF1D)) 
    \TimeOutCntr[5]_i_3 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .O(\TimeOutCntr[5]_i_3_n_0 ));
  FDPE \TimeOutCntr_reg[0] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1_n_0 ),
        .D(\TimeOutCntr[0]_i_1_n_0 ),
        .PRE(AR[0]),
        .Q(\TimeOutCntr_reg_n_0_[0] ));
  FDPE \TimeOutCntr_reg[1] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1_n_0 ),
        .D(\TimeOutCntr[1]_i_1_n_0 ),
        .PRE(AR[0]),
        .Q(\TimeOutCntr_reg_n_0_[1] ));
  FDPE \TimeOutCntr_reg[2] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1_n_0 ),
        .D(\TimeOutCntr[2]_i_1_n_0 ),
        .PRE(AR[0]),
        .Q(\TimeOutCntr_reg_n_0_[2] ));
  FDPE \TimeOutCntr_reg[3] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1_n_0 ),
        .D(\TimeOutCntr[3]_i_1_n_0 ),
        .PRE(AR[0]),
        .Q(\TimeOutCntr_reg_n_0_[3] ));
  FDPE \TimeOutCntr_reg[4] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1_n_0 ),
        .D(\TimeOutCntr[4]_i_1_n_0 ),
        .PRE(AR[0]),
        .Q(\TimeOutCntr_reg_n_0_[4] ));
  FDCE \TimeOutCntr_reg[5] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\TimeOutCntr[5]_i_2_n_0 ),
        .Q(p_0_in16_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF1A1F0000)) 
    \alignstate[0]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in20_in),
        .I2(Q[0]),
        .I3(p_0_in__0),
        .I4(\alignstate[0]_i_2_n_0 ),
        .I5(\alignstate[0]_i_3_n_0 ),
        .O(\alignstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \alignstate[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\alignstate[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0CCFF0FF000000FA)) 
    \alignstate[0]_i_3 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A888A8A8A888A88)) 
    \alignstate[1]_i_1 
       (.I0(\alignstate[1]_i_2_n_0 ),
        .I1(\alignstate[1]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(\alignstate[1]_i_4_n_0 ),
        .I4(\GenCntr[9]_i_2_n_0 ),
        .I5(eqOp0_out),
        .O(\alignstate[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDF7F0F0FFFFF0)) 
    \alignstate[1]_i_2 
       (.I0(p_0_in12_in),
        .I1(p_0_in20_in),
        .I2(\alignstate[1]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\alignstate[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h2C00FFFF)) 
    \alignstate[1]_i_3 
       (.I0(CO),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\alignstate[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \alignstate[1]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .O(\alignstate[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \alignstate[1]_i_5 
       (.I0(Q[3]),
        .I1(p_0_in12_in),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(edge_int_or),
        .I5(\alignstate[1]_i_6_n_0 ),
        .O(\alignstate[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \alignstate[1]_i_6 
       (.I0(Q[0]),
        .I1(p_0_in__0),
        .O(\alignstate[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFEAAAEAAFEAAAEA)) 
    \alignstate[2]_i_1 
       (.I0(\alignstate[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CO),
        .O(\alignstate[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \alignstate[2]_i_2 
       (.I0(Q[3]),
        .I1(\alignstate[2]_i_4_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\slv_reg4_reg[2]_1 [0]),
        .O(\alignstate[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F02000F00020)) 
    \alignstate[2]_i_4 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(p_0_in20_in),
        .O(\alignstate[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \alignstate[3]_i_1 
       (.I0(Q[0]),
        .I1(\alignstate[3]_i_3_n_0 ),
        .I2(\alignstate[3]_i_4_n_0 ),
        .I3(\alignstate[3]_i_5_n_0 ),
        .I4(\alignstate[3]_i_6_n_0 ),
        .O(alignstate));
  LUT5 #(
    .INIT(32'h557F5555)) 
    \alignstate[3]_i_10 
       (.I0(end_handshake),
        .I1(CO),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\alignstate[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0004FFFFFFFF)) 
    \alignstate[3]_i_11 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\alignstate[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_12 
       (.I0(data_init[0]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_13 
       (.I0(data_init[7]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[9]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[8]),
        .O(\alignstate[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_14 
       (.I0(data_init[5]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[6]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[4]),
        .O(\alignstate[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_15 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[2]),
        .I2(CTRL_DATA[1]),
        .I3(data_init[2]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[1]),
        .O(\alignstate[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_16 
       (.I0(data_init[1]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_17 
       (.I0(data_init[8]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[0]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[9]),
        .O(\alignstate[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_18 
       (.I0(data_init[6]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[7]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[5]),
        .O(\alignstate[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_19 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[1]),
        .I2(CTRL_DATA[2]),
        .I3(data_init[4]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[2]),
        .O(\alignstate[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE0000)) 
    \alignstate[3]_i_2 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(eqOp0_out),
        .I4(\GenCntr[9]_i_4_n_0 ),
        .I5(\alignstate[3]_i_9_n_0 ),
        .O(\alignstate[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \alignstate[3]_i_3 
       (.I0(p_0_in12_in),
        .I1(Q[2]),
        .I2(eqOp0_out),
        .I3(Q[1]),
        .I4(eqOp2_out),
        .I5(\alignstate[3]_i_10_n_0 ),
        .O(\alignstate[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    \alignstate[3]_i_4 
       (.I0(Q[2]),
        .I1(p_0_in20_in),
        .I2(\GenCntr[15]_i_10_n_0 ),
        .I3(end_handshake),
        .I4(Q[3]),
        .O(\alignstate[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1111111000001110)) 
    \alignstate[3]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_align_i),
        .I4(Q[0]),
        .I5(end_handshake),
        .O(\alignstate[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFE0FF)) 
    \alignstate[3]_i_6 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\alignstate[3]_i_11_n_0 ),
        .O(\alignstate[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF0000F0000005)) 
    \alignstate[3]_i_9 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[3]_i_9_n_0 ));
  FDCE \alignstate_reg[0] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\alignstate[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \alignstate_reg[1] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\alignstate[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \alignstate_reg[2] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\alignstate[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \alignstate_reg[3] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\alignstate[3]_i_2_n_0 ),
        .Q(Q[3]));
  CARRY4 \alignstate_reg[3]_i_7 
       (.CI(1'b0),
        .CO({eqOp2_out,\alignstate_reg[3]_i_7_n_1 ,\alignstate_reg[3]_i_7_n_2 ,\alignstate_reg[3]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_12_n_0 ,\alignstate[3]_i_13_n_0 ,\alignstate[3]_i_14_n_0 ,\alignstate[3]_i_15_n_0 }));
  CARRY4 \alignstate_reg[3]_i_8 
       (.CI(1'b0),
        .CO({eqOp0_out,\alignstate_reg[3]_i_8_n_1 ,\alignstate_reg[3]_i_8_n_2 ,\alignstate_reg[3]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_16_n_0 ,\alignstate[3]_i_17_n_0 ,\alignstate[3]_i_18_n_0 ,\alignstate[3]_i_19_n_0 }));
  FDCE busy_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(start_align_i_reg_0),
        .Q(busy_align_i));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data_init[9]_i_1 
       (.I0(edge_int_or),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in__0),
        .I5(Q[0]),
        .O(edge_init));
  FDCE \data_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[0]),
        .Q(data_init[0]));
  FDCE \data_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[1]),
        .Q(data_init[1]));
  FDCE \data_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[2]),
        .Q(data_init[2]));
  FDCE \data_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[3]),
        .Q(data_init[3]));
  FDCE \data_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[4]),
        .Q(data_init[4]));
  FDCE \data_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[5]),
        .Q(data_init[5]));
  FDCE \data_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[6]),
        .Q(data_init[6]));
  FDCE \data_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[7]),
        .Q(data_init[7]));
  FDCE \data_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[8]),
        .Q(data_init[8]));
  FDCE \data_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[9]),
        .Q(data_init[9]));
  FDCE \edge_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[0]),
        .Q(\edge_init_reg_n_0_[0] ));
  FDCE \edge_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[1]),
        .Q(\edge_init_reg_n_0_[1] ));
  FDCE \edge_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[2]),
        .Q(\edge_init_reg_n_0_[2] ));
  FDCE \edge_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[3]),
        .Q(\edge_init_reg_n_0_[3] ));
  FDCE \edge_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[4]),
        .Q(\edge_init_reg_n_0_[4] ));
  FDCE \edge_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(\edge_init_reg_n_0_[5] ));
  FDCE \edge_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(\edge_init_reg_n_0_[6] ));
  FDCE \edge_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(\edge_init_reg_n_0_[7] ));
  FDCE \edge_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[8]),
        .Q(\edge_init_reg_n_0_[8] ));
  FDCE \edge_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(D[9]),
        .Q(\GenCntr_reg[1]_0 ));
  FDRE edge_int_or_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(edge_int_or_reg_0),
        .Q(edge_int_or),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    edge_tmp_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(start_handshake_reg_0),
        .Q(edge_tmp),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4064)) 
    end_handshake_i_1
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(p_0_in16_in),
        .I3(ACK),
        .O(end_handshake_i_1_n_0));
  FDCE end_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(end_handshake_i_1_n_0),
        .Q(end_handshake));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00005702)) 
    \handshakestate[0]_i_1 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_0 ),
        .I4(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    \handshakestate[1]_i_1 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[1]_i_1_n_0 ));
  FDCE \handshakestate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\handshakestate[0]_i_1_n_0 ),
        .Q(\handshakestate_reg[0]_1 ));
  FDCE \handshakestate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\handshakestate[1]_i_1_n_0 ),
        .Q(\handshakestate_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \retrycntr[0]_i_1 
       (.I0(Q[2]),
        .I1(\retrycntr_reg_n_0_[0] ),
        .O(\retrycntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[10]_i_1 
       (.I0(\retrycntr_reg[12]_i_2_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[11]_i_1 
       (.I0(\retrycntr_reg[12]_i_2_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[12]_i_1 
       (.I0(\retrycntr_reg[12]_i_2_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_3 
       (.I0(\retrycntr_reg_n_0_[12] ),
        .O(\retrycntr[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_4 
       (.I0(\retrycntr_reg_n_0_[11] ),
        .O(\retrycntr[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_5 
       (.I0(\retrycntr_reg_n_0_[10] ),
        .O(\retrycntr[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_6 
       (.I0(\retrycntr_reg_n_0_[9] ),
        .O(\retrycntr[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[13]_i_1 
       (.I0(\retrycntr_reg[15]_i_6_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[14]_i_1 
       (.I0(\retrycntr_reg[15]_i_6_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0044C044)) 
    \retrycntr[15]_i_1 
       (.I0(\retrycntr[15]_i_3_n_0 ),
        .I1(\alignstate[0]_i_2_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(\retrycntr[15]_i_4_n_0 ),
        .I5(\retrycntr[15]_i_5_n_0 ),
        .O(retrycntr));
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[15]_i_2 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[15]_i_6_n_5 ),
        .O(\retrycntr[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hEE2EEEEE)) 
    \retrycntr[15]_i_3 
       (.I0(p_0_in__0),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(p_0_in20_in),
        .I4(neqOp),
        .O(\retrycntr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \retrycntr[15]_i_4 
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(\retrycntr[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \retrycntr[15]_i_5 
       (.I0(start_align_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\retrycntr[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_7 
       (.I0(p_0_in__0),
        .O(\retrycntr[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_8 
       (.I0(\retrycntr_reg_n_0_[14] ),
        .O(\retrycntr[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_9 
       (.I0(\retrycntr_reg_n_0_[13] ),
        .O(\retrycntr[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[1]_i_1 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[4]_i_2_n_7 ),
        .O(\retrycntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[2]_i_1 
       (.I0(\retrycntr_reg[4]_i_2_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[3]_i_1 
       (.I0(\retrycntr_reg[4]_i_2_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[4]_i_1 
       (.I0(\retrycntr_reg[4]_i_2_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_3 
       (.I0(\retrycntr_reg_n_0_[4] ),
        .O(\retrycntr[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_4 
       (.I0(\retrycntr_reg_n_0_[3] ),
        .O(\retrycntr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_5 
       (.I0(\retrycntr_reg_n_0_[2] ),
        .O(\retrycntr[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_6 
       (.I0(\retrycntr_reg_n_0_[1] ),
        .O(\retrycntr[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[5]_i_1 
       (.I0(\retrycntr_reg[8]_i_2_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[6]_i_1 
       (.I0(\retrycntr_reg[8]_i_2_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[7]_i_1 
       (.I0(\retrycntr_reg[8]_i_2_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[8]_i_1 
       (.I0(\retrycntr_reg[8]_i_2_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_3 
       (.I0(\retrycntr_reg_n_0_[8] ),
        .O(\retrycntr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_4 
       (.I0(\retrycntr_reg_n_0_[7] ),
        .O(\retrycntr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_5 
       (.I0(\retrycntr_reg_n_0_[6] ),
        .O(\retrycntr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_6 
       (.I0(\retrycntr_reg_n_0_[5] ),
        .O(\retrycntr[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[9]_i_1 
       (.I0(\retrycntr_reg[12]_i_2_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[9]_i_1_n_0 ));
  FDPE \retrycntr_reg[0] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[0]_i_1_n_0 ),
        .PRE(AR[1]),
        .Q(\retrycntr_reg_n_0_[0] ));
  FDPE \retrycntr_reg[10] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[10]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[10] ));
  FDPE \retrycntr_reg[11] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[11]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[11] ));
  FDPE \retrycntr_reg[12] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[12]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[12] ));
  CARRY4 \retrycntr_reg[12]_i_2 
       (.CI(\retrycntr_reg[8]_i_2_n_0 ),
        .CO({\retrycntr_reg[12]_i_2_n_0 ,\retrycntr_reg[12]_i_2_n_1 ,\retrycntr_reg[12]_i_2_n_2 ,\retrycntr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[12] ,\retrycntr_reg_n_0_[11] ,\retrycntr_reg_n_0_[10] ,\retrycntr_reg_n_0_[9] }),
        .O({\retrycntr_reg[12]_i_2_n_4 ,\retrycntr_reg[12]_i_2_n_5 ,\retrycntr_reg[12]_i_2_n_6 ,\retrycntr_reg[12]_i_2_n_7 }),
        .S({\retrycntr[12]_i_3_n_0 ,\retrycntr[12]_i_4_n_0 ,\retrycntr[12]_i_5_n_0 ,\retrycntr[12]_i_6_n_0 }));
  FDPE \retrycntr_reg[13] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[13]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[13] ));
  FDPE \retrycntr_reg[14] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[14]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[14] ));
  FDPE \retrycntr_reg[15] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[15]_i_2_n_0 ),
        .PRE(AR[1]),
        .Q(p_0_in__0));
  CARRY4 \retrycntr_reg[15]_i_6 
       (.CI(\retrycntr_reg[12]_i_2_n_0 ),
        .CO({\NLW_retrycntr_reg[15]_i_6_CO_UNCONNECTED [3:2],\retrycntr_reg[15]_i_6_n_2 ,\retrycntr_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\retrycntr_reg_n_0_[14] ,\retrycntr_reg_n_0_[13] }),
        .O({\NLW_retrycntr_reg[15]_i_6_O_UNCONNECTED [3],\retrycntr_reg[15]_i_6_n_5 ,\retrycntr_reg[15]_i_6_n_6 ,\retrycntr_reg[15]_i_6_n_7 }),
        .S({1'b0,\retrycntr[15]_i_7_n_0 ,\retrycntr[15]_i_8_n_0 ,\retrycntr[15]_i_9_n_0 }));
  FDPE \retrycntr_reg[1] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[1]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[1] ));
  FDPE \retrycntr_reg[2] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[2]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[2] ));
  FDPE \retrycntr_reg[3] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[3]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[3] ));
  FDPE \retrycntr_reg[4] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[4]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[4] ));
  CARRY4 \retrycntr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\retrycntr_reg[4]_i_2_n_0 ,\retrycntr_reg[4]_i_2_n_1 ,\retrycntr_reg[4]_i_2_n_2 ,\retrycntr_reg[4]_i_2_n_3 }),
        .CYINIT(\retrycntr_reg_n_0_[0] ),
        .DI({\retrycntr_reg_n_0_[4] ,\retrycntr_reg_n_0_[3] ,\retrycntr_reg_n_0_[2] ,\retrycntr_reg_n_0_[1] }),
        .O({\retrycntr_reg[4]_i_2_n_4 ,\retrycntr_reg[4]_i_2_n_5 ,\retrycntr_reg[4]_i_2_n_6 ,\retrycntr_reg[4]_i_2_n_7 }),
        .S({\retrycntr[4]_i_3_n_0 ,\retrycntr[4]_i_4_n_0 ,\retrycntr[4]_i_5_n_0 ,\retrycntr[4]_i_6_n_0 }));
  FDPE \retrycntr_reg[5] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[5]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[5] ));
  FDPE \retrycntr_reg[6] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[6]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[6] ));
  FDPE \retrycntr_reg[7] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[7]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[7] ));
  FDPE \retrycntr_reg[8] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[8]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[8] ));
  CARRY4 \retrycntr_reg[8]_i_2 
       (.CI(\retrycntr_reg[4]_i_2_n_0 ),
        .CO({\retrycntr_reg[8]_i_2_n_0 ,\retrycntr_reg[8]_i_2_n_1 ,\retrycntr_reg[8]_i_2_n_2 ,\retrycntr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[8] ,\retrycntr_reg_n_0_[7] ,\retrycntr_reg_n_0_[6] ,\retrycntr_reg_n_0_[5] }),
        .O({\retrycntr_reg[8]_i_2_n_4 ,\retrycntr_reg[8]_i_2_n_5 ,\retrycntr_reg[8]_i_2_n_6 ,\retrycntr_reg[8]_i_2_n_7 }),
        .S({\retrycntr[8]_i_3_n_0 ,\retrycntr[8]_i_4_n_0 ,\retrycntr[8]_i_5_n_0 ,\retrycntr[8]_i_6_n_0 }));
  FDPE \retrycntr_reg[9] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[9]_i_1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \selector[0]_i_1 
       (.I0(\serdesseqstate_reg[0]_2 ),
        .I1(\selector_reg[0]_0 ),
        .O(\selector[0]_i_1_n_0 ));
  FDCE \selector_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AR[1]),
        .D(\selector[0]_i_1_n_0 ),
        .Q(\selector_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hF433F400)) 
    \serdesseqstate[0]_i_1 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .I1(\serdesseqstate_reg[0]_1 ),
        .I2(busy_align_i),
        .I3(\serdesseqstate_reg[0]_2 ),
        .I4(\slv_reg4_reg[2]_1 [1]),
        .O(\serdesseqstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \serdesseqstate[1]_i_1 
       (.I0(\serdesseqstate_reg[0]_1 ),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .O(\serdesseqstate[1]_i_1_n_0 ));
  FDCE \serdesseqstate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\serdesseqstate[0]_i_1_n_0 ),
        .Q(\serdesseqstate_reg[0]_1 ));
  FDCE \serdesseqstate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\serdesseqstate[1]_i_1_n_0 ),
        .Q(\serdesseqstate_reg[0]_2 ));
  FDCE start_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(selector),
        .Q(start_align_i));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    start_handshake_i_1
       (.I0(start_handshake_i_2_n_0),
        .I1(Q[3]),
        .I2(start_handshake_i_3_n_0),
        .O(start_handshake));
  LUT6 #(
    .INIT(64'h000000008A8A8A88)) 
    start_handshake_i_2
       (.I0(start_handshake_i_4_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(start_align_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(start_handshake_i_2_n_0));
  LUT6 #(
    .INIT(64'h031F5F3F00005000)) 
    start_handshake_i_3
       (.I0(CO),
        .I1(p_0_in20_in),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(end_handshake),
        .O(start_handshake_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF5F55F557777)) 
    start_handshake_i_4
       (.I0(Q[2]),
        .I1(p_0_in__0),
        .I2(p_0_in20_in),
        .I3(end_handshake),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(start_handshake_i_4_n_0));
  FDCE start_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(start_handshake),
        .Q(\handshakestate_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \windowcount[0]_i_1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .O(\windowcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \windowcount[1]_i_1 
       (.I0(\windowcount_reg_n_0_[0] ),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(Q[3]),
        .O(\windowcount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \windowcount[2]_i_1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(\windowcount_reg_n_0_[0] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .O(\windowcount[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \windowcount[3]_i_1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \windowcount[4]_i_1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[4] ),
        .O(\windowcount[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \windowcount[5]_i_1 
       (.I0(Q[3]),
        .I1(\windowcount[5]_i_2_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[0] ),
        .I4(\windowcount_reg_n_0_[4] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \windowcount[5]_i_2 
       (.I0(\windowcount_reg_n_0_[2] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \windowcount[6]_i_1 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .O(\windowcount[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \windowcount[7]_i_1 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount_reg_n_0_[7] ),
        .O(\windowcount[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \windowcount[8]_i_1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[7] ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount[9]_i_5_n_0 ),
        .I4(\windowcount_reg_n_0_[8] ),
        .O(\windowcount[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F880088)) 
    \windowcount[9]_i_1 
       (.I0(\windowcount[9]_i_3_n_0 ),
        .I1(start_align_i),
        .I2(\windowcount[9]_i_4_n_0 ),
        .I3(Q[3]),
        .I4(end_handshake),
        .I5(Q[2]),
        .O(windowcount));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \windowcount[9]_i_2 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\windowcount[9]_i_5_n_0 ),
        .I3(\windowcount_reg_n_0_[6] ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\windowcount_reg_n_0_[9] ),
        .O(\windowcount[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \windowcount[9]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\windowcount[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFEE0FFF)) 
    \windowcount[9]_i_4 
       (.I0(p_0_in12_in),
        .I1(eqOp0_out),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\windowcount[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \windowcount[9]_i_5 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[9]_i_5_n_0 ));
  FDCE \windowcount_reg[0] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[0]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[0] ));
  FDCE \windowcount_reg[1] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[1]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[1] ));
  FDCE \windowcount_reg[2] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[2]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[2] ));
  FDCE \windowcount_reg[3] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[3]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[3] ));
  FDCE \windowcount_reg[4] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[4]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[4] ));
  FDCE \windowcount_reg[5] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[5]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[5] ));
  FDCE \windowcount_reg[6] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[6]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[6] ));
  FDCE \windowcount_reg[7] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[7]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[7] ));
  FDCE \windowcount_reg[8] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[8]_i_1_n_0 ),
        .Q(\windowcount_reg_n_0_[8] ));
  FDCE \windowcount_reg[9] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\windowcount[9]_i_2_n_0 ),
        .Q(\windowcount_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "iserdes_control" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_control_4
   (start_align_i,
    end_handshake,
    \handshakestate_reg[0]_0 ,
    \selector_reg[0]_0 ,
    edge_tmp,
    edge_int_or,
    busy_align_i,
    ALIGN_BUSY5_out,
    REQ,
    CTRL_RESET,
    CTRL_INC,
    CTRL_CE,
    CTRL_BITSLIP,
    CTRL_SAMPLEINFIRSTBIT_i,
    SAMPLEINFIRSTBIT4_out,
    CTRL_SAMPLEINLASTBIT_i,
    SAMPLEINLASTBIT3_out,
    CTRL_SAMPLEINOTHERBIT_i_reg_0,
    SAMPLEINOTHERBIT2_out,
    CTRL_FIFO_RESET,
    Q,
    \axi_rdata_reg[9] ,
    CTRL_SAMPLEINLASTBIT_i_reg_0,
    CTRL_SAMPLEINFIRSTBIT_i_reg_0,
    CTRL_CE_reg_0,
    CTRL_INC_reg_0,
    CTRL_INC_reg_1,
    CTRL_RESET_reg_0,
    CTRL_RESET_reg_1,
    CTRL_RESET_reg_2,
    CTRL_SAMPLEINOTHERBIT_i,
    CTRL_SAMPLEINLASTBIT_i_reg_1,
    CTRL_BITSLIP_reg_0,
    \serdesseqstate_reg[0]_0 ,
    \serdesseqstate_reg[0]_1 ,
    \serdesseqstate_reg[0]_2 ,
    \GenCntr_reg[1]_0 ,
    \handshakestate_reg[0]_1 ,
    \handshakestate_reg[0]_2 ,
    vita_clk,
    \slv_reg4_reg[0]_rep__6 ,
    \slv_reg4_reg[0]_rep__4 ,
    start_handshake_reg_0,
    edge_int_or_reg_0,
    start_align_i_reg_0,
    \slv_reg4_reg[2] ,
    ACK_reg,
    CTRL_RESET_reg_3,
    \alignstate_reg[3]_0 ,
    \alignstate_reg[3]_1 ,
    \alignstate_reg[1]_0 ,
    \alignstate_reg[2]_0 ,
    CTRL_SAMPLEINFIRSTBIT_i_reg_1,
    \alignstate_reg[2]_1 ,
    CTRL_SAMPLEINLASTBIT_i_reg_2,
    \alignstate_reg[2]_2 ,
    CTRL_SAMPLEINOTHERBIT_i_reg_1,
    \slv_reg4_reg[2]_0 ,
    CO,
    \slv_reg4_reg[2]_1 ,
    CTRL_DATA,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    D,
    \slv_reg6_reg[9] ,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    S,
    \CTRL_DATA_reg[6] ,
    \compare_reg[7][9] ,
    \compare_reg[3][9] ,
    AR,
    AS,
    ACK);
  output start_align_i;
  output end_handshake;
  output \handshakestate_reg[0]_0 ;
  output \selector_reg[0]_0 ;
  output edge_tmp;
  output edge_int_or;
  output busy_align_i;
  output ALIGN_BUSY5_out;
  output REQ;
  output CTRL_RESET;
  output CTRL_INC;
  output CTRL_CE;
  output CTRL_BITSLIP;
  output CTRL_SAMPLEINFIRSTBIT_i;
  output SAMPLEINFIRSTBIT4_out;
  output CTRL_SAMPLEINLASTBIT_i;
  output SAMPLEINLASTBIT3_out;
  output CTRL_SAMPLEINOTHERBIT_i_reg_0;
  output SAMPLEINOTHERBIT2_out;
  output CTRL_FIFO_RESET;
  output [3:0]Q;
  output \axi_rdata_reg[9] ;
  output CTRL_SAMPLEINLASTBIT_i_reg_0;
  output [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  output CTRL_CE_reg_0;
  output CTRL_INC_reg_0;
  output CTRL_INC_reg_1;
  output CTRL_RESET_reg_0;
  output CTRL_RESET_reg_1;
  output CTRL_RESET_reg_2;
  output CTRL_SAMPLEINOTHERBIT_i;
  output CTRL_SAMPLEINLASTBIT_i_reg_1;
  output CTRL_BITSLIP_reg_0;
  output [0:0]\serdesseqstate_reg[0]_0 ;
  output \serdesseqstate_reg[0]_1 ;
  output \serdesseqstate_reg[0]_2 ;
  output [0:0]\GenCntr_reg[1]_0 ;
  output \handshakestate_reg[0]_1 ;
  output \handshakestate_reg[0]_2 ;
  input vita_clk;
  input [2:0]\slv_reg4_reg[0]_rep__6 ;
  input [0:0]\slv_reg4_reg[0]_rep__4 ;
  input start_handshake_reg_0;
  input edge_int_or_reg_0;
  input start_align_i_reg_0;
  input \slv_reg4_reg[2] ;
  input ACK_reg;
  input CTRL_RESET_reg_3;
  input \alignstate_reg[3]_0 ;
  input \alignstate_reg[3]_1 ;
  input \alignstate_reg[1]_0 ;
  input \alignstate_reg[2]_0 ;
  input CTRL_SAMPLEINFIRSTBIT_i_reg_1;
  input \alignstate_reg[2]_1 ;
  input CTRL_SAMPLEINLASTBIT_i_reg_2;
  input \alignstate_reg[2]_2 ;
  input CTRL_SAMPLEINOTHERBIT_i_reg_1;
  input \slv_reg4_reg[2]_0 ;
  input [0:0]CO;
  input [1:0]\slv_reg4_reg[2]_1 ;
  input [9:0]CTRL_DATA;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input [9:0]D;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\compare_reg[9]_0 ;
  input [0:0]\compare_reg[8]_1 ;
  input [0:0]S;
  input [2:0]\CTRL_DATA_reg[6] ;
  input \compare_reg[7][9] ;
  input \compare_reg[3][9] ;
  input [0:0]AR;
  input [0:0]AS;
  input ACK;

  wire ACK;
  wire ACK_reg;
  wire ALIGN_BUSY5_out;
  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_3__2_n_0;
  wire CTRL_BITSLIP_reg_0;
  wire CTRL_CE;
  wire CTRL_CE_i_3__2_n_0;
  wire CTRL_CE_reg_0;
  wire [9:0]CTRL_DATA;
  wire [2:0]\CTRL_DATA_reg[6] ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_INC_i_4__2_n_0;
  wire CTRL_INC_reg_0;
  wire CTRL_INC_reg_1;
  wire CTRL_RESET;
  wire CTRL_RESET_i_5__2_n_0;
  wire CTRL_RESET_i_6__2_n_0;
  wire CTRL_RESET_i_7__2_n_0;
  wire CTRL_RESET_reg_0;
  wire CTRL_RESET_reg_1;
  wire CTRL_RESET_reg_2;
  wire CTRL_RESET_reg_3;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_14__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_4__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_5__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_7__2_n_0;
  wire [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_2;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_3;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_reg_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg_1;
  wire CTRL_SAMPLEINLASTBIT_i_reg_2;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_0;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_1;
  wire [9:0]D;
  wire GenCntr;
  wire \GenCntr[0]_i_1__2_n_0 ;
  wire \GenCntr[0]_i_2__2_n_0 ;
  wire \GenCntr[0]_i_3__2_n_0 ;
  wire \GenCntr[10]_i_1__2_n_0 ;
  wire \GenCntr[11]_i_1__2_n_0 ;
  wire \GenCntr[12]_i_1__2_n_0 ;
  wire \GenCntr[12]_i_3__2_n_0 ;
  wire \GenCntr[12]_i_4__2_n_0 ;
  wire \GenCntr[12]_i_5__2_n_0 ;
  wire \GenCntr[12]_i_6__2_n_0 ;
  wire \GenCntr[13]_i_1__2_n_0 ;
  wire \GenCntr[14]_i_1__2_n_0 ;
  wire \GenCntr[14]_i_2__2_n_0 ;
  wire \GenCntr[15]_i_10__2_n_0 ;
  wire \GenCntr[15]_i_11__2_n_0 ;
  wire \GenCntr[15]_i_13__2_n_0 ;
  wire \GenCntr[15]_i_14__2_n_0 ;
  wire \GenCntr[15]_i_15__2_n_0 ;
  wire \GenCntr[15]_i_17__2_n_0 ;
  wire \GenCntr[15]_i_18__2_n_0 ;
  wire \GenCntr[15]_i_19__2_n_0 ;
  wire \GenCntr[15]_i_2__2_n_0 ;
  wire \GenCntr[15]_i_3__2_n_0 ;
  wire \GenCntr[15]_i_4__2_n_0 ;
  wire \GenCntr[15]_i_5__2_n_0 ;
  wire \GenCntr[15]_i_6__2_n_0 ;
  wire \GenCntr[15]_i_7__2_n_0 ;
  wire \GenCntr[15]_i_8__2_n_0 ;
  wire \GenCntr[1]_i_1__2_n_0 ;
  wire \GenCntr[1]_i_2__2_n_0 ;
  wire \GenCntr[1]_i_3__2_n_0 ;
  wire \GenCntr[2]_i_1__2_n_0 ;
  wire \GenCntr[2]_i_2__2_n_0 ;
  wire \GenCntr[2]_i_3__2_n_0 ;
  wire \GenCntr[2]_i_4__2_n_0 ;
  wire \GenCntr[3]_i_1__2_n_0 ;
  wire \GenCntr[3]_i_2__2_n_0 ;
  wire \GenCntr[3]_i_3__2_n_0 ;
  wire \GenCntr[4]_i_10__2_n_0 ;
  wire \GenCntr[4]_i_1__2_n_0 ;
  wire \GenCntr[4]_i_2__2_n_0 ;
  wire \GenCntr[4]_i_4__2_n_0 ;
  wire \GenCntr[4]_i_5__2_n_0 ;
  wire \GenCntr[4]_i_6__2_n_0 ;
  wire \GenCntr[4]_i_7__2_n_0 ;
  wire \GenCntr[4]_i_8__2_n_0 ;
  wire \GenCntr[4]_i_9__2_n_0 ;
  wire \GenCntr[5]_i_1__2_n_0 ;
  wire \GenCntr[5]_i_2__2_n_0 ;
  wire \GenCntr[5]_i_3__2_n_0 ;
  wire \GenCntr[6]_i_1__2_n_0 ;
  wire \GenCntr[6]_i_2__2_n_0 ;
  wire \GenCntr[6]_i_3__2_n_0 ;
  wire \GenCntr[7]_i_1__2_n_0 ;
  wire \GenCntr[7]_i_2__2_n_0 ;
  wire \GenCntr[7]_i_3__2_n_0 ;
  wire \GenCntr[8]_i_10__2_n_0 ;
  wire \GenCntr[8]_i_1__2_n_0 ;
  wire \GenCntr[8]_i_2__2_n_0 ;
  wire \GenCntr[8]_i_3__2_n_0 ;
  wire \GenCntr[8]_i_5__2_n_0 ;
  wire \GenCntr[8]_i_6__2_n_0 ;
  wire \GenCntr[8]_i_7__2_n_0 ;
  wire \GenCntr[8]_i_8__2_n_0 ;
  wire \GenCntr[8]_i_9__2_n_0 ;
  wire \GenCntr[9]_i_1__2_n_0 ;
  wire \GenCntr[9]_i_2__2_n_0 ;
  wire \GenCntr[9]_i_3__2_n_0 ;
  wire \GenCntr[9]_i_4__2_n_0 ;
  wire \GenCntr[9]_i_5__2_n_0 ;
  wire \GenCntr[9]_i_6__2_n_0 ;
  wire \GenCntr_reg[12]_i_2__2_n_0 ;
  wire \GenCntr_reg[12]_i_2__2_n_1 ;
  wire \GenCntr_reg[12]_i_2__2_n_2 ;
  wire \GenCntr_reg[12]_i_2__2_n_3 ;
  wire \GenCntr_reg[15]_i_12__2_n_1 ;
  wire \GenCntr_reg[15]_i_12__2_n_2 ;
  wire \GenCntr_reg[15]_i_12__2_n_3 ;
  wire \GenCntr_reg[15]_i_9__2_n_2 ;
  wire \GenCntr_reg[15]_i_9__2_n_3 ;
  wire [0:0]\GenCntr_reg[1]_0 ;
  wire \GenCntr_reg[4]_i_3__2_n_0 ;
  wire \GenCntr_reg[4]_i_3__2_n_1 ;
  wire \GenCntr_reg[4]_i_3__2_n_2 ;
  wire \GenCntr_reg[4]_i_3__2_n_3 ;
  wire \GenCntr_reg[8]_i_4__2_n_0 ;
  wire \GenCntr_reg[8]_i_4__2_n_1 ;
  wire \GenCntr_reg[8]_i_4__2_n_2 ;
  wire \GenCntr_reg[8]_i_4__2_n_3 ;
  wire \GenCntr_reg_n_0_[10] ;
  wire \GenCntr_reg_n_0_[11] ;
  wire \GenCntr_reg_n_0_[12] ;
  wire \GenCntr_reg_n_0_[13] ;
  wire \GenCntr_reg_n_0_[14] ;
  wire \GenCntr_reg_n_0_[2] ;
  wire \GenCntr_reg_n_0_[4] ;
  wire \GenCntr_reg_n_0_[5] ;
  wire \GenCntr_reg_n_0_[6] ;
  wire \GenCntr_reg_n_0_[7] ;
  wire \GenCntr_reg_n_0_[8] ;
  wire \GenCntr_reg_n_0_[9] ;
  wire Maxcount;
  wire \Maxcount[0]_i_1__2_n_0 ;
  wire \Maxcount[10]_i_2__2_n_0 ;
  wire \Maxcount[10]_i_3__2_n_0 ;
  wire \Maxcount[10]_i_4__2_n_0 ;
  wire \Maxcount[10]_i_5__2_n_0 ;
  wire \Maxcount[10]_i_6__2_n_0 ;
  wire \Maxcount[10]_i_7__2_n_0 ;
  wire \Maxcount[1]_i_1__2_n_0 ;
  wire \Maxcount[2]_i_1__2_n_0 ;
  wire \Maxcount[3]_i_1__2_n_0 ;
  wire \Maxcount[4]_i_1__2_n_0 ;
  wire \Maxcount[4]_i_2__2_n_0 ;
  wire \Maxcount[5]_i_1__2_n_0 ;
  wire \Maxcount[6]_i_1__2_n_0 ;
  wire \Maxcount[7]_i_1__2_n_0 ;
  wire \Maxcount[8]_i_1__2_n_0 ;
  wire \Maxcount[8]_i_2__2_n_0 ;
  wire \Maxcount[9]_i_1__2_n_0 ;
  wire \Maxcount[9]_i_2__2_n_0 ;
  wire \Maxcount[9]_i_3__2_n_0 ;
  wire \Maxcount_reg_n_0_[0] ;
  wire \Maxcount_reg_n_0_[1] ;
  wire \Maxcount_reg_n_0_[2] ;
  wire \Maxcount_reg_n_0_[3] ;
  wire \Maxcount_reg_n_0_[4] ;
  wire \Maxcount_reg_n_0_[5] ;
  wire \Maxcount_reg_n_0_[6] ;
  wire \Maxcount_reg_n_0_[7] ;
  wire \Maxcount_reg_n_0_[8] ;
  wire \Maxcount_reg_n_0_[9] ;
  wire [3:0]Q;
  wire REQ;
  wire [0:0]S;
  wire SAMPLEINFIRSTBIT4_out;
  wire SAMPLEINLASTBIT3_out;
  wire SAMPLEINOTHERBIT2_out;
  wire \SerdesCntr[12]_i_3__2_n_0 ;
  wire \SerdesCntr[12]_i_4__2_n_0 ;
  wire \SerdesCntr[12]_i_5__2_n_0 ;
  wire \SerdesCntr[12]_i_6__2_n_0 ;
  wire \SerdesCntr[15]_i_5__2_n_0 ;
  wire \SerdesCntr[15]_i_6__2_n_0 ;
  wire \SerdesCntr[4]_i_3__2_n_0 ;
  wire \SerdesCntr[4]_i_4__2_n_0 ;
  wire \SerdesCntr[4]_i_5__2_n_0 ;
  wire \SerdesCntr[4]_i_6__2_n_0 ;
  wire \SerdesCntr[8]_i_3__2_n_0 ;
  wire \SerdesCntr[8]_i_4__2_n_0 ;
  wire \SerdesCntr[8]_i_5__2_n_0 ;
  wire \SerdesCntr[8]_i_6__2_n_0 ;
  wire \SerdesCntr_reg[12]_i_2__2_n_0 ;
  wire \SerdesCntr_reg[12]_i_2__2_n_1 ;
  wire \SerdesCntr_reg[12]_i_2__2_n_2 ;
  wire \SerdesCntr_reg[12]_i_2__2_n_3 ;
  wire \SerdesCntr_reg[12]_i_2__2_n_4 ;
  wire \SerdesCntr_reg[12]_i_2__2_n_5 ;
  wire \SerdesCntr_reg[12]_i_2__2_n_6 ;
  wire \SerdesCntr_reg[12]_i_2__2_n_7 ;
  wire \SerdesCntr_reg[15]_i_3__2_n_2 ;
  wire \SerdesCntr_reg[15]_i_3__2_n_3 ;
  wire \SerdesCntr_reg[15]_i_3__2_n_5 ;
  wire \SerdesCntr_reg[15]_i_3__2_n_6 ;
  wire \SerdesCntr_reg[15]_i_3__2_n_7 ;
  wire \SerdesCntr_reg[4]_i_2__2_n_0 ;
  wire \SerdesCntr_reg[4]_i_2__2_n_1 ;
  wire \SerdesCntr_reg[4]_i_2__2_n_2 ;
  wire \SerdesCntr_reg[4]_i_2__2_n_3 ;
  wire \SerdesCntr_reg[4]_i_2__2_n_4 ;
  wire \SerdesCntr_reg[4]_i_2__2_n_5 ;
  wire \SerdesCntr_reg[4]_i_2__2_n_6 ;
  wire \SerdesCntr_reg[4]_i_2__2_n_7 ;
  wire \SerdesCntr_reg[8]_i_2__2_n_0 ;
  wire \SerdesCntr_reg[8]_i_2__2_n_1 ;
  wire \SerdesCntr_reg[8]_i_2__2_n_2 ;
  wire \SerdesCntr_reg[8]_i_2__2_n_3 ;
  wire \SerdesCntr_reg[8]_i_2__2_n_4 ;
  wire \SerdesCntr_reg[8]_i_2__2_n_5 ;
  wire \SerdesCntr_reg[8]_i_2__2_n_6 ;
  wire \SerdesCntr_reg[8]_i_2__2_n_7 ;
  wire \SerdesCntr_reg_n_0_[0] ;
  wire \SerdesCntr_reg_n_0_[10] ;
  wire \SerdesCntr_reg_n_0_[11] ;
  wire \SerdesCntr_reg_n_0_[12] ;
  wire \SerdesCntr_reg_n_0_[13] ;
  wire \SerdesCntr_reg_n_0_[14] ;
  wire \SerdesCntr_reg_n_0_[1] ;
  wire \SerdesCntr_reg_n_0_[2] ;
  wire \SerdesCntr_reg_n_0_[3] ;
  wire \SerdesCntr_reg_n_0_[4] ;
  wire \SerdesCntr_reg_n_0_[5] ;
  wire \SerdesCntr_reg_n_0_[6] ;
  wire \SerdesCntr_reg_n_0_[7] ;
  wire \SerdesCntr_reg_n_0_[8] ;
  wire \SerdesCntr_reg_n_0_[9] ;
  wire \TimeOutCntr[0]_i_1__2_n_0 ;
  wire \TimeOutCntr[1]_i_1__2_n_0 ;
  wire \TimeOutCntr[2]_i_1__2_n_0 ;
  wire \TimeOutCntr[3]_i_1__2_n_0 ;
  wire \TimeOutCntr[4]_i_1__2_n_0 ;
  wire \TimeOutCntr[5]_i_1__2_n_0 ;
  wire \TimeOutCntr[5]_i_2__2_n_0 ;
  wire \TimeOutCntr[5]_i_3__2_n_0 ;
  wire \TimeOutCntr_reg_n_0_[0] ;
  wire \TimeOutCntr_reg_n_0_[1] ;
  wire \TimeOutCntr_reg_n_0_[2] ;
  wire \TimeOutCntr_reg_n_0_[3] ;
  wire \TimeOutCntr_reg_n_0_[4] ;
  wire alignstate;
  wire \alignstate[0]_i_1__2_n_0 ;
  wire \alignstate[0]_i_2__2_n_0 ;
  wire \alignstate[0]_i_3__2_n_0 ;
  wire \alignstate[1]_i_1__2_n_0 ;
  wire \alignstate[1]_i_2__2_n_0 ;
  wire \alignstate[1]_i_3__2_n_0 ;
  wire \alignstate[1]_i_4__2_n_0 ;
  wire \alignstate[1]_i_5__2_n_0 ;
  wire \alignstate[1]_i_6__2_n_0 ;
  wire \alignstate[2]_i_1__2_n_0 ;
  wire \alignstate[2]_i_2__2_n_0 ;
  wire \alignstate[2]_i_4__2_n_0 ;
  wire \alignstate[3]_i_10__2_n_0 ;
  wire \alignstate[3]_i_11__2_n_0 ;
  wire \alignstate[3]_i_12__2_n_0 ;
  wire \alignstate[3]_i_13__2_n_0 ;
  wire \alignstate[3]_i_14__2_n_0 ;
  wire \alignstate[3]_i_15__2_n_0 ;
  wire \alignstate[3]_i_16__2_n_0 ;
  wire \alignstate[3]_i_17__2_n_0 ;
  wire \alignstate[3]_i_18__2_n_0 ;
  wire \alignstate[3]_i_19__2_n_0 ;
  wire \alignstate[3]_i_2__2_n_0 ;
  wire \alignstate[3]_i_3__2_n_0 ;
  wire \alignstate[3]_i_4__2_n_0 ;
  wire \alignstate[3]_i_5__2_n_0 ;
  wire \alignstate[3]_i_6__2_n_0 ;
  wire \alignstate[3]_i_9__2_n_0 ;
  wire \alignstate_reg[1]_0 ;
  wire \alignstate_reg[2]_0 ;
  wire \alignstate_reg[2]_1 ;
  wire \alignstate_reg[2]_2 ;
  wire \alignstate_reg[3]_0 ;
  wire \alignstate_reg[3]_1 ;
  wire \alignstate_reg[3]_i_7__2_n_1 ;
  wire \alignstate_reg[3]_i_7__2_n_2 ;
  wire \alignstate_reg[3]_i_7__2_n_3 ;
  wire \alignstate_reg[3]_i_8__2_n_1 ;
  wire \alignstate_reg[3]_i_8__2_n_2 ;
  wire \alignstate_reg[3]_i_8__2_n_3 ;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[9] ;
  wire axi_rvalid_reg;
  wire busy_align_i;
  wire \compare_reg[3][9] ;
  wire \compare_reg[7][9] ;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [15:1]data5;
  wire [9:0]data_init;
  wire edge_init;
  wire \edge_init_reg_n_0_[0] ;
  wire \edge_init_reg_n_0_[1] ;
  wire \edge_init_reg_n_0_[2] ;
  wire \edge_init_reg_n_0_[3] ;
  wire \edge_init_reg_n_0_[4] ;
  wire \edge_init_reg_n_0_[5] ;
  wire \edge_init_reg_n_0_[6] ;
  wire \edge_init_reg_n_0_[7] ;
  wire \edge_init_reg_n_0_[8] ;
  wire edge_int_or;
  wire edge_int_or_reg_0;
  wire edge_tmp;
  wire end_handshake;
  wire end_handshake_i_1__2_n_0;
  wire eqOp0_out;
  wire eqOp2_out;
  wire eqOp3_out;
  wire \handshakestate[0]_i_1__2_n_0 ;
  wire \handshakestate[1]_i_1__2_n_0 ;
  wire \handshakestate_reg[0]_0 ;
  wire \handshakestate_reg[0]_1 ;
  wire \handshakestate_reg[0]_2 ;
  wire neqOp;
  wire [15:0]p_0_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in20_in;
  wire p_0_in__0;
  wire retrycntr;
  wire \retrycntr[0]_i_1__2_n_0 ;
  wire \retrycntr[10]_i_1__2_n_0 ;
  wire \retrycntr[11]_i_1__2_n_0 ;
  wire \retrycntr[12]_i_1__2_n_0 ;
  wire \retrycntr[12]_i_3__2_n_0 ;
  wire \retrycntr[12]_i_4__2_n_0 ;
  wire \retrycntr[12]_i_5__2_n_0 ;
  wire \retrycntr[12]_i_6__2_n_0 ;
  wire \retrycntr[13]_i_1__2_n_0 ;
  wire \retrycntr[14]_i_1__2_n_0 ;
  wire \retrycntr[15]_i_2__2_n_0 ;
  wire \retrycntr[15]_i_3__2_n_0 ;
  wire \retrycntr[15]_i_4__2_n_0 ;
  wire \retrycntr[15]_i_5__2_n_0 ;
  wire \retrycntr[15]_i_7__2_n_0 ;
  wire \retrycntr[15]_i_8__2_n_0 ;
  wire \retrycntr[15]_i_9__2_n_0 ;
  wire \retrycntr[1]_i_1__2_n_0 ;
  wire \retrycntr[2]_i_1__2_n_0 ;
  wire \retrycntr[3]_i_1__2_n_0 ;
  wire \retrycntr[4]_i_1__2_n_0 ;
  wire \retrycntr[4]_i_3__2_n_0 ;
  wire \retrycntr[4]_i_4__2_n_0 ;
  wire \retrycntr[4]_i_5__2_n_0 ;
  wire \retrycntr[4]_i_6__2_n_0 ;
  wire \retrycntr[5]_i_1__2_n_0 ;
  wire \retrycntr[6]_i_1__2_n_0 ;
  wire \retrycntr[7]_i_1__2_n_0 ;
  wire \retrycntr[8]_i_1__2_n_0 ;
  wire \retrycntr[8]_i_3__2_n_0 ;
  wire \retrycntr[8]_i_4__2_n_0 ;
  wire \retrycntr[8]_i_5__2_n_0 ;
  wire \retrycntr[8]_i_6__2_n_0 ;
  wire \retrycntr[9]_i_1__2_n_0 ;
  wire \retrycntr_reg[12]_i_2__2_n_0 ;
  wire \retrycntr_reg[12]_i_2__2_n_1 ;
  wire \retrycntr_reg[12]_i_2__2_n_2 ;
  wire \retrycntr_reg[12]_i_2__2_n_3 ;
  wire \retrycntr_reg[12]_i_2__2_n_4 ;
  wire \retrycntr_reg[12]_i_2__2_n_5 ;
  wire \retrycntr_reg[12]_i_2__2_n_6 ;
  wire \retrycntr_reg[12]_i_2__2_n_7 ;
  wire \retrycntr_reg[15]_i_6__2_n_2 ;
  wire \retrycntr_reg[15]_i_6__2_n_3 ;
  wire \retrycntr_reg[15]_i_6__2_n_5 ;
  wire \retrycntr_reg[15]_i_6__2_n_6 ;
  wire \retrycntr_reg[15]_i_6__2_n_7 ;
  wire \retrycntr_reg[4]_i_2__2_n_0 ;
  wire \retrycntr_reg[4]_i_2__2_n_1 ;
  wire \retrycntr_reg[4]_i_2__2_n_2 ;
  wire \retrycntr_reg[4]_i_2__2_n_3 ;
  wire \retrycntr_reg[4]_i_2__2_n_4 ;
  wire \retrycntr_reg[4]_i_2__2_n_5 ;
  wire \retrycntr_reg[4]_i_2__2_n_6 ;
  wire \retrycntr_reg[4]_i_2__2_n_7 ;
  wire \retrycntr_reg[8]_i_2__2_n_0 ;
  wire \retrycntr_reg[8]_i_2__2_n_1 ;
  wire \retrycntr_reg[8]_i_2__2_n_2 ;
  wire \retrycntr_reg[8]_i_2__2_n_3 ;
  wire \retrycntr_reg[8]_i_2__2_n_4 ;
  wire \retrycntr_reg[8]_i_2__2_n_5 ;
  wire \retrycntr_reg[8]_i_2__2_n_6 ;
  wire \retrycntr_reg[8]_i_2__2_n_7 ;
  wire \retrycntr_reg_n_0_[0] ;
  wire \retrycntr_reg_n_0_[10] ;
  wire \retrycntr_reg_n_0_[11] ;
  wire \retrycntr_reg_n_0_[12] ;
  wire \retrycntr_reg_n_0_[13] ;
  wire \retrycntr_reg_n_0_[14] ;
  wire \retrycntr_reg_n_0_[1] ;
  wire \retrycntr_reg_n_0_[2] ;
  wire \retrycntr_reg_n_0_[3] ;
  wire \retrycntr_reg_n_0_[4] ;
  wire \retrycntr_reg_n_0_[5] ;
  wire \retrycntr_reg_n_0_[6] ;
  wire \retrycntr_reg_n_0_[7] ;
  wire \retrycntr_reg_n_0_[8] ;
  wire \retrycntr_reg_n_0_[9] ;
  wire selector;
  wire \selector[0]_i_1__2_n_0 ;
  wire \selector_reg[0]_0 ;
  wire serdesseqstate;
  wire \serdesseqstate[0]_i_1__2_n_0 ;
  wire \serdesseqstate[1]_i_1__2_n_0 ;
  wire [0:0]\serdesseqstate_reg[0]_0 ;
  wire \serdesseqstate_reg[0]_1 ;
  wire \serdesseqstate_reg[0]_2 ;
  wire [0:0]\slv_reg4_reg[0]_rep__4 ;
  wire [2:0]\slv_reg4_reg[0]_rep__6 ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[2]_0 ;
  wire [1:0]\slv_reg4_reg[2]_1 ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire start_align_i;
  wire start_align_i_reg_0;
  wire start_handshake;
  wire start_handshake_i_2__2_n_0;
  wire start_handshake_i_3__2_n_0;
  wire start_handshake_i_4__2_n_0;
  wire start_handshake_reg_0;
  wire vita_clk;
  wire windowcount;
  wire \windowcount[0]_i_1__2_n_0 ;
  wire \windowcount[1]_i_1__2_n_0 ;
  wire \windowcount[2]_i_1__2_n_0 ;
  wire \windowcount[3]_i_1__2_n_0 ;
  wire \windowcount[4]_i_1__2_n_0 ;
  wire \windowcount[5]_i_1__2_n_0 ;
  wire \windowcount[5]_i_2__2_n_0 ;
  wire \windowcount[6]_i_1__2_n_0 ;
  wire \windowcount[7]_i_1__2_n_0 ;
  wire \windowcount[8]_i_1__2_n_0 ;
  wire \windowcount[9]_i_2__2_n_0 ;
  wire \windowcount[9]_i_3__2_n_0 ;
  wire \windowcount[9]_i_4__2_n_0 ;
  wire \windowcount[9]_i_5__2_n_0 ;
  wire \windowcount_reg_n_0_[0] ;
  wire \windowcount_reg_n_0_[1] ;
  wire \windowcount_reg_n_0_[2] ;
  wire \windowcount_reg_n_0_[3] ;
  wire \windowcount_reg_n_0_[4] ;
  wire \windowcount_reg_n_0_[5] ;
  wire \windowcount_reg_n_0_[6] ;
  wire \windowcount_reg_n_0_[7] ;
  wire \windowcount_reg_n_0_[8] ;
  wire \windowcount_reg_n_0_[9] ;
  wire [3:0]NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_O_UNCONNECTED;
  wire [3:0]\NLW_GenCntr_reg[15]_i_12__2_O_UNCONNECTED ;
  wire [3:2]\NLW_GenCntr_reg[15]_i_9__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_GenCntr_reg[15]_i_9__2_O_UNCONNECTED ;
  wire [3:2]\NLW_SerdesCntr_reg[15]_i_3__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_SerdesCntr_reg[15]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_7__2_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_8__2_O_UNCONNECTED ;
  wire [3:2]\NLW_retrycntr_reg[15]_i_6__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_retrycntr_reg[15]_i_6__2_O_UNCONNECTED ;

  FDCE ALIGN_BUSY_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg4_reg[2] ),
        .Q(ALIGN_BUSY5_out));
  LUT6 #(
    .INIT(64'hF000FF2000000000)) 
    CTRL_BITSLIP_i_2__2
       (.I0(end_handshake),
        .I1(p_0_in20_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(CO),
        .I5(CTRL_BITSLIP_i_3__2_n_0),
        .O(CTRL_BITSLIP_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CTRL_BITSLIP_i_3__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(CTRL_BITSLIP_i_3__2_n_0));
  FDCE CTRL_BITSLIP_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\alignstate_reg[1]_0 ),
        .Q(CTRL_BITSLIP));
  LUT6 #(
    .INIT(64'h0000000075757F75)) 
    CTRL_CE_i_2__2
       (.I0(Q[1]),
        .I1(end_handshake),
        .I2(Q[0]),
        .I3(p_0_in12_in),
        .I4(eqOp0_out),
        .I5(CTRL_CE_i_3__2_n_0),
        .O(CTRL_CE_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h31003111)) 
    CTRL_CE_i_3__2
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(p_0_in12_in),
        .O(CTRL_CE_i_3__2_n_0));
  FDCE CTRL_CE_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate_reg[3]_1 ),
        .Q(CTRL_CE));
  FDPE CTRL_FIFO_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(\slv_reg4_reg[2]_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(CTRL_FIFO_RESET));
  LUT6 #(
    .INIT(64'hFEFE0FFFFEFE0C0C)) 
    CTRL_INC_i_2__2
       (.I0(eqOp0_out),
        .I1(p_0_in12_in),
        .I2(Q[0]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .I5(eqOp2_out),
        .O(CTRL_INC_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    CTRL_INC_i_3__2
       (.I0(Q[0]),
        .I1(end_handshake),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_INC_i_4__2_n_0),
        .O(CTRL_INC_reg_1));
  LUT6 #(
    .INIT(64'hF0F000F000C00050)) 
    CTRL_INC_i_4__2
       (.I0(edge_int_or),
        .I1(neqOp),
        .I2(\alignstate[0]_i_2__2_n_0 ),
        .I3(p_0_in12_in),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(CTRL_INC_i_4__2_n_0));
  FDCE CTRL_INC_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\alignstate_reg[3]_0 ),
        .Q(CTRL_INC));
  LUT6 #(
    .INIT(64'h6745000000000000)) 
    CTRL_RESET_i_2__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(edge_int_or),
        .I3(neqOp),
        .I4(\alignstate[0]_i_2__2_n_0 ),
        .I5(p_0_in12_in),
        .O(CTRL_RESET_reg_0));
  LUT6 #(
    .INIT(64'h000F004400000044)) 
    CTRL_RESET_i_3__2
       (.I0(Q[1]),
        .I1(start_align_i),
        .I2(\GenCntr[15]_i_11__2_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_RESET_i_5__2_n_0),
        .O(CTRL_RESET_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500F700)) 
    CTRL_RESET_i_4__2
       (.I0(CTRL_RESET_i_6__2_n_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(CTRL_RESET_i_7__2_n_0),
        .I5(start_handshake_i_2__2_n_0),
        .O(CTRL_RESET_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CTRL_RESET_i_5__2
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(CTRL_RESET_i_5__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    CTRL_RESET_i_6__2
       (.I0(end_handshake),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(CTRL_RESET_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h00CCFFAF000F0F0F)) 
    CTRL_RESET_i_7__2
       (.I0(p_0_in20_in),
        .I1(CO),
        .I2(end_handshake),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(CTRL_RESET_i_7__2_n_0));
  FDPE CTRL_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(CTRL_RESET_reg_3),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(CTRL_RESET));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_11__2
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I2(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h4540757F)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_14__2
       (.I0(\compare_reg[9]_0 ),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I3(\GenCntr_reg_n_0_[2] ),
        .I4(\compare_reg[8]_1 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_14__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_2__2
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_4__2_n_0),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_i_5__2_n_0),
        .I2(\GenCntr_reg_n_0_[8] ),
        .I3(\GenCntr_reg_n_0_[10] ),
        .I4(\GenCntr_reg_n_0_[9] ),
        .I5(\GenCntr_reg_n_0_[11] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_3__2
       (.I0(\retrycntr[15]_i_5__2_n_0 ),
        .I1(Q[2]),
        .I2(p_0_in20_in),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(\GenCntr[9]_i_2__2_n_0 ),
        .O(CTRL_SAMPLEINOTHERBIT_i));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_4__2
       (.I0(\GenCntr_reg_n_0_[5] ),
        .I1(\GenCntr_reg_n_0_[4] ),
        .I2(\GenCntr_reg_n_0_[7] ),
        .I3(\GenCntr_reg_n_0_[6] ),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]),
        .I5(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_5__2
       (.I0(\GenCntr_reg_n_0_[13] ),
        .I1(\GenCntr_reg_n_0_[14] ),
        .I2(\GenCntr_reg_n_0_[12] ),
        .I3(p_0_in20_in),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h00D8FFD8FF270027)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_7__2
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7][9] ),
        .I2(\compare_reg[3][9] ),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_14__2_n_0),
        .I5(CTRL_DATA[9]),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_7__2_n_0));
  FDCE CTRL_SAMPLEINFIRSTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate_reg[2]_0 ),
        .Q(CTRL_SAMPLEINFIRSTBIT_i));
  CARRY4 CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2
       (.CI(1'b0),
        .CO({eqOp3_out,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_1,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_2,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_O_UNCONNECTED[3:0]),
        .S({CTRL_SAMPLEINFIRSTBIT_i_i_7__2_n_0,\CTRL_DATA_reg[6] }));
  FDCE \CTRL_SAMPLEINFIRSTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(CTRL_SAMPLEINFIRSTBIT_i_reg_1),
        .Q(SAMPLEINFIRSTBIT4_out));
  FDCE CTRL_SAMPLEINLASTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate_reg[2]_1 ),
        .Q(CTRL_SAMPLEINLASTBIT_i));
  FDCE \CTRL_SAMPLEINLASTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(CTRL_SAMPLEINLASTBIT_i_reg_2),
        .Q(SAMPLEINLASTBIT3_out));
  FDCE CTRL_SAMPLEINOTHERBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate_reg[2]_2 ),
        .Q(CTRL_SAMPLEINOTHERBIT_i_reg_0));
  FDCE \CTRL_SAMPLEINOTHERBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(CTRL_SAMPLEINOTHERBIT_i_reg_1),
        .Q(SAMPLEINOTHERBIT2_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[0]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [0]),
        .I4(\GenCntr[0]_i_2__2_n_0 ),
        .I5(\GenCntr[0]_i_3__2_n_0 ),
        .O(\GenCntr[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h0F3FFF1F)) 
    \GenCntr[0]_i_2__2 
       (.I0(neqOp),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .I2(Q[2]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .O(\GenCntr[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC000000FEAAFEAA)) 
    \GenCntr[0]_i_3__2 
       (.I0(\GenCntr[4]_i_9__2_n_0 ),
        .I1(\GenCntr[9]_i_2__2_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\GenCntr[9]_i_4__2_n_0 ),
        .I4(\GenCntr[15]_i_10__2_n_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .O(\GenCntr[0]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[10]_i_1__2 
       (.I0(\GenCntr[15]_i_7__2_n_0 ),
        .I1(Q[3]),
        .I2(data5[10]),
        .I3(\GenCntr[14]_i_2__2_n_0 ),
        .O(\GenCntr[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[11]_i_1__2 
       (.I0(\GenCntr[15]_i_7__2_n_0 ),
        .I1(Q[3]),
        .I2(data5[11]),
        .I3(\GenCntr[14]_i_2__2_n_0 ),
        .O(\GenCntr[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[12]_i_1__2 
       (.I0(\GenCntr[15]_i_7__2_n_0 ),
        .I1(Q[3]),
        .I2(data5[12]),
        .I3(\GenCntr[14]_i_2__2_n_0 ),
        .O(\GenCntr[12]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_3__2 
       (.I0(\GenCntr_reg_n_0_[12] ),
        .O(\GenCntr[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_4__2 
       (.I0(\GenCntr_reg_n_0_[11] ),
        .O(\GenCntr[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_5__2 
       (.I0(\GenCntr_reg_n_0_[10] ),
        .O(\GenCntr[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_6__2 
       (.I0(\GenCntr_reg_n_0_[9] ),
        .O(\GenCntr[12]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[13]_i_1__2 
       (.I0(\GenCntr[15]_i_7__2_n_0 ),
        .I1(Q[3]),
        .I2(data5[13]),
        .I3(\GenCntr[14]_i_2__2_n_0 ),
        .O(\GenCntr[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[14]_i_1__2 
       (.I0(\GenCntr[15]_i_7__2_n_0 ),
        .I1(Q[3]),
        .I2(data5[14]),
        .I3(\GenCntr[14]_i_2__2_n_0 ),
        .O(\GenCntr[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h080A2222)) 
    \GenCntr[14]_i_2__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(eqOp2_out),
        .I4(Q[0]),
        .O(\GenCntr[14]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \GenCntr[15]_i_10__2 
       (.I0(Q[1]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .O(\GenCntr[15]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GenCntr[15]_i_11__2 
       (.I0(eqOp0_out),
        .I1(Q[1]),
        .I2(eqOp2_out),
        .O(\GenCntr[15]_i_11__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_13__2 
       (.I0(p_0_in20_in),
        .O(\GenCntr[15]_i_13__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_14__2 
       (.I0(\GenCntr_reg_n_0_[14] ),
        .O(\GenCntr[15]_i_14__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_15__2 
       (.I0(\GenCntr_reg_n_0_[13] ),
        .O(\GenCntr[15]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_17__2 
       (.I0(\edge_init_reg_n_0_[7] ),
        .I1(D[7]),
        .I2(\edge_init_reg_n_0_[6] ),
        .I3(D[6]),
        .I4(D[8]),
        .I5(\edge_init_reg_n_0_[8] ),
        .O(\GenCntr[15]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_18__2 
       (.I0(\edge_init_reg_n_0_[4] ),
        .I1(D[4]),
        .I2(\edge_init_reg_n_0_[3] ),
        .I3(D[3]),
        .I4(D[5]),
        .I5(\edge_init_reg_n_0_[5] ),
        .O(\GenCntr[15]_i_18__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_19__2 
       (.I0(\edge_init_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(\edge_init_reg_n_0_[0] ),
        .I3(D[0]),
        .I4(D[2]),
        .I5(\edge_init_reg_n_0_[2] ),
        .O(\GenCntr[15]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFAFAFAFBFFFAFA)) 
    \GenCntr[15]_i_1__2 
       (.I0(\GenCntr[15]_i_3__2_n_0 ),
        .I1(\GenCntr[15]_i_4__2_n_0 ),
        .I2(\GenCntr[15]_i_5__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\GenCntr[15]_i_6__2_n_0 ),
        .O(GenCntr));
  LUT6 #(
    .INIT(64'h04C4000035F50000)) 
    \GenCntr[15]_i_2__2 
       (.I0(\GenCntr[15]_i_7__2_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GenCntr[15]_i_8__2_n_0 ),
        .I4(data5[15]),
        .I5(\GenCntr[15]_i_10__2_n_0 ),
        .O(\GenCntr[15]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004544)) 
    \GenCntr[15]_i_3__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\slv_reg4_reg[2]_1 [0]),
        .I3(start_align_i),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\GenCntr[15]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFFFBAAF3)) 
    \GenCntr[15]_i_4__2 
       (.I0(CO),
        .I1(end_handshake),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\GenCntr[15]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0008000800)) 
    \GenCntr[15]_i_5__2 
       (.I0(\GenCntr[15]_i_11__2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(end_handshake),
        .I4(p_0_in20_in),
        .I5(Q[0]),
        .O(\GenCntr[15]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFDD9D9D9D9D9D)) 
    \GenCntr[15]_i_6__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(neqOp),
        .I4(p_0_in20_in),
        .I5(p_0_in12_in),
        .O(\GenCntr[15]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hBFAF)) 
    \GenCntr[15]_i_7__2 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(neqOp),
        .O(\GenCntr[15]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[15]_i_8__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[15]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GenCntr[1]_i_1__2 
       (.I0(\GenCntr[1]_i_2__2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\slv_reg6_reg[9] [1]),
        .I5(\GenCntr[1]_i_3__2_n_0 ),
        .O(\GenCntr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8088C0CC8088)) 
    \GenCntr[1]_i_2__2 
       (.I0(\GenCntr[15]_i_10__2_n_0 ),
        .I1(\GenCntr[9]_i_4__2_n_0 ),
        .I2(\GenCntr[9]_i_2__2_n_0 ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(data5[1]),
        .I5(\GenCntr[4]_i_9__2_n_0 ),
        .O(\GenCntr[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[1]_i_3__2 
       (.I0(data5[1]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[2]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [2]),
        .I4(\GenCntr[2]_i_2__2_n_0 ),
        .I5(\GenCntr[2]_i_3__2_n_0 ),
        .O(\GenCntr[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[2]_i_2__2 
       (.I0(data5[2]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hC8C808C808080808)) 
    \GenCntr[2]_i_3__2 
       (.I0(\GenCntr[2]_i_4__2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(data5[2]),
        .O(\GenCntr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hA0BFAFBFAFBFA0BF)) 
    \GenCntr[2]_i_4__2 
       (.I0(data5[2]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[3] ),
        .O(\GenCntr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545400)) 
    \GenCntr[3]_i_1__2 
       (.I0(Q[3]),
        .I1(\GenCntr[4]_i_2__2_n_0 ),
        .I2(\slv_reg6_reg[9] [3]),
        .I3(data5[3]),
        .I4(\GenCntr[15]_i_7__2_n_0 ),
        .I5(\GenCntr[3]_i_2__2_n_0 ),
        .O(\GenCntr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hC088C088CC88C088)) 
    \GenCntr[3]_i_2__2 
       (.I0(\GenCntr[3]_i_3__2_n_0 ),
        .I1(Q[3]),
        .I2(data5[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAF00FBBBBFFFF)) 
    \GenCntr[3]_i_3__2 
       (.I0(data5[3]),
        .I1(eqOp2_out),
        .I2(\windowcount_reg_n_0_[4] ),
        .I3(\windowcount[5]_i_2__2_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GenCntr[4]_i_10__2 
       (.I0(\windowcount_reg_n_0_[3] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F22)) 
    \GenCntr[4]_i_1__2 
       (.I0(\slv_reg6_reg[9] [4]),
        .I1(\GenCntr[4]_i_2__2_n_0 ),
        .I2(\GenCntr[15]_i_7__2_n_0 ),
        .I3(data5[4]),
        .I4(Q[3]),
        .I5(\GenCntr[4]_i_4__2_n_0 ),
        .O(\GenCntr[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GenCntr[4]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\GenCntr[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0FF)) 
    \GenCntr[4]_i_4__2 
       (.I0(\GenCntr[8]_i_5__2_n_0 ),
        .I1(\GenCntr[4]_i_9__2_n_0 ),
        .I2(data5[4]),
        .I3(\GenCntr[8]_i_3__2_n_0 ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\GenCntr[4]_i_10__2_n_0 ),
        .O(\GenCntr[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_5__2 
       (.I0(\GenCntr_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_6__2 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]),
        .O(\GenCntr[4]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_7__2 
       (.I0(\GenCntr_reg_n_0_[2] ),
        .O(\GenCntr[4]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_8__2 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]),
        .O(\GenCntr[4]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \GenCntr[4]_i_9__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\GenCntr[4]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[5]_i_1__2 
       (.I0(\GenCntr[5]_i_2__2_n_0 ),
        .I1(data5[5]),
        .I2(\GenCntr[8]_i_5__2_n_0 ),
        .I3(\GenCntr[8]_i_3__2_n_0 ),
        .I4(\windowcount_reg_n_0_[6] ),
        .I5(\GenCntr[5]_i_3__2_n_0 ),
        .O(\GenCntr[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[5]_i_2__2 
       (.I0(\GenCntr[9]_i_6__2_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__2_n_0 ),
        .I3(\slv_reg6_reg[9] [5]),
        .I4(\GenCntr[15]_i_7__2_n_0 ),
        .I5(data5[5]),
        .O(\GenCntr[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GenCntr[5]_i_3__2 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[3] ),
        .I3(\windowcount_reg_n_0_[5] ),
        .O(\GenCntr[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[6]_i_1__2 
       (.I0(\GenCntr[6]_i_2__2_n_0 ),
        .I1(data5[6]),
        .I2(\GenCntr[8]_i_5__2_n_0 ),
        .I3(\GenCntr[8]_i_3__2_n_0 ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\GenCntr[6]_i_3__2_n_0 ),
        .O(\GenCntr[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[6]_i_2__2 
       (.I0(\GenCntr[9]_i_6__2_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__2_n_0 ),
        .I3(\slv_reg6_reg[9] [6]),
        .I4(\GenCntr[15]_i_7__2_n_0 ),
        .I5(data5[6]),
        .O(\GenCntr[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GenCntr[6]_i_3__2 
       (.I0(\windowcount_reg_n_0_[5] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[4] ),
        .I4(\windowcount_reg_n_0_[6] ),
        .O(\GenCntr[6]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4141FF41)) 
    \GenCntr[7]_i_1__2 
       (.I0(\GenCntr[8]_i_3__2_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2__2_n_0 ),
        .I3(data5[7]),
        .I4(\GenCntr[8]_i_5__2_n_0 ),
        .I5(\GenCntr[7]_i_3__2_n_0 ),
        .O(\GenCntr[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GenCntr[7]_i_2__2 
       (.I0(\windowcount_reg_n_0_[6] ),
        .I1(\windowcount_reg_n_0_[4] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\windowcount_reg_n_0_[7] ),
        .O(\GenCntr[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[7]_i_3__2 
       (.I0(\GenCntr[9]_i_6__2_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__2_n_0 ),
        .I3(\slv_reg6_reg[9] [7]),
        .I4(\GenCntr[15]_i_7__2_n_0 ),
        .I5(data5[7]),
        .O(\GenCntr[7]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_10__2 
       (.I0(\GenCntr_reg_n_0_[5] ),
        .O(\GenCntr[8]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0909FF09)) 
    \GenCntr[8]_i_1__2 
       (.I0(\GenCntr[8]_i_2__2_n_0 ),
        .I1(\windowcount_reg_n_0_[9] ),
        .I2(\GenCntr[8]_i_3__2_n_0 ),
        .I3(data5[8]),
        .I4(\GenCntr[8]_i_5__2_n_0 ),
        .I5(\GenCntr[8]_i_6__2_n_0 ),
        .O(\GenCntr[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[8]_i_2__2 
       (.I0(\GenCntr[7]_i_2__2_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GenCntr[8]_i_3__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\GenCntr[8]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFF57FFFF)) 
    \GenCntr[8]_i_5__2 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\GenCntr[8]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[8]_i_6__2 
       (.I0(\GenCntr[9]_i_6__2_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__2_n_0 ),
        .I3(\slv_reg6_reg[9] [8]),
        .I4(\GenCntr[15]_i_7__2_n_0 ),
        .I5(data5[8]),
        .O(\GenCntr[8]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_7__2 
       (.I0(\GenCntr_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_8__2 
       (.I0(\GenCntr_reg_n_0_[7] ),
        .O(\GenCntr[8]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_9__2 
       (.I0(\GenCntr_reg_n_0_[6] ),
        .O(\GenCntr[8]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \GenCntr[9]_i_1__2 
       (.I0(data5[9]),
        .I1(\GenCntr[15]_i_10__2_n_0 ),
        .I2(\GenCntr[9]_i_2__2_n_0 ),
        .I3(\GenCntr[9]_i_3__2_n_0 ),
        .I4(\GenCntr[9]_i_4__2_n_0 ),
        .I5(\GenCntr[9]_i_5__2_n_0 ),
        .O(\GenCntr[9]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[9]_i_2__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[9]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GenCntr[9]_i_3__2 
       (.I0(\windowcount_reg_n_0_[9] ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2__2_n_0 ),
        .O(\GenCntr[9]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[9]_i_4__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\GenCntr[9]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[9]_i_5__2 
       (.I0(\GenCntr[9]_i_6__2_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__2_n_0 ),
        .I3(\slv_reg6_reg[9] [9]),
        .I4(\GenCntr[15]_i_7__2_n_0 ),
        .I5(data5[9]),
        .O(\GenCntr[9]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \GenCntr[9]_i_6__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\GenCntr[9]_i_6__2_n_0 ));
  FDPE \GenCntr_reg[0] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[0]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]));
  FDPE \GenCntr_reg[10] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[10]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[10] ));
  FDPE \GenCntr_reg[11] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[11]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[11] ));
  FDPE \GenCntr_reg[12] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[12]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[12] ));
  CARRY4 \GenCntr_reg[12]_i_2__2 
       (.CI(\GenCntr_reg[8]_i_4__2_n_0 ),
        .CO({\GenCntr_reg[12]_i_2__2_n_0 ,\GenCntr_reg[12]_i_2__2_n_1 ,\GenCntr_reg[12]_i_2__2_n_2 ,\GenCntr_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[12] ,\GenCntr_reg_n_0_[11] ,\GenCntr_reg_n_0_[10] ,\GenCntr_reg_n_0_[9] }),
        .O(data5[12:9]),
        .S({\GenCntr[12]_i_3__2_n_0 ,\GenCntr[12]_i_4__2_n_0 ,\GenCntr[12]_i_5__2_n_0 ,\GenCntr[12]_i_6__2_n_0 }));
  FDPE \GenCntr_reg[13] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[13]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[13] ));
  FDPE \GenCntr_reg[14] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[14]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[14] ));
  FDPE \GenCntr_reg[15] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[15]_i_2__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(p_0_in20_in));
  CARRY4 \GenCntr_reg[15]_i_12__2 
       (.CI(1'b0),
        .CO({neqOp,\GenCntr_reg[15]_i_12__2_n_1 ,\GenCntr_reg[15]_i_12__2_n_2 ,\GenCntr_reg[15]_i_12__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GenCntr_reg[15]_i_12__2_O_UNCONNECTED [3:0]),
        .S({S,\GenCntr[15]_i_17__2_n_0 ,\GenCntr[15]_i_18__2_n_0 ,\GenCntr[15]_i_19__2_n_0 }));
  CARRY4 \GenCntr_reg[15]_i_9__2 
       (.CI(\GenCntr_reg[12]_i_2__2_n_0 ),
        .CO({\NLW_GenCntr_reg[15]_i_9__2_CO_UNCONNECTED [3:2],\GenCntr_reg[15]_i_9__2_n_2 ,\GenCntr_reg[15]_i_9__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GenCntr_reg_n_0_[14] ,\GenCntr_reg_n_0_[13] }),
        .O({\NLW_GenCntr_reg[15]_i_9__2_O_UNCONNECTED [3],data5[15:13]}),
        .S({1'b0,\GenCntr[15]_i_13__2_n_0 ,\GenCntr[15]_i_14__2_n_0 ,\GenCntr[15]_i_15__2_n_0 }));
  FDPE \GenCntr_reg[1] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[1]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]));
  FDPE \GenCntr_reg[2] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[2]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[2] ));
  FDPE \GenCntr_reg[3] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[3]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(CTRL_SAMPLEINFIRSTBIT_i_reg_0[2]));
  FDPE \GenCntr_reg[4] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[4]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[4] ));
  CARRY4 \GenCntr_reg[4]_i_3__2 
       (.CI(1'b0),
        .CO({\GenCntr_reg[4]_i_3__2_n_0 ,\GenCntr_reg[4]_i_3__2_n_1 ,\GenCntr_reg[4]_i_3__2_n_2 ,\GenCntr_reg[4]_i_3__2_n_3 }),
        .CYINIT(CTRL_SAMPLEINFIRSTBIT_i_reg_0[0]),
        .DI({\GenCntr_reg_n_0_[4] ,CTRL_SAMPLEINFIRSTBIT_i_reg_0[2],\GenCntr_reg_n_0_[2] ,CTRL_SAMPLEINFIRSTBIT_i_reg_0[1]}),
        .O(data5[4:1]),
        .S({\GenCntr[4]_i_5__2_n_0 ,\GenCntr[4]_i_6__2_n_0 ,\GenCntr[4]_i_7__2_n_0 ,\GenCntr[4]_i_8__2_n_0 }));
  FDPE \GenCntr_reg[5] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[5]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[5] ));
  FDPE \GenCntr_reg[6] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[6]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[6] ));
  FDPE \GenCntr_reg[7] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[7]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[7] ));
  FDPE \GenCntr_reg[8] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[8]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[8] ));
  CARRY4 \GenCntr_reg[8]_i_4__2 
       (.CI(\GenCntr_reg[4]_i_3__2_n_0 ),
        .CO({\GenCntr_reg[8]_i_4__2_n_0 ,\GenCntr_reg[8]_i_4__2_n_1 ,\GenCntr_reg[8]_i_4__2_n_2 ,\GenCntr_reg[8]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[8] ,\GenCntr_reg_n_0_[7] ,\GenCntr_reg_n_0_[6] ,\GenCntr_reg_n_0_[5] }),
        .O(data5[8:5]),
        .S({\GenCntr[8]_i_7__2_n_0 ,\GenCntr[8]_i_8__2_n_0 ,\GenCntr[8]_i_9__2_n_0 ,\GenCntr[8]_i_10__2_n_0 }));
  FDPE \GenCntr_reg[9] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[9]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h022A02FFFFFFFFFF)) 
    \Maxcount[0]_i_1__2 
       (.I0(p_0_in12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    \Maxcount[10]_i_1__2 
       (.I0(windowcount),
        .I1(Q[2]),
        .I2(end_handshake),
        .I3(Q[3]),
        .I4(\Maxcount[10]_i_3__2_n_0 ),
        .I5(\Maxcount[10]_i_4__2_n_0 ),
        .O(Maxcount));
  LUT6 #(
    .INIT(64'h80A8555580A85554)) 
    \Maxcount[10]_i_2__2 
       (.I0(\Maxcount[10]_i_5__2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_0_in12_in),
        .I5(Q[3]),
        .O(\Maxcount[10]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Maxcount[10]_i_3__2 
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .O(\Maxcount[10]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEF0EE00000000)) 
    \Maxcount[10]_i_4__2 
       (.I0(\Maxcount[10]_i_6__2_n_0 ),
        .I1(\Maxcount[10]_i_7__2_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\alignstate[0]_i_2__2_n_0 ),
        .O(\Maxcount[10]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[10]_i_5__2 
       (.I0(\Maxcount_reg_n_0_[9] ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2__2_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[10]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \Maxcount[10]_i_6__2 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[0]),
        .O(\Maxcount[10]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \Maxcount[10]_i_7__2 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .O(\Maxcount[10]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Maxcount[1]_i_1__2 
       (.I0(\Maxcount[4]_i_2__2_n_0 ),
        .I1(\Maxcount_reg_n_0_[1] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFEAB)) 
    \Maxcount[2]_i_1__2 
       (.I0(\Maxcount[4]_i_2__2_n_0 ),
        .I1(\Maxcount_reg_n_0_[0] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[2] ),
        .O(\Maxcount[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \Maxcount[3]_i_1__2 
       (.I0(\Maxcount[4]_i_2__2_n_0 ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \Maxcount[4]_i_1__2 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .I5(\Maxcount[4]_i_2__2_n_0 ),
        .O(\Maxcount[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h133F1111)) 
    \Maxcount[4]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_0_in12_in),
        .O(\Maxcount[4]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \Maxcount[5]_i_1__2 
       (.I0(\Maxcount[9]_i_3__2_n_0 ),
        .I1(\Maxcount[8]_i_2__2_n_0 ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .O(\Maxcount[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \Maxcount[6]_i_1__2 
       (.I0(\Maxcount[9]_i_3__2_n_0 ),
        .I1(\Maxcount_reg_n_0_[5] ),
        .I2(\Maxcount[8]_i_2__2_n_0 ),
        .I3(\Maxcount_reg_n_0_[6] ),
        .O(\Maxcount[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \Maxcount[7]_i_1__2 
       (.I0(\Maxcount[9]_i_3__2_n_0 ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[8]_i_2__2_n_0 ),
        .I3(\Maxcount_reg_n_0_[5] ),
        .I4(\Maxcount_reg_n_0_[7] ),
        .O(\Maxcount[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \Maxcount[8]_i_1__2 
       (.I0(\Maxcount[9]_i_3__2_n_0 ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2__2_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[8]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Maxcount[8]_i_2__2 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \Maxcount[9]_i_1__2 
       (.I0(\Maxcount_reg_n_0_[8] ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[9]_i_2__2_n_0 ),
        .I3(\Maxcount_reg_n_0_[7] ),
        .I4(\Maxcount_reg_n_0_[9] ),
        .I5(\Maxcount[9]_i_3__2_n_0 ),
        .O(\Maxcount[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[9]_i_2__2 
       (.I0(\Maxcount_reg_n_0_[5] ),
        .I1(\Maxcount_reg_n_0_[3] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .I3(\Maxcount_reg_n_0_[1] ),
        .I4(\Maxcount_reg_n_0_[2] ),
        .I5(\Maxcount_reg_n_0_[4] ),
        .O(\Maxcount[9]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h71710001)) 
    \Maxcount[9]_i_3__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in12_in),
        .O(\Maxcount[9]_i_3__2_n_0 ));
  FDPE \Maxcount_reg[0] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[0]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[0] ));
  FDPE \Maxcount_reg[10] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[10]_i_2__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(p_0_in12_in));
  FDPE \Maxcount_reg[1] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[1]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[1] ));
  FDPE \Maxcount_reg[2] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[2]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[2] ));
  FDPE \Maxcount_reg[3] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[3]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[3] ));
  FDPE \Maxcount_reg[4] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[4]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[4] ));
  FDPE \Maxcount_reg[5] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[5]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[5] ));
  FDPE \Maxcount_reg[6] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[6]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[6] ));
  FDPE \Maxcount_reg[7] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[7]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[7] ));
  FDPE \Maxcount_reg[8] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[8]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[8] ));
  FDPE \Maxcount_reg[9] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[9]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\Maxcount_reg_n_0_[9] ));
  FDCE REQ_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(ACK_reg),
        .Q(REQ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \SerdesCntr[0]_i_1__2 
       (.I0(\SerdesCntr_reg_n_0_[0] ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[10]_i_1__2 
       (.I0(\SerdesCntr_reg[12]_i_2__2_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[11]_i_1__2 
       (.I0(\SerdesCntr_reg[12]_i_2__2_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[12]_i_1__2 
       (.I0(\SerdesCntr_reg[12]_i_2__2_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_3__2 
       (.I0(\SerdesCntr_reg_n_0_[12] ),
        .O(\SerdesCntr[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_4__2 
       (.I0(\SerdesCntr_reg_n_0_[11] ),
        .O(\SerdesCntr[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_5__2 
       (.I0(\SerdesCntr_reg_n_0_[10] ),
        .O(\SerdesCntr[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_6__2 
       (.I0(\SerdesCntr_reg_n_0_[9] ),
        .O(\SerdesCntr[12]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[13]_i_1__2 
       (.I0(\SerdesCntr_reg[15]_i_3__2_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[14]_i_1__2 
       (.I0(\SerdesCntr_reg[15]_i_3__2_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h000A300A)) 
    \SerdesCntr[15]_i_1__2 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .I3(\serdesseqstate_reg[0]_1 ),
        .I4(\serdesseqstate_reg[0]_0 ),
        .O(selector));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[15]_i_2__2 
       (.I0(\SerdesCntr_reg[15]_i_3__2_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_4__2 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .O(serdesseqstate));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_5__2 
       (.I0(\SerdesCntr_reg_n_0_[14] ),
        .O(\SerdesCntr[15]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_6__2 
       (.I0(\SerdesCntr_reg_n_0_[13] ),
        .O(\SerdesCntr[15]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[1]_i_1__2 
       (.I0(\SerdesCntr_reg[4]_i_2__2_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[2]_i_1__2 
       (.I0(\SerdesCntr_reg[4]_i_2__2_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[3]_i_1__2 
       (.I0(\SerdesCntr_reg[4]_i_2__2_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[4]_i_1__2 
       (.I0(\SerdesCntr_reg[4]_i_2__2_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_3__2 
       (.I0(\SerdesCntr_reg_n_0_[4] ),
        .O(\SerdesCntr[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_4__2 
       (.I0(\SerdesCntr_reg_n_0_[3] ),
        .O(\SerdesCntr[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_5__2 
       (.I0(\SerdesCntr_reg_n_0_[2] ),
        .O(\SerdesCntr[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_6__2 
       (.I0(\SerdesCntr_reg_n_0_[1] ),
        .O(\SerdesCntr[4]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[5]_i_1__2 
       (.I0(\SerdesCntr_reg[8]_i_2__2_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[6]_i_1__2 
       (.I0(\SerdesCntr_reg[8]_i_2__2_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[7]_i_1__2 
       (.I0(\SerdesCntr_reg[8]_i_2__2_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[8]_i_1__2 
       (.I0(\SerdesCntr_reg[8]_i_2__2_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_3__2 
       (.I0(\SerdesCntr_reg_n_0_[8] ),
        .O(\SerdesCntr[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_4__2 
       (.I0(\SerdesCntr_reg_n_0_[7] ),
        .O(\SerdesCntr[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_5__2 
       (.I0(\SerdesCntr_reg_n_0_[6] ),
        .O(\SerdesCntr[8]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_6__2 
       (.I0(\SerdesCntr_reg_n_0_[5] ),
        .O(\SerdesCntr[8]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[9]_i_1__2 
       (.I0(\SerdesCntr_reg[12]_i_2__2_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[9]));
  FDPE \SerdesCntr_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[0]),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\SerdesCntr_reg_n_0_[0] ));
  FDCE \SerdesCntr_reg[10] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[10]),
        .Q(\SerdesCntr_reg_n_0_[10] ));
  FDCE \SerdesCntr_reg[11] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[11]),
        .Q(\SerdesCntr_reg_n_0_[11] ));
  FDCE \SerdesCntr_reg[12] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[12]),
        .Q(\SerdesCntr_reg_n_0_[12] ));
  CARRY4 \SerdesCntr_reg[12]_i_2__2 
       (.CI(\SerdesCntr_reg[8]_i_2__2_n_0 ),
        .CO({\SerdesCntr_reg[12]_i_2__2_n_0 ,\SerdesCntr_reg[12]_i_2__2_n_1 ,\SerdesCntr_reg[12]_i_2__2_n_2 ,\SerdesCntr_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[12] ,\SerdesCntr_reg_n_0_[11] ,\SerdesCntr_reg_n_0_[10] ,\SerdesCntr_reg_n_0_[9] }),
        .O({\SerdesCntr_reg[12]_i_2__2_n_4 ,\SerdesCntr_reg[12]_i_2__2_n_5 ,\SerdesCntr_reg[12]_i_2__2_n_6 ,\SerdesCntr_reg[12]_i_2__2_n_7 }),
        .S({\SerdesCntr[12]_i_3__2_n_0 ,\SerdesCntr[12]_i_4__2_n_0 ,\SerdesCntr[12]_i_5__2_n_0 ,\SerdesCntr[12]_i_6__2_n_0 }));
  FDCE \SerdesCntr_reg[13] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[13]),
        .Q(\SerdesCntr_reg_n_0_[13] ));
  FDCE \SerdesCntr_reg[14] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(AR),
        .D(p_0_in[14]),
        .Q(\SerdesCntr_reg_n_0_[14] ));
  FDCE \SerdesCntr_reg[15] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[15]),
        .Q(\serdesseqstate_reg[0]_0 ));
  CARRY4 \SerdesCntr_reg[15]_i_3__2 
       (.CI(\SerdesCntr_reg[12]_i_2__2_n_0 ),
        .CO({\NLW_SerdesCntr_reg[15]_i_3__2_CO_UNCONNECTED [3:2],\SerdesCntr_reg[15]_i_3__2_n_2 ,\SerdesCntr_reg[15]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SerdesCntr_reg_n_0_[14] ,\SerdesCntr_reg_n_0_[13] }),
        .O({\NLW_SerdesCntr_reg[15]_i_3__2_O_UNCONNECTED [3],\SerdesCntr_reg[15]_i_3__2_n_5 ,\SerdesCntr_reg[15]_i_3__2_n_6 ,\SerdesCntr_reg[15]_i_3__2_n_7 }),
        .S({1'b0,serdesseqstate,\SerdesCntr[15]_i_5__2_n_0 ,\SerdesCntr[15]_i_6__2_n_0 }));
  FDPE \SerdesCntr_reg[1] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[1]),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\SerdesCntr_reg_n_0_[1] ));
  FDCE \SerdesCntr_reg[2] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[2]),
        .Q(\SerdesCntr_reg_n_0_[2] ));
  FDCE \SerdesCntr_reg[3] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[3]),
        .Q(\SerdesCntr_reg_n_0_[3] ));
  FDCE \SerdesCntr_reg[4] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[4]),
        .Q(\SerdesCntr_reg_n_0_[4] ));
  CARRY4 \SerdesCntr_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\SerdesCntr_reg[4]_i_2__2_n_0 ,\SerdesCntr_reg[4]_i_2__2_n_1 ,\SerdesCntr_reg[4]_i_2__2_n_2 ,\SerdesCntr_reg[4]_i_2__2_n_3 }),
        .CYINIT(\SerdesCntr_reg_n_0_[0] ),
        .DI({\SerdesCntr_reg_n_0_[4] ,\SerdesCntr_reg_n_0_[3] ,\SerdesCntr_reg_n_0_[2] ,\SerdesCntr_reg_n_0_[1] }),
        .O({\SerdesCntr_reg[4]_i_2__2_n_4 ,\SerdesCntr_reg[4]_i_2__2_n_5 ,\SerdesCntr_reg[4]_i_2__2_n_6 ,\SerdesCntr_reg[4]_i_2__2_n_7 }),
        .S({\SerdesCntr[4]_i_3__2_n_0 ,\SerdesCntr[4]_i_4__2_n_0 ,\SerdesCntr[4]_i_5__2_n_0 ,\SerdesCntr[4]_i_6__2_n_0 }));
  FDCE \SerdesCntr_reg[5] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[5]),
        .Q(\SerdesCntr_reg_n_0_[5] ));
  FDCE \SerdesCntr_reg[6] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[6]),
        .Q(\SerdesCntr_reg_n_0_[6] ));
  FDCE \SerdesCntr_reg[7] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[7]),
        .Q(\SerdesCntr_reg_n_0_[7] ));
  FDCE \SerdesCntr_reg[8] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[8]),
        .Q(\SerdesCntr_reg_n_0_[8] ));
  CARRY4 \SerdesCntr_reg[8]_i_2__2 
       (.CI(\SerdesCntr_reg[4]_i_2__2_n_0 ),
        .CO({\SerdesCntr_reg[8]_i_2__2_n_0 ,\SerdesCntr_reg[8]_i_2__2_n_1 ,\SerdesCntr_reg[8]_i_2__2_n_2 ,\SerdesCntr_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[8] ,\SerdesCntr_reg_n_0_[7] ,\SerdesCntr_reg_n_0_[6] ,\SerdesCntr_reg_n_0_[5] }),
        .O({\SerdesCntr_reg[8]_i_2__2_n_4 ,\SerdesCntr_reg[8]_i_2__2_n_5 ,\SerdesCntr_reg[8]_i_2__2_n_6 ,\SerdesCntr_reg[8]_i_2__2_n_7 }),
        .S({\SerdesCntr[8]_i_3__2_n_0 ,\SerdesCntr[8]_i_4__2_n_0 ,\SerdesCntr[8]_i_5__2_n_0 ,\SerdesCntr[8]_i_6__2_n_0 }));
  FDCE \SerdesCntr_reg[9] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[9]),
        .Q(\SerdesCntr_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \TimeOutCntr[0]_i_1__2 
       (.I0(p_0_in16_in),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(ACK),
        .I3(\handshakestate_reg[0]_1 ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1DFF1DFFFF)) 
    \TimeOutCntr[1]_i_1__2 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .I4(\TimeOutCntr_reg_n_0_[1] ),
        .I5(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \TimeOutCntr[2]_i_1__2 
       (.I0(\TimeOutCntr[5]_i_3__2_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .O(\TimeOutCntr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \TimeOutCntr[3]_i_1__2 
       (.I0(\TimeOutCntr[5]_i_3__2_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[3] ),
        .I2(\TimeOutCntr_reg_n_0_[1] ),
        .I3(\TimeOutCntr_reg_n_0_[0] ),
        .I4(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \TimeOutCntr[4]_i_1__2 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[3] ),
        .I5(\TimeOutCntr[5]_i_3__2_n_0 ),
        .O(\TimeOutCntr[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \TimeOutCntr[5]_i_1__2 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(\handshakestate_reg[0]_1 ),
        .I2(\handshakestate_reg[0]_2 ),
        .O(\TimeOutCntr[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \TimeOutCntr[5]_i_2__2 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr[5]_i_3__2_n_0 ),
        .I2(\TimeOutCntr_reg_n_0_[3] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .I5(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFF1D)) 
    \TimeOutCntr[5]_i_3__2 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .O(\TimeOutCntr[5]_i_3__2_n_0 ));
  FDPE \TimeOutCntr_reg[0] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__2_n_0 ),
        .D(\TimeOutCntr[0]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[0] ));
  FDPE \TimeOutCntr_reg[1] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__2_n_0 ),
        .D(\TimeOutCntr[1]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[1] ));
  FDPE \TimeOutCntr_reg[2] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__2_n_0 ),
        .D(\TimeOutCntr[2]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[2] ));
  FDPE \TimeOutCntr_reg[3] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__2_n_0 ),
        .D(\TimeOutCntr[3]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[3] ));
  FDPE \TimeOutCntr_reg[4] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__2_n_0 ),
        .D(\TimeOutCntr[4]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[4] ));
  FDCE \TimeOutCntr_reg[5] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__2_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\TimeOutCntr[5]_i_2__2_n_0 ),
        .Q(p_0_in16_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF1A1F0000)) 
    \alignstate[0]_i_1__2 
       (.I0(Q[1]),
        .I1(p_0_in20_in),
        .I2(Q[0]),
        .I3(p_0_in__0),
        .I4(\alignstate[0]_i_2__2_n_0 ),
        .I5(\alignstate[0]_i_3__2_n_0 ),
        .O(\alignstate[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \alignstate[0]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\alignstate[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0CCFF0FF000000FA)) 
    \alignstate[0]_i_3__2 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h8A888A8A8A888A88)) 
    \alignstate[1]_i_1__2 
       (.I0(\alignstate[1]_i_2__2_n_0 ),
        .I1(\alignstate[1]_i_3__2_n_0 ),
        .I2(Q[2]),
        .I3(\alignstate[1]_i_4__2_n_0 ),
        .I4(\GenCntr[9]_i_2__2_n_0 ),
        .I5(eqOp0_out),
        .O(\alignstate[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDF7F0F0FFFFF0)) 
    \alignstate[1]_i_2__2 
       (.I0(p_0_in12_in),
        .I1(p_0_in20_in),
        .I2(\alignstate[1]_i_5__2_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\alignstate[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h2C00FFFF)) 
    \alignstate[1]_i_3__2 
       (.I0(CO),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\alignstate[1]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \alignstate[1]_i_4__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .O(\alignstate[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \alignstate[1]_i_5__2 
       (.I0(Q[3]),
        .I1(p_0_in12_in),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(edge_int_or),
        .I5(\alignstate[1]_i_6__2_n_0 ),
        .O(\alignstate[1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \alignstate[1]_i_6__2 
       (.I0(Q[0]),
        .I1(p_0_in__0),
        .O(\alignstate[1]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFEAAAEAAFEAAAEA)) 
    \alignstate[2]_i_1__2 
       (.I0(\alignstate[2]_i_2__2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CO),
        .O(\alignstate[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \alignstate[2]_i_2__2 
       (.I0(Q[3]),
        .I1(\alignstate[2]_i_4__2_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\slv_reg4_reg[2]_1 [0]),
        .O(\alignstate[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F02000F00020)) 
    \alignstate[2]_i_4__2 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(p_0_in20_in),
        .O(\alignstate[2]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h557F5555)) 
    \alignstate[3]_i_10__2 
       (.I0(end_handshake),
        .I1(CO),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\alignstate[3]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0004FFFFFFFF)) 
    \alignstate[3]_i_11__2 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\alignstate[3]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_12__2 
       (.I0(data_init[0]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_13__2 
       (.I0(data_init[7]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[9]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[8]),
        .O(\alignstate[3]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_14__2 
       (.I0(data_init[5]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[6]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[4]),
        .O(\alignstate[3]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_15__2 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[2]),
        .I2(CTRL_DATA[1]),
        .I3(data_init[2]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[1]),
        .O(\alignstate[3]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_16__2 
       (.I0(data_init[1]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_17__2 
       (.I0(data_init[8]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[0]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[9]),
        .O(\alignstate[3]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_18__2 
       (.I0(data_init[6]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[7]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[5]),
        .O(\alignstate[3]_i_18__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_19__2 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[1]),
        .I2(CTRL_DATA[2]),
        .I3(data_init[4]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[2]),
        .O(\alignstate[3]_i_19__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \alignstate[3]_i_1__2 
       (.I0(Q[0]),
        .I1(\alignstate[3]_i_3__2_n_0 ),
        .I2(\alignstate[3]_i_4__2_n_0 ),
        .I3(\alignstate[3]_i_5__2_n_0 ),
        .I4(\alignstate[3]_i_6__2_n_0 ),
        .O(alignstate));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE0000)) 
    \alignstate[3]_i_2__2 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(eqOp0_out),
        .I4(\GenCntr[9]_i_4__2_n_0 ),
        .I5(\alignstate[3]_i_9__2_n_0 ),
        .O(\alignstate[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \alignstate[3]_i_3__2 
       (.I0(p_0_in12_in),
        .I1(Q[2]),
        .I2(eqOp0_out),
        .I3(Q[1]),
        .I4(eqOp2_out),
        .I5(\alignstate[3]_i_10__2_n_0 ),
        .O(\alignstate[3]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    \alignstate[3]_i_4__2 
       (.I0(Q[2]),
        .I1(p_0_in20_in),
        .I2(\GenCntr[15]_i_10__2_n_0 ),
        .I3(end_handshake),
        .I4(Q[3]),
        .O(\alignstate[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111000001110)) 
    \alignstate[3]_i_5__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_align_i),
        .I4(Q[0]),
        .I5(end_handshake),
        .O(\alignstate[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFE0FF)) 
    \alignstate[3]_i_6__2 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\alignstate[3]_i_11__2_n_0 ),
        .O(\alignstate[3]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF0000F0000005)) 
    \alignstate[3]_i_9__2 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[3]_i_9__2_n_0 ));
  FDCE \alignstate_reg[0] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate[0]_i_1__2_n_0 ),
        .Q(Q[0]));
  FDCE \alignstate_reg[1] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate[1]_i_1__2_n_0 ),
        .Q(Q[1]));
  FDCE \alignstate_reg[2] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate[2]_i_1__2_n_0 ),
        .Q(Q[2]));
  FDCE \alignstate_reg[3] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate[3]_i_2__2_n_0 ),
        .Q(Q[3]));
  CARRY4 \alignstate_reg[3]_i_7__2 
       (.CI(1'b0),
        .CO({eqOp2_out,\alignstate_reg[3]_i_7__2_n_1 ,\alignstate_reg[3]_i_7__2_n_2 ,\alignstate_reg[3]_i_7__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_7__2_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_12__2_n_0 ,\alignstate[3]_i_13__2_n_0 ,\alignstate[3]_i_14__2_n_0 ,\alignstate[3]_i_15__2_n_0 }));
  CARRY4 \alignstate_reg[3]_i_8__2 
       (.CI(1'b0),
        .CO({eqOp0_out,\alignstate_reg[3]_i_8__2_n_1 ,\alignstate_reg[3]_i_8__2_n_2 ,\alignstate_reg[3]_i_8__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_8__2_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_16__2_n_0 ,\alignstate[3]_i_17__2_n_0 ,\alignstate[3]_i_18__2_n_0 ,\alignstate[3]_i_19__2_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_araddr_reg[5] ),
        .I1(\axi_araddr_reg[7] [0]),
        .I2(\axi_araddr_reg[5]_0 ),
        .I3(\axi_araddr_reg[7] [1]),
        .I4(\axi_araddr_reg[5]_1 ),
        .I5(axi_rvalid_reg),
        .O(\axi_rdata_reg[9] ));
  FDCE busy_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(start_align_i_reg_0),
        .Q(busy_align_i));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data_init[9]_i_1__2 
       (.I0(edge_int_or),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in__0),
        .I5(Q[0]),
        .O(edge_init));
  FDCE \data_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[0]),
        .Q(data_init[0]));
  FDCE \data_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[1]),
        .Q(data_init[1]));
  FDCE \data_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[2]),
        .Q(data_init[2]));
  FDCE \data_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[3]),
        .Q(data_init[3]));
  FDCE \data_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[4]),
        .Q(data_init[4]));
  FDCE \data_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[5]),
        .Q(data_init[5]));
  FDCE \data_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[6]),
        .Q(data_init[6]));
  FDCE \data_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[7]),
        .Q(data_init[7]));
  FDCE \data_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[8]),
        .Q(data_init[8]));
  FDCE \data_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(CTRL_DATA[9]),
        .Q(data_init[9]));
  FDCE \edge_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[0]),
        .Q(\edge_init_reg_n_0_[0] ));
  FDCE \edge_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[1]),
        .Q(\edge_init_reg_n_0_[1] ));
  FDCE \edge_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[2]),
        .Q(\edge_init_reg_n_0_[2] ));
  FDCE \edge_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[3]),
        .Q(\edge_init_reg_n_0_[3] ));
  FDCE \edge_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[4]),
        .Q(\edge_init_reg_n_0_[4] ));
  FDCE \edge_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[5]),
        .Q(\edge_init_reg_n_0_[5] ));
  FDCE \edge_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[6]),
        .Q(\edge_init_reg_n_0_[6] ));
  FDCE \edge_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[7]),
        .Q(\edge_init_reg_n_0_[7] ));
  FDCE \edge_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[8]),
        .Q(\edge_init_reg_n_0_[8] ));
  FDCE \edge_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR),
        .D(D[9]),
        .Q(\GenCntr_reg[1]_0 ));
  FDRE edge_int_or_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(edge_int_or_reg_0),
        .Q(edge_int_or),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    edge_tmp_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(start_handshake_reg_0),
        .Q(edge_tmp),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4064)) 
    end_handshake_i_1__2
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(p_0_in16_in),
        .I3(ACK),
        .O(end_handshake_i_1__2_n_0));
  FDCE end_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(end_handshake_i_1__2_n_0),
        .Q(end_handshake));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00005702)) 
    \handshakestate[0]_i_1__2 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_0 ),
        .I4(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    \handshakestate[1]_i_1__2 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[1]_i_1__2_n_0 ));
  FDCE \handshakestate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\handshakestate[0]_i_1__2_n_0 ),
        .Q(\handshakestate_reg[0]_1 ));
  FDCE \handshakestate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\handshakestate[1]_i_1__2_n_0 ),
        .Q(\handshakestate_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \retrycntr[0]_i_1__2 
       (.I0(Q[2]),
        .I1(\retrycntr_reg_n_0_[0] ),
        .O(\retrycntr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[10]_i_1__2 
       (.I0(\retrycntr_reg[12]_i_2__2_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[11]_i_1__2 
       (.I0(\retrycntr_reg[12]_i_2__2_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[12]_i_1__2 
       (.I0(\retrycntr_reg[12]_i_2__2_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[12]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_3__2 
       (.I0(\retrycntr_reg_n_0_[12] ),
        .O(\retrycntr[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_4__2 
       (.I0(\retrycntr_reg_n_0_[11] ),
        .O(\retrycntr[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_5__2 
       (.I0(\retrycntr_reg_n_0_[10] ),
        .O(\retrycntr[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_6__2 
       (.I0(\retrycntr_reg_n_0_[9] ),
        .O(\retrycntr[12]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[13]_i_1__2 
       (.I0(\retrycntr_reg[15]_i_6__2_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[14]_i_1__2 
       (.I0(\retrycntr_reg[15]_i_6__2_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[14]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0044C044)) 
    \retrycntr[15]_i_1__2 
       (.I0(\retrycntr[15]_i_3__2_n_0 ),
        .I1(\alignstate[0]_i_2__2_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(\retrycntr[15]_i_4__2_n_0 ),
        .I5(\retrycntr[15]_i_5__2_n_0 ),
        .O(retrycntr));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[15]_i_2__2 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[15]_i_6__2_n_5 ),
        .O(\retrycntr[15]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hEE2EEEEE)) 
    \retrycntr[15]_i_3__2 
       (.I0(p_0_in__0),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(p_0_in20_in),
        .I4(neqOp),
        .O(\retrycntr[15]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \retrycntr[15]_i_4__2 
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(\retrycntr[15]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \retrycntr[15]_i_5__2 
       (.I0(start_align_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\retrycntr[15]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_7__2 
       (.I0(p_0_in__0),
        .O(\retrycntr[15]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_8__2 
       (.I0(\retrycntr_reg_n_0_[14] ),
        .O(\retrycntr[15]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_9__2 
       (.I0(\retrycntr_reg_n_0_[13] ),
        .O(\retrycntr[15]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[1]_i_1__2 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[4]_i_2__2_n_7 ),
        .O(\retrycntr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[2]_i_1__2 
       (.I0(\retrycntr_reg[4]_i_2__2_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[2]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[3]_i_1__2 
       (.I0(\retrycntr_reg[4]_i_2__2_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[4]_i_1__2 
       (.I0(\retrycntr_reg[4]_i_2__2_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_3__2 
       (.I0(\retrycntr_reg_n_0_[4] ),
        .O(\retrycntr[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_4__2 
       (.I0(\retrycntr_reg_n_0_[3] ),
        .O(\retrycntr[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_5__2 
       (.I0(\retrycntr_reg_n_0_[2] ),
        .O(\retrycntr[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_6__2 
       (.I0(\retrycntr_reg_n_0_[1] ),
        .O(\retrycntr[4]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[5]_i_1__2 
       (.I0(\retrycntr_reg[8]_i_2__2_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[6]_i_1__2 
       (.I0(\retrycntr_reg[8]_i_2__2_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[7]_i_1__2 
       (.I0(\retrycntr_reg[8]_i_2__2_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[8]_i_1__2 
       (.I0(\retrycntr_reg[8]_i_2__2_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_3__2 
       (.I0(\retrycntr_reg_n_0_[8] ),
        .O(\retrycntr[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_4__2 
       (.I0(\retrycntr_reg_n_0_[7] ),
        .O(\retrycntr[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_5__2 
       (.I0(\retrycntr_reg_n_0_[6] ),
        .O(\retrycntr[8]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_6__2 
       (.I0(\retrycntr_reg_n_0_[5] ),
        .O(\retrycntr[8]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[9]_i_1__2 
       (.I0(\retrycntr_reg[12]_i_2__2_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[9]_i_1__2_n_0 ));
  FDPE \retrycntr_reg[0] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[0]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[0] ));
  FDPE \retrycntr_reg[10] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[10]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[10] ));
  FDPE \retrycntr_reg[11] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[11]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[11] ));
  FDPE \retrycntr_reg[12] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[12]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[12] ));
  CARRY4 \retrycntr_reg[12]_i_2__2 
       (.CI(\retrycntr_reg[8]_i_2__2_n_0 ),
        .CO({\retrycntr_reg[12]_i_2__2_n_0 ,\retrycntr_reg[12]_i_2__2_n_1 ,\retrycntr_reg[12]_i_2__2_n_2 ,\retrycntr_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[12] ,\retrycntr_reg_n_0_[11] ,\retrycntr_reg_n_0_[10] ,\retrycntr_reg_n_0_[9] }),
        .O({\retrycntr_reg[12]_i_2__2_n_4 ,\retrycntr_reg[12]_i_2__2_n_5 ,\retrycntr_reg[12]_i_2__2_n_6 ,\retrycntr_reg[12]_i_2__2_n_7 }),
        .S({\retrycntr[12]_i_3__2_n_0 ,\retrycntr[12]_i_4__2_n_0 ,\retrycntr[12]_i_5__2_n_0 ,\retrycntr[12]_i_6__2_n_0 }));
  FDPE \retrycntr_reg[13] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[13]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[13] ));
  FDPE \retrycntr_reg[14] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[14]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[14] ));
  FDPE \retrycntr_reg[15] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[15]_i_2__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(p_0_in__0));
  CARRY4 \retrycntr_reg[15]_i_6__2 
       (.CI(\retrycntr_reg[12]_i_2__2_n_0 ),
        .CO({\NLW_retrycntr_reg[15]_i_6__2_CO_UNCONNECTED [3:2],\retrycntr_reg[15]_i_6__2_n_2 ,\retrycntr_reg[15]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\retrycntr_reg_n_0_[14] ,\retrycntr_reg_n_0_[13] }),
        .O({\NLW_retrycntr_reg[15]_i_6__2_O_UNCONNECTED [3],\retrycntr_reg[15]_i_6__2_n_5 ,\retrycntr_reg[15]_i_6__2_n_6 ,\retrycntr_reg[15]_i_6__2_n_7 }),
        .S({1'b0,\retrycntr[15]_i_7__2_n_0 ,\retrycntr[15]_i_8__2_n_0 ,\retrycntr[15]_i_9__2_n_0 }));
  FDPE \retrycntr_reg[1] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[1]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[1] ));
  FDPE \retrycntr_reg[2] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[2]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[2] ));
  FDPE \retrycntr_reg[3] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[3]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[3] ));
  FDPE \retrycntr_reg[4] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[4]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[4] ));
  CARRY4 \retrycntr_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\retrycntr_reg[4]_i_2__2_n_0 ,\retrycntr_reg[4]_i_2__2_n_1 ,\retrycntr_reg[4]_i_2__2_n_2 ,\retrycntr_reg[4]_i_2__2_n_3 }),
        .CYINIT(\retrycntr_reg_n_0_[0] ),
        .DI({\retrycntr_reg_n_0_[4] ,\retrycntr_reg_n_0_[3] ,\retrycntr_reg_n_0_[2] ,\retrycntr_reg_n_0_[1] }),
        .O({\retrycntr_reg[4]_i_2__2_n_4 ,\retrycntr_reg[4]_i_2__2_n_5 ,\retrycntr_reg[4]_i_2__2_n_6 ,\retrycntr_reg[4]_i_2__2_n_7 }),
        .S({\retrycntr[4]_i_3__2_n_0 ,\retrycntr[4]_i_4__2_n_0 ,\retrycntr[4]_i_5__2_n_0 ,\retrycntr[4]_i_6__2_n_0 }));
  FDPE \retrycntr_reg[5] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[5]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[5] ));
  FDPE \retrycntr_reg[6] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[6]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[6] ));
  FDPE \retrycntr_reg[7] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[7]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[7] ));
  FDPE \retrycntr_reg[8] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[8]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[8] ));
  CARRY4 \retrycntr_reg[8]_i_2__2 
       (.CI(\retrycntr_reg[4]_i_2__2_n_0 ),
        .CO({\retrycntr_reg[8]_i_2__2_n_0 ,\retrycntr_reg[8]_i_2__2_n_1 ,\retrycntr_reg[8]_i_2__2_n_2 ,\retrycntr_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[8] ,\retrycntr_reg_n_0_[7] ,\retrycntr_reg_n_0_[6] ,\retrycntr_reg_n_0_[5] }),
        .O({\retrycntr_reg[8]_i_2__2_n_4 ,\retrycntr_reg[8]_i_2__2_n_5 ,\retrycntr_reg[8]_i_2__2_n_6 ,\retrycntr_reg[8]_i_2__2_n_7 }),
        .S({\retrycntr[8]_i_3__2_n_0 ,\retrycntr[8]_i_4__2_n_0 ,\retrycntr[8]_i_5__2_n_0 ,\retrycntr[8]_i_6__2_n_0 }));
  FDPE \retrycntr_reg[9] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[9]_i_1__2_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \selector[0]_i_1__2 
       (.I0(\serdesseqstate_reg[0]_2 ),
        .I1(\selector_reg[0]_0 ),
        .O(\selector[0]_i_1__2_n_0 ));
  FDCE \selector_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\selector[0]_i_1__2_n_0 ),
        .Q(\selector_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hF433F400)) 
    \serdesseqstate[0]_i_1__2 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .I1(\serdesseqstate_reg[0]_1 ),
        .I2(busy_align_i),
        .I3(\serdesseqstate_reg[0]_2 ),
        .I4(\slv_reg4_reg[2]_1 [1]),
        .O(\serdesseqstate[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \serdesseqstate[1]_i_1__2 
       (.I0(\serdesseqstate_reg[0]_1 ),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .O(\serdesseqstate[1]_i_1__2_n_0 ));
  FDCE \serdesseqstate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\serdesseqstate[0]_i_1__2_n_0 ),
        .Q(\serdesseqstate_reg[0]_1 ));
  FDCE \serdesseqstate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\serdesseqstate[1]_i_1__2_n_0 ),
        .Q(\serdesseqstate_reg[0]_2 ));
  FDCE start_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(selector),
        .Q(start_align_i));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    start_handshake_i_1__2
       (.I0(start_handshake_i_2__2_n_0),
        .I1(Q[3]),
        .I2(start_handshake_i_3__2_n_0),
        .O(start_handshake));
  LUT6 #(
    .INIT(64'h000000008A8A8A88)) 
    start_handshake_i_2__2
       (.I0(start_handshake_i_4__2_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(start_align_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(start_handshake_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h031F5F3F00005000)) 
    start_handshake_i_3__2
       (.I0(CO),
        .I1(p_0_in20_in),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(end_handshake),
        .O(start_handshake_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF5F55F557777)) 
    start_handshake_i_4__2
       (.I0(Q[2]),
        .I1(p_0_in__0),
        .I2(p_0_in20_in),
        .I3(end_handshake),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(start_handshake_i_4__2_n_0));
  FDCE start_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(start_handshake),
        .Q(\handshakestate_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \windowcount[0]_i_1__2 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .O(\windowcount[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \windowcount[1]_i_1__2 
       (.I0(\windowcount_reg_n_0_[0] ),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(Q[3]),
        .O(\windowcount[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \windowcount[2]_i_1__2 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(\windowcount_reg_n_0_[0] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .O(\windowcount[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \windowcount[3]_i_1__2 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \windowcount[4]_i_1__2 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[4] ),
        .O(\windowcount[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \windowcount[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\windowcount[5]_i_2__2_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[0] ),
        .I4(\windowcount_reg_n_0_[4] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \windowcount[5]_i_2__2 
       (.I0(\windowcount_reg_n_0_[2] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \windowcount[6]_i_1__2 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5__2_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .O(\windowcount[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \windowcount[7]_i_1__2 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5__2_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount_reg_n_0_[7] ),
        .O(\windowcount[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \windowcount[8]_i_1__2 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[7] ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount[9]_i_5__2_n_0 ),
        .I4(\windowcount_reg_n_0_[8] ),
        .O(\windowcount[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F880088)) 
    \windowcount[9]_i_1__2 
       (.I0(\windowcount[9]_i_3__2_n_0 ),
        .I1(start_align_i),
        .I2(\windowcount[9]_i_4__2_n_0 ),
        .I3(Q[3]),
        .I4(end_handshake),
        .I5(Q[2]),
        .O(windowcount));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \windowcount[9]_i_2__2 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\windowcount[9]_i_5__2_n_0 ),
        .I3(\windowcount_reg_n_0_[6] ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\windowcount_reg_n_0_[9] ),
        .O(\windowcount[9]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \windowcount[9]_i_3__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\windowcount[9]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFEE0FFF)) 
    \windowcount[9]_i_4__2 
       (.I0(p_0_in12_in),
        .I1(eqOp0_out),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\windowcount[9]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \windowcount[9]_i_5__2 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[9]_i_5__2_n_0 ));
  FDCE \windowcount_reg[0] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[0]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[0] ));
  FDCE \windowcount_reg[1] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[1]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[1] ));
  FDCE \windowcount_reg[2] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[2]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[2] ));
  FDCE \windowcount_reg[3] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[3]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[3] ));
  FDCE \windowcount_reg[4] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[4]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[4] ));
  FDCE \windowcount_reg[5] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[5]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[5] ));
  FDCE \windowcount_reg[6] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[6]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[6] ));
  FDCE \windowcount_reg[7] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[7]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[7] ));
  FDCE \windowcount_reg[8] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[8]_i_1__2_n_0 ),
        .Q(\windowcount_reg_n_0_[8] ));
  FDCE \windowcount_reg[9] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[9]_i_2__2_n_0 ),
        .Q(\windowcount_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "iserdes_control" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_control_8
   (CTRL_SAMPLEINLASTBIT_i_reg_0,
    CTRL_SAMPLEINLASTBIT_i_reg_1,
    start_align_i,
    end_handshake,
    \handshakestate_reg[0]_0 ,
    \selector_reg[0]_0 ,
    edge_tmp,
    edge_int_or,
    busy_align_i,
    ALIGN_BUSY21_out,
    REQ,
    CTRL_RESET,
    CTRL_INC,
    CTRL_CE,
    CTRL_BITSLIP,
    CTRL_SAMPLEINFIRSTBIT_i,
    SAMPLEINFIRSTBIT20_out,
    CTRL_SAMPLEINLASTBIT_i,
    SAMPLEINLASTBIT19_out,
    CTRL_SAMPLEINOTHERBIT_i_reg_0,
    SAMPLEINOTHERBIT18_out,
    CTRL_FIFO_RESET,
    Q,
    CTRL_SAMPLEINLASTBIT_i_reg_2,
    CTRL_SAMPLEINLASTBIT_i_reg_3,
    CTRL_SAMPLEINLASTBIT_i_reg_4,
    S,
    CTRL_SAMPLEINLASTBIT_i_reg_5,
    CTRL_SAMPLEINLASTBIT_i_reg_6,
    CTRL_SAMPLEINLASTBIT_i_reg_7,
    CTRL_SAMPLEINLASTBIT_i_reg_8,
    CTRL_SAMPLEINLASTBIT_i_reg_9,
    CTRL_SAMPLEINLASTBIT_i_reg_10,
    CTRL_SAMPLEINLASTBIT_i_reg_11,
    CTRL_SAMPLEINLASTBIT_i_reg_12,
    CTRL_SAMPLEINLASTBIT_i_reg_13,
    CTRL_SAMPLEINLASTBIT_i_reg_14,
    CTRL_SAMPLEINLASTBIT_i_reg_15,
    CTRL_SAMPLEINLASTBIT_i_reg_16,
    CTRL_SAMPLEINLASTBIT_i_reg_17,
    CTRL_SAMPLEINLASTBIT_i_reg_18,
    CTRL_SAMPLEINLASTBIT_i_reg_19,
    CTRL_SAMPLEINLASTBIT_i_reg_20,
    CTRL_SAMPLEINLASTBIT_i_reg_21,
    CTRL_SAMPLEINLASTBIT_i_reg_22,
    CTRL_SAMPLEINLASTBIT_i_reg_23,
    CTRL_SAMPLEINLASTBIT_i_reg_24,
    CTRL_SAMPLEINLASTBIT_i_reg_25,
    CTRL_SAMPLEINLASTBIT_i_reg_26,
    CTRL_CE_reg_0,
    CTRL_INC_reg_0,
    CTRL_INC_reg_1,
    CTRL_RESET_reg_0,
    CTRL_RESET_reg_1,
    CTRL_RESET_reg_2,
    CTRL_SAMPLEINOTHERBIT_i,
    CTRL_SAMPLEINLASTBIT_i_reg_27,
    CTRL_SAMPLEINLASTBIT_i_reg_28,
    CTRL_SAMPLEINLASTBIT_i_reg_29,
    CTRL_BITSLIP_reg_0,
    \serdesseqstate_reg[0]_0 ,
    \serdesseqstate_reg[0]_1 ,
    \serdesseqstate_reg[0]_2 ,
    \GenCntr_reg[1]_0 ,
    \handshakestate_reg[0]_1 ,
    \handshakestate_reg[0]_2 ,
    DELAY_WREN_r_reg,
    \slv_reg5_reg[9] ,
    vita_clk,
    \slv_reg4_reg[0]_rep__4 ,
    \slv_reg4_reg[0]_rep__6 ,
    start_handshake_reg_0,
    edge_int_or_reg_0,
    start_align_i_reg_0,
    \slv_reg4_reg[2] ,
    ACK_reg,
    CTRL_RESET_reg_3,
    \alignstate_reg[3]_0 ,
    \alignstate_reg[3]_1 ,
    \alignstate_reg[1]_0 ,
    \alignstate_reg[2]_0 ,
    CTRL_SAMPLEINFIRSTBIT_i_reg_0,
    AR,
    \alignstate_reg[2]_1 ,
    CTRL_SAMPLEINLASTBIT_i_reg_30,
    \alignstate_reg[2]_2 ,
    CTRL_SAMPLEINOTHERBIT_i_reg_1,
    \slv_reg4_reg[2]_0 ,
    CO,
    \slv_reg4_reg[2]_1 ,
    CTRL_DATA,
    \GenCntr_reg[3]_0 ,
    \GenCntr_reg[0]_0 ,
    \CTRL_DATA_reg[5] ,
    \GenCntr_reg[3]_1 ,
    \GenCntr_reg[0]_1 ,
    \CTRL_DATA_reg[5]_0 ,
    \GenCntr_reg[3]_2 ,
    \GenCntr_reg[0]_2 ,
    \CTRL_DATA_reg[5]_1 ,
    \GenCntr_reg[3]_3 ,
    \GenCntr_reg[0]_3 ,
    \CTRL_DATA_reg[5]_2 ,
    D,
    \slv_reg6_reg[9] ,
    \CTRL_DATA_reg[9] ,
    \CTRL_DATA_reg[6] ,
    AS,
    ACK,
    SAMPLEINOTHERBIT2_out,
    SAMPLEINOTHERBIT34_out,
    SAMPLEINOTHERBIT,
    SAMPLEINOTHERBIT61_out,
    SAMPLEINLASTBIT3_out,
    SAMPLEINLASTBIT35_out,
    SAMPLEINLASTBIT,
    SAMPLEINLASTBIT60_out,
    SAMPLEINFIRSTBIT59_out,
    SAMPLEINFIRSTBIT,
    SAMPLEINFIRSTBIT36_out,
    SAMPLEINFIRSTBIT4_out);
  output CTRL_SAMPLEINLASTBIT_i_reg_0;
  output CTRL_SAMPLEINLASTBIT_i_reg_1;
  output start_align_i;
  output end_handshake;
  output \handshakestate_reg[0]_0 ;
  output \selector_reg[0]_0 ;
  output edge_tmp;
  output edge_int_or;
  output busy_align_i;
  output ALIGN_BUSY21_out;
  output REQ;
  output CTRL_RESET;
  output CTRL_INC;
  output CTRL_CE;
  output CTRL_BITSLIP;
  output CTRL_SAMPLEINFIRSTBIT_i;
  output SAMPLEINFIRSTBIT20_out;
  output CTRL_SAMPLEINLASTBIT_i;
  output SAMPLEINLASTBIT19_out;
  output CTRL_SAMPLEINOTHERBIT_i_reg_0;
  output SAMPLEINOTHERBIT18_out;
  output CTRL_FIFO_RESET;
  output [3:0]Q;
  output CTRL_SAMPLEINLASTBIT_i_reg_2;
  output CTRL_SAMPLEINLASTBIT_i_reg_3;
  output CTRL_SAMPLEINLASTBIT_i_reg_4;
  output [1:0]S;
  output CTRL_SAMPLEINLASTBIT_i_reg_5;
  output CTRL_SAMPLEINLASTBIT_i_reg_6;
  output CTRL_SAMPLEINLASTBIT_i_reg_7;
  output CTRL_SAMPLEINLASTBIT_i_reg_8;
  output CTRL_SAMPLEINLASTBIT_i_reg_9;
  output [1:0]CTRL_SAMPLEINLASTBIT_i_reg_10;
  output CTRL_SAMPLEINLASTBIT_i_reg_11;
  output CTRL_SAMPLEINLASTBIT_i_reg_12;
  output CTRL_SAMPLEINLASTBIT_i_reg_13;
  output CTRL_SAMPLEINLASTBIT_i_reg_14;
  output CTRL_SAMPLEINLASTBIT_i_reg_15;
  output [1:0]CTRL_SAMPLEINLASTBIT_i_reg_16;
  output CTRL_SAMPLEINLASTBIT_i_reg_17;
  output CTRL_SAMPLEINLASTBIT_i_reg_18;
  output CTRL_SAMPLEINLASTBIT_i_reg_19;
  output CTRL_SAMPLEINLASTBIT_i_reg_20;
  output CTRL_SAMPLEINLASTBIT_i_reg_21;
  output [1:0]CTRL_SAMPLEINLASTBIT_i_reg_22;
  output CTRL_SAMPLEINLASTBIT_i_reg_23;
  output CTRL_SAMPLEINLASTBIT_i_reg_24;
  output CTRL_SAMPLEINLASTBIT_i_reg_25;
  output [1:0]CTRL_SAMPLEINLASTBIT_i_reg_26;
  output CTRL_CE_reg_0;
  output CTRL_INC_reg_0;
  output CTRL_INC_reg_1;
  output CTRL_RESET_reg_0;
  output CTRL_RESET_reg_1;
  output CTRL_RESET_reg_2;
  output CTRL_SAMPLEINOTHERBIT_i;
  output CTRL_SAMPLEINLASTBIT_i_reg_27;
  output CTRL_SAMPLEINLASTBIT_i_reg_28;
  output CTRL_SAMPLEINLASTBIT_i_reg_29;
  output CTRL_BITSLIP_reg_0;
  output [0:0]\serdesseqstate_reg[0]_0 ;
  output \serdesseqstate_reg[0]_1 ;
  output \serdesseqstate_reg[0]_2 ;
  output [0:0]\GenCntr_reg[1]_0 ;
  output \handshakestate_reg[0]_1 ;
  output \handshakestate_reg[0]_2 ;
  output DELAY_WREN_r_reg;
  input [9:0]\slv_reg5_reg[9] ;
  input vita_clk;
  input [0:0]\slv_reg4_reg[0]_rep__4 ;
  input [2:0]\slv_reg4_reg[0]_rep__6 ;
  input start_handshake_reg_0;
  input edge_int_or_reg_0;
  input start_align_i_reg_0;
  input \slv_reg4_reg[2] ;
  input ACK_reg;
  input CTRL_RESET_reg_3;
  input \alignstate_reg[3]_0 ;
  input \alignstate_reg[3]_1 ;
  input \alignstate_reg[1]_0 ;
  input \alignstate_reg[2]_0 ;
  input CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  input [1:0]AR;
  input \alignstate_reg[2]_1 ;
  input CTRL_SAMPLEINLASTBIT_i_reg_30;
  input \alignstate_reg[2]_2 ;
  input CTRL_SAMPLEINOTHERBIT_i_reg_1;
  input \slv_reg4_reg[2]_0 ;
  input [0:0]CO;
  input [1:0]\slv_reg4_reg[2]_1 ;
  input [9:0]CTRL_DATA;
  input [2:0]\GenCntr_reg[3]_0 ;
  input \GenCntr_reg[0]_0 ;
  input [5:0]\CTRL_DATA_reg[5] ;
  input [2:0]\GenCntr_reg[3]_1 ;
  input \GenCntr_reg[0]_1 ;
  input [5:0]\CTRL_DATA_reg[5]_0 ;
  input [2:0]\GenCntr_reg[3]_2 ;
  input \GenCntr_reg[0]_2 ;
  input [5:0]\CTRL_DATA_reg[5]_1 ;
  input [2:0]\GenCntr_reg[3]_3 ;
  input \GenCntr_reg[0]_3 ;
  input [5:0]\CTRL_DATA_reg[5]_2 ;
  input [9:0]D;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\CTRL_DATA_reg[9] ;
  input [0:0]\CTRL_DATA_reg[6] ;
  input [0:0]AS;
  input ACK;
  input SAMPLEINOTHERBIT2_out;
  input SAMPLEINOTHERBIT34_out;
  input SAMPLEINOTHERBIT;
  input SAMPLEINOTHERBIT61_out;
  input SAMPLEINLASTBIT3_out;
  input SAMPLEINLASTBIT35_out;
  input SAMPLEINLASTBIT;
  input SAMPLEINLASTBIT60_out;
  input SAMPLEINFIRSTBIT59_out;
  input SAMPLEINFIRSTBIT;
  input SAMPLEINFIRSTBIT36_out;
  input SAMPLEINFIRSTBIT4_out;

  wire ACK;
  wire ACK_reg;
  wire ALIGN_BUSY21_out;
  wire [1:0]AR;
  wire [0:0]AS;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_3__1_n_0;
  wire CTRL_BITSLIP_reg_0;
  wire CTRL_CE;
  wire CTRL_CE_i_3__1_n_0;
  wire CTRL_CE_reg_0;
  wire [9:0]CTRL_DATA;
  wire [5:0]\CTRL_DATA_reg[5] ;
  wire [5:0]\CTRL_DATA_reg[5]_0 ;
  wire [5:0]\CTRL_DATA_reg[5]_1 ;
  wire [5:0]\CTRL_DATA_reg[5]_2 ;
  wire [0:0]\CTRL_DATA_reg[6] ;
  wire [0:0]\CTRL_DATA_reg[9] ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_INC_i_4__1_n_0;
  wire CTRL_INC_reg_0;
  wire CTRL_INC_reg_1;
  wire CTRL_RESET;
  wire CTRL_RESET_i_5__1_n_0;
  wire CTRL_RESET_i_6__1_n_0;
  wire CTRL_RESET_i_7__1_n_0;
  wire CTRL_RESET_reg_0;
  wire CTRL_RESET_reg_1;
  wire CTRL_RESET_reg_2;
  wire CTRL_RESET_reg_3;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_14__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_18__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_18__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_18__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_18__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_18_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_19__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_19__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_20__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_20__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_20__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_20_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_21__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_21__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_21__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_21_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_22__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_22__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_22__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_22_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_23__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_23__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_23_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_24__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_24__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_24_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_25__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_25__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_25__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_25__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_25_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_26__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_26__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_26__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_26__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_26_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_27__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_27__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_27__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_27_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_28__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_28__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_28__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_28_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_29__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_29__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_29__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_29_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_30__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_30__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_30__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_30_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_31__0_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_31__2_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_31__3_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_31_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_4__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_5__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_7__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_9__1_n_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_0;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_1;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_2;
  wire CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_3;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_reg_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg_1;
  wire [1:0]CTRL_SAMPLEINLASTBIT_i_reg_10;
  wire CTRL_SAMPLEINLASTBIT_i_reg_11;
  wire CTRL_SAMPLEINLASTBIT_i_reg_12;
  wire CTRL_SAMPLEINLASTBIT_i_reg_13;
  wire CTRL_SAMPLEINLASTBIT_i_reg_14;
  wire CTRL_SAMPLEINLASTBIT_i_reg_15;
  wire [1:0]CTRL_SAMPLEINLASTBIT_i_reg_16;
  wire CTRL_SAMPLEINLASTBIT_i_reg_17;
  wire CTRL_SAMPLEINLASTBIT_i_reg_18;
  wire CTRL_SAMPLEINLASTBIT_i_reg_19;
  wire CTRL_SAMPLEINLASTBIT_i_reg_2;
  wire CTRL_SAMPLEINLASTBIT_i_reg_20;
  wire CTRL_SAMPLEINLASTBIT_i_reg_21;
  wire [1:0]CTRL_SAMPLEINLASTBIT_i_reg_22;
  wire CTRL_SAMPLEINLASTBIT_i_reg_23;
  wire CTRL_SAMPLEINLASTBIT_i_reg_24;
  wire CTRL_SAMPLEINLASTBIT_i_reg_25;
  wire [1:0]CTRL_SAMPLEINLASTBIT_i_reg_26;
  wire CTRL_SAMPLEINLASTBIT_i_reg_27;
  wire CTRL_SAMPLEINLASTBIT_i_reg_28;
  wire CTRL_SAMPLEINLASTBIT_i_reg_29;
  wire CTRL_SAMPLEINLASTBIT_i_reg_3;
  wire CTRL_SAMPLEINLASTBIT_i_reg_30;
  wire CTRL_SAMPLEINLASTBIT_i_reg_4;
  wire CTRL_SAMPLEINLASTBIT_i_reg_5;
  wire CTRL_SAMPLEINLASTBIT_i_reg_6;
  wire CTRL_SAMPLEINLASTBIT_i_reg_7;
  wire CTRL_SAMPLEINLASTBIT_i_reg_8;
  wire CTRL_SAMPLEINLASTBIT_i_reg_9;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_0;
  wire CTRL_SAMPLEINOTHERBIT_i_reg_1;
  wire [9:0]D;
  wire DELAY_WREN_r_i_2_n_0;
  wire DELAY_WREN_r_reg;
  wire GenCntr;
  wire \GenCntr[0]_i_1__1_n_0 ;
  wire \GenCntr[0]_i_2__1_n_0 ;
  wire \GenCntr[0]_i_3__1_n_0 ;
  wire \GenCntr[10]_i_1__1_n_0 ;
  wire \GenCntr[11]_i_1__1_n_0 ;
  wire \GenCntr[12]_i_1__1_n_0 ;
  wire \GenCntr[12]_i_3__1_n_0 ;
  wire \GenCntr[12]_i_4__1_n_0 ;
  wire \GenCntr[12]_i_5__1_n_0 ;
  wire \GenCntr[12]_i_6__1_n_0 ;
  wire \GenCntr[13]_i_1__1_n_0 ;
  wire \GenCntr[14]_i_1__1_n_0 ;
  wire \GenCntr[14]_i_2__1_n_0 ;
  wire \GenCntr[15]_i_10__1_n_0 ;
  wire \GenCntr[15]_i_11__1_n_0 ;
  wire \GenCntr[15]_i_13__1_n_0 ;
  wire \GenCntr[15]_i_14__1_n_0 ;
  wire \GenCntr[15]_i_15__1_n_0 ;
  wire \GenCntr[15]_i_17__1_n_0 ;
  wire \GenCntr[15]_i_18__1_n_0 ;
  wire \GenCntr[15]_i_19__1_n_0 ;
  wire \GenCntr[15]_i_2__1_n_0 ;
  wire \GenCntr[15]_i_3__1_n_0 ;
  wire \GenCntr[15]_i_4__1_n_0 ;
  wire \GenCntr[15]_i_5__1_n_0 ;
  wire \GenCntr[15]_i_6__1_n_0 ;
  wire \GenCntr[15]_i_7__1_n_0 ;
  wire \GenCntr[15]_i_8__1_n_0 ;
  wire \GenCntr[1]_i_1__1_n_0 ;
  wire \GenCntr[1]_i_2__1_n_0 ;
  wire \GenCntr[1]_i_3__1_n_0 ;
  wire \GenCntr[2]_i_1__1_n_0 ;
  wire \GenCntr[2]_i_2__1_n_0 ;
  wire \GenCntr[2]_i_3__1_n_0 ;
  wire \GenCntr[2]_i_4__1_n_0 ;
  wire \GenCntr[3]_i_1__1_n_0 ;
  wire \GenCntr[3]_i_2__1_n_0 ;
  wire \GenCntr[3]_i_3__1_n_0 ;
  wire \GenCntr[4]_i_10__1_n_0 ;
  wire \GenCntr[4]_i_1__1_n_0 ;
  wire \GenCntr[4]_i_2__1_n_0 ;
  wire \GenCntr[4]_i_4__1_n_0 ;
  wire \GenCntr[4]_i_5__1_n_0 ;
  wire \GenCntr[4]_i_6__1_n_0 ;
  wire \GenCntr[4]_i_7__1_n_0 ;
  wire \GenCntr[4]_i_8__1_n_0 ;
  wire \GenCntr[4]_i_9__1_n_0 ;
  wire \GenCntr[5]_i_1__1_n_0 ;
  wire \GenCntr[5]_i_2__1_n_0 ;
  wire \GenCntr[5]_i_3__1_n_0 ;
  wire \GenCntr[6]_i_1__1_n_0 ;
  wire \GenCntr[6]_i_2__1_n_0 ;
  wire \GenCntr[6]_i_3__1_n_0 ;
  wire \GenCntr[7]_i_1__1_n_0 ;
  wire \GenCntr[7]_i_2__1_n_0 ;
  wire \GenCntr[7]_i_3__1_n_0 ;
  wire \GenCntr[8]_i_10__1_n_0 ;
  wire \GenCntr[8]_i_1__1_n_0 ;
  wire \GenCntr[8]_i_2__1_n_0 ;
  wire \GenCntr[8]_i_3__1_n_0 ;
  wire \GenCntr[8]_i_5__1_n_0 ;
  wire \GenCntr[8]_i_6__1_n_0 ;
  wire \GenCntr[8]_i_7__1_n_0 ;
  wire \GenCntr[8]_i_8__1_n_0 ;
  wire \GenCntr[8]_i_9__1_n_0 ;
  wire \GenCntr[9]_i_1__1_n_0 ;
  wire \GenCntr[9]_i_2__1_n_0 ;
  wire \GenCntr[9]_i_3__1_n_0 ;
  wire \GenCntr[9]_i_4__1_n_0 ;
  wire \GenCntr[9]_i_5__1_n_0 ;
  wire \GenCntr[9]_i_6__1_n_0 ;
  wire \GenCntr_reg[0]_0 ;
  wire \GenCntr_reg[0]_1 ;
  wire \GenCntr_reg[0]_2 ;
  wire \GenCntr_reg[0]_3 ;
  wire \GenCntr_reg[12]_i_2__1_n_0 ;
  wire \GenCntr_reg[12]_i_2__1_n_1 ;
  wire \GenCntr_reg[12]_i_2__1_n_2 ;
  wire \GenCntr_reg[12]_i_2__1_n_3 ;
  wire \GenCntr_reg[15]_i_12__1_n_1 ;
  wire \GenCntr_reg[15]_i_12__1_n_2 ;
  wire \GenCntr_reg[15]_i_12__1_n_3 ;
  wire \GenCntr_reg[15]_i_9__1_n_2 ;
  wire \GenCntr_reg[15]_i_9__1_n_3 ;
  wire [0:0]\GenCntr_reg[1]_0 ;
  wire [2:0]\GenCntr_reg[3]_0 ;
  wire [2:0]\GenCntr_reg[3]_1 ;
  wire [2:0]\GenCntr_reg[3]_2 ;
  wire [2:0]\GenCntr_reg[3]_3 ;
  wire \GenCntr_reg[4]_i_3__1_n_0 ;
  wire \GenCntr_reg[4]_i_3__1_n_1 ;
  wire \GenCntr_reg[4]_i_3__1_n_2 ;
  wire \GenCntr_reg[4]_i_3__1_n_3 ;
  wire \GenCntr_reg[8]_i_4__1_n_0 ;
  wire \GenCntr_reg[8]_i_4__1_n_1 ;
  wire \GenCntr_reg[8]_i_4__1_n_2 ;
  wire \GenCntr_reg[8]_i_4__1_n_3 ;
  wire \GenCntr_reg_n_0_[10] ;
  wire \GenCntr_reg_n_0_[11] ;
  wire \GenCntr_reg_n_0_[12] ;
  wire \GenCntr_reg_n_0_[13] ;
  wire \GenCntr_reg_n_0_[14] ;
  wire \GenCntr_reg_n_0_[1] ;
  wire \GenCntr_reg_n_0_[2] ;
  wire \GenCntr_reg_n_0_[4] ;
  wire \GenCntr_reg_n_0_[5] ;
  wire \GenCntr_reg_n_0_[6] ;
  wire \GenCntr_reg_n_0_[7] ;
  wire \GenCntr_reg_n_0_[8] ;
  wire \GenCntr_reg_n_0_[9] ;
  wire Maxcount;
  wire \Maxcount[0]_i_1__1_n_0 ;
  wire \Maxcount[10]_i_2__1_n_0 ;
  wire \Maxcount[10]_i_3__1_n_0 ;
  wire \Maxcount[10]_i_4__1_n_0 ;
  wire \Maxcount[10]_i_5__1_n_0 ;
  wire \Maxcount[10]_i_6__1_n_0 ;
  wire \Maxcount[10]_i_7__1_n_0 ;
  wire \Maxcount[1]_i_1__1_n_0 ;
  wire \Maxcount[2]_i_1__1_n_0 ;
  wire \Maxcount[3]_i_1__1_n_0 ;
  wire \Maxcount[4]_i_1__1_n_0 ;
  wire \Maxcount[4]_i_2__1_n_0 ;
  wire \Maxcount[5]_i_1__1_n_0 ;
  wire \Maxcount[6]_i_1__1_n_0 ;
  wire \Maxcount[7]_i_1__1_n_0 ;
  wire \Maxcount[8]_i_1__1_n_0 ;
  wire \Maxcount[8]_i_2__1_n_0 ;
  wire \Maxcount[9]_i_1__1_n_0 ;
  wire \Maxcount[9]_i_2__1_n_0 ;
  wire \Maxcount[9]_i_3__1_n_0 ;
  wire \Maxcount_reg_n_0_[0] ;
  wire \Maxcount_reg_n_0_[1] ;
  wire \Maxcount_reg_n_0_[2] ;
  wire \Maxcount_reg_n_0_[3] ;
  wire \Maxcount_reg_n_0_[4] ;
  wire \Maxcount_reg_n_0_[5] ;
  wire \Maxcount_reg_n_0_[6] ;
  wire \Maxcount_reg_n_0_[7] ;
  wire \Maxcount_reg_n_0_[8] ;
  wire \Maxcount_reg_n_0_[9] ;
  wire [3:0]Q;
  wire REQ;
  wire [1:0]S;
  wire SAMPLEINFIRSTBIT;
  wire SAMPLEINFIRSTBIT20_out;
  wire SAMPLEINFIRSTBIT36_out;
  wire SAMPLEINFIRSTBIT4_out;
  wire SAMPLEINFIRSTBIT59_out;
  wire SAMPLEINLASTBIT;
  wire SAMPLEINLASTBIT19_out;
  wire SAMPLEINLASTBIT35_out;
  wire SAMPLEINLASTBIT3_out;
  wire SAMPLEINLASTBIT60_out;
  wire SAMPLEINOTHERBIT;
  wire SAMPLEINOTHERBIT18_out;
  wire SAMPLEINOTHERBIT2_out;
  wire SAMPLEINOTHERBIT34_out;
  wire SAMPLEINOTHERBIT61_out;
  wire \SerdesCntr[12]_i_3__1_n_0 ;
  wire \SerdesCntr[12]_i_4__1_n_0 ;
  wire \SerdesCntr[12]_i_5__1_n_0 ;
  wire \SerdesCntr[12]_i_6__1_n_0 ;
  wire \SerdesCntr[15]_i_5__1_n_0 ;
  wire \SerdesCntr[15]_i_6__1_n_0 ;
  wire \SerdesCntr[4]_i_3__1_n_0 ;
  wire \SerdesCntr[4]_i_4__1_n_0 ;
  wire \SerdesCntr[4]_i_5__1_n_0 ;
  wire \SerdesCntr[4]_i_6__1_n_0 ;
  wire \SerdesCntr[8]_i_3__1_n_0 ;
  wire \SerdesCntr[8]_i_4__1_n_0 ;
  wire \SerdesCntr[8]_i_5__1_n_0 ;
  wire \SerdesCntr[8]_i_6__1_n_0 ;
  wire \SerdesCntr_reg[12]_i_2__1_n_0 ;
  wire \SerdesCntr_reg[12]_i_2__1_n_1 ;
  wire \SerdesCntr_reg[12]_i_2__1_n_2 ;
  wire \SerdesCntr_reg[12]_i_2__1_n_3 ;
  wire \SerdesCntr_reg[12]_i_2__1_n_4 ;
  wire \SerdesCntr_reg[12]_i_2__1_n_5 ;
  wire \SerdesCntr_reg[12]_i_2__1_n_6 ;
  wire \SerdesCntr_reg[12]_i_2__1_n_7 ;
  wire \SerdesCntr_reg[15]_i_3__1_n_2 ;
  wire \SerdesCntr_reg[15]_i_3__1_n_3 ;
  wire \SerdesCntr_reg[15]_i_3__1_n_5 ;
  wire \SerdesCntr_reg[15]_i_3__1_n_6 ;
  wire \SerdesCntr_reg[15]_i_3__1_n_7 ;
  wire \SerdesCntr_reg[4]_i_2__1_n_0 ;
  wire \SerdesCntr_reg[4]_i_2__1_n_1 ;
  wire \SerdesCntr_reg[4]_i_2__1_n_2 ;
  wire \SerdesCntr_reg[4]_i_2__1_n_3 ;
  wire \SerdesCntr_reg[4]_i_2__1_n_4 ;
  wire \SerdesCntr_reg[4]_i_2__1_n_5 ;
  wire \SerdesCntr_reg[4]_i_2__1_n_6 ;
  wire \SerdesCntr_reg[4]_i_2__1_n_7 ;
  wire \SerdesCntr_reg[8]_i_2__1_n_0 ;
  wire \SerdesCntr_reg[8]_i_2__1_n_1 ;
  wire \SerdesCntr_reg[8]_i_2__1_n_2 ;
  wire \SerdesCntr_reg[8]_i_2__1_n_3 ;
  wire \SerdesCntr_reg[8]_i_2__1_n_4 ;
  wire \SerdesCntr_reg[8]_i_2__1_n_5 ;
  wire \SerdesCntr_reg[8]_i_2__1_n_6 ;
  wire \SerdesCntr_reg[8]_i_2__1_n_7 ;
  wire \SerdesCntr_reg_n_0_[0] ;
  wire \SerdesCntr_reg_n_0_[10] ;
  wire \SerdesCntr_reg_n_0_[11] ;
  wire \SerdesCntr_reg_n_0_[12] ;
  wire \SerdesCntr_reg_n_0_[13] ;
  wire \SerdesCntr_reg_n_0_[14] ;
  wire \SerdesCntr_reg_n_0_[1] ;
  wire \SerdesCntr_reg_n_0_[2] ;
  wire \SerdesCntr_reg_n_0_[3] ;
  wire \SerdesCntr_reg_n_0_[4] ;
  wire \SerdesCntr_reg_n_0_[5] ;
  wire \SerdesCntr_reg_n_0_[6] ;
  wire \SerdesCntr_reg_n_0_[7] ;
  wire \SerdesCntr_reg_n_0_[8] ;
  wire \SerdesCntr_reg_n_0_[9] ;
  wire \TimeOutCntr[0]_i_1__1_n_0 ;
  wire \TimeOutCntr[1]_i_1__1_n_0 ;
  wire \TimeOutCntr[2]_i_1__1_n_0 ;
  wire \TimeOutCntr[3]_i_1__1_n_0 ;
  wire \TimeOutCntr[4]_i_1__1_n_0 ;
  wire \TimeOutCntr[5]_i_1__1_n_0 ;
  wire \TimeOutCntr[5]_i_2__1_n_0 ;
  wire \TimeOutCntr[5]_i_3__1_n_0 ;
  wire \TimeOutCntr_reg_n_0_[0] ;
  wire \TimeOutCntr_reg_n_0_[1] ;
  wire \TimeOutCntr_reg_n_0_[2] ;
  wire \TimeOutCntr_reg_n_0_[3] ;
  wire \TimeOutCntr_reg_n_0_[4] ;
  wire alignstate;
  wire \alignstate[0]_i_1__1_n_0 ;
  wire \alignstate[0]_i_2__1_n_0 ;
  wire \alignstate[0]_i_3__1_n_0 ;
  wire \alignstate[1]_i_1__1_n_0 ;
  wire \alignstate[1]_i_2__1_n_0 ;
  wire \alignstate[1]_i_3__1_n_0 ;
  wire \alignstate[1]_i_4__1_n_0 ;
  wire \alignstate[1]_i_5__1_n_0 ;
  wire \alignstate[1]_i_6__1_n_0 ;
  wire \alignstate[2]_i_1__1_n_0 ;
  wire \alignstate[2]_i_2__1_n_0 ;
  wire \alignstate[2]_i_4__1_n_0 ;
  wire \alignstate[3]_i_10__1_n_0 ;
  wire \alignstate[3]_i_11__1_n_0 ;
  wire \alignstate[3]_i_12__1_n_0 ;
  wire \alignstate[3]_i_13__1_n_0 ;
  wire \alignstate[3]_i_14__1_n_0 ;
  wire \alignstate[3]_i_15__1_n_0 ;
  wire \alignstate[3]_i_16__1_n_0 ;
  wire \alignstate[3]_i_17__1_n_0 ;
  wire \alignstate[3]_i_18__1_n_0 ;
  wire \alignstate[3]_i_19__1_n_0 ;
  wire \alignstate[3]_i_2__1_n_0 ;
  wire \alignstate[3]_i_3__1_n_0 ;
  wire \alignstate[3]_i_4__1_n_0 ;
  wire \alignstate[3]_i_5__1_n_0 ;
  wire \alignstate[3]_i_6__1_n_0 ;
  wire \alignstate[3]_i_9__1_n_0 ;
  wire \alignstate_reg[1]_0 ;
  wire \alignstate_reg[2]_0 ;
  wire \alignstate_reg[2]_1 ;
  wire \alignstate_reg[2]_2 ;
  wire \alignstate_reg[3]_0 ;
  wire \alignstate_reg[3]_1 ;
  wire \alignstate_reg[3]_i_7__1_n_1 ;
  wire \alignstate_reg[3]_i_7__1_n_2 ;
  wire \alignstate_reg[3]_i_7__1_n_3 ;
  wire \alignstate_reg[3]_i_8__1_n_1 ;
  wire \alignstate_reg[3]_i_8__1_n_2 ;
  wire \alignstate_reg[3]_i_8__1_n_3 ;
  wire busy_align_i;
  wire [9:9]\compare_reg[0]_5 ;
  wire [9:9]\compare_reg[1]_4 ;
  wire [9:9]\compare_reg[2]_3 ;
  wire [9:9]\compare_reg[3]_2 ;
  wire [9:9]\compare_reg[4]_9 ;
  wire [9:9]\compare_reg[5]_8 ;
  wire [9:9]\compare_reg[6]_7 ;
  wire [9:9]\compare_reg[7]_6 ;
  wire [15:1]data5;
  wire [9:0]data_init;
  wire edge_init;
  wire \edge_init_reg_n_0_[0] ;
  wire \edge_init_reg_n_0_[1] ;
  wire \edge_init_reg_n_0_[2] ;
  wire \edge_init_reg_n_0_[3] ;
  wire \edge_init_reg_n_0_[4] ;
  wire \edge_init_reg_n_0_[5] ;
  wire \edge_init_reg_n_0_[6] ;
  wire \edge_init_reg_n_0_[7] ;
  wire \edge_init_reg_n_0_[8] ;
  wire edge_int_or;
  wire edge_int_or_reg_0;
  wire edge_tmp;
  wire end_handshake;
  wire end_handshake_i_1__1_n_0;
  wire eqOp0_out;
  wire eqOp2_out;
  wire eqOp3_out;
  wire \handshakestate[0]_i_1__1_n_0 ;
  wire \handshakestate[1]_i_1__1_n_0 ;
  wire \handshakestate_reg[0]_0 ;
  wire \handshakestate_reg[0]_1 ;
  wire \handshakestate_reg[0]_2 ;
  wire neqOp;
  wire [15:0]p_0_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in20_in;
  wire p_0_in__0;
  wire retrycntr;
  wire \retrycntr[0]_i_1__1_n_0 ;
  wire \retrycntr[10]_i_1__1_n_0 ;
  wire \retrycntr[11]_i_1__1_n_0 ;
  wire \retrycntr[12]_i_1__1_n_0 ;
  wire \retrycntr[12]_i_3__1_n_0 ;
  wire \retrycntr[12]_i_4__1_n_0 ;
  wire \retrycntr[12]_i_5__1_n_0 ;
  wire \retrycntr[12]_i_6__1_n_0 ;
  wire \retrycntr[13]_i_1__1_n_0 ;
  wire \retrycntr[14]_i_1__1_n_0 ;
  wire \retrycntr[15]_i_2__1_n_0 ;
  wire \retrycntr[15]_i_3__1_n_0 ;
  wire \retrycntr[15]_i_4__1_n_0 ;
  wire \retrycntr[15]_i_5__1_n_0 ;
  wire \retrycntr[15]_i_7__1_n_0 ;
  wire \retrycntr[15]_i_8__1_n_0 ;
  wire \retrycntr[15]_i_9__1_n_0 ;
  wire \retrycntr[1]_i_1__1_n_0 ;
  wire \retrycntr[2]_i_1__1_n_0 ;
  wire \retrycntr[3]_i_1__1_n_0 ;
  wire \retrycntr[4]_i_1__1_n_0 ;
  wire \retrycntr[4]_i_3__1_n_0 ;
  wire \retrycntr[4]_i_4__1_n_0 ;
  wire \retrycntr[4]_i_5__1_n_0 ;
  wire \retrycntr[4]_i_6__1_n_0 ;
  wire \retrycntr[5]_i_1__1_n_0 ;
  wire \retrycntr[6]_i_1__1_n_0 ;
  wire \retrycntr[7]_i_1__1_n_0 ;
  wire \retrycntr[8]_i_1__1_n_0 ;
  wire \retrycntr[8]_i_3__1_n_0 ;
  wire \retrycntr[8]_i_4__1_n_0 ;
  wire \retrycntr[8]_i_5__1_n_0 ;
  wire \retrycntr[8]_i_6__1_n_0 ;
  wire \retrycntr[9]_i_1__1_n_0 ;
  wire \retrycntr_reg[12]_i_2__1_n_0 ;
  wire \retrycntr_reg[12]_i_2__1_n_1 ;
  wire \retrycntr_reg[12]_i_2__1_n_2 ;
  wire \retrycntr_reg[12]_i_2__1_n_3 ;
  wire \retrycntr_reg[12]_i_2__1_n_4 ;
  wire \retrycntr_reg[12]_i_2__1_n_5 ;
  wire \retrycntr_reg[12]_i_2__1_n_6 ;
  wire \retrycntr_reg[12]_i_2__1_n_7 ;
  wire \retrycntr_reg[15]_i_6__1_n_2 ;
  wire \retrycntr_reg[15]_i_6__1_n_3 ;
  wire \retrycntr_reg[15]_i_6__1_n_5 ;
  wire \retrycntr_reg[15]_i_6__1_n_6 ;
  wire \retrycntr_reg[15]_i_6__1_n_7 ;
  wire \retrycntr_reg[4]_i_2__1_n_0 ;
  wire \retrycntr_reg[4]_i_2__1_n_1 ;
  wire \retrycntr_reg[4]_i_2__1_n_2 ;
  wire \retrycntr_reg[4]_i_2__1_n_3 ;
  wire \retrycntr_reg[4]_i_2__1_n_4 ;
  wire \retrycntr_reg[4]_i_2__1_n_5 ;
  wire \retrycntr_reg[4]_i_2__1_n_6 ;
  wire \retrycntr_reg[4]_i_2__1_n_7 ;
  wire \retrycntr_reg[8]_i_2__1_n_0 ;
  wire \retrycntr_reg[8]_i_2__1_n_1 ;
  wire \retrycntr_reg[8]_i_2__1_n_2 ;
  wire \retrycntr_reg[8]_i_2__1_n_3 ;
  wire \retrycntr_reg[8]_i_2__1_n_4 ;
  wire \retrycntr_reg[8]_i_2__1_n_5 ;
  wire \retrycntr_reg[8]_i_2__1_n_6 ;
  wire \retrycntr_reg[8]_i_2__1_n_7 ;
  wire \retrycntr_reg_n_0_[0] ;
  wire \retrycntr_reg_n_0_[10] ;
  wire \retrycntr_reg_n_0_[11] ;
  wire \retrycntr_reg_n_0_[12] ;
  wire \retrycntr_reg_n_0_[13] ;
  wire \retrycntr_reg_n_0_[14] ;
  wire \retrycntr_reg_n_0_[1] ;
  wire \retrycntr_reg_n_0_[2] ;
  wire \retrycntr_reg_n_0_[3] ;
  wire \retrycntr_reg_n_0_[4] ;
  wire \retrycntr_reg_n_0_[5] ;
  wire \retrycntr_reg_n_0_[6] ;
  wire \retrycntr_reg_n_0_[7] ;
  wire \retrycntr_reg_n_0_[8] ;
  wire \retrycntr_reg_n_0_[9] ;
  wire selector;
  wire \selector[0]_i_1__1_n_0 ;
  wire \selector_reg[0]_0 ;
  wire [0:0]\serdesclockgen[0].co/p_0_in ;
  wire serdesseqstate;
  wire \serdesseqstate[0]_i_1__1_n_0 ;
  wire \serdesseqstate[1]_i_1__1_n_0 ;
  wire [0:0]\serdesseqstate_reg[0]_0 ;
  wire \serdesseqstate_reg[0]_1 ;
  wire \serdesseqstate_reg[0]_2 ;
  wire [0:0]\slv_reg4_reg[0]_rep__4 ;
  wire [2:0]\slv_reg4_reg[0]_rep__6 ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[2]_0 ;
  wire [1:0]\slv_reg4_reg[2]_1 ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire start_align_i;
  wire start_align_i_reg_0;
  wire start_handshake;
  wire start_handshake_i_2__1_n_0;
  wire start_handshake_i_3__1_n_0;
  wire start_handshake_i_4__1_n_0;
  wire start_handshake_reg_0;
  wire vita_clk;
  wire windowcount;
  wire \windowcount[0]_i_1__1_n_0 ;
  wire \windowcount[1]_i_1__1_n_0 ;
  wire \windowcount[2]_i_1__1_n_0 ;
  wire \windowcount[3]_i_1__1_n_0 ;
  wire \windowcount[4]_i_1__1_n_0 ;
  wire \windowcount[5]_i_1__1_n_0 ;
  wire \windowcount[5]_i_2__1_n_0 ;
  wire \windowcount[6]_i_1__1_n_0 ;
  wire \windowcount[7]_i_1__1_n_0 ;
  wire \windowcount[8]_i_1__1_n_0 ;
  wire \windowcount[9]_i_2__1_n_0 ;
  wire \windowcount[9]_i_3__1_n_0 ;
  wire \windowcount[9]_i_4__1_n_0 ;
  wire \windowcount[9]_i_5__1_n_0 ;
  wire \windowcount_reg_n_0_[0] ;
  wire \windowcount_reg_n_0_[1] ;
  wire \windowcount_reg_n_0_[2] ;
  wire \windowcount_reg_n_0_[3] ;
  wire \windowcount_reg_n_0_[4] ;
  wire \windowcount_reg_n_0_[5] ;
  wire \windowcount_reg_n_0_[6] ;
  wire \windowcount_reg_n_0_[7] ;
  wire \windowcount_reg_n_0_[8] ;
  wire \windowcount_reg_n_0_[9] ;
  wire [3:0]NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_O_UNCONNECTED;
  wire [3:0]\NLW_GenCntr_reg[15]_i_12__1_O_UNCONNECTED ;
  wire [3:2]\NLW_GenCntr_reg[15]_i_9__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_GenCntr_reg[15]_i_9__1_O_UNCONNECTED ;
  wire [3:2]\NLW_SerdesCntr_reg[15]_i_3__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_SerdesCntr_reg[15]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_7__1_O_UNCONNECTED ;
  wire [3:0]\NLW_alignstate_reg[3]_i_8__1_O_UNCONNECTED ;
  wire [3:2]\NLW_retrycntr_reg[15]_i_6__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_retrycntr_reg[15]_i_6__1_O_UNCONNECTED ;

  FDCE ALIGN_BUSY_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg4_reg[2] ),
        .Q(ALIGN_BUSY21_out));
  LUT6 #(
    .INIT(64'hF000FF2000000000)) 
    CTRL_BITSLIP_i_2__1
       (.I0(end_handshake),
        .I1(p_0_in20_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(CO),
        .I5(CTRL_BITSLIP_i_3__1_n_0),
        .O(CTRL_BITSLIP_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CTRL_BITSLIP_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(CTRL_BITSLIP_i_3__1_n_0));
  FDCE CTRL_BITSLIP_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\alignstate_reg[1]_0 ),
        .Q(CTRL_BITSLIP));
  LUT6 #(
    .INIT(64'h0000000075757F75)) 
    CTRL_CE_i_2__1
       (.I0(Q[1]),
        .I1(end_handshake),
        .I2(Q[0]),
        .I3(p_0_in12_in),
        .I4(eqOp0_out),
        .I5(CTRL_CE_i_3__1_n_0),
        .O(CTRL_CE_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h31003111)) 
    CTRL_CE_i_3__1
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(p_0_in12_in),
        .O(CTRL_CE_i_3__1_n_0));
  FDCE CTRL_CE_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate_reg[3]_1 ),
        .Q(CTRL_CE));
  FDPE CTRL_FIFO_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(\slv_reg4_reg[2]_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(CTRL_FIFO_RESET));
  LUT6 #(
    .INIT(64'hFEFE0FFFFEFE0C0C)) 
    CTRL_INC_i_2__1
       (.I0(eqOp0_out),
        .I1(p_0_in12_in),
        .I2(Q[0]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .I5(eqOp2_out),
        .O(CTRL_INC_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    CTRL_INC_i_3__1
       (.I0(Q[0]),
        .I1(end_handshake),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_INC_i_4__1_n_0),
        .O(CTRL_INC_reg_1));
  LUT6 #(
    .INIT(64'hF0F000F000C00050)) 
    CTRL_INC_i_4__1
       (.I0(edge_int_or),
        .I1(neqOp),
        .I2(\alignstate[0]_i_2__1_n_0 ),
        .I3(p_0_in12_in),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(CTRL_INC_i_4__1_n_0));
  FDCE CTRL_INC_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\alignstate_reg[3]_0 ),
        .Q(CTRL_INC));
  LUT6 #(
    .INIT(64'h6745000000000000)) 
    CTRL_RESET_i_2__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(edge_int_or),
        .I3(neqOp),
        .I4(\alignstate[0]_i_2__1_n_0 ),
        .I5(p_0_in12_in),
        .O(CTRL_RESET_reg_0));
  LUT6 #(
    .INIT(64'h000F004400000044)) 
    CTRL_RESET_i_3__1
       (.I0(Q[1]),
        .I1(start_align_i),
        .I2(\GenCntr[15]_i_11__1_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CTRL_RESET_i_5__1_n_0),
        .O(CTRL_RESET_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500F700)) 
    CTRL_RESET_i_4__1
       (.I0(CTRL_RESET_i_6__1_n_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(CTRL_RESET_i_7__1_n_0),
        .I5(start_handshake_i_2__1_n_0),
        .O(CTRL_RESET_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CTRL_RESET_i_5__1
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(CTRL_RESET_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    CTRL_RESET_i_6__1
       (.I0(end_handshake),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(CTRL_RESET_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h00CCFFAF000F0F0F)) 
    CTRL_RESET_i_7__1
       (.I0(p_0_in20_in),
        .I1(CO),
        .I2(end_handshake),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(CTRL_RESET_i_7__1_n_0));
  FDPE CTRL_RESET_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(CTRL_RESET_reg_3),
        .PRE(\slv_reg4_reg[0]_rep__6 [2]),
        .Q(CTRL_RESET));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_10
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_21_n_0),
        .I1(\CTRL_DATA_reg[5] [1]),
        .I2(\CTRL_DATA_reg[5] [0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_22_n_0),
        .I4(\CTRL_DATA_reg[5] [2]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_23_n_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_10__0
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_21__0_n_0),
        .I1(\CTRL_DATA_reg[5]_0 [1]),
        .I2(\CTRL_DATA_reg[5]_0 [0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_22__0_n_0),
        .I4(\CTRL_DATA_reg[5]_0 [2]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_10[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_10__1
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_21__1_n_0),
        .I1(CTRL_DATA[1]),
        .I2(CTRL_DATA[0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0),
        .I4(CTRL_DATA[2]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_23__1_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_10__2
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0),
        .I1(\CTRL_DATA_reg[5]_1 [1]),
        .I2(\CTRL_DATA_reg[5]_1 [0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_22__2_n_0),
        .I4(\CTRL_DATA_reg[5]_1 [2]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_16[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_10__3
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_21__3_n_0),
        .I1(\CTRL_DATA_reg[5]_2 [1]),
        .I2(\CTRL_DATA_reg[5]_2 [0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_22__3_n_0),
        .I4(\CTRL_DATA_reg[5]_2 [2]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_23__3_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_22[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_11__1
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I2(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_12
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(\compare_reg[5]_8 ),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(\compare_reg[4]_9 ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_12__0
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(\compare_reg[5]_8 ),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(\compare_reg[4]_9 ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_12__1
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(\compare_reg[5]_8 ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(\compare_reg[4]_9 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_12__2
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(\compare_reg[5]_8 ),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(\compare_reg[4]_9 ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_17));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_12__3
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(\compare_reg[5]_8 ),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(\compare_reg[4]_9 ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_23));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_13
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(\compare_reg[1]_4 ),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(\compare_reg[0]_5 ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_13__0
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(\compare_reg[1]_4 ),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(\compare_reg[0]_5 ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_13__1
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(\compare_reg[1]_4 ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(\compare_reg[0]_5 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_13__2
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(\compare_reg[1]_4 ),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(\compare_reg[0]_5 ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_18));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_13__3
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(\compare_reg[1]_4 ),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(\compare_reg[0]_5 ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h4540757F)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_14__1
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(\GenCntr_reg_n_0_[2] ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_14__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_15
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_24_n_0),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_25_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_15__0
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_25__0_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_15__1
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_24__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_25__1_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_28));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_15__2
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_25__2_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_14));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_15__3
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_24__3_n_0),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_25__3_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_20));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_16
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_26_n_0),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_27_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_16__0
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_26__0_n_0),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_16__1
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_26__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_27__1_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_27));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_16__2
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_26__2_n_0),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_27__2_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_13));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_16__3
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_26__3_n_0),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_27__3_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_19));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_17
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_28_n_0),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_29_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_17__0
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_29__0_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_17__1
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_28__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_29__1_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_29));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_17__2
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_28__2_n_0),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_17__3
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_28__3_n_0),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_29__3_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_21));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_18
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_30_n_0),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_26_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_18__0
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_30__0_n_0),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_26__0_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_18__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_18__1
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_30__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_26__1_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_18__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_18__2
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_26__2_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_18__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_18__3
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_30__3_n_0),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_26__3_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_18__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_19
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_6),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_28_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_19__0
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_12),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_19__1
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_28__1_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_19__2
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_18),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_28__2_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_19__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_19__3
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_24),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_28__3_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_20
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_31_n_0),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_5),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_20__0
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_31__0_n_0),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_11),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_20__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_20__1
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_20__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_20__2
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_31__2_n_0),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_17),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_20__3
       (.I0(\compare_reg[3]_2 ),
        .I1(\compare_reg[2]_3 ),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_31__3_n_0),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_23),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_20__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_21
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_29_n_0),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_31_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_21__0
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_29__0_n_0),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_31__0_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_21__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_21__1
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_29__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_21__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_21__2
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_31__2_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_21__3
       (.I0(\compare_reg[7]_6 ),
        .I1(\compare_reg[6]_7 ),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_29__3_n_0),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_31__3_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_21__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_22
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_25_n_0),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_30_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_22__0
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_25__0_n_0),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_30__0_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_22__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_22__1
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_25__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_30__1_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_22__2
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_25__2_n_0),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_22__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_22__3
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_25__3_n_0),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_30__3_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_22__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_23
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg[3]_0 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_27_n_0),
        .I4(\GenCntr_reg[0]_0 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_24_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_23__0
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg[3]_1 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0),
        .I4(\GenCntr_reg[0]_1 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_23__1
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_27__1_n_0),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_24__1_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_23__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_23__2
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg[3]_2 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_27__2_n_0),
        .I4(\GenCntr_reg[0]_2 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_23__3
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg[3]_3 [2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_27__3_n_0),
        .I4(\GenCntr_reg[0]_3 ),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_24__3_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_23__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_24
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(\compare_reg[7]_6 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_24__0
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(\compare_reg[7]_6 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_24__1
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(\compare_reg[7]_6 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_24__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_24__2
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(\compare_reg[7]_6 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_24__3
       (.I0(\compare_reg[0]_5 ),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(\compare_reg[7]_6 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_24__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_25
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(\compare_reg[4]_9 ),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(\compare_reg[3]_2 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_25__0
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(\compare_reg[4]_9 ),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(\compare_reg[3]_2 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_25__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_25__1
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(\compare_reg[4]_9 ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(\compare_reg[3]_2 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_25__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_25__2
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(\compare_reg[4]_9 ),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(\compare_reg[3]_2 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_25__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_25__3
       (.I0(\compare_reg[6]_7 ),
        .I1(\compare_reg[5]_8 ),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(\compare_reg[4]_9 ),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(\compare_reg[3]_2 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_25__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_26
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(\compare_reg[6]_7 ),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(\compare_reg[5]_8 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_26__0
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(\compare_reg[6]_7 ),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(\compare_reg[5]_8 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_26__1
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(\compare_reg[6]_7 ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(\compare_reg[5]_8 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_26__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_26__2
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(\compare_reg[6]_7 ),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(\compare_reg[5]_8 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_26__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_26__3
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I1(\compare_reg[7]_6 ),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(\compare_reg[6]_7 ),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(\compare_reg[5]_8 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_26__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_27
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(\compare_reg[2]_3 ),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(\compare_reg[1]_4 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_27__0
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(\compare_reg[2]_3 ),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(\compare_reg[1]_4 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_27__1
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(\compare_reg[2]_3 ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(\compare_reg[1]_4 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_27__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_27__2
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(\compare_reg[2]_3 ),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(\compare_reg[1]_4 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_27__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_27__3
       (.I0(\compare_reg[4]_9 ),
        .I1(\compare_reg[3]_2 ),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(\compare_reg[2]_3 ),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(\compare_reg[1]_4 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_27__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_28
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(\compare_reg[7]_6 ),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(\compare_reg[6]_7 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_28__0
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(\compare_reg[7]_6 ),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(\compare_reg[6]_7 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_28__1
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(\compare_reg[7]_6 ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(\compare_reg[6]_7 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_28__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_28__2
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(\compare_reg[7]_6 ),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(\compare_reg[6]_7 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_28__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_28__3
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(\compare_reg[7]_6 ),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(\compare_reg[6]_7 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_28__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_29
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(\compare_reg[3]_2 ),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(\compare_reg[2]_3 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_29__0
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(\compare_reg[3]_2 ),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(\compare_reg[2]_3 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_29__1
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(\compare_reg[3]_2 ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(\compare_reg[2]_3 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_29__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_29__2
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(\compare_reg[3]_2 ),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(\compare_reg[2]_3 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_29__3
       (.I0(\compare_reg[5]_8 ),
        .I1(\compare_reg[4]_9 ),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(\compare_reg[3]_2 ),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(\compare_reg[2]_3 ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_29__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_2__1
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_4__1_n_0),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_i_5__1_n_0),
        .I2(\GenCntr_reg_n_0_[8] ),
        .I3(\GenCntr_reg_n_0_[10] ),
        .I4(\GenCntr_reg_n_0_[9] ),
        .I5(\GenCntr_reg_n_0_[11] ),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_25));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_30
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(\compare_reg[0]_5 ),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_30__0
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(\compare_reg[0]_5 ),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_30__1
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(\compare_reg[0]_5 ),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_30__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_30__2
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(\compare_reg[0]_5 ),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_30__3
       (.I0(\compare_reg[2]_3 ),
        .I1(\compare_reg[1]_4 ),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(\compare_reg[0]_5 ),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_30__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_31
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg[3]_0 [1]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I4(\GenCntr_reg[3]_0 [0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_31__0
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg[3]_1 [1]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I4(\GenCntr_reg[3]_1 [0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_31__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_31__1
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg_n_0_[1] ),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I4(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_31__2
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg[3]_2 [1]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I4(\GenCntr_reg[3]_2 [0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_31__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_31__3
       (.I0(\compare_reg[1]_4 ),
        .I1(\compare_reg[0]_5 ),
        .I2(\GenCntr_reg[3]_3 [1]),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .I4(\GenCntr_reg[3]_3 [0]),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_31__3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_3__1
       (.I0(\retrycntr[15]_i_5__1_n_0 ),
        .I1(Q[2]),
        .I2(p_0_in20_in),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(\GenCntr[9]_i_2__1_n_0 ),
        .O(CTRL_SAMPLEINOTHERBIT_i));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_4__1
       (.I0(\GenCntr_reg_n_0_[5] ),
        .I1(\GenCntr_reg_n_0_[4] ),
        .I2(\GenCntr_reg_n_0_[7] ),
        .I3(\GenCntr_reg_n_0_[6] ),
        .I4(\GenCntr_reg_n_0_[1] ),
        .I5(\GenCntr_reg_n_0_[2] ),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_5__1
       (.I0(\GenCntr_reg_n_0_[13] ),
        .I1(\GenCntr_reg_n_0_[14] ),
        .I2(\GenCntr_reg_n_0_[12] ),
        .I3(p_0_in20_in),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h00D8FFD8FF270027)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_7__1
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0),
        .I3(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .I4(CTRL_SAMPLEINFIRSTBIT_i_i_14__1_n_0),
        .I5(CTRL_DATA[9]),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_9
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_18_n_0),
        .I1(\CTRL_DATA_reg[5] [4]),
        .I2(\CTRL_DATA_reg[5] [3]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0),
        .I4(\CTRL_DATA_reg[5] [5]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_20_n_0),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_9__0
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_18__0_n_0),
        .I1(\CTRL_DATA_reg[5]_0 [4]),
        .I2(\CTRL_DATA_reg[5]_0 [3]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_19__0_n_0),
        .I4(\CTRL_DATA_reg[5]_0 [5]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_20__0_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_10[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_9__1
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_18__1_n_0),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[3]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0),
        .I4(CTRL_DATA[5]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_20__1_n_0),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_9__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_9__2
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_18__2_n_0),
        .I1(\CTRL_DATA_reg[5]_1 [4]),
        .I2(\CTRL_DATA_reg[5]_1 [3]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_19__2_n_0),
        .I4(\CTRL_DATA_reg[5]_1 [5]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_16[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_9__3
       (.I0(CTRL_SAMPLEINFIRSTBIT_i_i_18__3_n_0),
        .I1(\CTRL_DATA_reg[5]_2 [4]),
        .I2(\CTRL_DATA_reg[5]_2 [3]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0),
        .I4(\CTRL_DATA_reg[5]_2 [5]),
        .I5(CTRL_SAMPLEINFIRSTBIT_i_i_20__3_n_0),
        .O(CTRL_SAMPLEINLASTBIT_i_reg_22[1]));
  FDCE CTRL_SAMPLEINFIRSTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate_reg[2]_0 ),
        .Q(CTRL_SAMPLEINFIRSTBIT_i));
  CARRY4 CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1
       (.CI(1'b0),
        .CO({eqOp3_out,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_1,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_2,CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_O_UNCONNECTED[3:0]),
        .S({CTRL_SAMPLEINFIRSTBIT_i_i_7__1_n_0,\CTRL_DATA_reg[6] ,CTRL_SAMPLEINFIRSTBIT_i_i_9__1_n_0,CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0}));
  FDCE \CTRL_SAMPLEINFIRSTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(CTRL_SAMPLEINFIRSTBIT_i_reg_0),
        .Q(SAMPLEINFIRSTBIT20_out));
  FDCE CTRL_SAMPLEINLASTBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate_reg[2]_1 ),
        .Q(CTRL_SAMPLEINLASTBIT_i));
  FDCE \CTRL_SAMPLEINLASTBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(CTRL_SAMPLEINLASTBIT_i_reg_30),
        .Q(SAMPLEINLASTBIT19_out));
  FDCE CTRL_SAMPLEINOTHERBIT_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate_reg[2]_2 ),
        .Q(CTRL_SAMPLEINOTHERBIT_i_reg_0));
  FDCE \CTRL_SAMPLEINOTHERBIT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(CTRL_SAMPLEINOTHERBIT_i_reg_1),
        .Q(SAMPLEINOTHERBIT18_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    DELAY_WREN_r_i_1
       (.I0(SAMPLEINOTHERBIT2_out),
        .I1(SAMPLEINOTHERBIT34_out),
        .I2(SAMPLEINOTHERBIT),
        .I3(SAMPLEINOTHERBIT61_out),
        .I4(SAMPLEINOTHERBIT18_out),
        .I5(DELAY_WREN_r_i_2_n_0),
        .O(DELAY_WREN_r_reg));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    DELAY_WREN_r_i_2
       (.I0(SAMPLEINLASTBIT3_out),
        .I1(SAMPLEINLASTBIT35_out),
        .I2(SAMPLEINLASTBIT),
        .I3(SAMPLEINLASTBIT60_out),
        .I4(SAMPLEINLASTBIT19_out),
        .I5(\serdesclockgen[0].co/p_0_in ),
        .O(DELAY_WREN_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    DELAY_WREN_r_i_3
       (.I0(SAMPLEINFIRSTBIT20_out),
        .I1(SAMPLEINFIRSTBIT59_out),
        .I2(SAMPLEINFIRSTBIT),
        .I3(SAMPLEINFIRSTBIT36_out),
        .I4(SAMPLEINFIRSTBIT4_out),
        .O(\serdesclockgen[0].co/p_0_in ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[0]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [0]),
        .I4(\GenCntr[0]_i_2__1_n_0 ),
        .I5(\GenCntr[0]_i_3__1_n_0 ),
        .O(\GenCntr[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0F3FFF1F)) 
    \GenCntr[0]_i_2__1 
       (.I0(neqOp),
        .I1(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .I2(Q[2]),
        .I3(p_0_in20_in),
        .I4(Q[1]),
        .O(\GenCntr[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC000000FEAAFEAA)) 
    \GenCntr[0]_i_3__1 
       (.I0(\GenCntr[4]_i_9__1_n_0 ),
        .I1(\GenCntr[9]_i_2__1_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\GenCntr[9]_i_4__1_n_0 ),
        .I4(\GenCntr[15]_i_10__1_n_0 ),
        .I5(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .O(\GenCntr[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[10]_i_1__1 
       (.I0(\GenCntr[15]_i_7__1_n_0 ),
        .I1(Q[3]),
        .I2(data5[10]),
        .I3(\GenCntr[14]_i_2__1_n_0 ),
        .O(\GenCntr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[11]_i_1__1 
       (.I0(\GenCntr[15]_i_7__1_n_0 ),
        .I1(Q[3]),
        .I2(data5[11]),
        .I3(\GenCntr[14]_i_2__1_n_0 ),
        .O(\GenCntr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[12]_i_1__1 
       (.I0(\GenCntr[15]_i_7__1_n_0 ),
        .I1(Q[3]),
        .I2(data5[12]),
        .I3(\GenCntr[14]_i_2__1_n_0 ),
        .O(\GenCntr[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_3__1 
       (.I0(\GenCntr_reg_n_0_[12] ),
        .O(\GenCntr[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_4__1 
       (.I0(\GenCntr_reg_n_0_[11] ),
        .O(\GenCntr[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_5__1 
       (.I0(\GenCntr_reg_n_0_[10] ),
        .O(\GenCntr[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[12]_i_6__1 
       (.I0(\GenCntr_reg_n_0_[9] ),
        .O(\GenCntr[12]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[13]_i_1__1 
       (.I0(\GenCntr[15]_i_7__1_n_0 ),
        .I1(Q[3]),
        .I2(data5[13]),
        .I3(\GenCntr[14]_i_2__1_n_0 ),
        .O(\GenCntr[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GenCntr[14]_i_1__1 
       (.I0(\GenCntr[15]_i_7__1_n_0 ),
        .I1(Q[3]),
        .I2(data5[14]),
        .I3(\GenCntr[14]_i_2__1_n_0 ),
        .O(\GenCntr[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h080A2222)) 
    \GenCntr[14]_i_2__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(eqOp2_out),
        .I4(Q[0]),
        .O(\GenCntr[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \GenCntr[15]_i_10__1 
       (.I0(Q[1]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .O(\GenCntr[15]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GenCntr[15]_i_11__1 
       (.I0(eqOp0_out),
        .I1(Q[1]),
        .I2(eqOp2_out),
        .O(\GenCntr[15]_i_11__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_13__1 
       (.I0(p_0_in20_in),
        .O(\GenCntr[15]_i_13__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_14__1 
       (.I0(\GenCntr_reg_n_0_[14] ),
        .O(\GenCntr[15]_i_14__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[15]_i_15__1 
       (.I0(\GenCntr_reg_n_0_[13] ),
        .O(\GenCntr[15]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_17__1 
       (.I0(\edge_init_reg_n_0_[7] ),
        .I1(D[7]),
        .I2(\edge_init_reg_n_0_[6] ),
        .I3(D[6]),
        .I4(D[8]),
        .I5(\edge_init_reg_n_0_[8] ),
        .O(\GenCntr[15]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_18__1 
       (.I0(\edge_init_reg_n_0_[4] ),
        .I1(D[4]),
        .I2(\edge_init_reg_n_0_[3] ),
        .I3(D[3]),
        .I4(D[5]),
        .I5(\edge_init_reg_n_0_[5] ),
        .O(\GenCntr[15]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GenCntr[15]_i_19__1 
       (.I0(\edge_init_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(\edge_init_reg_n_0_[0] ),
        .I3(D[0]),
        .I4(D[2]),
        .I5(\edge_init_reg_n_0_[2] ),
        .O(\GenCntr[15]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFAFAFAFBFFFAFA)) 
    \GenCntr[15]_i_1__1 
       (.I0(\GenCntr[15]_i_3__1_n_0 ),
        .I1(\GenCntr[15]_i_4__1_n_0 ),
        .I2(\GenCntr[15]_i_5__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\GenCntr[15]_i_6__1_n_0 ),
        .O(GenCntr));
  LUT6 #(
    .INIT(64'h04C4000035F50000)) 
    \GenCntr[15]_i_2__1 
       (.I0(\GenCntr[15]_i_7__1_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GenCntr[15]_i_8__1_n_0 ),
        .I4(data5[15]),
        .I5(\GenCntr[15]_i_10__1_n_0 ),
        .O(\GenCntr[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004544)) 
    \GenCntr[15]_i_3__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\slv_reg4_reg[2]_1 [0]),
        .I3(start_align_i),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\GenCntr[15]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFBAAF3)) 
    \GenCntr[15]_i_4__1 
       (.I0(CO),
        .I1(end_handshake),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\GenCntr[15]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0008000800)) 
    \GenCntr[15]_i_5__1 
       (.I0(\GenCntr[15]_i_11__1_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(end_handshake),
        .I4(p_0_in20_in),
        .I5(Q[0]),
        .O(\GenCntr[15]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFDD9D9D9D9D9D)) 
    \GenCntr[15]_i_6__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(neqOp),
        .I4(p_0_in20_in),
        .I5(p_0_in12_in),
        .O(\GenCntr[15]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hBFAF)) 
    \GenCntr[15]_i_7__1 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(neqOp),
        .O(\GenCntr[15]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[15]_i_8__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[15]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GenCntr[1]_i_1__1 
       (.I0(\GenCntr[1]_i_2__1_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\slv_reg6_reg[9] [1]),
        .I5(\GenCntr[1]_i_3__1_n_0 ),
        .O(\GenCntr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8088C0CC8088)) 
    \GenCntr[1]_i_2__1 
       (.I0(\GenCntr[15]_i_10__1_n_0 ),
        .I1(\GenCntr[9]_i_4__1_n_0 ),
        .I2(\GenCntr[9]_i_2__1_n_0 ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(data5[1]),
        .I5(\GenCntr[4]_i_9__1_n_0 ),
        .O(\GenCntr[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[1]_i_3__1 
       (.I0(data5[1]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \GenCntr[2]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_reg6_reg[9] [2]),
        .I4(\GenCntr[2]_i_2__1_n_0 ),
        .I5(\GenCntr[2]_i_3__1_n_0 ),
        .O(\GenCntr[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AEFFFF)) 
    \GenCntr[2]_i_2__1 
       (.I0(data5[2]),
        .I1(neqOp),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\GenCntr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hC8C808C808080808)) 
    \GenCntr[2]_i_3__1 
       (.I0(\GenCntr[2]_i_4__1_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(data5[2]),
        .O(\GenCntr[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hA0BFAFBFAFBFA0BF)) 
    \GenCntr[2]_i_4__1 
       (.I0(data5[2]),
        .I1(eqOp2_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[3] ),
        .O(\GenCntr[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545400)) 
    \GenCntr[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\GenCntr[4]_i_2__1_n_0 ),
        .I2(\slv_reg6_reg[9] [3]),
        .I3(data5[3]),
        .I4(\GenCntr[15]_i_7__1_n_0 ),
        .I5(\GenCntr[3]_i_2__1_n_0 ),
        .O(\GenCntr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hC088C088CC88C088)) 
    \GenCntr[3]_i_2__1 
       (.I0(\GenCntr[3]_i_3__1_n_0 ),
        .I1(Q[3]),
        .I2(data5[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAF00FBBBBFFFF)) 
    \GenCntr[3]_i_3__1 
       (.I0(data5[3]),
        .I1(eqOp2_out),
        .I2(\windowcount_reg_n_0_[4] ),
        .I3(\windowcount[5]_i_2__1_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GenCntr[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GenCntr[4]_i_10__1 
       (.I0(\windowcount_reg_n_0_[3] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F22)) 
    \GenCntr[4]_i_1__1 
       (.I0(\slv_reg6_reg[9] [4]),
        .I1(\GenCntr[4]_i_2__1_n_0 ),
        .I2(\GenCntr[15]_i_7__1_n_0 ),
        .I3(data5[4]),
        .I4(Q[3]),
        .I5(\GenCntr[4]_i_4__1_n_0 ),
        .O(\GenCntr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GenCntr[4]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\GenCntr[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0FF)) 
    \GenCntr[4]_i_4__1 
       (.I0(\GenCntr[8]_i_5__1_n_0 ),
        .I1(\GenCntr[4]_i_9__1_n_0 ),
        .I2(data5[4]),
        .I3(\GenCntr[8]_i_3__1_n_0 ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\GenCntr[4]_i_10__1_n_0 ),
        .O(\GenCntr[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_5__1 
       (.I0(\GenCntr_reg_n_0_[4] ),
        .O(\GenCntr[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_6__1 
       (.I0(CTRL_SAMPLEINLASTBIT_i_reg_26[1]),
        .O(\GenCntr[4]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_7__1 
       (.I0(\GenCntr_reg_n_0_[2] ),
        .O(\GenCntr[4]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[4]_i_8__1 
       (.I0(\GenCntr_reg_n_0_[1] ),
        .O(\GenCntr[4]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \GenCntr[4]_i_9__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\GenCntr[4]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[5]_i_1__1 
       (.I0(\GenCntr[5]_i_2__1_n_0 ),
        .I1(data5[5]),
        .I2(\GenCntr[8]_i_5__1_n_0 ),
        .I3(\GenCntr[8]_i_3__1_n_0 ),
        .I4(\windowcount_reg_n_0_[6] ),
        .I5(\GenCntr[5]_i_3__1_n_0 ),
        .O(\GenCntr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[5]_i_2__1 
       (.I0(\GenCntr[9]_i_6__1_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__1_n_0 ),
        .I3(\slv_reg6_reg[9] [5]),
        .I4(\GenCntr[15]_i_7__1_n_0 ),
        .I5(data5[5]),
        .O(\GenCntr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GenCntr[5]_i_3__1 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[2] ),
        .I2(\windowcount_reg_n_0_[3] ),
        .I3(\windowcount_reg_n_0_[5] ),
        .O(\GenCntr[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEFF)) 
    \GenCntr[6]_i_1__1 
       (.I0(\GenCntr[6]_i_2__1_n_0 ),
        .I1(data5[6]),
        .I2(\GenCntr[8]_i_5__1_n_0 ),
        .I3(\GenCntr[8]_i_3__1_n_0 ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\GenCntr[6]_i_3__1_n_0 ),
        .O(\GenCntr[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[6]_i_2__1 
       (.I0(\GenCntr[9]_i_6__1_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__1_n_0 ),
        .I3(\slv_reg6_reg[9] [6]),
        .I4(\GenCntr[15]_i_7__1_n_0 ),
        .I5(data5[6]),
        .O(\GenCntr[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GenCntr[6]_i_3__1 
       (.I0(\windowcount_reg_n_0_[5] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[4] ),
        .I4(\windowcount_reg_n_0_[6] ),
        .O(\GenCntr[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4141FF41)) 
    \GenCntr[7]_i_1__1 
       (.I0(\GenCntr[8]_i_3__1_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2__1_n_0 ),
        .I3(data5[7]),
        .I4(\GenCntr[8]_i_5__1_n_0 ),
        .I5(\GenCntr[7]_i_3__1_n_0 ),
        .O(\GenCntr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GenCntr[7]_i_2__1 
       (.I0(\windowcount_reg_n_0_[6] ),
        .I1(\windowcount_reg_n_0_[4] ),
        .I2(\windowcount_reg_n_0_[2] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[5] ),
        .I5(\windowcount_reg_n_0_[7] ),
        .O(\GenCntr[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[7]_i_3__1 
       (.I0(\GenCntr[9]_i_6__1_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__1_n_0 ),
        .I3(\slv_reg6_reg[9] [7]),
        .I4(\GenCntr[15]_i_7__1_n_0 ),
        .I5(data5[7]),
        .O(\GenCntr[7]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_10__1 
       (.I0(\GenCntr_reg_n_0_[5] ),
        .O(\GenCntr[8]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0909FF09)) 
    \GenCntr[8]_i_1__1 
       (.I0(\GenCntr[8]_i_2__1_n_0 ),
        .I1(\windowcount_reg_n_0_[9] ),
        .I2(\GenCntr[8]_i_3__1_n_0 ),
        .I3(data5[8]),
        .I4(\GenCntr[8]_i_5__1_n_0 ),
        .I5(\GenCntr[8]_i_6__1_n_0 ),
        .O(\GenCntr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[8]_i_2__1 
       (.I0(\GenCntr[7]_i_2__1_n_0 ),
        .I1(\windowcount_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GenCntr[8]_i_3__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\GenCntr[8]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFF57FFFF)) 
    \GenCntr[8]_i_5__1 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\GenCntr[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[8]_i_6__1 
       (.I0(\GenCntr[9]_i_6__1_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__1_n_0 ),
        .I3(\slv_reg6_reg[9] [8]),
        .I4(\GenCntr[15]_i_7__1_n_0 ),
        .I5(data5[8]),
        .O(\GenCntr[8]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_7__1 
       (.I0(\GenCntr_reg_n_0_[8] ),
        .O(\GenCntr[8]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_8__1 
       (.I0(\GenCntr_reg_n_0_[7] ),
        .O(\GenCntr[8]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GenCntr[8]_i_9__1 
       (.I0(\GenCntr_reg_n_0_[6] ),
        .O(\GenCntr[8]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \GenCntr[9]_i_1__1 
       (.I0(data5[9]),
        .I1(\GenCntr[15]_i_10__1_n_0 ),
        .I2(\GenCntr[9]_i_2__1_n_0 ),
        .I3(\GenCntr[9]_i_3__1_n_0 ),
        .I4(\GenCntr[9]_i_4__1_n_0 ),
        .I5(\GenCntr[9]_i_5__1_n_0 ),
        .O(\GenCntr[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GenCntr[9]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GenCntr[9]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GenCntr[9]_i_3__1 
       (.I0(\windowcount_reg_n_0_[9] ),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\GenCntr[7]_i_2__1_n_0 ),
        .O(\GenCntr[9]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GenCntr[9]_i_4__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\GenCntr[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h4744777703000300)) 
    \GenCntr[9]_i_5__1 
       (.I0(\GenCntr[9]_i_6__1_n_0 ),
        .I1(Q[3]),
        .I2(\GenCntr[4]_i_2__1_n_0 ),
        .I3(\slv_reg6_reg[9] [9]),
        .I4(\GenCntr[15]_i_7__1_n_0 ),
        .I5(data5[9]),
        .O(\GenCntr[9]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \GenCntr[9]_i_6__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\GenCntr[9]_i_6__1_n_0 ));
  FDPE \GenCntr_reg[0] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[0]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(CTRL_SAMPLEINLASTBIT_i_reg_26[0]));
  FDPE \GenCntr_reg[10] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[10]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[10] ));
  FDPE \GenCntr_reg[11] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[11]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[11] ));
  FDPE \GenCntr_reg[12] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[12]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[12] ));
  CARRY4 \GenCntr_reg[12]_i_2__1 
       (.CI(\GenCntr_reg[8]_i_4__1_n_0 ),
        .CO({\GenCntr_reg[12]_i_2__1_n_0 ,\GenCntr_reg[12]_i_2__1_n_1 ,\GenCntr_reg[12]_i_2__1_n_2 ,\GenCntr_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[12] ,\GenCntr_reg_n_0_[11] ,\GenCntr_reg_n_0_[10] ,\GenCntr_reg_n_0_[9] }),
        .O(data5[12:9]),
        .S({\GenCntr[12]_i_3__1_n_0 ,\GenCntr[12]_i_4__1_n_0 ,\GenCntr[12]_i_5__1_n_0 ,\GenCntr[12]_i_6__1_n_0 }));
  FDPE \GenCntr_reg[13] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[13]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[13] ));
  FDPE \GenCntr_reg[14] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[14]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[14] ));
  FDPE \GenCntr_reg[15] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[15]_i_2__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(p_0_in20_in));
  CARRY4 \GenCntr_reg[15]_i_12__1 
       (.CI(1'b0),
        .CO({neqOp,\GenCntr_reg[15]_i_12__1_n_1 ,\GenCntr_reg[15]_i_12__1_n_2 ,\GenCntr_reg[15]_i_12__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GenCntr_reg[15]_i_12__1_O_UNCONNECTED [3:0]),
        .S({\CTRL_DATA_reg[9] ,\GenCntr[15]_i_17__1_n_0 ,\GenCntr[15]_i_18__1_n_0 ,\GenCntr[15]_i_19__1_n_0 }));
  CARRY4 \GenCntr_reg[15]_i_9__1 
       (.CI(\GenCntr_reg[12]_i_2__1_n_0 ),
        .CO({\NLW_GenCntr_reg[15]_i_9__1_CO_UNCONNECTED [3:2],\GenCntr_reg[15]_i_9__1_n_2 ,\GenCntr_reg[15]_i_9__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GenCntr_reg_n_0_[14] ,\GenCntr_reg_n_0_[13] }),
        .O({\NLW_GenCntr_reg[15]_i_9__1_O_UNCONNECTED [3],data5[15:13]}),
        .S({1'b0,\GenCntr[15]_i_13__1_n_0 ,\GenCntr[15]_i_14__1_n_0 ,\GenCntr[15]_i_15__1_n_0 }));
  FDPE \GenCntr_reg[1] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[1]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\GenCntr_reg_n_0_[1] ));
  FDPE \GenCntr_reg[2] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[2]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\GenCntr_reg_n_0_[2] ));
  FDPE \GenCntr_reg[3] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[3]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(CTRL_SAMPLEINLASTBIT_i_reg_26[1]));
  FDPE \GenCntr_reg[4] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[4]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[4] ));
  CARRY4 \GenCntr_reg[4]_i_3__1 
       (.CI(1'b0),
        .CO({\GenCntr_reg[4]_i_3__1_n_0 ,\GenCntr_reg[4]_i_3__1_n_1 ,\GenCntr_reg[4]_i_3__1_n_2 ,\GenCntr_reg[4]_i_3__1_n_3 }),
        .CYINIT(CTRL_SAMPLEINLASTBIT_i_reg_26[0]),
        .DI({\GenCntr_reg_n_0_[4] ,CTRL_SAMPLEINLASTBIT_i_reg_26[1],\GenCntr_reg_n_0_[2] ,\GenCntr_reg_n_0_[1] }),
        .O(data5[4:1]),
        .S({\GenCntr[4]_i_5__1_n_0 ,\GenCntr[4]_i_6__1_n_0 ,\GenCntr[4]_i_7__1_n_0 ,\GenCntr[4]_i_8__1_n_0 }));
  FDPE \GenCntr_reg[5] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[5]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[5] ));
  FDPE \GenCntr_reg[6] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[6]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[6] ));
  FDPE \GenCntr_reg[7] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[7]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[7] ));
  FDPE \GenCntr_reg[8] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[8]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[8] ));
  CARRY4 \GenCntr_reg[8]_i_4__1 
       (.CI(\GenCntr_reg[4]_i_3__1_n_0 ),
        .CO({\GenCntr_reg[8]_i_4__1_n_0 ,\GenCntr_reg[8]_i_4__1_n_1 ,\GenCntr_reg[8]_i_4__1_n_2 ,\GenCntr_reg[8]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GenCntr_reg_n_0_[8] ,\GenCntr_reg_n_0_[7] ,\GenCntr_reg_n_0_[6] ,\GenCntr_reg_n_0_[5] }),
        .O(data5[8:5]),
        .S({\GenCntr[8]_i_7__1_n_0 ,\GenCntr[8]_i_8__1_n_0 ,\GenCntr[8]_i_9__1_n_0 ,\GenCntr[8]_i_10__1_n_0 }));
  FDPE \GenCntr_reg[9] 
       (.C(vita_clk),
        .CE(GenCntr),
        .D(\GenCntr[9]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\GenCntr_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h022A02FFFFFFFFFF)) 
    \Maxcount[0]_i_1__1 
       (.I0(p_0_in12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    \Maxcount[10]_i_1__1 
       (.I0(windowcount),
        .I1(Q[2]),
        .I2(end_handshake),
        .I3(Q[3]),
        .I4(\Maxcount[10]_i_3__1_n_0 ),
        .I5(\Maxcount[10]_i_4__1_n_0 ),
        .O(Maxcount));
  LUT6 #(
    .INIT(64'h80A8555580A85554)) 
    \Maxcount[10]_i_2__1 
       (.I0(\Maxcount[10]_i_5__1_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_0_in12_in),
        .I5(Q[3]),
        .O(\Maxcount[10]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Maxcount[10]_i_3__1 
       (.I0(eqOp2_out),
        .I1(Q[1]),
        .O(\Maxcount[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEF0EE00000000)) 
    \Maxcount[10]_i_4__1 
       (.I0(\Maxcount[10]_i_6__1_n_0 ),
        .I1(\Maxcount[10]_i_7__1_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\alignstate[0]_i_2__1_n_0 ),
        .O(\Maxcount[10]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[10]_i_5__1 
       (.I0(\Maxcount_reg_n_0_[9] ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2__1_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[10]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \Maxcount[10]_i_6__1 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[0]),
        .O(\Maxcount[10]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \Maxcount[10]_i_7__1 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .O(\Maxcount[10]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Maxcount[1]_i_1__1 
       (.I0(\Maxcount[4]_i_2__1_n_0 ),
        .I1(\Maxcount_reg_n_0_[1] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .O(\Maxcount[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFEAB)) 
    \Maxcount[2]_i_1__1 
       (.I0(\Maxcount[4]_i_2__1_n_0 ),
        .I1(\Maxcount_reg_n_0_[0] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[2] ),
        .O(\Maxcount[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \Maxcount[3]_i_1__1 
       (.I0(\Maxcount[4]_i_2__1_n_0 ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \Maxcount[4]_i_1__1 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .I5(\Maxcount[4]_i_2__1_n_0 ),
        .O(\Maxcount[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h133F1111)) 
    \Maxcount[4]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_0_in12_in),
        .O(\Maxcount[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \Maxcount[5]_i_1__1 
       (.I0(\Maxcount[9]_i_3__1_n_0 ),
        .I1(\Maxcount[8]_i_2__1_n_0 ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .O(\Maxcount[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \Maxcount[6]_i_1__1 
       (.I0(\Maxcount[9]_i_3__1_n_0 ),
        .I1(\Maxcount_reg_n_0_[5] ),
        .I2(\Maxcount[8]_i_2__1_n_0 ),
        .I3(\Maxcount_reg_n_0_[6] ),
        .O(\Maxcount[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \Maxcount[7]_i_1__1 
       (.I0(\Maxcount[9]_i_3__1_n_0 ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[8]_i_2__1_n_0 ),
        .I3(\Maxcount_reg_n_0_[5] ),
        .I4(\Maxcount_reg_n_0_[7] ),
        .O(\Maxcount[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \Maxcount[8]_i_1__1 
       (.I0(\Maxcount[9]_i_3__1_n_0 ),
        .I1(\Maxcount_reg_n_0_[7] ),
        .I2(\Maxcount_reg_n_0_[5] ),
        .I3(\Maxcount[8]_i_2__1_n_0 ),
        .I4(\Maxcount_reg_n_0_[6] ),
        .I5(\Maxcount_reg_n_0_[8] ),
        .O(\Maxcount[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Maxcount[8]_i_2__1 
       (.I0(\Maxcount_reg_n_0_[4] ),
        .I1(\Maxcount_reg_n_0_[2] ),
        .I2(\Maxcount_reg_n_0_[1] ),
        .I3(\Maxcount_reg_n_0_[0] ),
        .I4(\Maxcount_reg_n_0_[3] ),
        .O(\Maxcount[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \Maxcount[9]_i_1__1 
       (.I0(\Maxcount_reg_n_0_[8] ),
        .I1(\Maxcount_reg_n_0_[6] ),
        .I2(\Maxcount[9]_i_2__1_n_0 ),
        .I3(\Maxcount_reg_n_0_[7] ),
        .I4(\Maxcount_reg_n_0_[9] ),
        .I5(\Maxcount[9]_i_3__1_n_0 ),
        .O(\Maxcount[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Maxcount[9]_i_2__1 
       (.I0(\Maxcount_reg_n_0_[5] ),
        .I1(\Maxcount_reg_n_0_[3] ),
        .I2(\Maxcount_reg_n_0_[0] ),
        .I3(\Maxcount_reg_n_0_[1] ),
        .I4(\Maxcount_reg_n_0_[2] ),
        .I5(\Maxcount_reg_n_0_[4] ),
        .O(\Maxcount[9]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h71710001)) 
    \Maxcount[9]_i_3__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in12_in),
        .O(\Maxcount[9]_i_3__1_n_0 ));
  FDPE \Maxcount_reg[0] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[0]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[0] ));
  FDPE \Maxcount_reg[10] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[10]_i_2__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(p_0_in12_in));
  FDPE \Maxcount_reg[1] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[1]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[1] ));
  FDPE \Maxcount_reg[2] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[2]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[2] ));
  FDPE \Maxcount_reg[3] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[3]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[3] ));
  FDPE \Maxcount_reg[4] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[4]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[4] ));
  FDPE \Maxcount_reg[5] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[5]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[5] ));
  FDPE \Maxcount_reg[6] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[6]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[6] ));
  FDPE \Maxcount_reg[7] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[7]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[7] ));
  FDPE \Maxcount_reg[8] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[8]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[8] ));
  FDPE \Maxcount_reg[9] 
       (.C(vita_clk),
        .CE(Maxcount),
        .D(\Maxcount[9]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\Maxcount_reg_n_0_[9] ));
  FDCE REQ_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(ACK_reg),
        .Q(REQ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \SerdesCntr[0]_i_1__1 
       (.I0(\SerdesCntr_reg_n_0_[0] ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[10]_i_1__1 
       (.I0(\SerdesCntr_reg[12]_i_2__1_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[11]_i_1__1 
       (.I0(\SerdesCntr_reg[12]_i_2__1_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[12]_i_1__1 
       (.I0(\SerdesCntr_reg[12]_i_2__1_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_3__1 
       (.I0(\SerdesCntr_reg_n_0_[12] ),
        .O(\SerdesCntr[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_4__1 
       (.I0(\SerdesCntr_reg_n_0_[11] ),
        .O(\SerdesCntr[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_5__1 
       (.I0(\SerdesCntr_reg_n_0_[10] ),
        .O(\SerdesCntr[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[12]_i_6__1 
       (.I0(\SerdesCntr_reg_n_0_[9] ),
        .O(\SerdesCntr[12]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[13]_i_1__1 
       (.I0(\SerdesCntr_reg[15]_i_3__1_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[14]_i_1__1 
       (.I0(\SerdesCntr_reg[15]_i_3__1_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h000A300A)) 
    \SerdesCntr[15]_i_1__1 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .I3(\serdesseqstate_reg[0]_1 ),
        .I4(\serdesseqstate_reg[0]_0 ),
        .O(selector));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[15]_i_2__1 
       (.I0(\SerdesCntr_reg[15]_i_3__1_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_4__1 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .O(serdesseqstate));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_5__1 
       (.I0(\SerdesCntr_reg_n_0_[14] ),
        .O(\SerdesCntr[15]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[15]_i_6__1 
       (.I0(\SerdesCntr_reg_n_0_[13] ),
        .O(\SerdesCntr[15]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[1]_i_1__1 
       (.I0(\SerdesCntr_reg[4]_i_2__1_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[2]_i_1__1 
       (.I0(\SerdesCntr_reg[4]_i_2__1_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[3]_i_1__1 
       (.I0(\SerdesCntr_reg[4]_i_2__1_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[4]_i_1__1 
       (.I0(\SerdesCntr_reg[4]_i_2__1_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_3__1 
       (.I0(\SerdesCntr_reg_n_0_[4] ),
        .O(\SerdesCntr[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_4__1 
       (.I0(\SerdesCntr_reg_n_0_[3] ),
        .O(\SerdesCntr[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_5__1 
       (.I0(\SerdesCntr_reg_n_0_[2] ),
        .O(\SerdesCntr[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[4]_i_6__1 
       (.I0(\SerdesCntr_reg_n_0_[1] ),
        .O(\SerdesCntr[4]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[5]_i_1__1 
       (.I0(\SerdesCntr_reg[8]_i_2__1_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[6]_i_1__1 
       (.I0(\SerdesCntr_reg[8]_i_2__1_n_6 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[7]_i_1__1 
       (.I0(\SerdesCntr_reg[8]_i_2__1_n_5 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[8]_i_1__1 
       (.I0(\SerdesCntr_reg[8]_i_2__1_n_4 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_3__1 
       (.I0(\SerdesCntr_reg_n_0_[8] ),
        .O(\SerdesCntr[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_4__1 
       (.I0(\SerdesCntr_reg_n_0_[7] ),
        .O(\SerdesCntr[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_5__1 
       (.I0(\SerdesCntr_reg_n_0_[6] ),
        .O(\SerdesCntr[8]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SerdesCntr[8]_i_6__1 
       (.I0(\SerdesCntr_reg_n_0_[5] ),
        .O(\SerdesCntr[8]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SerdesCntr[9]_i_1__1 
       (.I0(\SerdesCntr_reg[12]_i_2__1_n_7 ),
        .I1(\serdesseqstate_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_1 [1]),
        .O(p_0_in[9]));
  FDPE \SerdesCntr_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[0]),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\SerdesCntr_reg_n_0_[0] ));
  FDCE \SerdesCntr_reg[10] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[10]),
        .Q(\SerdesCntr_reg_n_0_[10] ));
  FDCE \SerdesCntr_reg[11] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[11]),
        .Q(\SerdesCntr_reg_n_0_[11] ));
  FDCE \SerdesCntr_reg[12] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[12]),
        .Q(\SerdesCntr_reg_n_0_[12] ));
  CARRY4 \SerdesCntr_reg[12]_i_2__1 
       (.CI(\SerdesCntr_reg[8]_i_2__1_n_0 ),
        .CO({\SerdesCntr_reg[12]_i_2__1_n_0 ,\SerdesCntr_reg[12]_i_2__1_n_1 ,\SerdesCntr_reg[12]_i_2__1_n_2 ,\SerdesCntr_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[12] ,\SerdesCntr_reg_n_0_[11] ,\SerdesCntr_reg_n_0_[10] ,\SerdesCntr_reg_n_0_[9] }),
        .O({\SerdesCntr_reg[12]_i_2__1_n_4 ,\SerdesCntr_reg[12]_i_2__1_n_5 ,\SerdesCntr_reg[12]_i_2__1_n_6 ,\SerdesCntr_reg[12]_i_2__1_n_7 }),
        .S({\SerdesCntr[12]_i_3__1_n_0 ,\SerdesCntr[12]_i_4__1_n_0 ,\SerdesCntr[12]_i_5__1_n_0 ,\SerdesCntr[12]_i_6__1_n_0 }));
  FDCE \SerdesCntr_reg[13] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[13]),
        .Q(\SerdesCntr_reg_n_0_[13] ));
  FDCE \SerdesCntr_reg[14] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[14]),
        .Q(\SerdesCntr_reg_n_0_[14] ));
  FDCE \SerdesCntr_reg[15] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[15]),
        .Q(\serdesseqstate_reg[0]_0 ));
  CARRY4 \SerdesCntr_reg[15]_i_3__1 
       (.CI(\SerdesCntr_reg[12]_i_2__1_n_0 ),
        .CO({\NLW_SerdesCntr_reg[15]_i_3__1_CO_UNCONNECTED [3:2],\SerdesCntr_reg[15]_i_3__1_n_2 ,\SerdesCntr_reg[15]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SerdesCntr_reg_n_0_[14] ,\SerdesCntr_reg_n_0_[13] }),
        .O({\NLW_SerdesCntr_reg[15]_i_3__1_O_UNCONNECTED [3],\SerdesCntr_reg[15]_i_3__1_n_5 ,\SerdesCntr_reg[15]_i_3__1_n_6 ,\SerdesCntr_reg[15]_i_3__1_n_7 }),
        .S({1'b0,serdesseqstate,\SerdesCntr[15]_i_5__1_n_0 ,\SerdesCntr[15]_i_6__1_n_0 }));
  FDPE \SerdesCntr_reg[1] 
       (.C(vita_clk),
        .CE(selector),
        .D(p_0_in[1]),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\SerdesCntr_reg_n_0_[1] ));
  FDCE \SerdesCntr_reg[2] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[2]),
        .Q(\SerdesCntr_reg_n_0_[2] ));
  FDCE \SerdesCntr_reg[3] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[3]),
        .Q(\SerdesCntr_reg_n_0_[3] ));
  FDCE \SerdesCntr_reg[4] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(p_0_in[4]),
        .Q(\SerdesCntr_reg_n_0_[4] ));
  CARRY4 \SerdesCntr_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\SerdesCntr_reg[4]_i_2__1_n_0 ,\SerdesCntr_reg[4]_i_2__1_n_1 ,\SerdesCntr_reg[4]_i_2__1_n_2 ,\SerdesCntr_reg[4]_i_2__1_n_3 }),
        .CYINIT(\SerdesCntr_reg_n_0_[0] ),
        .DI({\SerdesCntr_reg_n_0_[4] ,\SerdesCntr_reg_n_0_[3] ,\SerdesCntr_reg_n_0_[2] ,\SerdesCntr_reg_n_0_[1] }),
        .O({\SerdesCntr_reg[4]_i_2__1_n_4 ,\SerdesCntr_reg[4]_i_2__1_n_5 ,\SerdesCntr_reg[4]_i_2__1_n_6 ,\SerdesCntr_reg[4]_i_2__1_n_7 }),
        .S({\SerdesCntr[4]_i_3__1_n_0 ,\SerdesCntr[4]_i_4__1_n_0 ,\SerdesCntr[4]_i_5__1_n_0 ,\SerdesCntr[4]_i_6__1_n_0 }));
  FDCE \SerdesCntr_reg[5] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[5]),
        .Q(\SerdesCntr_reg_n_0_[5] ));
  FDCE \SerdesCntr_reg[6] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[6]),
        .Q(\SerdesCntr_reg_n_0_[6] ));
  FDCE \SerdesCntr_reg[7] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[7]),
        .Q(\SerdesCntr_reg_n_0_[7] ));
  FDCE \SerdesCntr_reg[8] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[8]),
        .Q(\SerdesCntr_reg_n_0_[8] ));
  CARRY4 \SerdesCntr_reg[8]_i_2__1 
       (.CI(\SerdesCntr_reg[4]_i_2__1_n_0 ),
        .CO({\SerdesCntr_reg[8]_i_2__1_n_0 ,\SerdesCntr_reg[8]_i_2__1_n_1 ,\SerdesCntr_reg[8]_i_2__1_n_2 ,\SerdesCntr_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\SerdesCntr_reg_n_0_[8] ,\SerdesCntr_reg_n_0_[7] ,\SerdesCntr_reg_n_0_[6] ,\SerdesCntr_reg_n_0_[5] }),
        .O({\SerdesCntr_reg[8]_i_2__1_n_4 ,\SerdesCntr_reg[8]_i_2__1_n_5 ,\SerdesCntr_reg[8]_i_2__1_n_6 ,\SerdesCntr_reg[8]_i_2__1_n_7 }),
        .S({\SerdesCntr[8]_i_3__1_n_0 ,\SerdesCntr[8]_i_4__1_n_0 ,\SerdesCntr[8]_i_5__1_n_0 ,\SerdesCntr[8]_i_6__1_n_0 }));
  FDCE \SerdesCntr_reg[9] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(p_0_in[9]),
        .Q(\SerdesCntr_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \TimeOutCntr[0]_i_1__1 
       (.I0(p_0_in16_in),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(ACK),
        .I3(\handshakestate_reg[0]_1 ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1DFF1DFFFF)) 
    \TimeOutCntr[1]_i_1__1 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .I4(\TimeOutCntr_reg_n_0_[1] ),
        .I5(\TimeOutCntr_reg_n_0_[0] ),
        .O(\TimeOutCntr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \TimeOutCntr[2]_i_1__1 
       (.I0(\TimeOutCntr[5]_i_3__1_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .O(\TimeOutCntr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \TimeOutCntr[3]_i_1__1 
       (.I0(\TimeOutCntr[5]_i_3__1_n_0 ),
        .I1(\TimeOutCntr_reg_n_0_[3] ),
        .I2(\TimeOutCntr_reg_n_0_[1] ),
        .I3(\TimeOutCntr_reg_n_0_[0] ),
        .I4(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA9)) 
    \TimeOutCntr[4]_i_1__1 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr_reg_n_0_[2] ),
        .I2(\TimeOutCntr_reg_n_0_[0] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[3] ),
        .I5(\TimeOutCntr[5]_i_3__1_n_0 ),
        .O(\TimeOutCntr[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \TimeOutCntr[5]_i_1__1 
       (.I0(\slv_reg4_reg[2]_1 [1]),
        .I1(\handshakestate_reg[0]_1 ),
        .I2(\handshakestate_reg[0]_2 ),
        .O(\TimeOutCntr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \TimeOutCntr[5]_i_2__1 
       (.I0(\TimeOutCntr_reg_n_0_[4] ),
        .I1(\TimeOutCntr[5]_i_3__1_n_0 ),
        .I2(\TimeOutCntr_reg_n_0_[3] ),
        .I3(\TimeOutCntr_reg_n_0_[1] ),
        .I4(\TimeOutCntr_reg_n_0_[0] ),
        .I5(\TimeOutCntr_reg_n_0_[2] ),
        .O(\TimeOutCntr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFF1D)) 
    \TimeOutCntr[5]_i_3__1 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(\handshakestate_reg[0]_2 ),
        .I3(p_0_in16_in),
        .O(\TimeOutCntr[5]_i_3__1_n_0 ));
  FDPE \TimeOutCntr_reg[0] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__1_n_0 ),
        .D(\TimeOutCntr[0]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[0] ));
  FDPE \TimeOutCntr_reg[1] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__1_n_0 ),
        .D(\TimeOutCntr[1]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[1] ));
  FDPE \TimeOutCntr_reg[2] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__1_n_0 ),
        .D(\TimeOutCntr[2]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[2] ));
  FDPE \TimeOutCntr_reg[3] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__1_n_0 ),
        .D(\TimeOutCntr[3]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[3] ));
  FDPE \TimeOutCntr_reg[4] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__1_n_0 ),
        .D(\TimeOutCntr[4]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\TimeOutCntr_reg_n_0_[4] ));
  FDCE \TimeOutCntr_reg[5] 
       (.C(vita_clk),
        .CE(\TimeOutCntr[5]_i_1__1_n_0 ),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\TimeOutCntr[5]_i_2__1_n_0 ),
        .Q(p_0_in16_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF1A1F0000)) 
    \alignstate[0]_i_1__1 
       (.I0(Q[1]),
        .I1(p_0_in20_in),
        .I2(Q[0]),
        .I3(p_0_in__0),
        .I4(\alignstate[0]_i_2__1_n_0 ),
        .I5(\alignstate[0]_i_3__1_n_0 ),
        .O(\alignstate[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \alignstate[0]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\alignstate[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCFF0FF000000FA)) 
    \alignstate[0]_i_3__1 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8A888A8A8A888A88)) 
    \alignstate[1]_i_1__1 
       (.I0(\alignstate[1]_i_2__1_n_0 ),
        .I1(\alignstate[1]_i_3__1_n_0 ),
        .I2(Q[2]),
        .I3(\alignstate[1]_i_4__1_n_0 ),
        .I4(\GenCntr[9]_i_2__1_n_0 ),
        .I5(eqOp0_out),
        .O(\alignstate[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDF7F0F0FFFFF0)) 
    \alignstate[1]_i_2__1 
       (.I0(p_0_in12_in),
        .I1(p_0_in20_in),
        .I2(\alignstate[1]_i_5__1_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\alignstate[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h2C00FFFF)) 
    \alignstate[1]_i_3__1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\alignstate[1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \alignstate[1]_i_4__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_0_in20_in),
        .O(\alignstate[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \alignstate[1]_i_5__1 
       (.I0(Q[3]),
        .I1(p_0_in12_in),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(edge_int_or),
        .I5(\alignstate[1]_i_6__1_n_0 ),
        .O(\alignstate[1]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \alignstate[1]_i_6__1 
       (.I0(Q[0]),
        .I1(p_0_in__0),
        .O(\alignstate[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFEAAAEAAFEAAAEA)) 
    \alignstate[2]_i_1__1 
       (.I0(\alignstate[2]_i_2__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(CO),
        .O(\alignstate[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \alignstate[2]_i_2__1 
       (.I0(Q[3]),
        .I1(\alignstate[2]_i_4__1_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\slv_reg4_reg[2]_1 [0]),
        .O(\alignstate[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F02000F00020)) 
    \alignstate[2]_i_4__1 
       (.I0(edge_int_or),
        .I1(p_0_in__0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(p_0_in20_in),
        .O(\alignstate[2]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h557F5555)) 
    \alignstate[3]_i_10__1 
       (.I0(end_handshake),
        .I1(CO),
        .I2(Q[1]),
        .I3(p_0_in20_in),
        .I4(Q[2]),
        .O(\alignstate[3]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0004FFFFFFFF)) 
    \alignstate[3]_i_11__1 
       (.I0(p_0_in20_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(eqOp3_out),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\alignstate[3]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_12__1 
       (.I0(data_init[0]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_13__1 
       (.I0(data_init[7]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[9]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[8]),
        .O(\alignstate[3]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_14__1 
       (.I0(data_init[5]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[6]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[4]),
        .O(\alignstate[3]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_15__1 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[2]),
        .I2(CTRL_DATA[1]),
        .I3(data_init[2]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[1]),
        .O(\alignstate[3]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[3]_i_16__1 
       (.I0(data_init[1]),
        .I1(CTRL_DATA[9]),
        .O(\alignstate[3]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_17__1 
       (.I0(data_init[8]),
        .I1(CTRL_DATA[6]),
        .I2(CTRL_DATA[8]),
        .I3(data_init[0]),
        .I4(CTRL_DATA[7]),
        .I5(data_init[9]),
        .O(\alignstate[3]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_18__1 
       (.I0(data_init[6]),
        .I1(CTRL_DATA[4]),
        .I2(CTRL_DATA[5]),
        .I3(data_init[7]),
        .I4(CTRL_DATA[3]),
        .I5(data_init[5]),
        .O(\alignstate[3]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[3]_i_19__1 
       (.I0(data_init[3]),
        .I1(CTRL_DATA[1]),
        .I2(CTRL_DATA[2]),
        .I3(data_init[4]),
        .I4(CTRL_DATA[0]),
        .I5(data_init[2]),
        .O(\alignstate[3]_i_19__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \alignstate[3]_i_1__1 
       (.I0(Q[0]),
        .I1(\alignstate[3]_i_3__1_n_0 ),
        .I2(\alignstate[3]_i_4__1_n_0 ),
        .I3(\alignstate[3]_i_5__1_n_0 ),
        .I4(\alignstate[3]_i_6__1_n_0 ),
        .O(alignstate));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE0000)) 
    \alignstate[3]_i_2__1 
       (.I0(Q[0]),
        .I1(eqOp2_out),
        .I2(Q[1]),
        .I3(eqOp0_out),
        .I4(\GenCntr[9]_i_4__1_n_0 ),
        .I5(\alignstate[3]_i_9__1_n_0 ),
        .O(\alignstate[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \alignstate[3]_i_3__1 
       (.I0(p_0_in12_in),
        .I1(Q[2]),
        .I2(eqOp0_out),
        .I3(Q[1]),
        .I4(eqOp2_out),
        .I5(\alignstate[3]_i_10__1_n_0 ),
        .O(\alignstate[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    \alignstate[3]_i_4__1 
       (.I0(Q[2]),
        .I1(p_0_in20_in),
        .I2(\GenCntr[15]_i_10__1_n_0 ),
        .I3(end_handshake),
        .I4(Q[3]),
        .O(\alignstate[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111000001110)) 
    \alignstate[3]_i_5__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_align_i),
        .I4(Q[0]),
        .I5(end_handshake),
        .O(\alignstate[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFE0FF)) 
    \alignstate[3]_i_6__1 
       (.I0(neqOp),
        .I1(p_0_in20_in),
        .I2(end_handshake),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\alignstate[3]_i_11__1_n_0 ),
        .O(\alignstate[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF0000F0000005)) 
    \alignstate[3]_i_9__1 
       (.I0(\slv_reg4_reg[2]_1 [0]),
        .I1(CO),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\alignstate[3]_i_9__1_n_0 ));
  FDCE \alignstate_reg[0] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate[0]_i_1__1_n_0 ),
        .Q(Q[0]));
  FDCE \alignstate_reg[1] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate[1]_i_1__1_n_0 ),
        .Q(Q[1]));
  FDCE \alignstate_reg[2] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate[2]_i_1__1_n_0 ),
        .Q(Q[2]));
  FDCE \alignstate_reg[3] 
       (.C(vita_clk),
        .CE(alignstate),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\alignstate[3]_i_2__1_n_0 ),
        .Q(Q[3]));
  CARRY4 \alignstate_reg[3]_i_7__1 
       (.CI(1'b0),
        .CO({eqOp2_out,\alignstate_reg[3]_i_7__1_n_1 ,\alignstate_reg[3]_i_7__1_n_2 ,\alignstate_reg[3]_i_7__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_7__1_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_12__1_n_0 ,\alignstate[3]_i_13__1_n_0 ,\alignstate[3]_i_14__1_n_0 ,\alignstate[3]_i_15__1_n_0 }));
  CARRY4 \alignstate_reg[3]_i_8__1 
       (.CI(1'b0),
        .CO({eqOp0_out,\alignstate_reg[3]_i_8__1_n_1 ,\alignstate_reg[3]_i_8__1_n_2 ,\alignstate_reg[3]_i_8__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[3]_i_8__1_O_UNCONNECTED [3:0]),
        .S({\alignstate[3]_i_16__1_n_0 ,\alignstate[3]_i_17__1_n_0 ,\alignstate[3]_i_18__1_n_0 ,\alignstate[3]_i_19__1_n_0 }));
  FDCE busy_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(start_align_i_reg_0),
        .Q(busy_align_i));
  FDCE \compare_reg[0][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [3]),
        .Q(\compare_reg[0]_5 ));
  FDCE \compare_reg[1][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [2]),
        .Q(\compare_reg[1]_4 ));
  FDCE \compare_reg[2][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [1]),
        .Q(\compare_reg[2]_3 ));
  FDCE \compare_reg[3][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [0]),
        .Q(\compare_reg[3]_2 ));
  FDCE \compare_reg[4][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [9]),
        .Q(\compare_reg[4]_9 ));
  FDCE \compare_reg[5][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [8]),
        .Q(\compare_reg[5]_8 ));
  FDCE \compare_reg[6][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [7]),
        .Q(\compare_reg[6]_7 ));
  FDCE \compare_reg[7][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [6]),
        .Q(\compare_reg[7]_6 ));
  FDCE \compare_reg[8][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [5]),
        .Q(CTRL_SAMPLEINLASTBIT_i_reg_1));
  FDCE \compare_reg[9][9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\slv_reg5_reg[9] [4]),
        .Q(CTRL_SAMPLEINLASTBIT_i_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data_init[9]_i_1__1 
       (.I0(edge_int_or),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_0_in__0),
        .I5(Q[0]),
        .O(edge_init));
  FDCE \data_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[0]),
        .Q(data_init[0]));
  FDCE \data_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(CTRL_DATA[1]),
        .Q(data_init[1]));
  FDCE \data_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[2]),
        .Q(data_init[2]));
  FDCE \data_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[3]),
        .Q(data_init[3]));
  FDCE \data_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[4]),
        .Q(data_init[4]));
  FDCE \data_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[5]),
        .Q(data_init[5]));
  FDCE \data_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[6]),
        .Q(data_init[6]));
  FDCE \data_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[7]),
        .Q(data_init[7]));
  FDCE \data_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[8]),
        .Q(data_init[8]));
  FDCE \data_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[1]),
        .D(CTRL_DATA[9]),
        .Q(data_init[9]));
  FDCE \edge_init_reg[0] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[0]),
        .Q(\edge_init_reg_n_0_[0] ));
  FDCE \edge_init_reg[1] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[1]),
        .Q(\edge_init_reg_n_0_[1] ));
  FDCE \edge_init_reg[2] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[2]),
        .Q(\edge_init_reg_n_0_[2] ));
  FDCE \edge_init_reg[3] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[3]),
        .Q(\edge_init_reg_n_0_[3] ));
  FDCE \edge_init_reg[4] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[4]),
        .Q(\edge_init_reg_n_0_[4] ));
  FDCE \edge_init_reg[5] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[5]),
        .Q(\edge_init_reg_n_0_[5] ));
  FDCE \edge_init_reg[6] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[6]),
        .Q(\edge_init_reg_n_0_[6] ));
  FDCE \edge_init_reg[7] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[7]),
        .Q(\edge_init_reg_n_0_[7] ));
  FDCE \edge_init_reg[8] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AS),
        .D(D[8]),
        .Q(\edge_init_reg_n_0_[8] ));
  FDCE \edge_init_reg[9] 
       (.C(vita_clk),
        .CE(edge_init),
        .CLR(AR[0]),
        .D(D[9]),
        .Q(\GenCntr_reg[1]_0 ));
  FDRE edge_int_or_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(edge_int_or_reg_0),
        .Q(edge_int_or),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    edge_tmp_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(start_handshake_reg_0),
        .Q(edge_tmp),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4064)) 
    end_handshake_i_1__1
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(\handshakestate_reg[0]_2 ),
        .I2(p_0_in16_in),
        .I3(ACK),
        .O(end_handshake_i_1__1_n_0));
  FDCE end_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(end_handshake_i_1__1_n_0),
        .Q(end_handshake));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00005702)) 
    \handshakestate[0]_i_1__1 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_0 ),
        .I4(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    \handshakestate[1]_i_1__1 
       (.I0(\handshakestate_reg[0]_1 ),
        .I1(ACK),
        .I2(p_0_in16_in),
        .I3(\handshakestate_reg[0]_2 ),
        .O(\handshakestate[1]_i_1__1_n_0 ));
  FDCE \handshakestate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\handshakestate[0]_i_1__1_n_0 ),
        .Q(\handshakestate_reg[0]_1 ));
  FDCE \handshakestate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(\handshakestate[1]_i_1__1_n_0 ),
        .Q(\handshakestate_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \retrycntr[0]_i_1__1 
       (.I0(Q[2]),
        .I1(\retrycntr_reg_n_0_[0] ),
        .O(\retrycntr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[10]_i_1__1 
       (.I0(\retrycntr_reg[12]_i_2__1_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[11]_i_1__1 
       (.I0(\retrycntr_reg[12]_i_2__1_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[12]_i_1__1 
       (.I0(\retrycntr_reg[12]_i_2__1_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_3__1 
       (.I0(\retrycntr_reg_n_0_[12] ),
        .O(\retrycntr[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_4__1 
       (.I0(\retrycntr_reg_n_0_[11] ),
        .O(\retrycntr[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_5__1 
       (.I0(\retrycntr_reg_n_0_[10] ),
        .O(\retrycntr[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[12]_i_6__1 
       (.I0(\retrycntr_reg_n_0_[9] ),
        .O(\retrycntr[12]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[13]_i_1__1 
       (.I0(\retrycntr_reg[15]_i_6__1_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[14]_i_1__1 
       (.I0(\retrycntr_reg[15]_i_6__1_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0044C044)) 
    \retrycntr[15]_i_1__1 
       (.I0(\retrycntr[15]_i_3__1_n_0 ),
        .I1(\alignstate[0]_i_2__1_n_0 ),
        .I2(p_0_in20_in),
        .I3(Q[1]),
        .I4(\retrycntr[15]_i_4__1_n_0 ),
        .I5(\retrycntr[15]_i_5__1_n_0 ),
        .O(retrycntr));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[15]_i_2__1 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[15]_i_6__1_n_5 ),
        .O(\retrycntr[15]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hEE2EEEEE)) 
    \retrycntr[15]_i_3__1 
       (.I0(p_0_in__0),
        .I1(Q[0]),
        .I2(end_handshake),
        .I3(p_0_in20_in),
        .I4(neqOp),
        .O(\retrycntr[15]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \retrycntr[15]_i_4__1 
       (.I0(p_0_in12_in),
        .I1(Q[0]),
        .O(\retrycntr[15]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \retrycntr[15]_i_5__1 
       (.I0(start_align_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\retrycntr[15]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_7__1 
       (.I0(p_0_in__0),
        .O(\retrycntr[15]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_8__1 
       (.I0(\retrycntr_reg_n_0_[14] ),
        .O(\retrycntr[15]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[15]_i_9__1 
       (.I0(\retrycntr_reg_n_0_[13] ),
        .O(\retrycntr[15]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retrycntr[1]_i_1__1 
       (.I0(Q[2]),
        .I1(\retrycntr_reg[4]_i_2__1_n_7 ),
        .O(\retrycntr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[2]_i_1__1 
       (.I0(\retrycntr_reg[4]_i_2__1_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[3]_i_1__1 
       (.I0(\retrycntr_reg[4]_i_2__1_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[4]_i_1__1 
       (.I0(\retrycntr_reg[4]_i_2__1_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_3__1 
       (.I0(\retrycntr_reg_n_0_[4] ),
        .O(\retrycntr[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_4__1 
       (.I0(\retrycntr_reg_n_0_[3] ),
        .O(\retrycntr[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_5__1 
       (.I0(\retrycntr_reg_n_0_[2] ),
        .O(\retrycntr[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[4]_i_6__1 
       (.I0(\retrycntr_reg_n_0_[1] ),
        .O(\retrycntr[4]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[5]_i_1__1 
       (.I0(\retrycntr_reg[8]_i_2__1_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[6]_i_1__1 
       (.I0(\retrycntr_reg[8]_i_2__1_n_6 ),
        .I1(Q[2]),
        .O(\retrycntr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[7]_i_1__1 
       (.I0(\retrycntr_reg[8]_i_2__1_n_5 ),
        .I1(Q[2]),
        .O(\retrycntr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[8]_i_1__1 
       (.I0(\retrycntr_reg[8]_i_2__1_n_4 ),
        .I1(Q[2]),
        .O(\retrycntr[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_3__1 
       (.I0(\retrycntr_reg_n_0_[8] ),
        .O(\retrycntr[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_4__1 
       (.I0(\retrycntr_reg_n_0_[7] ),
        .O(\retrycntr[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_5__1 
       (.I0(\retrycntr_reg_n_0_[6] ),
        .O(\retrycntr[8]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retrycntr[8]_i_6__1 
       (.I0(\retrycntr_reg_n_0_[5] ),
        .O(\retrycntr[8]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \retrycntr[9]_i_1__1 
       (.I0(\retrycntr_reg[12]_i_2__1_n_7 ),
        .I1(Q[2]),
        .O(\retrycntr[9]_i_1__1_n_0 ));
  FDPE \retrycntr_reg[0] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[0]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(\retrycntr_reg_n_0_[0] ));
  FDPE \retrycntr_reg[10] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[10]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[10] ));
  FDPE \retrycntr_reg[11] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[11]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[11] ));
  FDPE \retrycntr_reg[12] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[12]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[12] ));
  CARRY4 \retrycntr_reg[12]_i_2__1 
       (.CI(\retrycntr_reg[8]_i_2__1_n_0 ),
        .CO({\retrycntr_reg[12]_i_2__1_n_0 ,\retrycntr_reg[12]_i_2__1_n_1 ,\retrycntr_reg[12]_i_2__1_n_2 ,\retrycntr_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[12] ,\retrycntr_reg_n_0_[11] ,\retrycntr_reg_n_0_[10] ,\retrycntr_reg_n_0_[9] }),
        .O({\retrycntr_reg[12]_i_2__1_n_4 ,\retrycntr_reg[12]_i_2__1_n_5 ,\retrycntr_reg[12]_i_2__1_n_6 ,\retrycntr_reg[12]_i_2__1_n_7 }),
        .S({\retrycntr[12]_i_3__1_n_0 ,\retrycntr[12]_i_4__1_n_0 ,\retrycntr[12]_i_5__1_n_0 ,\retrycntr[12]_i_6__1_n_0 }));
  FDPE \retrycntr_reg[13] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[13]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[13] ));
  FDPE \retrycntr_reg[14] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[14]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[14] ));
  FDPE \retrycntr_reg[15] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[15]_i_2__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__4 ),
        .Q(p_0_in__0));
  CARRY4 \retrycntr_reg[15]_i_6__1 
       (.CI(\retrycntr_reg[12]_i_2__1_n_0 ),
        .CO({\NLW_retrycntr_reg[15]_i_6__1_CO_UNCONNECTED [3:2],\retrycntr_reg[15]_i_6__1_n_2 ,\retrycntr_reg[15]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\retrycntr_reg_n_0_[14] ,\retrycntr_reg_n_0_[13] }),
        .O({\NLW_retrycntr_reg[15]_i_6__1_O_UNCONNECTED [3],\retrycntr_reg[15]_i_6__1_n_5 ,\retrycntr_reg[15]_i_6__1_n_6 ,\retrycntr_reg[15]_i_6__1_n_7 }),
        .S({1'b0,\retrycntr[15]_i_7__1_n_0 ,\retrycntr[15]_i_8__1_n_0 ,\retrycntr[15]_i_9__1_n_0 }));
  FDPE \retrycntr_reg[1] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[1]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[1] ));
  FDPE \retrycntr_reg[2] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[2]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[2] ));
  FDPE \retrycntr_reg[3] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[3]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[3] ));
  FDPE \retrycntr_reg[4] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[4]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [0]),
        .Q(\retrycntr_reg_n_0_[4] ));
  CARRY4 \retrycntr_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\retrycntr_reg[4]_i_2__1_n_0 ,\retrycntr_reg[4]_i_2__1_n_1 ,\retrycntr_reg[4]_i_2__1_n_2 ,\retrycntr_reg[4]_i_2__1_n_3 }),
        .CYINIT(\retrycntr_reg_n_0_[0] ),
        .DI({\retrycntr_reg_n_0_[4] ,\retrycntr_reg_n_0_[3] ,\retrycntr_reg_n_0_[2] ,\retrycntr_reg_n_0_[1] }),
        .O({\retrycntr_reg[4]_i_2__1_n_4 ,\retrycntr_reg[4]_i_2__1_n_5 ,\retrycntr_reg[4]_i_2__1_n_6 ,\retrycntr_reg[4]_i_2__1_n_7 }),
        .S({\retrycntr[4]_i_3__1_n_0 ,\retrycntr[4]_i_4__1_n_0 ,\retrycntr[4]_i_5__1_n_0 ,\retrycntr[4]_i_6__1_n_0 }));
  FDPE \retrycntr_reg[5] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[5]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[5] ));
  FDPE \retrycntr_reg[6] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[6]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[6] ));
  FDPE \retrycntr_reg[7] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[7]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[7] ));
  FDPE \retrycntr_reg[8] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[8]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[8] ));
  CARRY4 \retrycntr_reg[8]_i_2__1 
       (.CI(\retrycntr_reg[4]_i_2__1_n_0 ),
        .CO({\retrycntr_reg[8]_i_2__1_n_0 ,\retrycntr_reg[8]_i_2__1_n_1 ,\retrycntr_reg[8]_i_2__1_n_2 ,\retrycntr_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\retrycntr_reg_n_0_[8] ,\retrycntr_reg_n_0_[7] ,\retrycntr_reg_n_0_[6] ,\retrycntr_reg_n_0_[5] }),
        .O({\retrycntr_reg[8]_i_2__1_n_4 ,\retrycntr_reg[8]_i_2__1_n_5 ,\retrycntr_reg[8]_i_2__1_n_6 ,\retrycntr_reg[8]_i_2__1_n_7 }),
        .S({\retrycntr[8]_i_3__1_n_0 ,\retrycntr[8]_i_4__1_n_0 ,\retrycntr[8]_i_5__1_n_0 ,\retrycntr[8]_i_6__1_n_0 }));
  FDPE \retrycntr_reg[9] 
       (.C(vita_clk),
        .CE(retrycntr),
        .D(\retrycntr[9]_i_1__1_n_0 ),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(\retrycntr_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \selector[0]_i_1__1 
       (.I0(\serdesseqstate_reg[0]_2 ),
        .I1(\selector_reg[0]_0 ),
        .O(\selector[0]_i_1__1_n_0 ));
  FDCE \selector_reg[0] 
       (.C(vita_clk),
        .CE(selector),
        .CLR(\slv_reg4_reg[0]_rep__4 ),
        .D(\selector[0]_i_1__1_n_0 ),
        .Q(\selector_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hF433F400)) 
    \serdesseqstate[0]_i_1__1 
       (.I0(\serdesseqstate_reg[0]_0 ),
        .I1(\serdesseqstate_reg[0]_1 ),
        .I2(busy_align_i),
        .I3(\serdesseqstate_reg[0]_2 ),
        .I4(\slv_reg4_reg[2]_1 [1]),
        .O(\serdesseqstate[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \serdesseqstate[1]_i_1__1 
       (.I0(\serdesseqstate_reg[0]_1 ),
        .I1(busy_align_i),
        .I2(\serdesseqstate_reg[0]_2 ),
        .O(\serdesseqstate[1]_i_1__1_n_0 ));
  FDCE \serdesseqstate_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\serdesseqstate[0]_i_1__1_n_0 ),
        .Q(\serdesseqstate_reg[0]_1 ));
  FDCE \serdesseqstate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\serdesseqstate[1]_i_1__1_n_0 ),
        .Q(\serdesseqstate_reg[0]_2 ));
  FDCE start_align_i_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(selector),
        .Q(start_align_i));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    start_handshake_i_1__1
       (.I0(start_handshake_i_2__1_n_0),
        .I1(Q[3]),
        .I2(start_handshake_i_3__1_n_0),
        .O(start_handshake));
  LUT6 #(
    .INIT(64'h000000008A8A8A88)) 
    start_handshake_i_2__1
       (.I0(start_handshake_i_4__1_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(start_align_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(start_handshake_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h031F5F3F00005000)) 
    start_handshake_i_3__1
       (.I0(CO),
        .I1(p_0_in20_in),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(end_handshake),
        .O(start_handshake_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF5F55F557777)) 
    start_handshake_i_4__1
       (.I0(Q[2]),
        .I1(p_0_in__0),
        .I2(p_0_in20_in),
        .I3(end_handshake),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(start_handshake_i_4__1_n_0));
  FDCE start_handshake_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(start_handshake),
        .Q(\handshakestate_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \windowcount[0]_i_1__1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .O(\windowcount[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \windowcount[1]_i_1__1 
       (.I0(\windowcount_reg_n_0_[0] ),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(Q[3]),
        .O(\windowcount[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \windowcount[2]_i_1__1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[1] ),
        .I2(\windowcount_reg_n_0_[0] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .O(\windowcount[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \windowcount[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[2] ),
        .I4(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \windowcount[4]_i_1__1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[4] ),
        .O(\windowcount[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \windowcount[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\windowcount[5]_i_2__1_n_0 ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[0] ),
        .I4(\windowcount_reg_n_0_[4] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \windowcount[5]_i_2__1 
       (.I0(\windowcount_reg_n_0_[2] ),
        .I1(\windowcount_reg_n_0_[3] ),
        .O(\windowcount[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \windowcount[6]_i_1__1 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5__1_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .O(\windowcount[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \windowcount[7]_i_1__1 
       (.I0(Q[3]),
        .I1(\windowcount[9]_i_5__1_n_0 ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount_reg_n_0_[7] ),
        .O(\windowcount[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \windowcount[8]_i_1__1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[7] ),
        .I2(\windowcount_reg_n_0_[6] ),
        .I3(\windowcount[9]_i_5__1_n_0 ),
        .I4(\windowcount_reg_n_0_[8] ),
        .O(\windowcount[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F880088)) 
    \windowcount[9]_i_1__1 
       (.I0(\windowcount[9]_i_3__1_n_0 ),
        .I1(start_align_i),
        .I2(\windowcount[9]_i_4__1_n_0 ),
        .I3(Q[3]),
        .I4(end_handshake),
        .I5(Q[2]),
        .O(windowcount));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \windowcount[9]_i_2__1 
       (.I0(Q[3]),
        .I1(\windowcount_reg_n_0_[8] ),
        .I2(\windowcount[9]_i_5__1_n_0 ),
        .I3(\windowcount_reg_n_0_[6] ),
        .I4(\windowcount_reg_n_0_[7] ),
        .I5(\windowcount_reg_n_0_[9] ),
        .O(\windowcount[9]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \windowcount[9]_i_3__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\windowcount[9]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFEE0FFF)) 
    \windowcount[9]_i_4__1 
       (.I0(p_0_in12_in),
        .I1(eqOp0_out),
        .I2(p_0_in20_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\windowcount[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \windowcount[9]_i_5__1 
       (.I0(\windowcount_reg_n_0_[4] ),
        .I1(\windowcount_reg_n_0_[0] ),
        .I2(\windowcount_reg_n_0_[1] ),
        .I3(\windowcount_reg_n_0_[3] ),
        .I4(\windowcount_reg_n_0_[2] ),
        .I5(\windowcount_reg_n_0_[5] ),
        .O(\windowcount[9]_i_5__1_n_0 ));
  FDCE \windowcount_reg[0] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[0]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[0] ));
  FDCE \windowcount_reg[1] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[1]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[1] ));
  FDCE \windowcount_reg[2] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[2]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[2] ));
  FDCE \windowcount_reg[3] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[3]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[3] ));
  FDCE \windowcount_reg[4] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[4]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[4] ));
  FDCE \windowcount_reg[5] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[5]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[5] ));
  FDCE \windowcount_reg[6] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[6]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[6] ));
  FDCE \windowcount_reg[7] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[7]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[7] ));
  FDCE \windowcount_reg[8] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[8]_i_1__1_n_0 ),
        .Q(\windowcount_reg_n_0_[8] ));
  FDCE \windowcount_reg[9] 
       (.C(vita_clk),
        .CE(windowcount),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(\windowcount[9]_i_2__1_n_0 ),
        .Q(\windowcount_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "iserdes_core" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_core
   (D,
    PAR_DATAIN,
    out,
    io_vita_data_p,
    io_vita_data_n,
    CLKDIV,
    \nomuxgen.IODELAY_CE_reg[0] ,
    \nomuxgen.IODELAY_INC_reg[0] ,
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ,
    \nomuxgen.ISERDES_BITSLIP_reg[0] ,
    CLK,
    CLKB,
    vita_clk,
    Q,
    FIFO_RESET,
    FIFO_WREN);
  output [9:0]D;
  output [9:0]PAR_DATAIN;
  output out;
  input [0:0]io_vita_data_p;
  input [0:0]io_vita_data_n;
  input CLKDIV;
  input \nomuxgen.IODELAY_CE_reg[0] ;
  input \nomuxgen.IODELAY_INC_reg[0] ;
  input \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  input \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input FIFO_RESET;
  input [0:0]FIFO_WREN;

  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire [9:0]D;
  (* RTL_KEEP = "yes" *) (* S *) wire FIFO_FULL;
  wire FIFO_RESET;
  wire [0:0]FIFO_WREN;
  wire [9:0]PAR_DATAIN;
  wire [0:0]Q;
  wire SHIFT_TO_SLAVE1;
  wire SHIFT_TO_SLAVE2;
  wire SerialIn;
  wire SerialIoDelayOut;
  wire [0:0]io_vita_data_n;
  wire [0:0]io_vita_data_p;
  wire \nomuxgen.IODELAY_CE_reg[0] ;
  wire \nomuxgen.IODELAY_INC_reg[0] ;
  wire \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  wire \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  (* RTL_KEEP = "yes" *) (* S *) wire out;
  wire vita_clk;
  wire [4:0]\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ;
  wire [31:16]\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED ;
  wire [3:2]\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED ;
  wire [31:10]\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED ;
  wire [3:0]\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED ;

  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    IBUFDS_inst
       (.I(io_vita_data_p),
        .IB(io_vita_data_n),
        .O(SerialIn));
  (* box_type = "PRIMITIVE" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \IDELAY_K7_GEN.IDELAYE2_inst 
       (.C(CLKDIV),
        .CE(\nomuxgen.IODELAY_CE_reg[0] ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(SerialIoDelayOut),
        .IDATAIN(SerialIn),
        .INC(\nomuxgen.IODELAY_INC_reg[0] ),
        .LD(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \MASTER_ISERDES_K7_GEN.Master_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(SerialIoDelayOut),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(D[0]),
        .Q2(D[1]),
        .Q3(D[2]),
        .Q4(D[3]),
        .Q5(D[4]),
        .Q6(D[5]),
        .Q7(D[6]),
        .Q8(D[7]),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(SHIFT_TO_SLAVE1),
        .SHIFTOUT2(SHIFT_TO_SLAVE2));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("NONE"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("SLAVE"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(1'b0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ),
        .Q2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ),
        .Q3(D[8]),
        .Q4(D[9]),
        .Q5(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ),
        .Q6(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ),
        .Q7(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ),
        .Q8(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(SHIFT_TO_SLAVE1),
        .SHIFTIN2(SHIFT_TO_SLAVE2),
        .SHIFTOUT1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FIFO18" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(18),
    .DO_REG(1),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO18"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .SRVAL(36'h000000000)) 
    \fifogen.blockramgen.FIFO18_inst 
       (.ALMOSTEMPTY(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ),
        .DI({\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIP({\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DO({\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED [31:10],PAR_DATAIN}),
        .DOP(\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED [3:0]),
        .EMPTY(out),
        .FULL(FIFO_FULL),
        .RDCLK(vita_clk),
        .RDCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED [11:0]),
        .RDEN(Q),
        .RDERR(\NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(FIFO_RESET),
        .RSTREG(1'b0),
        .WRCLK(CLKDIV),
        .WRCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED [11:0]),
        .WREN(FIFO_WREN),
        .WRERR(\NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "iserdes_core" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_core_10
   (D,
    PAR_DATAIN,
    out,
    io_vita_data_p,
    io_vita_data_n,
    CLKDIV,
    \nomuxgen.IODELAY_CE_reg[0] ,
    \nomuxgen.IODELAY_INC_reg[0] ,
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ,
    \nomuxgen.ISERDES_BITSLIP_reg[0] ,
    CLK,
    CLKB,
    vita_clk,
    Q,
    FIFO_RESET,
    FIFO_WREN);
  output [9:0]D;
  output [9:0]PAR_DATAIN;
  output out;
  input [0:0]io_vita_data_p;
  input [0:0]io_vita_data_n;
  input CLKDIV;
  input \nomuxgen.IODELAY_CE_reg[0] ;
  input \nomuxgen.IODELAY_INC_reg[0] ;
  input \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  input \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input FIFO_RESET;
  input [0:0]FIFO_WREN;

  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire [9:0]D;
  (* RTL_KEEP = "yes" *) (* S *) wire FIFO_FULL;
  wire FIFO_RESET;
  wire [0:0]FIFO_WREN;
  wire [9:0]PAR_DATAIN;
  wire [0:0]Q;
  wire SHIFT_TO_SLAVE1;
  wire SHIFT_TO_SLAVE2;
  wire SerialIn;
  wire SerialIoDelayOut;
  wire [0:0]io_vita_data_n;
  wire [0:0]io_vita_data_p;
  wire \nomuxgen.IODELAY_CE_reg[0] ;
  wire \nomuxgen.IODELAY_INC_reg[0] ;
  wire \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  wire \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  (* RTL_KEEP = "yes" *) (* S *) wire out;
  wire vita_clk;
  wire [4:0]\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ;
  wire [31:16]\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED ;
  wire [3:2]\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED ;
  wire [31:10]\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED ;
  wire [3:0]\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED ;

  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    IBUFDS_inst
       (.I(io_vita_data_p),
        .IB(io_vita_data_n),
        .O(SerialIn));
  (* box_type = "PRIMITIVE" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \IDELAY_K7_GEN.IDELAYE2_inst 
       (.C(CLKDIV),
        .CE(\nomuxgen.IODELAY_CE_reg[0] ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(SerialIoDelayOut),
        .IDATAIN(SerialIn),
        .INC(\nomuxgen.IODELAY_INC_reg[0] ),
        .LD(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \MASTER_ISERDES_K7_GEN.Master_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(SerialIoDelayOut),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(D[0]),
        .Q2(D[1]),
        .Q3(D[2]),
        .Q4(D[3]),
        .Q5(D[4]),
        .Q6(D[5]),
        .Q7(D[6]),
        .Q8(D[7]),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(SHIFT_TO_SLAVE1),
        .SHIFTOUT2(SHIFT_TO_SLAVE2));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("NONE"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("SLAVE"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(1'b0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ),
        .Q2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ),
        .Q3(D[8]),
        .Q4(D[9]),
        .Q5(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ),
        .Q6(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ),
        .Q7(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ),
        .Q8(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(SHIFT_TO_SLAVE1),
        .SHIFTIN2(SHIFT_TO_SLAVE2),
        .SHIFTOUT1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FIFO18" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(18),
    .DO_REG(1),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO18"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .SRVAL(36'h000000000)) 
    \fifogen.blockramgen.FIFO18_inst 
       (.ALMOSTEMPTY(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ),
        .DI({\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIP({\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DO({\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED [31:10],PAR_DATAIN}),
        .DOP(\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED [3:0]),
        .EMPTY(out),
        .FULL(FIFO_FULL),
        .RDCLK(vita_clk),
        .RDCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED [11:0]),
        .RDEN(Q),
        .RDERR(\NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(FIFO_RESET),
        .RSTREG(1'b0),
        .WRCLK(CLKDIV),
        .WRCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED [11:0]),
        .WREN(FIFO_WREN),
        .WRERR(\NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "iserdes_core" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_core_14
   (D,
    PAR_DATAIN,
    \PAR_DATAOUT_reg[39] ,
    E,
    io_vita_data_p,
    io_vita_data_n,
    CLKDIV,
    \nomuxgen.IODELAY_CE_reg[0] ,
    \nomuxgen.IODELAY_INC_reg[0] ,
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ,
    \nomuxgen.ISERDES_BITSLIP_reg[0] ,
    CLK,
    CLKB,
    vita_clk,
    Q,
    FIFO_RESET,
    FIFO_WREN,
    \slv_reg8_reg[0] ,
    out,
    \enpipe_reg[4] ,
    \enpipe_reg[4]_0 ,
    \enpipe_reg[4]_1 );
  output [9:0]D;
  output [9:0]PAR_DATAIN;
  output \PAR_DATAOUT_reg[39] ;
  output [0:0]E;
  input [0:0]io_vita_data_p;
  input [0:0]io_vita_data_n;
  input CLKDIV;
  input \nomuxgen.IODELAY_CE_reg[0] ;
  input \nomuxgen.IODELAY_INC_reg[0] ;
  input \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  input \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input FIFO_RESET;
  input [0:0]FIFO_WREN;
  input [0:0]\slv_reg8_reg[0] ;
  input out;
  input \enpipe_reg[4] ;
  input \enpipe_reg[4]_0 ;
  input \enpipe_reg[4]_1 ;

  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire [9:0]D;
  wire [0:0]E;
  (* RTL_KEEP = "yes" *) (* S *) wire FIFO_EMPTY33_out;
  (* RTL_KEEP = "yes" *) (* S *) wire FIFO_FULL;
  wire FIFO_RESET;
  wire [0:0]FIFO_WREN;
  wire [9:0]PAR_DATAIN;
  wire \PAR_DATAOUT_reg[39] ;
  wire [0:0]Q;
  wire SHIFT_TO_SLAVE1;
  wire SHIFT_TO_SLAVE2;
  wire SerialIn;
  wire SerialIoDelayOut;
  wire \enpipe_reg[4] ;
  wire \enpipe_reg[4]_0 ;
  wire \enpipe_reg[4]_1 ;
  wire [0:0]io_vita_data_n;
  wire [0:0]io_vita_data_p;
  wire \nomuxgen.IODELAY_CE_reg[0] ;
  wire \nomuxgen.IODELAY_INC_reg[0] ;
  wire \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  wire \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  wire out;
  wire [0:0]\slv_reg8_reg[0] ;
  wire vita_clk;
  wire [4:0]\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ;
  wire [31:16]\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED ;
  wire [3:2]\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED ;
  wire [31:10]\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED ;
  wire [3:0]\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \DataDelayPipe_reg[3][39]_srl4_i_1 
       (.I0(\slv_reg8_reg[0] ),
        .I1(FIFO_EMPTY33_out),
        .I2(out),
        .I3(\enpipe_reg[4] ),
        .I4(\enpipe_reg[4]_0 ),
        .I5(\enpipe_reg[4]_1 ),
        .O(\PAR_DATAOUT_reg[39] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DataValidPipe[0]_i_1 
       (.I0(FIFO_EMPTY33_out),
        .I1(out),
        .I2(\enpipe_reg[4] ),
        .I3(\enpipe_reg[4]_0 ),
        .I4(\enpipe_reg[4]_1 ),
        .O(E));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    IBUFDS_inst
       (.I(io_vita_data_p),
        .IB(io_vita_data_n),
        .O(SerialIn));
  (* box_type = "PRIMITIVE" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \IDELAY_K7_GEN.IDELAYE2_inst 
       (.C(CLKDIV),
        .CE(\nomuxgen.IODELAY_CE_reg[0] ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(SerialIoDelayOut),
        .IDATAIN(SerialIn),
        .INC(\nomuxgen.IODELAY_INC_reg[0] ),
        .LD(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \MASTER_ISERDES_K7_GEN.Master_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(SerialIoDelayOut),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(D[0]),
        .Q2(D[1]),
        .Q3(D[2]),
        .Q4(D[3]),
        .Q5(D[4]),
        .Q6(D[5]),
        .Q7(D[6]),
        .Q8(D[7]),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(SHIFT_TO_SLAVE1),
        .SHIFTOUT2(SHIFT_TO_SLAVE2));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("NONE"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("SLAVE"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(1'b0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ),
        .Q2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ),
        .Q3(D[8]),
        .Q4(D[9]),
        .Q5(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ),
        .Q6(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ),
        .Q7(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ),
        .Q8(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(SHIFT_TO_SLAVE1),
        .SHIFTIN2(SHIFT_TO_SLAVE2),
        .SHIFTOUT1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FIFO18" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(18),
    .DO_REG(1),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO18"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .SRVAL(36'h000000000)) 
    \fifogen.blockramgen.FIFO18_inst 
       (.ALMOSTEMPTY(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ),
        .DI({\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIP({\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DO({\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED [31:10],PAR_DATAIN}),
        .DOP(\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED [3:0]),
        .EMPTY(FIFO_EMPTY33_out),
        .FULL(FIFO_FULL),
        .RDCLK(vita_clk),
        .RDCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED [11:0]),
        .RDEN(Q),
        .RDERR(\NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(FIFO_RESET),
        .RSTREG(1'b0),
        .WRCLK(CLKDIV),
        .WRCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED [11:0]),
        .WREN(FIFO_WREN),
        .WRERR(\NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "iserdes_core" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_core_18
   (D,
    PAR_DATAIN,
    out,
    io_vita_sync_p,
    io_vita_sync_n,
    CLKDIV,
    \nomuxgen.IODELAY_CE_reg[0] ,
    \nomuxgen.IODELAY_INC_reg[0] ,
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ,
    \nomuxgen.ISERDES_BITSLIP_reg[0] ,
    CLK,
    CLKB,
    vita_clk,
    Q,
    FIFO_RESET,
    FIFO_WREN);
  output [9:0]D;
  output [9:0]PAR_DATAIN;
  output out;
  input io_vita_sync_p;
  input io_vita_sync_n;
  input CLKDIV;
  input \nomuxgen.IODELAY_CE_reg[0] ;
  input \nomuxgen.IODELAY_INC_reg[0] ;
  input \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  input \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input FIFO_RESET;
  input [0:0]FIFO_WREN;

  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire [9:0]D;
  (* RTL_KEEP = "yes" *) (* S *) wire FIFO_FULL;
  wire FIFO_RESET;
  wire [0:0]FIFO_WREN;
  wire [9:0]PAR_DATAIN;
  wire [0:0]Q;
  wire SHIFT_TO_SLAVE1;
  wire SHIFT_TO_SLAVE2;
  wire SerialIn;
  wire SerialIoDelayOut;
  wire io_vita_sync_n;
  wire io_vita_sync_p;
  wire \nomuxgen.IODELAY_CE_reg[0] ;
  wire \nomuxgen.IODELAY_INC_reg[0] ;
  wire \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  wire \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  (* RTL_KEEP = "yes" *) (* S *) wire out;
  wire vita_clk;
  wire [4:0]\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ;
  wire [31:16]\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED ;
  wire [3:2]\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED ;
  wire [31:10]\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED ;
  wire [3:0]\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED ;

  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    IBUFDS_inst
       (.I(io_vita_sync_p),
        .IB(io_vita_sync_n),
        .O(SerialIn));
  (* box_type = "PRIMITIVE" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \IDELAY_K7_GEN.IDELAYE2_inst 
       (.C(CLKDIV),
        .CE(\nomuxgen.IODELAY_CE_reg[0] ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(SerialIoDelayOut),
        .IDATAIN(SerialIn),
        .INC(\nomuxgen.IODELAY_INC_reg[0] ),
        .LD(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \MASTER_ISERDES_K7_GEN.Master_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(SerialIoDelayOut),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(D[0]),
        .Q2(D[1]),
        .Q3(D[2]),
        .Q4(D[3]),
        .Q5(D[4]),
        .Q6(D[5]),
        .Q7(D[6]),
        .Q8(D[7]),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(SHIFT_TO_SLAVE1),
        .SHIFTOUT2(SHIFT_TO_SLAVE2));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("NONE"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("SLAVE"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(1'b0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ),
        .Q2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ),
        .Q3(D[8]),
        .Q4(D[9]),
        .Q5(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ),
        .Q6(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ),
        .Q7(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ),
        .Q8(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(SHIFT_TO_SLAVE1),
        .SHIFTIN2(SHIFT_TO_SLAVE2),
        .SHIFTOUT1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FIFO18" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(18),
    .DO_REG(1),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO18"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .SRVAL(36'h000000000)) 
    \fifogen.blockramgen.FIFO18_inst 
       (.ALMOSTEMPTY(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ),
        .DI({\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIP({\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DO({\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED [31:10],PAR_DATAIN}),
        .DOP(\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED [3:0]),
        .EMPTY(out),
        .FULL(FIFO_FULL),
        .RDCLK(vita_clk),
        .RDCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED [11:0]),
        .RDEN(Q),
        .RDERR(\NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(FIFO_RESET),
        .RSTREG(1'b0),
        .WRCLK(CLKDIV),
        .WRCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED [11:0]),
        .WREN(FIFO_WREN),
        .WRERR(\NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "iserdes_core" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_core_6
   (D,
    PAR_DATAIN,
    out,
    io_vita_data_p,
    io_vita_data_n,
    CLKDIV,
    \nomuxgen.IODELAY_CE_reg[0] ,
    \nomuxgen.IODELAY_INC_reg[0] ,
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ,
    \nomuxgen.ISERDES_BITSLIP_reg[0] ,
    CLK,
    CLKB,
    vita_clk,
    Q,
    FIFO_RESET,
    FIFO_WREN);
  output [9:0]D;
  output [9:0]PAR_DATAIN;
  output out;
  input [0:0]io_vita_data_p;
  input [0:0]io_vita_data_n;
  input CLKDIV;
  input \nomuxgen.IODELAY_CE_reg[0] ;
  input \nomuxgen.IODELAY_INC_reg[0] ;
  input \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  input \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input FIFO_RESET;
  input [0:0]FIFO_WREN;

  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire [9:0]D;
  (* RTL_KEEP = "yes" *) (* S *) wire FIFO_FULL;
  wire FIFO_RESET;
  wire [0:0]FIFO_WREN;
  wire [9:0]PAR_DATAIN;
  wire [0:0]Q;
  wire SHIFT_TO_SLAVE1;
  wire SHIFT_TO_SLAVE2;
  wire SerialIn;
  wire SerialIoDelayOut;
  wire [0:0]io_vita_data_n;
  wire [0:0]io_vita_data_p;
  wire \nomuxgen.IODELAY_CE_reg[0] ;
  wire \nomuxgen.IODELAY_INC_reg[0] ;
  wire \nomuxgen.IODELAY_ISERDES_RESET_reg[0] ;
  wire \nomuxgen.ISERDES_BITSLIP_reg[0] ;
  (* RTL_KEEP = "yes" *) (* S *) wire out;
  wire vita_clk;
  wire [4:0]\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ;
  wire \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ;
  wire [31:16]\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED ;
  wire [3:2]\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED ;
  wire [31:10]\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED ;
  wire [3:0]\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED ;
  wire [11:0]\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED ;

  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    IBUFDS_inst
       (.I(io_vita_data_p),
        .IB(io_vita_data_n),
        .O(SerialIn));
  (* box_type = "PRIMITIVE" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \IDELAY_K7_GEN.IDELAYE2_inst 
       (.C(CLKDIV),
        .CE(\nomuxgen.IODELAY_CE_reg[0] ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(SerialIoDelayOut),
        .IDATAIN(SerialIn),
        .INC(\nomuxgen.IODELAY_INC_reg[0] ),
        .LD(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \MASTER_ISERDES_K7_GEN.Master_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(SerialIoDelayOut),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(D[0]),
        .Q2(D[1]),
        .Q3(D[2]),
        .Q4(D[3]),
        .Q5(D[4]),
        .Q6(D[5]),
        .Q7(D[6]),
        .Q8(D[7]),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(SHIFT_TO_SLAVE1),
        .SHIFTOUT2(SHIFT_TO_SLAVE2));
  (* box_type = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("NONE"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("SLAVE"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes 
       (.BITSLIP(\nomuxgen.ISERDES_BITSLIP_reg[0] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(1'b0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED ),
        .Q2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED ),
        .Q3(D[8]),
        .Q4(D[9]),
        .Q5(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED ),
        .Q6(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED ),
        .Q7(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED ),
        .Q8(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED ),
        .RST(\nomuxgen.IODELAY_ISERDES_RESET_reg[0] ),
        .SHIFTIN1(SHIFT_TO_SLAVE1),
        .SHIFTIN2(SHIFT_TO_SLAVE2),
        .SHIFTOUT1(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FIFO18" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(18),
    .DO_REG(1),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO18"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .SRVAL(36'h000000000)) 
    \fifogen.blockramgen.FIFO18_inst 
       (.ALMOSTEMPTY(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED ),
        .DI({\NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIP({\NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DO({\NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED [31:10],PAR_DATAIN}),
        .DOP(\NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED [3:0]),
        .EMPTY(out),
        .FULL(FIFO_FULL),
        .RDCLK(vita_clk),
        .RDCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED [11:0]),
        .RDEN(Q),
        .RDERR(\NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(FIFO_RESET),
        .RSTREG(1'b0),
        .WRCLK(CLKDIV),
        .WRCOUNT(\NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED [11:0]),
        .WREN(FIFO_WREN),
        .WRERR(\NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "iserdes_datadeser" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_datadeser
   (PAR_DATAIN,
    out,
    FIFO_WREN_r,
    ALIGN_BUSY53_out,
    SAMPLEINOTHERBIT,
    SAMPLEINLASTBIT,
    SAMPLEINFIRSTBIT,
    CTRL_SAMPLEINFIRSTBIT_i_reg,
    CTRL_DATA,
    CTRL_SAMPLEINLASTBIT_i_reg,
    E,
    io_vita_sync_p,
    io_vita_sync_n,
    CLKDIV,
    CLK,
    CLKB,
    vita_clk,
    Q,
    \slv_reg4_reg[0]_rep__6 ,
    FIFO_WREN_c,
    AS,
    AR,
    \slv_reg4_reg[2] ,
    \slv_reg5_reg[9] ,
    \slv_reg6_reg[9] ,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    S,
    \compare_reg[7][9] ,
    \compare_reg[3][9] ,
    DELAY_WREN_c,
    \slv_reg4_reg[0]_rep );
  output [9:0]PAR_DATAIN;
  output out;
  output FIFO_WREN_r;
  output ALIGN_BUSY53_out;
  output SAMPLEINOTHERBIT;
  output SAMPLEINLASTBIT;
  output SAMPLEINFIRSTBIT;
  output [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg;
  output [5:0]CTRL_DATA;
  output CTRL_SAMPLEINLASTBIT_i_reg;
  output [0:0]E;
  input io_vita_sync_p;
  input io_vita_sync_n;
  input CLKDIV;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input [1:0]\slv_reg4_reg[0]_rep__6 ;
  input FIFO_WREN_c;
  input [0:0]AS;
  input [1:0]AR;
  input [1:0]\slv_reg4_reg[2] ;
  input [9:0]\slv_reg5_reg[9] ;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\compare_reg[9]_0 ;
  input [0:0]\compare_reg[8]_1 ;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input [1:0]S;
  input \compare_reg[7][9] ;
  input \compare_reg[3][9] ;
  input DELAY_WREN_c;
  input \slv_reg4_reg[0]_rep ;

  wire ACK;
  wire ALIGN_BUSY53_out;
  wire ALIGN_BUSY_i_1_n_0;
  wire [1:0]AR;
  wire [0:0]AS;
  wire Ack_int_i_1_n_0;
  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_1_n_0;
  wire CTRL_CE;
  wire CTRL_CE_i_1_n_0;
  wire [5:0]CTRL_DATA;
  wire \CTRL_DATA[9]_i_1_n_0 ;
  wire [9:6]CTRL_DATA_0;
  wire CTRL_FIFO_RESET;
  wire CTRL_FIFO_RESET_i_1_n_0;
  wire CTRL_INC;
  wire CTRL_INC_i_1_n_0;
  wire CTRL_RESET;
  wire CTRL_RESET_i_1_n_0;
  wire \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0;
  wire [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg;
  wire \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_i_1_n_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg;
  wire \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_i_1_n_0;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_WREN_SYNC;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire IODELAY_ISERDES_RESET_i_1_n_0;
  wire [9:0]ISERDES_DATA;
  wire [9:0]PAR_DATAIN;
  wire [0:0]Q;
  wire REQ;
  wire REQ_i_1_n_0;
  wire [1:0]S;
  wire SAMPLEINFIRSTBIT;
  wire SAMPLEINLASTBIT;
  wire SAMPLEINOTHERBIT;
  wire SYNC_BITSLIP;
  wire SYNC_CE;
  wire SYNC_INC;
  wire SYNC_RESET;
  wire busy_align_i;
  wire busy_align_i_i_1_n_0;
  wire cb_n_17;
  wire cb_n_2;
  wire cb_n_20;
  wire cb_n_21;
  wire cb_n_22;
  wire cb_n_23;
  wire cb_n_24;
  wire cb_n_28;
  wire cb_n_29;
  wire cb_n_3;
  wire cb_n_30;
  wire cb_n_31;
  wire cb_n_32;
  wire cb_n_33;
  wire cb_n_36;
  wire cb_n_38;
  wire cb_n_39;
  wire cb_n_40;
  wire cb_n_41;
  wire cb_n_42;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire \compare_reg[3][9] ;
  wire \compare_reg[7][9] ;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [9:0]edge_int;
  wire edge_int_or;
  wire edge_int_or_i_1_n_0;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_1_n_0;
  wire end_handshake;
  wire eqOp18_in;
  wire im_n_0;
  wire im_n_1;
  wire im_n_2;
  wire im_n_3;
  wire io_vita_sync_n;
  wire io_vita_sync_p;
  wire \iserdesgen[0].ic_n_0 ;
  wire \iserdesgen[0].ic_n_1 ;
  wire \iserdesgen[0].ic_n_2 ;
  wire \iserdesgen[0].ic_n_3 ;
  wire \iserdesgen[0].ic_n_4 ;
  wire \iserdesgen[0].ic_n_5 ;
  wire \iserdesgen[0].ic_n_6 ;
  wire \iserdesgen[0].ic_n_7 ;
  wire \iserdesgen[0].ic_n_8 ;
  wire \iserdesgen[0].ic_n_9 ;
  wire out;
  wire p_0_in;
  wire p_0_in22_in;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [1:0]\slv_reg4_reg[0]_rep__6 ;
  wire [1:0]\slv_reg4_reg[2] ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire ss_n_31;
  wire ss_n_34;
  wire ss_n_35;
  wire ss_n_37;
  wire ss_n_7;
  wire ss_n_9;
  wire start_align_i;
  wire vita_clk;

  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    ALIGN_BUSY_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_39),
        .I3(cb_n_38),
        .I4(p_0_in22_in),
        .I5(ALIGN_BUSY53_out),
        .O(ALIGN_BUSY_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCF0808)) 
    Ack_int_i_1
       (.I0(p_1_in),
        .I1(ss_n_35),
        .I2(ss_n_34),
        .I3(p_0_in),
        .I4(ss_n_7),
        .O(Ack_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    CTRL_BITSLIP_i_1
       (.I0(cb_n_22),
        .I1(cb_n_23),
        .I2(end_handshake),
        .I3(cb_n_36),
        .I4(CTRL_BITSLIP),
        .O(CTRL_BITSLIP_i_1_n_0));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    CTRL_CE_i_1
       (.I0(cb_n_30),
        .I1(cb_n_28),
        .I2(cb_n_20),
        .I3(cb_n_21),
        .I4(cb_n_33),
        .I5(CTRL_CE),
        .O(CTRL_CE_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \CTRL_DATA[9]_i_1 
       (.I0(ss_n_37),
        .I1(REQ),
        .O(\CTRL_DATA[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    CTRL_FIFO_RESET_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_39),
        .I3(cb_n_38),
        .I4(p_0_in22_in),
        .I5(CTRL_FIFO_RESET),
        .O(CTRL_FIFO_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    CTRL_INC_i_1
       (.I0(cb_n_29),
        .I1(cb_n_20),
        .I2(cb_n_21),
        .I3(cb_n_30),
        .I4(cb_n_33),
        .I5(CTRL_INC),
        .O(CTRL_INC_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    CTRL_RESET_i_1
       (.I0(cb_n_31),
        .I1(cb_n_32),
        .I2(cb_n_33),
        .I3(CTRL_RESET),
        .O(CTRL_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINFIRSTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINFIRSTBIT),
        .O(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_1
       (.I0(cb_n_24),
        .I1(cb_n_21),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg[0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINFIRSTBIT_i),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINLASTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINLASTBIT_i),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINLASTBIT),
        .O(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    CTRL_SAMPLEINLASTBIT_i_i_1
       (.I0(cb_n_24),
        .I1(cb_n_21),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg[0]),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINLASTBIT_i),
        .O(CTRL_SAMPLEINLASTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINOTHERBIT[0]_i_1 
       (.I0(cb_n_17),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINOTHERBIT),
        .O(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    CTRL_SAMPLEINOTHERBIT_i_i_1
       (.I0(cb_n_21),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I2(cb_n_24),
        .I3(CTRL_SAMPLEINOTHERBIT_i),
        .I4(cb_n_17),
        .O(CTRL_SAMPLEINOTHERBIT_i_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    IODELAY_ISERDES_RESET_i_1
       (.I0(CTRL_RESET),
        .I1(p_0_in),
        .I2(ss_n_35),
        .I3(ss_n_34),
        .I4(SYNC_RESET),
        .O(IODELAY_ISERDES_RESET_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF770030)) 
    REQ_i_1
       (.I0(ACK),
        .I1(cb_n_41),
        .I2(cb_n_2),
        .I3(cb_n_42),
        .I4(REQ),
        .O(REQ_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    busy_align_i_i_1
       (.I0(start_align_i),
        .I1(cb_n_20),
        .I2(cb_n_21),
        .I3(cb_n_23),
        .I4(cb_n_22),
        .I5(busy_align_i),
        .O(busy_align_i_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_control_16 cb
       (.ACK(ACK),
        .ACK_reg(REQ_i_1_n_0),
        .ALIGN_BUSY53_out(ALIGN_BUSY53_out),
        .AR({AR[0],AS}),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_BITSLIP_reg_0(cb_n_36),
        .CTRL_CE(CTRL_CE),
        .CTRL_CE_reg_0(cb_n_28),
        .CTRL_DATA({CTRL_DATA_0,CTRL_DATA}),
        .\CTRL_DATA_reg[6] ({ss_n_31,S}),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_INC_reg_0(cb_n_29),
        .CTRL_INC_reg_1(cb_n_30),
        .CTRL_RESET(CTRL_RESET),
        .CTRL_RESET_reg_0(cb_n_31),
        .CTRL_RESET_reg_1(cb_n_32),
        .CTRL_RESET_reg_2(cb_n_33),
        .CTRL_RESET_reg_3(CTRL_RESET_i_1_n_0),
        .CTRL_SAMPLEINFIRSTBIT_i(CTRL_SAMPLEINFIRSTBIT_i),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_0(CTRL_SAMPLEINFIRSTBIT_i_reg),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_1(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINLASTBIT_i(CTRL_SAMPLEINLASTBIT_i),
        .CTRL_SAMPLEINLASTBIT_i_reg_0(cb_n_24),
        .CTRL_SAMPLEINLASTBIT_i_reg_1(CTRL_SAMPLEINLASTBIT_i_reg),
        .CTRL_SAMPLEINLASTBIT_i_reg_2(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINOTHERBIT_i(CTRL_SAMPLEINOTHERBIT_i),
        .CTRL_SAMPLEINOTHERBIT_i_reg_0(cb_n_17),
        .CTRL_SAMPLEINOTHERBIT_i_reg_1(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ),
        .D(edge_int),
        .\GenCntr_reg[1]_0 (cb_n_40),
        .Q({cb_n_20,cb_n_21,cb_n_22,cb_n_23}),
        .REQ(REQ),
        .S(ss_n_9),
        .SAMPLEINFIRSTBIT(SAMPLEINFIRSTBIT),
        .SAMPLEINLASTBIT(SAMPLEINLASTBIT),
        .SAMPLEINOTHERBIT(SAMPLEINOTHERBIT),
        .\alignstate_reg[1]_0 (CTRL_BITSLIP_i_1_n_0),
        .\alignstate_reg[2]_0 (CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_1 (CTRL_SAMPLEINLASTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_2 (CTRL_SAMPLEINOTHERBIT_i_i_1_n_0),
        .\alignstate_reg[3]_0 (CTRL_INC_i_1_n_0),
        .\alignstate_reg[3]_1 (CTRL_CE_i_1_n_0),
        .busy_align_i(busy_align_i),
        .\compare_reg[3][9] (\compare_reg[3][9] ),
        .\compare_reg[7][9] (\compare_reg[7][9] ),
        .\compare_reg[8]_1 (\compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\compare_reg[9]_0 ),
        .edge_int_or(edge_int_or),
        .edge_int_or_reg_0(edge_int_or_i_1_n_0),
        .edge_tmp(edge_tmp),
        .end_handshake(end_handshake),
        .\handshakestate_reg[0]_0 (cb_n_2),
        .\handshakestate_reg[0]_1 (cb_n_41),
        .\handshakestate_reg[0]_2 (cb_n_42),
        .\selector_reg[0]_0 (cb_n_3),
        .\serdesseqstate_reg[0]_0 (p_0_in22_in),
        .\serdesseqstate_reg[0]_1 (cb_n_38),
        .\serdesseqstate_reg[0]_2 (cb_n_39),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 ),
        .\slv_reg4_reg[2] (ALIGN_BUSY_i_1_n_0),
        .\slv_reg4_reg[2]_0 (CTRL_FIFO_RESET_i_1_n_0),
        .\slv_reg4_reg[2]_1 (\slv_reg4_reg[2] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .start_align_i(start_align_i),
        .start_align_i_reg_0(busy_align_i_i_1_n_0),
        .start_handshake_reg_0(edge_tmp_i_1_n_0),
        .vita_clk(vita_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \datapipe[0][9]_i_1 
       (.I0(AS),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    edge_int_or_i_1
       (.I0(edge_int_or),
        .I1(cb_n_2),
        .I2(edge_tmp0),
        .O(edge_int_or_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    edge_tmp_i_1
       (.I0(edge_tmp0),
        .I1(cb_n_2),
        .O(edge_tmp_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_mux_17 im
       (.AS(AS),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q(ISERDES_DATA),
        .SYNC_RESET(SYNC_RESET),
        .\nomuxgen.SYNC_DATA_reg[0]_0 (im_n_0),
        .\nomuxgen.SYNC_DATA_reg[0]_1 (im_n_1),
        .\nomuxgen.SYNC_DATA_reg[0]_2 (im_n_2),
        .\nomuxgen.SYNC_DATA_reg[0]_3 (im_n_3),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 [1]));
  design_1_onsemi_vita_cam_0_0_iserdes_core_18 \iserdesgen[0].ic 
       (.CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .PAR_DATAIN(PAR_DATAIN),
        .Q(Q),
        .io_vita_sync_n(io_vita_sync_n),
        .io_vita_sync_p(io_vita_sync_p),
        .\nomuxgen.IODELAY_CE_reg[0] (im_n_2),
        .\nomuxgen.IODELAY_INC_reg[0] (im_n_1),
        .\nomuxgen.IODELAY_ISERDES_RESET_reg[0] (im_n_0),
        .\nomuxgen.ISERDES_BITSLIP_reg[0] (im_n_3),
        .out(out),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_sync_19 ss
       (.ACK(ACK),
        .AR({AR[0],AS}),
        .CLKDIV(CLKDIV),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_CE(CTRL_CE),
        .\CTRL_DATA_reg[9]_0 (ss_n_37),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_RESET_reg(IODELAY_ISERDES_RESET_i_1_n_0),
        .CTRL_SAMPLEINLASTBIT_i_reg(ss_n_31),
        .D(ss_n_7),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(E),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(FIFO_WREN_r),
        .\FSM_sequential_syncstate_reg[1]_0 (p_0_in),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q({CTRL_DATA_0,CTRL_DATA}),
        .REQ(REQ),
        .S(ss_n_9),
        .SAMPLEINFIRSTBIT(SAMPLEINFIRSTBIT),
        .SYNC_RESET(SYNC_RESET),
        .\WaitCntr_reg[2]_0 (Ack_int_i_1_n_0),
        .\compare_reg[0][9] (\compare_reg[0][9] ),
        .\compare_reg[1][9] (\compare_reg[1][9] ),
        .\compare_reg[2][9] (\compare_reg[2][9] ),
        .\edge_init_reg[9] (edge_int),
        .\edge_init_reg[9]_0 (cb_n_40),
        .edge_tmp(edge_tmp),
        .edge_tmp0(edge_tmp0),
        .\nomuxgen.SYNC_DATA_reg[9] (ISERDES_DATA),
        .out({ss_n_34,ss_n_35}),
        .p_1_in(p_1_in),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__2 (AR[1]),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 ),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\syncdatastate_reg[1]_0 (\CTRL_DATA[9]_i_1_n_0 ),
        .vita_clk(vita_clk));
endmodule

(* ORIG_REF_NAME = "iserdes_datadeser" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_datadeser_0
   (PAR_DATAIN,
    ALIGN_BUSY37_out,
    SAMPLEINOTHERBIT34_out,
    SAMPLEINLASTBIT35_out,
    SAMPLEINFIRSTBIT36_out,
    CTRL_SAMPLEINFIRSTBIT_i_reg,
    CTRL_DATA,
    \PAR_DATAOUT_reg[39] ,
    E,
    CTRL_SAMPLEINLASTBIT_i_reg,
    io_vita_data_p,
    io_vita_data_n,
    CLKDIV,
    CLK,
    CLKB,
    vita_clk,
    Q,
    \slv_reg4_reg[0]_rep__6 ,
    AR,
    \slv_reg4_reg[2] ,
    \slv_reg8_reg[0] ,
    out,
    \enpipe_reg[4] ,
    \enpipe_reg[4]_0 ,
    \enpipe_reg[4]_1 ,
    \slv_reg5_reg[9] ,
    \slv_reg6_reg[9] ,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    S,
    \compare_reg[7][9] ,
    \compare_reg[3][9] ,
    AS,
    FIFO_WREN_r,
    DELAY_WREN_c,
    FIFO_WREN_c,
    \slv_reg4_reg[0]_rep ,
    \slv_reg4_reg[0]_rep__0 );
  output [9:0]PAR_DATAIN;
  output ALIGN_BUSY37_out;
  output SAMPLEINOTHERBIT34_out;
  output SAMPLEINLASTBIT35_out;
  output SAMPLEINFIRSTBIT36_out;
  output [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg;
  output [5:0]CTRL_DATA;
  output \PAR_DATAOUT_reg[39] ;
  output [0:0]E;
  output CTRL_SAMPLEINLASTBIT_i_reg;
  input [0:0]io_vita_data_p;
  input [0:0]io_vita_data_n;
  input CLKDIV;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input [2:0]\slv_reg4_reg[0]_rep__6 ;
  input [1:0]AR;
  input [1:0]\slv_reg4_reg[2] ;
  input [0:0]\slv_reg8_reg[0] ;
  input out;
  input \enpipe_reg[4] ;
  input \enpipe_reg[4]_0 ;
  input \enpipe_reg[4]_1 ;
  input [9:0]\slv_reg5_reg[9] ;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\compare_reg[9]_0 ;
  input [0:0]\compare_reg[8]_1 ;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input [1:0]S;
  input \compare_reg[7][9] ;
  input \compare_reg[3][9] ;
  input [0:0]AS;
  input FIFO_WREN_r;
  input DELAY_WREN_c;
  input FIFO_WREN_c;
  input \slv_reg4_reg[0]_rep ;
  input [0:0]\slv_reg4_reg[0]_rep__0 ;

  wire ACK;
  wire ALIGN_BUSY37_out;
  wire ALIGN_BUSY_i_1_n_0;
  wire [1:0]AR;
  wire [0:0]AS;
  wire Ack_int_i_1_n_0;
  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_1_n_0;
  wire CTRL_CE;
  wire CTRL_CE_i_1_n_0;
  wire [5:0]CTRL_DATA;
  wire \CTRL_DATA[9]_i_1_n_0 ;
  wire [9:6]CTRL_DATA_0;
  wire CTRL_FIFO_RESET;
  wire CTRL_FIFO_RESET_i_1_n_0;
  wire CTRL_INC;
  wire CTRL_INC_i_1_n_0;
  wire CTRL_RESET;
  wire CTRL_RESET_i_1_n_0;
  wire \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0;
  wire [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg;
  wire \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_i_1_n_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg;
  wire \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_i_1_n_0;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_WREN_SYNC;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire IODELAY_ISERDES_RESET_i_1_n_0;
  wire [9:0]ISERDES_DATA;
  wire [9:0]PAR_DATAIN;
  wire \PAR_DATAOUT_reg[39] ;
  wire [0:0]Q;
  wire REQ;
  wire REQ_i_1_n_0;
  wire [1:0]S;
  wire SAMPLEINFIRSTBIT36_out;
  wire SAMPLEINLASTBIT35_out;
  wire SAMPLEINOTHERBIT34_out;
  wire SYNC_BITSLIP;
  wire SYNC_CE;
  wire SYNC_INC;
  wire SYNC_RESET;
  wire busy_align_i;
  wire busy_align_i_i_1_n_0;
  wire cb_n_17;
  wire cb_n_2;
  wire cb_n_20;
  wire cb_n_21;
  wire cb_n_22;
  wire cb_n_23;
  wire cb_n_24;
  wire cb_n_28;
  wire cb_n_29;
  wire cb_n_3;
  wire cb_n_30;
  wire cb_n_31;
  wire cb_n_32;
  wire cb_n_33;
  wire cb_n_36;
  wire cb_n_38;
  wire cb_n_39;
  wire cb_n_40;
  wire cb_n_41;
  wire cb_n_42;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire \compare_reg[3][9] ;
  wire \compare_reg[7][9] ;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [9:0]edge_int;
  wire edge_int_or;
  wire edge_int_or_i_1_n_0;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_1_n_0;
  wire end_handshake;
  wire \enpipe_reg[4] ;
  wire \enpipe_reg[4]_0 ;
  wire \enpipe_reg[4]_1 ;
  wire eqOp18_in;
  wire im_n_0;
  wire im_n_1;
  wire im_n_2;
  wire im_n_3;
  wire [0:0]io_vita_data_n;
  wire [0:0]io_vita_data_p;
  wire \iserdesgen[0].ic_n_0 ;
  wire \iserdesgen[0].ic_n_1 ;
  wire \iserdesgen[0].ic_n_2 ;
  wire \iserdesgen[0].ic_n_3 ;
  wire \iserdesgen[0].ic_n_4 ;
  wire \iserdesgen[0].ic_n_5 ;
  wire \iserdesgen[0].ic_n_6 ;
  wire \iserdesgen[0].ic_n_7 ;
  wire \iserdesgen[0].ic_n_8 ;
  wire \iserdesgen[0].ic_n_9 ;
  wire out;
  wire p_0_in;
  wire p_0_in22_in;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [0:0]\slv_reg4_reg[0]_rep__0 ;
  wire [2:0]\slv_reg4_reg[0]_rep__6 ;
  wire [1:0]\slv_reg4_reg[2] ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire [0:0]\slv_reg8_reg[0] ;
  wire ss_n_30;
  wire ss_n_33;
  wire ss_n_34;
  wire ss_n_36;
  wire ss_n_6;
  wire ss_n_8;
  wire start_align_i;
  wire vita_clk;

  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    ALIGN_BUSY_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_39),
        .I3(cb_n_38),
        .I4(p_0_in22_in),
        .I5(ALIGN_BUSY37_out),
        .O(ALIGN_BUSY_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCF0808)) 
    Ack_int_i_1
       (.I0(p_1_in),
        .I1(ss_n_34),
        .I2(ss_n_33),
        .I3(p_0_in),
        .I4(ss_n_6),
        .O(Ack_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    CTRL_BITSLIP_i_1
       (.I0(cb_n_22),
        .I1(cb_n_23),
        .I2(end_handshake),
        .I3(cb_n_36),
        .I4(CTRL_BITSLIP),
        .O(CTRL_BITSLIP_i_1_n_0));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    CTRL_CE_i_1
       (.I0(cb_n_30),
        .I1(cb_n_28),
        .I2(cb_n_20),
        .I3(cb_n_21),
        .I4(cb_n_33),
        .I5(CTRL_CE),
        .O(CTRL_CE_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \CTRL_DATA[9]_i_1 
       (.I0(ss_n_36),
        .I1(REQ),
        .O(\CTRL_DATA[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    CTRL_FIFO_RESET_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_39),
        .I3(cb_n_38),
        .I4(p_0_in22_in),
        .I5(CTRL_FIFO_RESET),
        .O(CTRL_FIFO_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    CTRL_INC_i_1
       (.I0(cb_n_29),
        .I1(cb_n_20),
        .I2(cb_n_21),
        .I3(cb_n_30),
        .I4(cb_n_33),
        .I5(CTRL_INC),
        .O(CTRL_INC_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    CTRL_RESET_i_1
       (.I0(cb_n_31),
        .I1(cb_n_32),
        .I2(cb_n_33),
        .I3(CTRL_RESET),
        .O(CTRL_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINFIRSTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINFIRSTBIT36_out),
        .O(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_1
       (.I0(cb_n_24),
        .I1(cb_n_21),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg[0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINFIRSTBIT_i),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINLASTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINLASTBIT_i),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINLASTBIT35_out),
        .O(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    CTRL_SAMPLEINLASTBIT_i_i_1
       (.I0(cb_n_24),
        .I1(cb_n_21),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg[0]),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINLASTBIT_i),
        .O(CTRL_SAMPLEINLASTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINOTHERBIT[0]_i_1 
       (.I0(cb_n_17),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINOTHERBIT34_out),
        .O(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    CTRL_SAMPLEINOTHERBIT_i_i_1
       (.I0(cb_n_21),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I2(cb_n_24),
        .I3(CTRL_SAMPLEINOTHERBIT_i),
        .I4(cb_n_17),
        .O(CTRL_SAMPLEINOTHERBIT_i_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    IODELAY_ISERDES_RESET_i_1
       (.I0(CTRL_RESET),
        .I1(p_0_in),
        .I2(ss_n_34),
        .I3(ss_n_33),
        .I4(SYNC_RESET),
        .O(IODELAY_ISERDES_RESET_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF770030)) 
    REQ_i_1
       (.I0(ACK),
        .I1(cb_n_41),
        .I2(cb_n_2),
        .I3(cb_n_42),
        .I4(REQ),
        .O(REQ_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    busy_align_i_i_1
       (.I0(start_align_i),
        .I1(cb_n_20),
        .I2(cb_n_21),
        .I3(cb_n_23),
        .I4(cb_n_22),
        .I5(busy_align_i),
        .O(busy_align_i_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_control_12 cb
       (.ACK(ACK),
        .ACK_reg(REQ_i_1_n_0),
        .ALIGN_BUSY37_out(ALIGN_BUSY37_out),
        .AR(AR[0]),
        .AS(AS),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_BITSLIP_reg_0(cb_n_36),
        .CTRL_CE(CTRL_CE),
        .CTRL_CE_reg_0(cb_n_28),
        .CTRL_DATA({CTRL_DATA_0,CTRL_DATA}),
        .\CTRL_DATA_reg[6] ({ss_n_30,S}),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_INC_reg_0(cb_n_29),
        .CTRL_INC_reg_1(cb_n_30),
        .CTRL_RESET(CTRL_RESET),
        .CTRL_RESET_reg_0(cb_n_31),
        .CTRL_RESET_reg_1(cb_n_32),
        .CTRL_RESET_reg_2(cb_n_33),
        .CTRL_RESET_reg_3(CTRL_RESET_i_1_n_0),
        .CTRL_SAMPLEINFIRSTBIT_i(CTRL_SAMPLEINFIRSTBIT_i),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_0(CTRL_SAMPLEINFIRSTBIT_i_reg),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_1(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINLASTBIT_i(CTRL_SAMPLEINLASTBIT_i),
        .CTRL_SAMPLEINLASTBIT_i_reg_0(cb_n_24),
        .CTRL_SAMPLEINLASTBIT_i_reg_1(CTRL_SAMPLEINLASTBIT_i_reg),
        .CTRL_SAMPLEINLASTBIT_i_reg_2(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINOTHERBIT_i(CTRL_SAMPLEINOTHERBIT_i),
        .CTRL_SAMPLEINOTHERBIT_i_reg_0(cb_n_17),
        .CTRL_SAMPLEINOTHERBIT_i_reg_1(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ),
        .D(edge_int),
        .\GenCntr_reg[1]_0 (cb_n_40),
        .Q({cb_n_20,cb_n_21,cb_n_22,cb_n_23}),
        .REQ(REQ),
        .S(ss_n_8),
        .SAMPLEINFIRSTBIT36_out(SAMPLEINFIRSTBIT36_out),
        .SAMPLEINLASTBIT35_out(SAMPLEINLASTBIT35_out),
        .SAMPLEINOTHERBIT34_out(SAMPLEINOTHERBIT34_out),
        .\alignstate_reg[1]_0 (CTRL_BITSLIP_i_1_n_0),
        .\alignstate_reg[2]_0 (CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_1 (CTRL_SAMPLEINLASTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_2 (CTRL_SAMPLEINOTHERBIT_i_i_1_n_0),
        .\alignstate_reg[3]_0 (CTRL_INC_i_1_n_0),
        .\alignstate_reg[3]_1 (CTRL_CE_i_1_n_0),
        .busy_align_i(busy_align_i),
        .\compare_reg[3][9] (\compare_reg[3][9] ),
        .\compare_reg[7][9] (\compare_reg[7][9] ),
        .\compare_reg[8]_1 (\compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\compare_reg[9]_0 ),
        .edge_int_or(edge_int_or),
        .edge_int_or_reg_0(edge_int_or_i_1_n_0),
        .edge_tmp(edge_tmp),
        .end_handshake(end_handshake),
        .\handshakestate_reg[0]_0 (cb_n_2),
        .\handshakestate_reg[0]_1 (cb_n_41),
        .\handshakestate_reg[0]_2 (cb_n_42),
        .\selector_reg[0]_0 (cb_n_3),
        .\serdesseqstate_reg[0]_0 (p_0_in22_in),
        .\serdesseqstate_reg[0]_1 (cb_n_38),
        .\serdesseqstate_reg[0]_2 (cb_n_39),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 ),
        .\slv_reg4_reg[2] (ALIGN_BUSY_i_1_n_0),
        .\slv_reg4_reg[2]_0 (CTRL_FIFO_RESET_i_1_n_0),
        .\slv_reg4_reg[2]_1 (\slv_reg4_reg[2] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .start_align_i(start_align_i),
        .start_align_i_reg_0(busy_align_i_i_1_n_0),
        .start_handshake_reg_0(edge_tmp_i_1_n_0),
        .vita_clk(vita_clk));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    edge_int_or_i_1
       (.I0(edge_int_or),
        .I1(cb_n_2),
        .I2(edge_tmp0),
        .O(edge_int_or_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    edge_tmp_i_1
       (.I0(edge_tmp0),
        .I1(cb_n_2),
        .O(edge_tmp_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_mux_13 im
       (.AR({AS,\slv_reg4_reg[0]_rep__6 [2]}),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q(ISERDES_DATA),
        .SYNC_RESET(SYNC_RESET),
        .\nomuxgen.SYNC_DATA_reg[0]_0 (im_n_0),
        .\nomuxgen.SYNC_DATA_reg[0]_1 (im_n_1),
        .\nomuxgen.SYNC_DATA_reg[0]_2 (im_n_2),
        .\nomuxgen.SYNC_DATA_reg[0]_3 (im_n_3));
  design_1_onsemi_vita_cam_0_0_iserdes_core_14 \iserdesgen[0].ic 
       (.CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .E(E),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .PAR_DATAIN(PAR_DATAIN),
        .\PAR_DATAOUT_reg[39] (\PAR_DATAOUT_reg[39] ),
        .Q(Q),
        .\enpipe_reg[4] (\enpipe_reg[4] ),
        .\enpipe_reg[4]_0 (\enpipe_reg[4]_0 ),
        .\enpipe_reg[4]_1 (\enpipe_reg[4]_1 ),
        .io_vita_data_n(io_vita_data_n),
        .io_vita_data_p(io_vita_data_p),
        .\nomuxgen.IODELAY_CE_reg[0] (im_n_2),
        .\nomuxgen.IODELAY_INC_reg[0] (im_n_1),
        .\nomuxgen.IODELAY_ISERDES_RESET_reg[0] (im_n_0),
        .\nomuxgen.ISERDES_BITSLIP_reg[0] (im_n_3),
        .out(out),
        .\slv_reg8_reg[0] (\slv_reg8_reg[0] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_sync_15 ss
       (.ACK(ACK),
        .AR({AS,\slv_reg4_reg[0]_rep__6 [2]}),
        .CLKDIV(CLKDIV),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_CE(CTRL_CE),
        .\CTRL_DATA_reg[9]_0 (ss_n_36),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_RESET_reg(IODELAY_ISERDES_RESET_i_1_n_0),
        .CTRL_SAMPLEINLASTBIT_i_reg(ss_n_30),
        .D(ss_n_6),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(\CTRL_DATA[9]_i_1_n_0 ),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(FIFO_WREN_r),
        .\FSM_sequential_syncstate_reg[1]_0 (p_0_in),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q({CTRL_DATA_0,CTRL_DATA}),
        .REQ(REQ),
        .S(ss_n_8),
        .SAMPLEINFIRSTBIT36_out(SAMPLEINFIRSTBIT36_out),
        .SYNC_RESET(SYNC_RESET),
        .\WaitCntr_reg[2]_0 (Ack_int_i_1_n_0),
        .\compare_reg[0][9] (\compare_reg[0][9] ),
        .\compare_reg[1][9] (\compare_reg[1][9] ),
        .\compare_reg[2][9] (\compare_reg[2][9] ),
        .\edge_init_reg[9] (edge_int),
        .\edge_init_reg[9]_0 (cb_n_40),
        .edge_tmp(edge_tmp),
        .edge_tmp0(edge_tmp0),
        .\nomuxgen.SYNC_DATA_reg[9] (ISERDES_DATA),
        .out({ss_n_33,ss_n_34}),
        .p_1_in(p_1_in),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__0 (\slv_reg4_reg[0]_rep__0 ),
        .\slv_reg4_reg[0]_rep__1 (\slv_reg4_reg[0]_rep__6 [1]),
        .\slv_reg4_reg[0]_rep__2 (AR),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .vita_clk(vita_clk));
endmodule

(* ORIG_REF_NAME = "iserdes_datadeser" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_datadeser_1
   (PAR_DATAIN,
    out,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    CTRL_SAMPLEINLASTBIT_i_reg,
    CTRL_SAMPLEINLASTBIT_i_reg_0,
    CTRL_SAMPLEINLASTBIT_i_reg_1,
    S,
    CTRL_SAMPLEINLASTBIT_i_reg_2,
    CTRL_SAMPLEINLASTBIT_i_reg_3,
    CTRL_SAMPLEINLASTBIT_i_reg_4,
    CTRL_SAMPLEINLASTBIT_i_reg_5,
    CTRL_SAMPLEINLASTBIT_i_reg_6,
    CTRL_SAMPLEINLASTBIT_i_reg_7,
    CTRL_SAMPLEINLASTBIT_i_reg_8,
    CTRL_SAMPLEINLASTBIT_i_reg_9,
    CTRL_SAMPLEINLASTBIT_i_reg_10,
    CTRL_SAMPLEINLASTBIT_i_reg_11,
    CTRL_SAMPLEINLASTBIT_i_reg_12,
    CTRL_SAMPLEINLASTBIT_i_reg_13,
    CTRL_SAMPLEINLASTBIT_i_reg_14,
    CTRL_SAMPLEINLASTBIT_i_reg_15,
    CTRL_SAMPLEINLASTBIT_i_reg_16,
    CTRL_SAMPLEINLASTBIT_i_reg_17,
    CTRL_SAMPLEINLASTBIT_i_reg_18,
    CTRL_SAMPLEINLASTBIT_i_reg_19,
    CTRL_SAMPLEINLASTBIT_i_reg_20,
    CTRL_SAMPLEINLASTBIT_i_reg_21,
    DELAY_WREN_r_reg,
    ALIGN_BUSY21_out,
    io_vita_data_p,
    io_vita_data_n,
    CLKDIV,
    CLK,
    CLKB,
    vita_clk,
    Q,
    \slv_reg4_reg[0]_rep__6 ,
    \slv_reg5_reg[9] ,
    \slv_reg4_reg[0]_rep__4 ,
    \slv_reg4_reg[2] ,
    \GenCntr_reg[3] ,
    \GenCntr_reg[0] ,
    CTRL_DATA,
    \GenCntr_reg[3]_0 ,
    \GenCntr_reg[0]_0 ,
    \CTRL_DATA_reg[5] ,
    \GenCntr_reg[3]_1 ,
    \GenCntr_reg[0]_1 ,
    \CTRL_DATA_reg[5]_0 ,
    \GenCntr_reg[3]_2 ,
    \GenCntr_reg[0]_2 ,
    \CTRL_DATA_reg[5]_1 ,
    AS,
    SAMPLEINOTHERBIT2_out,
    SAMPLEINOTHERBIT34_out,
    SAMPLEINOTHERBIT,
    SAMPLEINOTHERBIT61_out,
    SAMPLEINLASTBIT3_out,
    SAMPLEINLASTBIT35_out,
    SAMPLEINLASTBIT,
    SAMPLEINLASTBIT60_out,
    SAMPLEINFIRSTBIT59_out,
    SAMPLEINFIRSTBIT,
    SAMPLEINFIRSTBIT36_out,
    SAMPLEINFIRSTBIT4_out,
    AR,
    \slv_reg6_reg[9] ,
    FIFO_WREN_r,
    DELAY_WREN_c,
    FIFO_WREN_c,
    \slv_reg4_reg[0]_rep ,
    E);
  output [9:0]PAR_DATAIN;
  output out;
  output [0:0]\compare_reg[9]_0 ;
  output [0:0]\compare_reg[8]_1 ;
  output CTRL_SAMPLEINLASTBIT_i_reg;
  output CTRL_SAMPLEINLASTBIT_i_reg_0;
  output CTRL_SAMPLEINLASTBIT_i_reg_1;
  output [1:0]S;
  output CTRL_SAMPLEINLASTBIT_i_reg_2;
  output CTRL_SAMPLEINLASTBIT_i_reg_3;
  output CTRL_SAMPLEINLASTBIT_i_reg_4;
  output CTRL_SAMPLEINLASTBIT_i_reg_5;
  output CTRL_SAMPLEINLASTBIT_i_reg_6;
  output [1:0]CTRL_SAMPLEINLASTBIT_i_reg_7;
  output CTRL_SAMPLEINLASTBIT_i_reg_8;
  output CTRL_SAMPLEINLASTBIT_i_reg_9;
  output CTRL_SAMPLEINLASTBIT_i_reg_10;
  output CTRL_SAMPLEINLASTBIT_i_reg_11;
  output CTRL_SAMPLEINLASTBIT_i_reg_12;
  output [1:0]CTRL_SAMPLEINLASTBIT_i_reg_13;
  output CTRL_SAMPLEINLASTBIT_i_reg_14;
  output CTRL_SAMPLEINLASTBIT_i_reg_15;
  output CTRL_SAMPLEINLASTBIT_i_reg_16;
  output CTRL_SAMPLEINLASTBIT_i_reg_17;
  output CTRL_SAMPLEINLASTBIT_i_reg_18;
  output [1:0]CTRL_SAMPLEINLASTBIT_i_reg_19;
  output CTRL_SAMPLEINLASTBIT_i_reg_20;
  output CTRL_SAMPLEINLASTBIT_i_reg_21;
  output DELAY_WREN_r_reg;
  output ALIGN_BUSY21_out;
  input [0:0]io_vita_data_p;
  input [0:0]io_vita_data_n;
  input CLKDIV;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input [2:0]\slv_reg4_reg[0]_rep__6 ;
  input [9:0]\slv_reg5_reg[9] ;
  input [0:0]\slv_reg4_reg[0]_rep__4 ;
  input [1:0]\slv_reg4_reg[2] ;
  input [2:0]\GenCntr_reg[3] ;
  input \GenCntr_reg[0] ;
  input [5:0]CTRL_DATA;
  input [2:0]\GenCntr_reg[3]_0 ;
  input \GenCntr_reg[0]_0 ;
  input [5:0]\CTRL_DATA_reg[5] ;
  input [2:0]\GenCntr_reg[3]_1 ;
  input \GenCntr_reg[0]_1 ;
  input [5:0]\CTRL_DATA_reg[5]_0 ;
  input [2:0]\GenCntr_reg[3]_2 ;
  input \GenCntr_reg[0]_2 ;
  input [5:0]\CTRL_DATA_reg[5]_1 ;
  input [0:0]AS;
  input SAMPLEINOTHERBIT2_out;
  input SAMPLEINOTHERBIT34_out;
  input SAMPLEINOTHERBIT;
  input SAMPLEINOTHERBIT61_out;
  input SAMPLEINLASTBIT3_out;
  input SAMPLEINLASTBIT35_out;
  input SAMPLEINLASTBIT;
  input SAMPLEINLASTBIT60_out;
  input SAMPLEINFIRSTBIT59_out;
  input SAMPLEINFIRSTBIT;
  input SAMPLEINFIRSTBIT36_out;
  input SAMPLEINFIRSTBIT4_out;
  input [1:0]AR;
  input [9:0]\slv_reg6_reg[9] ;
  input FIFO_WREN_r;
  input DELAY_WREN_c;
  input FIFO_WREN_c;
  input \slv_reg4_reg[0]_rep ;
  input [0:0]E;

  wire ACK;
  wire ALIGN_BUSY21_out;
  wire ALIGN_BUSY_i_1_n_0;
  wire [1:0]AR;
  wire [0:0]AS;
  wire Ack_int_i_1_n_0;
  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_1_n_0;
  wire CTRL_CE;
  wire CTRL_CE_i_1_n_0;
  wire [5:0]CTRL_DATA;
  wire \CTRL_DATA[9]_i_1_n_0 ;
  wire [9:0]CTRL_DATA_0;
  wire [5:0]\CTRL_DATA_reg[5] ;
  wire [5:0]\CTRL_DATA_reg[5]_0 ;
  wire [5:0]\CTRL_DATA_reg[5]_1 ;
  wire CTRL_FIFO_RESET;
  wire CTRL_FIFO_RESET_i_1_n_0;
  wire CTRL_INC;
  wire CTRL_INC_i_1_n_0;
  wire CTRL_RESET;
  wire CTRL_RESET_i_1_n_0;
  wire \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0;
  wire \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_i_1_n_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg;
  wire CTRL_SAMPLEINLASTBIT_i_reg_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg_1;
  wire CTRL_SAMPLEINLASTBIT_i_reg_10;
  wire CTRL_SAMPLEINLASTBIT_i_reg_11;
  wire CTRL_SAMPLEINLASTBIT_i_reg_12;
  wire [1:0]CTRL_SAMPLEINLASTBIT_i_reg_13;
  wire CTRL_SAMPLEINLASTBIT_i_reg_14;
  wire CTRL_SAMPLEINLASTBIT_i_reg_15;
  wire CTRL_SAMPLEINLASTBIT_i_reg_16;
  wire CTRL_SAMPLEINLASTBIT_i_reg_17;
  wire CTRL_SAMPLEINLASTBIT_i_reg_18;
  wire [1:0]CTRL_SAMPLEINLASTBIT_i_reg_19;
  wire CTRL_SAMPLEINLASTBIT_i_reg_2;
  wire CTRL_SAMPLEINLASTBIT_i_reg_20;
  wire CTRL_SAMPLEINLASTBIT_i_reg_21;
  wire CTRL_SAMPLEINLASTBIT_i_reg_3;
  wire CTRL_SAMPLEINLASTBIT_i_reg_4;
  wire CTRL_SAMPLEINLASTBIT_i_reg_5;
  wire CTRL_SAMPLEINLASTBIT_i_reg_6;
  wire [1:0]CTRL_SAMPLEINLASTBIT_i_reg_7;
  wire CTRL_SAMPLEINLASTBIT_i_reg_8;
  wire CTRL_SAMPLEINLASTBIT_i_reg_9;
  wire \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_i_1_n_0;
  wire DELAY_WREN_c;
  wire DELAY_WREN_r_reg;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_WREN_SYNC;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire \GenCntr_reg[0] ;
  wire \GenCntr_reg[0]_0 ;
  wire \GenCntr_reg[0]_1 ;
  wire \GenCntr_reg[0]_2 ;
  wire [2:0]\GenCntr_reg[3] ;
  wire [2:0]\GenCntr_reg[3]_0 ;
  wire [2:0]\GenCntr_reg[3]_1 ;
  wire [2:0]\GenCntr_reg[3]_2 ;
  wire IODELAY_ISERDES_RESET_i_1_n_0;
  wire [9:0]ISERDES_DATA;
  wire [9:0]PAR_DATAIN;
  wire [0:0]Q;
  wire REQ;
  wire REQ_i_1_n_0;
  wire [1:0]S;
  wire SAMPLEINFIRSTBIT;
  wire SAMPLEINFIRSTBIT20_out;
  wire SAMPLEINFIRSTBIT36_out;
  wire SAMPLEINFIRSTBIT4_out;
  wire SAMPLEINFIRSTBIT59_out;
  wire SAMPLEINLASTBIT;
  wire SAMPLEINLASTBIT19_out;
  wire SAMPLEINLASTBIT35_out;
  wire SAMPLEINLASTBIT3_out;
  wire SAMPLEINLASTBIT60_out;
  wire SAMPLEINOTHERBIT;
  wire SAMPLEINOTHERBIT18_out;
  wire SAMPLEINOTHERBIT2_out;
  wire SAMPLEINOTHERBIT34_out;
  wire SAMPLEINOTHERBIT61_out;
  wire SYNC_BITSLIP;
  wire SYNC_CE;
  wire SYNC_INC;
  wire SYNC_RESET;
  wire busy_align_i;
  wire busy_align_i_i_1_n_0;
  wire cb_n_19;
  wire cb_n_22;
  wire cb_n_23;
  wire cb_n_24;
  wire cb_n_25;
  wire cb_n_4;
  wire cb_n_5;
  wire cb_n_54;
  wire cb_n_55;
  wire cb_n_56;
  wire cb_n_57;
  wire cb_n_58;
  wire cb_n_59;
  wire cb_n_60;
  wire cb_n_61;
  wire cb_n_62;
  wire cb_n_64;
  wire cb_n_65;
  wire cb_n_66;
  wire cb_n_67;
  wire cb_n_69;
  wire cb_n_70;
  wire cb_n_71;
  wire cb_n_72;
  wire cb_n_73;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [9:0]edge_int;
  wire edge_int_or;
  wire edge_int_or_i_1_n_0;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_1_n_0;
  wire end_handshake;
  wire eqOp18_in;
  wire im_n_0;
  wire im_n_1;
  wire im_n_2;
  wire im_n_3;
  wire [0:0]io_vita_data_n;
  wire [0:0]io_vita_data_p;
  wire \iserdesgen[0].ic_n_0 ;
  wire \iserdesgen[0].ic_n_1 ;
  wire \iserdesgen[0].ic_n_2 ;
  wire \iserdesgen[0].ic_n_3 ;
  wire \iserdesgen[0].ic_n_4 ;
  wire \iserdesgen[0].ic_n_5 ;
  wire \iserdesgen[0].ic_n_6 ;
  wire \iserdesgen[0].ic_n_7 ;
  wire \iserdesgen[0].ic_n_8 ;
  wire \iserdesgen[0].ic_n_9 ;
  wire out;
  wire p_0_in;
  wire p_0_in22_in;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [0:0]\slv_reg4_reg[0]_rep__4 ;
  wire [2:0]\slv_reg4_reg[0]_rep__6 ;
  wire [1:0]\slv_reg4_reg[2] ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire ss_n_30;
  wire ss_n_33;
  wire ss_n_34;
  wire ss_n_36;
  wire ss_n_6;
  wire ss_n_8;
  wire start_align_i;
  wire vita_clk;

  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    ALIGN_BUSY_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_70),
        .I3(cb_n_69),
        .I4(p_0_in22_in),
        .I5(ALIGN_BUSY21_out),
        .O(ALIGN_BUSY_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCF0808)) 
    Ack_int_i_1
       (.I0(p_1_in),
        .I1(ss_n_34),
        .I2(ss_n_33),
        .I3(p_0_in),
        .I4(ss_n_6),
        .O(Ack_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    CTRL_BITSLIP_i_1
       (.I0(cb_n_24),
        .I1(cb_n_25),
        .I2(end_handshake),
        .I3(cb_n_67),
        .I4(CTRL_BITSLIP),
        .O(CTRL_BITSLIP_i_1_n_0));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    CTRL_CE_i_1
       (.I0(cb_n_59),
        .I1(cb_n_57),
        .I2(cb_n_22),
        .I3(cb_n_23),
        .I4(cb_n_62),
        .I5(CTRL_CE),
        .O(CTRL_CE_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \CTRL_DATA[9]_i_1 
       (.I0(ss_n_36),
        .I1(REQ),
        .O(\CTRL_DATA[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    CTRL_FIFO_RESET_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_70),
        .I3(cb_n_69),
        .I4(p_0_in22_in),
        .I5(CTRL_FIFO_RESET),
        .O(CTRL_FIFO_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    CTRL_INC_i_1
       (.I0(cb_n_58),
        .I1(cb_n_22),
        .I2(cb_n_23),
        .I3(cb_n_59),
        .I4(cb_n_62),
        .I5(CTRL_INC),
        .O(CTRL_INC_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    CTRL_RESET_i_1
       (.I0(cb_n_60),
        .I1(cb_n_61),
        .I2(cb_n_62),
        .I3(CTRL_RESET),
        .O(CTRL_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINFIRSTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i),
        .I1(cb_n_5),
        .I2(cb_n_69),
        .I3(cb_n_70),
        .I4(busy_align_i),
        .I5(SAMPLEINFIRSTBIT20_out),
        .O(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_1
       (.I0(cb_n_54),
        .I1(cb_n_23),
        .I2(cb_n_56),
        .I3(cb_n_55),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINFIRSTBIT_i),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINLASTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINLASTBIT_i),
        .I1(cb_n_5),
        .I2(cb_n_69),
        .I3(cb_n_70),
        .I4(busy_align_i),
        .I5(SAMPLEINLASTBIT19_out),
        .O(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    CTRL_SAMPLEINLASTBIT_i_i_1
       (.I0(cb_n_54),
        .I1(cb_n_23),
        .I2(cb_n_55),
        .I3(cb_n_56),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINLASTBIT_i),
        .O(CTRL_SAMPLEINLASTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINOTHERBIT[0]_i_1 
       (.I0(cb_n_19),
        .I1(cb_n_5),
        .I2(cb_n_69),
        .I3(cb_n_70),
        .I4(busy_align_i),
        .I5(SAMPLEINOTHERBIT18_out),
        .O(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    CTRL_SAMPLEINOTHERBIT_i_i_1
       (.I0(cb_n_23),
        .I1(cb_n_55),
        .I2(cb_n_54),
        .I3(CTRL_SAMPLEINOTHERBIT_i),
        .I4(cb_n_19),
        .O(CTRL_SAMPLEINOTHERBIT_i_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    IODELAY_ISERDES_RESET_i_1
       (.I0(CTRL_RESET),
        .I1(p_0_in),
        .I2(ss_n_34),
        .I3(ss_n_33),
        .I4(SYNC_RESET),
        .O(IODELAY_ISERDES_RESET_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF770030)) 
    REQ_i_1
       (.I0(ACK),
        .I1(cb_n_72),
        .I2(cb_n_4),
        .I3(cb_n_73),
        .I4(REQ),
        .O(REQ_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    busy_align_i_i_1
       (.I0(start_align_i),
        .I1(cb_n_22),
        .I2(cb_n_23),
        .I3(cb_n_25),
        .I4(cb_n_24),
        .I5(busy_align_i),
        .O(busy_align_i_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_control_8 cb
       (.ACK(ACK),
        .ACK_reg(REQ_i_1_n_0),
        .ALIGN_BUSY21_out(ALIGN_BUSY21_out),
        .AR(AR),
        .AS(AS),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_BITSLIP_reg_0(cb_n_67),
        .CTRL_CE(CTRL_CE),
        .CTRL_CE_reg_0(cb_n_57),
        .CTRL_DATA(CTRL_DATA_0),
        .\CTRL_DATA_reg[5] (CTRL_DATA),
        .\CTRL_DATA_reg[5]_0 (\CTRL_DATA_reg[5] ),
        .\CTRL_DATA_reg[5]_1 (\CTRL_DATA_reg[5]_0 ),
        .\CTRL_DATA_reg[5]_2 (\CTRL_DATA_reg[5]_1 ),
        .\CTRL_DATA_reg[6] (ss_n_30),
        .\CTRL_DATA_reg[9] (ss_n_8),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_INC_reg_0(cb_n_58),
        .CTRL_INC_reg_1(cb_n_59),
        .CTRL_RESET(CTRL_RESET),
        .CTRL_RESET_reg_0(cb_n_60),
        .CTRL_RESET_reg_1(cb_n_61),
        .CTRL_RESET_reg_2(cb_n_62),
        .CTRL_RESET_reg_3(CTRL_RESET_i_1_n_0),
        .CTRL_SAMPLEINFIRSTBIT_i(CTRL_SAMPLEINFIRSTBIT_i),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_0(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINLASTBIT_i(CTRL_SAMPLEINLASTBIT_i),
        .CTRL_SAMPLEINLASTBIT_i_reg_0(\compare_reg[9]_0 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_1(\compare_reg[8]_1 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_10(CTRL_SAMPLEINLASTBIT_i_reg_7),
        .CTRL_SAMPLEINLASTBIT_i_reg_11(CTRL_SAMPLEINLASTBIT_i_reg_8),
        .CTRL_SAMPLEINLASTBIT_i_reg_12(CTRL_SAMPLEINLASTBIT_i_reg_9),
        .CTRL_SAMPLEINLASTBIT_i_reg_13(CTRL_SAMPLEINLASTBIT_i_reg_10),
        .CTRL_SAMPLEINLASTBIT_i_reg_14(CTRL_SAMPLEINLASTBIT_i_reg_11),
        .CTRL_SAMPLEINLASTBIT_i_reg_15(CTRL_SAMPLEINLASTBIT_i_reg_12),
        .CTRL_SAMPLEINLASTBIT_i_reg_16(CTRL_SAMPLEINLASTBIT_i_reg_13),
        .CTRL_SAMPLEINLASTBIT_i_reg_17(CTRL_SAMPLEINLASTBIT_i_reg_14),
        .CTRL_SAMPLEINLASTBIT_i_reg_18(CTRL_SAMPLEINLASTBIT_i_reg_15),
        .CTRL_SAMPLEINLASTBIT_i_reg_19(CTRL_SAMPLEINLASTBIT_i_reg_16),
        .CTRL_SAMPLEINLASTBIT_i_reg_2(CTRL_SAMPLEINLASTBIT_i_reg),
        .CTRL_SAMPLEINLASTBIT_i_reg_20(CTRL_SAMPLEINLASTBIT_i_reg_17),
        .CTRL_SAMPLEINLASTBIT_i_reg_21(CTRL_SAMPLEINLASTBIT_i_reg_18),
        .CTRL_SAMPLEINLASTBIT_i_reg_22(CTRL_SAMPLEINLASTBIT_i_reg_19),
        .CTRL_SAMPLEINLASTBIT_i_reg_23(CTRL_SAMPLEINLASTBIT_i_reg_20),
        .CTRL_SAMPLEINLASTBIT_i_reg_24(CTRL_SAMPLEINLASTBIT_i_reg_21),
        .CTRL_SAMPLEINLASTBIT_i_reg_25(cb_n_54),
        .CTRL_SAMPLEINLASTBIT_i_reg_26({cb_n_55,cb_n_56}),
        .CTRL_SAMPLEINLASTBIT_i_reg_27(cb_n_64),
        .CTRL_SAMPLEINLASTBIT_i_reg_28(cb_n_65),
        .CTRL_SAMPLEINLASTBIT_i_reg_29(cb_n_66),
        .CTRL_SAMPLEINLASTBIT_i_reg_3(CTRL_SAMPLEINLASTBIT_i_reg_0),
        .CTRL_SAMPLEINLASTBIT_i_reg_30(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_4(CTRL_SAMPLEINLASTBIT_i_reg_1),
        .CTRL_SAMPLEINLASTBIT_i_reg_5(CTRL_SAMPLEINLASTBIT_i_reg_2),
        .CTRL_SAMPLEINLASTBIT_i_reg_6(CTRL_SAMPLEINLASTBIT_i_reg_3),
        .CTRL_SAMPLEINLASTBIT_i_reg_7(CTRL_SAMPLEINLASTBIT_i_reg_4),
        .CTRL_SAMPLEINLASTBIT_i_reg_8(CTRL_SAMPLEINLASTBIT_i_reg_5),
        .CTRL_SAMPLEINLASTBIT_i_reg_9(CTRL_SAMPLEINLASTBIT_i_reg_6),
        .CTRL_SAMPLEINOTHERBIT_i(CTRL_SAMPLEINOTHERBIT_i),
        .CTRL_SAMPLEINOTHERBIT_i_reg_0(cb_n_19),
        .CTRL_SAMPLEINOTHERBIT_i_reg_1(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ),
        .D(edge_int),
        .DELAY_WREN_r_reg(DELAY_WREN_r_reg),
        .\GenCntr_reg[0]_0 (\GenCntr_reg[0] ),
        .\GenCntr_reg[0]_1 (\GenCntr_reg[0]_0 ),
        .\GenCntr_reg[0]_2 (\GenCntr_reg[0]_1 ),
        .\GenCntr_reg[0]_3 (\GenCntr_reg[0]_2 ),
        .\GenCntr_reg[1]_0 (cb_n_71),
        .\GenCntr_reg[3]_0 (\GenCntr_reg[3] ),
        .\GenCntr_reg[3]_1 (\GenCntr_reg[3]_0 ),
        .\GenCntr_reg[3]_2 (\GenCntr_reg[3]_1 ),
        .\GenCntr_reg[3]_3 (\GenCntr_reg[3]_2 ),
        .Q({cb_n_22,cb_n_23,cb_n_24,cb_n_25}),
        .REQ(REQ),
        .S(S),
        .SAMPLEINFIRSTBIT(SAMPLEINFIRSTBIT),
        .SAMPLEINFIRSTBIT20_out(SAMPLEINFIRSTBIT20_out),
        .SAMPLEINFIRSTBIT36_out(SAMPLEINFIRSTBIT36_out),
        .SAMPLEINFIRSTBIT4_out(SAMPLEINFIRSTBIT4_out),
        .SAMPLEINFIRSTBIT59_out(SAMPLEINFIRSTBIT59_out),
        .SAMPLEINLASTBIT(SAMPLEINLASTBIT),
        .SAMPLEINLASTBIT19_out(SAMPLEINLASTBIT19_out),
        .SAMPLEINLASTBIT35_out(SAMPLEINLASTBIT35_out),
        .SAMPLEINLASTBIT3_out(SAMPLEINLASTBIT3_out),
        .SAMPLEINLASTBIT60_out(SAMPLEINLASTBIT60_out),
        .SAMPLEINOTHERBIT(SAMPLEINOTHERBIT),
        .SAMPLEINOTHERBIT18_out(SAMPLEINOTHERBIT18_out),
        .SAMPLEINOTHERBIT2_out(SAMPLEINOTHERBIT2_out),
        .SAMPLEINOTHERBIT34_out(SAMPLEINOTHERBIT34_out),
        .SAMPLEINOTHERBIT61_out(SAMPLEINOTHERBIT61_out),
        .\alignstate_reg[1]_0 (CTRL_BITSLIP_i_1_n_0),
        .\alignstate_reg[2]_0 (CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_1 (CTRL_SAMPLEINLASTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_2 (CTRL_SAMPLEINOTHERBIT_i_i_1_n_0),
        .\alignstate_reg[3]_0 (CTRL_INC_i_1_n_0),
        .\alignstate_reg[3]_1 (CTRL_CE_i_1_n_0),
        .busy_align_i(busy_align_i),
        .edge_int_or(edge_int_or),
        .edge_int_or_reg_0(edge_int_or_i_1_n_0),
        .edge_tmp(edge_tmp),
        .end_handshake(end_handshake),
        .\handshakestate_reg[0]_0 (cb_n_4),
        .\handshakestate_reg[0]_1 (cb_n_72),
        .\handshakestate_reg[0]_2 (cb_n_73),
        .\selector_reg[0]_0 (cb_n_5),
        .\serdesseqstate_reg[0]_0 (p_0_in22_in),
        .\serdesseqstate_reg[0]_1 (cb_n_69),
        .\serdesseqstate_reg[0]_2 (cb_n_70),
        .\slv_reg4_reg[0]_rep__4 (\slv_reg4_reg[0]_rep__4 ),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 ),
        .\slv_reg4_reg[2] (ALIGN_BUSY_i_1_n_0),
        .\slv_reg4_reg[2]_0 (CTRL_FIFO_RESET_i_1_n_0),
        .\slv_reg4_reg[2]_1 (\slv_reg4_reg[2] ),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .start_align_i(start_align_i),
        .start_align_i_reg_0(busy_align_i_i_1_n_0),
        .start_handshake_reg_0(edge_tmp_i_1_n_0),
        .vita_clk(vita_clk));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    edge_int_or_i_1
       (.I0(edge_int_or),
        .I1(cb_n_4),
        .I2(edge_tmp0),
        .O(edge_int_or_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    edge_tmp_i_1
       (.I0(edge_tmp0),
        .I1(cb_n_4),
        .O(edge_tmp_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_mux_9 im
       (.AR({AS,\slv_reg4_reg[0]_rep__6 [2]}),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q(ISERDES_DATA),
        .SYNC_RESET(SYNC_RESET),
        .\nomuxgen.SYNC_DATA_reg[0]_0 (im_n_0),
        .\nomuxgen.SYNC_DATA_reg[0]_1 (im_n_1),
        .\nomuxgen.SYNC_DATA_reg[0]_2 (im_n_2),
        .\nomuxgen.SYNC_DATA_reg[0]_3 (im_n_3));
  design_1_onsemi_vita_cam_0_0_iserdes_core_10 \iserdesgen[0].ic 
       (.CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .PAR_DATAIN(PAR_DATAIN),
        .Q(Q),
        .io_vita_data_n(io_vita_data_n),
        .io_vita_data_p(io_vita_data_p),
        .\nomuxgen.IODELAY_CE_reg[0] (im_n_2),
        .\nomuxgen.IODELAY_INC_reg[0] (im_n_1),
        .\nomuxgen.IODELAY_ISERDES_RESET_reg[0] (im_n_0),
        .\nomuxgen.ISERDES_BITSLIP_reg[0] (im_n_3),
        .out(out),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_sync_11 ss
       (.ACK(ACK),
        .AR({AS,\slv_reg4_reg[0]_rep__6 [2]}),
        .CLKDIV(CLKDIV),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_CE(CTRL_CE),
        .\CTRL_DATA_reg[9]_0 (ss_n_36),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_RESET_reg(IODELAY_ISERDES_RESET_i_1_n_0),
        .CTRL_SAMPLEINLASTBIT_i_reg(ss_n_30),
        .D(ss_n_6),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(E),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(FIFO_WREN_r),
        .\FSM_sequential_syncstate_reg[1]_0 (p_0_in),
        .\GenCntr_reg[1] (ss_n_8),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q(CTRL_DATA_0),
        .REQ(REQ),
        .SAMPLEINFIRSTBIT20_out(SAMPLEINFIRSTBIT20_out),
        .SYNC_RESET(SYNC_RESET),
        .\WaitCntr_reg[2]_0 (Ack_int_i_1_n_0),
        .\compare_reg[0][9] (cb_n_64),
        .\compare_reg[1][9] (cb_n_66),
        .\compare_reg[2][9] (cb_n_65),
        .\edge_init_reg[9] (edge_int),
        .\edge_init_reg[9]_0 (cb_n_71),
        .edge_tmp(edge_tmp),
        .edge_tmp0(edge_tmp0),
        .\nomuxgen.SYNC_DATA_reg[9] (ISERDES_DATA),
        .out({ss_n_33,ss_n_34}),
        .p_1_in(p_1_in),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__1 (\slv_reg4_reg[0]_rep__6 [1:0]),
        .\slv_reg4_reg[0]_rep__2 (AR),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\syncdatastate_reg[1]_0 (\CTRL_DATA[9]_i_1_n_0 ),
        .vita_clk(vita_clk));
endmodule

(* ORIG_REF_NAME = "iserdes_datadeser" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_datadeser_2
   (PAR_DATAIN,
    out,
    ALIGN_BUSY5_out,
    SAMPLEINOTHERBIT2_out,
    SAMPLEINLASTBIT3_out,
    SAMPLEINFIRSTBIT4_out,
    CTRL_SAMPLEINFIRSTBIT_i_reg,
    CTRL_DATA,
    \axi_rdata_reg[9] ,
    CTRL_SAMPLEINLASTBIT_i_reg,
    io_vita_data_p,
    io_vita_data_n,
    CLKDIV,
    CLK,
    CLKB,
    vita_clk,
    Q,
    \slv_reg4_reg[0]_rep__6 ,
    \slv_reg4_reg[0]_rep__4 ,
    \slv_reg4_reg[2] ,
    \slv_reg5_reg[9] ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    \slv_reg6_reg[9] ,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    \CTRL_DATA_reg[4] ,
    \compare_reg[7][9] ,
    \compare_reg[3][9] ,
    AS,
    AR,
    FIFO_WREN_r,
    DELAY_WREN_c,
    FIFO_WREN_c,
    \slv_reg4_reg[0]_rep ,
    E);
  output [9:0]PAR_DATAIN;
  output out;
  output ALIGN_BUSY5_out;
  output SAMPLEINOTHERBIT2_out;
  output SAMPLEINLASTBIT3_out;
  output SAMPLEINFIRSTBIT4_out;
  output [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg;
  output [5:0]CTRL_DATA;
  output \axi_rdata_reg[9] ;
  output CTRL_SAMPLEINLASTBIT_i_reg;
  input [0:0]io_vita_data_p;
  input [0:0]io_vita_data_n;
  input CLKDIV;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input [2:0]\slv_reg4_reg[0]_rep__6 ;
  input [0:0]\slv_reg4_reg[0]_rep__4 ;
  input [1:0]\slv_reg4_reg[2] ;
  input [9:0]\slv_reg5_reg[9] ;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\compare_reg[9]_0 ;
  input [0:0]\compare_reg[8]_1 ;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input [1:0]\CTRL_DATA_reg[4] ;
  input \compare_reg[7][9] ;
  input \compare_reg[3][9] ;
  input [0:0]AS;
  input [0:0]AR;
  input FIFO_WREN_r;
  input DELAY_WREN_c;
  input FIFO_WREN_c;
  input \slv_reg4_reg[0]_rep ;
  input [0:0]E;

  wire ACK;
  wire ALIGN_BUSY5_out;
  wire ALIGN_BUSY_i_1_n_0;
  wire [0:0]AR;
  wire [0:0]AS;
  wire Ack_int_i_1_n_0;
  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_1_n_0;
  wire CTRL_CE;
  wire CTRL_CE_i_1_n_0;
  wire [5:0]CTRL_DATA;
  wire \CTRL_DATA[9]_i_1_n_0 ;
  wire [9:6]CTRL_DATA_0;
  wire [1:0]\CTRL_DATA_reg[4] ;
  wire CTRL_FIFO_RESET;
  wire CTRL_FIFO_RESET_i_1_n_0;
  wire CTRL_INC;
  wire CTRL_INC_i_1_n_0;
  wire CTRL_RESET;
  wire CTRL_RESET_i_1_n_0;
  wire \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0;
  wire [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg;
  wire \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_i_1_n_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg;
  wire \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_i_1_n_0;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_WREN_SYNC;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire IODELAY_ISERDES_RESET_i_1_n_0;
  wire [9:0]ISERDES_DATA;
  wire [9:0]PAR_DATAIN;
  wire [0:0]Q;
  wire REQ;
  wire REQ_i_1_n_0;
  wire SAMPLEINFIRSTBIT4_out;
  wire SAMPLEINLASTBIT3_out;
  wire SAMPLEINOTHERBIT2_out;
  wire SYNC_BITSLIP;
  wire SYNC_CE;
  wire SYNC_INC;
  wire SYNC_RESET;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[9] ;
  wire axi_rvalid_reg;
  wire busy_align_i;
  wire busy_align_i_i_1_n_0;
  wire cb_n_17;
  wire cb_n_2;
  wire cb_n_20;
  wire cb_n_21;
  wire cb_n_22;
  wire cb_n_23;
  wire cb_n_25;
  wire cb_n_29;
  wire cb_n_3;
  wire cb_n_30;
  wire cb_n_31;
  wire cb_n_32;
  wire cb_n_33;
  wire cb_n_34;
  wire cb_n_37;
  wire cb_n_39;
  wire cb_n_40;
  wire cb_n_41;
  wire cb_n_42;
  wire cb_n_43;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire \compare_reg[3][9] ;
  wire \compare_reg[7][9] ;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [9:0]edge_int;
  wire edge_int_or;
  wire edge_int_or_i_1_n_0;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_1_n_0;
  wire end_handshake;
  wire eqOp18_in;
  wire im_n_0;
  wire im_n_1;
  wire im_n_2;
  wire im_n_3;
  wire [0:0]io_vita_data_n;
  wire [0:0]io_vita_data_p;
  wire \iserdesgen[0].ic_n_0 ;
  wire \iserdesgen[0].ic_n_1 ;
  wire \iserdesgen[0].ic_n_2 ;
  wire \iserdesgen[0].ic_n_3 ;
  wire \iserdesgen[0].ic_n_4 ;
  wire \iserdesgen[0].ic_n_5 ;
  wire \iserdesgen[0].ic_n_6 ;
  wire \iserdesgen[0].ic_n_7 ;
  wire \iserdesgen[0].ic_n_8 ;
  wire \iserdesgen[0].ic_n_9 ;
  wire out;
  wire p_0_in;
  wire p_0_in22_in;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [0:0]\slv_reg4_reg[0]_rep__4 ;
  wire [2:0]\slv_reg4_reg[0]_rep__6 ;
  wire [1:0]\slv_reg4_reg[2] ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire ss_n_30;
  wire ss_n_33;
  wire ss_n_34;
  wire ss_n_36;
  wire ss_n_6;
  wire ss_n_8;
  wire start_align_i;
  wire vita_clk;

  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    ALIGN_BUSY_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_40),
        .I3(cb_n_39),
        .I4(p_0_in22_in),
        .I5(ALIGN_BUSY5_out),
        .O(ALIGN_BUSY_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCF0808)) 
    Ack_int_i_1
       (.I0(p_1_in),
        .I1(ss_n_34),
        .I2(ss_n_33),
        .I3(p_0_in),
        .I4(ss_n_6),
        .O(Ack_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    CTRL_BITSLIP_i_1
       (.I0(cb_n_22),
        .I1(cb_n_23),
        .I2(end_handshake),
        .I3(cb_n_37),
        .I4(CTRL_BITSLIP),
        .O(CTRL_BITSLIP_i_1_n_0));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    CTRL_CE_i_1
       (.I0(cb_n_31),
        .I1(cb_n_29),
        .I2(cb_n_20),
        .I3(cb_n_21),
        .I4(cb_n_34),
        .I5(CTRL_CE),
        .O(CTRL_CE_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \CTRL_DATA[9]_i_1 
       (.I0(ss_n_36),
        .I1(REQ),
        .O(\CTRL_DATA[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    CTRL_FIFO_RESET_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_40),
        .I3(cb_n_39),
        .I4(p_0_in22_in),
        .I5(CTRL_FIFO_RESET),
        .O(CTRL_FIFO_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    CTRL_INC_i_1
       (.I0(cb_n_30),
        .I1(cb_n_20),
        .I2(cb_n_21),
        .I3(cb_n_31),
        .I4(cb_n_34),
        .I5(CTRL_INC),
        .O(CTRL_INC_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    CTRL_RESET_i_1
       (.I0(cb_n_32),
        .I1(cb_n_33),
        .I2(cb_n_34),
        .I3(CTRL_RESET),
        .O(CTRL_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINFIRSTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i),
        .I1(cb_n_3),
        .I2(cb_n_39),
        .I3(cb_n_40),
        .I4(busy_align_i),
        .I5(SAMPLEINFIRSTBIT4_out),
        .O(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_1
       (.I0(cb_n_25),
        .I1(cb_n_21),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg[0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINFIRSTBIT_i),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINLASTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINLASTBIT_i),
        .I1(cb_n_3),
        .I2(cb_n_39),
        .I3(cb_n_40),
        .I4(busy_align_i),
        .I5(SAMPLEINLASTBIT3_out),
        .O(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    CTRL_SAMPLEINLASTBIT_i_i_1
       (.I0(cb_n_25),
        .I1(cb_n_21),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg[0]),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINLASTBIT_i),
        .O(CTRL_SAMPLEINLASTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINOTHERBIT[0]_i_1 
       (.I0(cb_n_17),
        .I1(cb_n_3),
        .I2(cb_n_39),
        .I3(cb_n_40),
        .I4(busy_align_i),
        .I5(SAMPLEINOTHERBIT2_out),
        .O(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    CTRL_SAMPLEINOTHERBIT_i_i_1
       (.I0(cb_n_21),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I2(cb_n_25),
        .I3(CTRL_SAMPLEINOTHERBIT_i),
        .I4(cb_n_17),
        .O(CTRL_SAMPLEINOTHERBIT_i_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    IODELAY_ISERDES_RESET_i_1
       (.I0(CTRL_RESET),
        .I1(p_0_in),
        .I2(ss_n_34),
        .I3(ss_n_33),
        .I4(SYNC_RESET),
        .O(IODELAY_ISERDES_RESET_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF770030)) 
    REQ_i_1
       (.I0(ACK),
        .I1(cb_n_42),
        .I2(cb_n_2),
        .I3(cb_n_43),
        .I4(REQ),
        .O(REQ_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    busy_align_i_i_1
       (.I0(start_align_i),
        .I1(cb_n_20),
        .I2(cb_n_21),
        .I3(cb_n_23),
        .I4(cb_n_22),
        .I5(busy_align_i),
        .O(busy_align_i_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_control_4 cb
       (.ACK(ACK),
        .ACK_reg(REQ_i_1_n_0),
        .ALIGN_BUSY5_out(ALIGN_BUSY5_out),
        .AR(AR),
        .AS(AS),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_BITSLIP_reg_0(cb_n_37),
        .CTRL_CE(CTRL_CE),
        .CTRL_CE_reg_0(cb_n_29),
        .CTRL_DATA({CTRL_DATA_0,CTRL_DATA}),
        .\CTRL_DATA_reg[6] ({ss_n_30,\CTRL_DATA_reg[4] }),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_INC_reg_0(cb_n_30),
        .CTRL_INC_reg_1(cb_n_31),
        .CTRL_RESET(CTRL_RESET),
        .CTRL_RESET_reg_0(cb_n_32),
        .CTRL_RESET_reg_1(cb_n_33),
        .CTRL_RESET_reg_2(cb_n_34),
        .CTRL_RESET_reg_3(CTRL_RESET_i_1_n_0),
        .CTRL_SAMPLEINFIRSTBIT_i(CTRL_SAMPLEINFIRSTBIT_i),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_0(CTRL_SAMPLEINFIRSTBIT_i_reg),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_1(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINLASTBIT_i(CTRL_SAMPLEINLASTBIT_i),
        .CTRL_SAMPLEINLASTBIT_i_reg_0(cb_n_25),
        .CTRL_SAMPLEINLASTBIT_i_reg_1(CTRL_SAMPLEINLASTBIT_i_reg),
        .CTRL_SAMPLEINLASTBIT_i_reg_2(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINOTHERBIT_i(CTRL_SAMPLEINOTHERBIT_i),
        .CTRL_SAMPLEINOTHERBIT_i_reg_0(cb_n_17),
        .CTRL_SAMPLEINOTHERBIT_i_reg_1(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ),
        .D(edge_int),
        .\GenCntr_reg[1]_0 (cb_n_41),
        .Q({cb_n_20,cb_n_21,cb_n_22,cb_n_23}),
        .REQ(REQ),
        .S(ss_n_8),
        .SAMPLEINFIRSTBIT4_out(SAMPLEINFIRSTBIT4_out),
        .SAMPLEINLASTBIT3_out(SAMPLEINLASTBIT3_out),
        .SAMPLEINOTHERBIT2_out(SAMPLEINOTHERBIT2_out),
        .\alignstate_reg[1]_0 (CTRL_BITSLIP_i_1_n_0),
        .\alignstate_reg[2]_0 (CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_1 (CTRL_SAMPLEINLASTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_2 (CTRL_SAMPLEINOTHERBIT_i_i_1_n_0),
        .\alignstate_reg[3]_0 (CTRL_INC_i_1_n_0),
        .\alignstate_reg[3]_1 (CTRL_CE_i_1_n_0),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5] ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_0 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_1 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[9] (\axi_rdata_reg[9] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .busy_align_i(busy_align_i),
        .\compare_reg[3][9] (\compare_reg[3][9] ),
        .\compare_reg[7][9] (\compare_reg[7][9] ),
        .\compare_reg[8]_1 (\compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\compare_reg[9]_0 ),
        .edge_int_or(edge_int_or),
        .edge_int_or_reg_0(edge_int_or_i_1_n_0),
        .edge_tmp(edge_tmp),
        .end_handshake(end_handshake),
        .\handshakestate_reg[0]_0 (cb_n_2),
        .\handshakestate_reg[0]_1 (cb_n_42),
        .\handshakestate_reg[0]_2 (cb_n_43),
        .\selector_reg[0]_0 (cb_n_3),
        .\serdesseqstate_reg[0]_0 (p_0_in22_in),
        .\serdesseqstate_reg[0]_1 (cb_n_39),
        .\serdesseqstate_reg[0]_2 (cb_n_40),
        .\slv_reg4_reg[0]_rep__4 (\slv_reg4_reg[0]_rep__4 ),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 ),
        .\slv_reg4_reg[2] (ALIGN_BUSY_i_1_n_0),
        .\slv_reg4_reg[2]_0 (CTRL_FIFO_RESET_i_1_n_0),
        .\slv_reg4_reg[2]_1 (\slv_reg4_reg[2] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .start_align_i(start_align_i),
        .start_align_i_reg_0(busy_align_i_i_1_n_0),
        .start_handshake_reg_0(edge_tmp_i_1_n_0),
        .vita_clk(vita_clk));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    edge_int_or_i_1
       (.I0(edge_int_or),
        .I1(cb_n_2),
        .I2(edge_tmp0),
        .O(edge_int_or_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    edge_tmp_i_1
       (.I0(edge_tmp0),
        .I1(cb_n_2),
        .O(edge_tmp_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_mux_5 im
       (.AR({AS,\slv_reg4_reg[0]_rep__6 [2]}),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q(ISERDES_DATA),
        .SYNC_RESET(SYNC_RESET),
        .\nomuxgen.SYNC_DATA_reg[0]_0 (im_n_0),
        .\nomuxgen.SYNC_DATA_reg[0]_1 (im_n_1),
        .\nomuxgen.SYNC_DATA_reg[0]_2 (im_n_2),
        .\nomuxgen.SYNC_DATA_reg[0]_3 (im_n_3));
  design_1_onsemi_vita_cam_0_0_iserdes_core_6 \iserdesgen[0].ic 
       (.CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .PAR_DATAIN(PAR_DATAIN),
        .Q(Q),
        .io_vita_data_n(io_vita_data_n),
        .io_vita_data_p(io_vita_data_p),
        .\nomuxgen.IODELAY_CE_reg[0] (im_n_2),
        .\nomuxgen.IODELAY_INC_reg[0] (im_n_1),
        .\nomuxgen.IODELAY_ISERDES_RESET_reg[0] (im_n_0),
        .\nomuxgen.ISERDES_BITSLIP_reg[0] (im_n_3),
        .out(out),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_sync_7 ss
       (.ACK(ACK),
        .AR({AS,\slv_reg4_reg[0]_rep__6 [2]}),
        .CLKDIV(CLKDIV),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_CE(CTRL_CE),
        .\CTRL_DATA_reg[9]_0 (ss_n_36),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_RESET_reg(IODELAY_ISERDES_RESET_i_1_n_0),
        .CTRL_SAMPLEINLASTBIT_i_reg(ss_n_30),
        .D(ss_n_6),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(E),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(FIFO_WREN_r),
        .\FSM_sequential_syncstate_reg[1]_0 (p_0_in),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q({CTRL_DATA_0,CTRL_DATA}),
        .REQ(REQ),
        .S(ss_n_8),
        .SAMPLEINFIRSTBIT4_out(SAMPLEINFIRSTBIT4_out),
        .SYNC_RESET(SYNC_RESET),
        .\WaitCntr_reg[2]_0 (Ack_int_i_1_n_0),
        .\compare_reg[0][9] (\compare_reg[0][9] ),
        .\compare_reg[1][9] (\compare_reg[1][9] ),
        .\compare_reg[2][9] (\compare_reg[2][9] ),
        .\edge_init_reg[9] (edge_int),
        .\edge_init_reg[9]_0 (cb_n_41),
        .edge_tmp(edge_tmp),
        .edge_tmp0(edge_tmp0),
        .\nomuxgen.SYNC_DATA_reg[9] (ISERDES_DATA),
        .out({ss_n_33,ss_n_34}),
        .p_1_in(p_1_in),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__1 (\slv_reg4_reg[0]_rep__6 [1:0]),
        .\slv_reg4_reg[0]_rep__2 (AR),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\syncdatastate_reg[1]_0 (\CTRL_DATA[9]_i_1_n_0 ),
        .vita_clk(vita_clk));
endmodule

(* ORIG_REF_NAME = "iserdes_datadeser" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_datadeser_3
   (PAR_DATAIN,
    out,
    ALIGN_BUSY58_out,
    SAMPLEINOTHERBIT61_out,
    SAMPLEINLASTBIT60_out,
    SAMPLEINFIRSTBIT59_out,
    CTRL_SAMPLEINFIRSTBIT_i_reg,
    CTRL_DATA,
    CTRL_SAMPLEINLASTBIT_i_reg,
    io_vita_data_p,
    io_vita_data_n,
    CLKDIV,
    CLK,
    CLKB,
    vita_clk,
    Q,
    \slv_reg4_reg[0]_rep__6 ,
    \slv_reg4_reg[0]_rep ,
    AS,
    \slv_reg4_reg[2] ,
    \slv_reg5_reg[9] ,
    \slv_reg6_reg[9] ,
    \compare_reg[9]_0 ,
    \compare_reg[8]_1 ,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    \CTRL_DATA_reg[4] ,
    \compare_reg[7][9] ,
    \compare_reg[3][9] ,
    \slv_reg4_reg[0]_rep__0 ,
    FIFO_WREN_r,
    DELAY_WREN_c,
    FIFO_WREN_c,
    E);
  output [9:0]PAR_DATAIN;
  output out;
  output ALIGN_BUSY58_out;
  output SAMPLEINOTHERBIT61_out;
  output SAMPLEINLASTBIT60_out;
  output SAMPLEINFIRSTBIT59_out;
  output [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg;
  output [5:0]CTRL_DATA;
  output CTRL_SAMPLEINLASTBIT_i_reg;
  input [0:0]io_vita_data_p;
  input [0:0]io_vita_data_n;
  input CLKDIV;
  input CLK;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input [0:0]\slv_reg4_reg[0]_rep__6 ;
  input \slv_reg4_reg[0]_rep ;
  input [1:0]AS;
  input [1:0]\slv_reg4_reg[2] ;
  input [9:0]\slv_reg5_reg[9] ;
  input [9:0]\slv_reg6_reg[9] ;
  input [0:0]\compare_reg[9]_0 ;
  input [0:0]\compare_reg[8]_1 ;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input [1:0]\CTRL_DATA_reg[4] ;
  input \compare_reg[7][9] ;
  input \compare_reg[3][9] ;
  input [0:0]\slv_reg4_reg[0]_rep__0 ;
  input FIFO_WREN_r;
  input DELAY_WREN_c;
  input FIFO_WREN_c;
  input [0:0]E;

  wire ACK;
  wire ALIGN_BUSY58_out;
  wire ALIGN_BUSY_i_1_n_0;
  wire [1:0]AS;
  wire Ack_int_i_1_n_0;
  wire CLK;
  wire CLKB;
  wire CLKDIV;
  wire CTRL_BITSLIP;
  wire CTRL_BITSLIP_i_1_n_0;
  wire CTRL_CE;
  wire CTRL_CE_i_1_n_0;
  wire [5:0]CTRL_DATA;
  wire \CTRL_DATA[9]_i_1_n_0 ;
  wire [9:6]CTRL_DATA_0;
  wire [1:0]\CTRL_DATA_reg[4] ;
  wire CTRL_FIFO_RESET;
  wire CTRL_FIFO_RESET_i_1_n_0;
  wire CTRL_INC;
  wire CTRL_INC_i_1_n_0;
  wire CTRL_RESET;
  wire CTRL_RESET_i_1_n_0;
  wire \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINFIRSTBIT_i;
  wire CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0;
  wire [2:0]CTRL_SAMPLEINFIRSTBIT_i_reg;
  wire \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINLASTBIT_i;
  wire CTRL_SAMPLEINLASTBIT_i_i_1_n_0;
  wire CTRL_SAMPLEINLASTBIT_i_reg;
  wire \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ;
  wire CTRL_SAMPLEINOTHERBIT_i;
  wire CTRL_SAMPLEINOTHERBIT_i_i_1_n_0;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_WREN_SYNC;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire IODELAY_ISERDES_RESET_i_1_n_0;
  wire [9:0]ISERDES_DATA;
  wire [9:0]PAR_DATAIN;
  wire [0:0]Q;
  wire REQ;
  wire REQ_i_1_n_0;
  wire SAMPLEINFIRSTBIT59_out;
  wire SAMPLEINLASTBIT60_out;
  wire SAMPLEINOTHERBIT61_out;
  wire SYNC_BITSLIP;
  wire SYNC_CE;
  wire SYNC_INC;
  wire SYNC_RESET;
  wire busy_align_i;
  wire busy_align_i_i_1_n_0;
  wire cb_n_17;
  wire cb_n_2;
  wire cb_n_20;
  wire cb_n_21;
  wire cb_n_22;
  wire cb_n_23;
  wire cb_n_24;
  wire cb_n_28;
  wire cb_n_29;
  wire cb_n_3;
  wire cb_n_30;
  wire cb_n_31;
  wire cb_n_32;
  wire cb_n_33;
  wire cb_n_36;
  wire cb_n_38;
  wire cb_n_39;
  wire cb_n_40;
  wire cb_n_41;
  wire cb_n_42;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire \compare_reg[3][9] ;
  wire \compare_reg[7][9] ;
  wire [0:0]\compare_reg[8]_1 ;
  wire [0:0]\compare_reg[9]_0 ;
  wire [9:0]edge_int;
  wire edge_int_or;
  wire edge_int_or_i_1_n_0;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_1_n_0;
  wire end_handshake;
  wire eqOp18_in;
  wire im_n_0;
  wire im_n_1;
  wire im_n_2;
  wire im_n_3;
  wire [0:0]io_vita_data_n;
  wire [0:0]io_vita_data_p;
  wire \iserdesgen[0].ic_n_0 ;
  wire \iserdesgen[0].ic_n_1 ;
  wire \iserdesgen[0].ic_n_2 ;
  wire \iserdesgen[0].ic_n_3 ;
  wire \iserdesgen[0].ic_n_4 ;
  wire \iserdesgen[0].ic_n_5 ;
  wire \iserdesgen[0].ic_n_6 ;
  wire \iserdesgen[0].ic_n_7 ;
  wire \iserdesgen[0].ic_n_8 ;
  wire \iserdesgen[0].ic_n_9 ;
  wire out;
  wire p_0_in;
  wire p_0_in22_in;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [0:0]\slv_reg4_reg[0]_rep__0 ;
  wire [0:0]\slv_reg4_reg[0]_rep__6 ;
  wire [1:0]\slv_reg4_reg[2] ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire ss_n_30;
  wire ss_n_33;
  wire ss_n_34;
  wire ss_n_36;
  wire ss_n_6;
  wire ss_n_8;
  wire start_align_i;
  wire vita_clk;

  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    ALIGN_BUSY_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_39),
        .I3(cb_n_38),
        .I4(p_0_in22_in),
        .I5(ALIGN_BUSY58_out),
        .O(ALIGN_BUSY_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCF0808)) 
    Ack_int_i_1
       (.I0(p_1_in),
        .I1(ss_n_34),
        .I2(ss_n_33),
        .I3(p_0_in),
        .I4(ss_n_6),
        .O(Ack_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    CTRL_BITSLIP_i_1
       (.I0(cb_n_22),
        .I1(cb_n_23),
        .I2(end_handshake),
        .I3(cb_n_36),
        .I4(CTRL_BITSLIP),
        .O(CTRL_BITSLIP_i_1_n_0));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    CTRL_CE_i_1
       (.I0(cb_n_30),
        .I1(cb_n_28),
        .I2(cb_n_20),
        .I3(cb_n_21),
        .I4(cb_n_33),
        .I5(CTRL_CE),
        .O(CTRL_CE_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \CTRL_DATA[9]_i_1 
       (.I0(ss_n_36),
        .I1(REQ),
        .O(\CTRL_DATA[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFF000A000A)) 
    CTRL_FIFO_RESET_i_1
       (.I0(\slv_reg4_reg[2] [1]),
        .I1(busy_align_i),
        .I2(cb_n_39),
        .I3(cb_n_38),
        .I4(p_0_in22_in),
        .I5(CTRL_FIFO_RESET),
        .O(CTRL_FIFO_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    CTRL_INC_i_1
       (.I0(cb_n_29),
        .I1(cb_n_20),
        .I2(cb_n_21),
        .I3(cb_n_30),
        .I4(cb_n_33),
        .I5(CTRL_INC),
        .O(CTRL_INC_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    CTRL_RESET_i_1
       (.I0(cb_n_31),
        .I1(cb_n_32),
        .I2(cb_n_33),
        .I3(CTRL_RESET),
        .O(CTRL_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINFIRSTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINFIRSTBIT_i),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINFIRSTBIT59_out),
        .O(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_1
       (.I0(cb_n_24),
        .I1(cb_n_21),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg[0]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINFIRSTBIT_i),
        .O(CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINLASTBIT[0]_i_1 
       (.I0(CTRL_SAMPLEINLASTBIT_i),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINLASTBIT60_out),
        .O(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    CTRL_SAMPLEINLASTBIT_i_i_1
       (.I0(cb_n_24),
        .I1(cb_n_21),
        .I2(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I3(CTRL_SAMPLEINFIRSTBIT_i_reg[0]),
        .I4(CTRL_SAMPLEINOTHERBIT_i),
        .I5(CTRL_SAMPLEINLASTBIT_i),
        .O(CTRL_SAMPLEINLASTBIT_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \CTRL_SAMPLEINOTHERBIT[0]_i_1 
       (.I0(cb_n_17),
        .I1(cb_n_3),
        .I2(cb_n_38),
        .I3(cb_n_39),
        .I4(busy_align_i),
        .I5(SAMPLEINOTHERBIT61_out),
        .O(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    CTRL_SAMPLEINOTHERBIT_i_i_1
       (.I0(cb_n_21),
        .I1(CTRL_SAMPLEINFIRSTBIT_i_reg[2]),
        .I2(cb_n_24),
        .I3(CTRL_SAMPLEINOTHERBIT_i),
        .I4(cb_n_17),
        .O(CTRL_SAMPLEINOTHERBIT_i_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    IODELAY_ISERDES_RESET_i_1
       (.I0(CTRL_RESET),
        .I1(p_0_in),
        .I2(ss_n_34),
        .I3(ss_n_33),
        .I4(SYNC_RESET),
        .O(IODELAY_ISERDES_RESET_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF770030)) 
    REQ_i_1
       (.I0(ACK),
        .I1(cb_n_41),
        .I2(cb_n_2),
        .I3(cb_n_42),
        .I4(REQ),
        .O(REQ_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    busy_align_i_i_1
       (.I0(start_align_i),
        .I1(cb_n_20),
        .I2(cb_n_21),
        .I3(cb_n_23),
        .I4(cb_n_22),
        .I5(busy_align_i),
        .O(busy_align_i_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_control cb
       (.ACK(ACK),
        .ACK_reg(REQ_i_1_n_0),
        .ALIGN_BUSY58_out(ALIGN_BUSY58_out),
        .AR({\slv_reg4_reg[0]_rep__0 ,\slv_reg4_reg[0]_rep__6 }),
        .AS(AS),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_BITSLIP_reg_0(cb_n_36),
        .CTRL_CE(CTRL_CE),
        .CTRL_CE_reg_0(cb_n_28),
        .CTRL_DATA({CTRL_DATA_0,CTRL_DATA}),
        .\CTRL_DATA_reg[6] ({ss_n_30,\CTRL_DATA_reg[4] }),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_INC_reg_0(cb_n_29),
        .CTRL_INC_reg_1(cb_n_30),
        .CTRL_RESET(CTRL_RESET),
        .CTRL_RESET_reg_0(cb_n_31),
        .CTRL_RESET_reg_1(cb_n_32),
        .CTRL_RESET_reg_2(cb_n_33),
        .CTRL_RESET_reg_3(CTRL_RESET_i_1_n_0),
        .CTRL_SAMPLEINFIRSTBIT_i(CTRL_SAMPLEINFIRSTBIT_i),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_0(CTRL_SAMPLEINFIRSTBIT_i_reg),
        .CTRL_SAMPLEINFIRSTBIT_i_reg_1(\CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINLASTBIT_i(CTRL_SAMPLEINLASTBIT_i),
        .CTRL_SAMPLEINLASTBIT_i_reg_0(cb_n_24),
        .CTRL_SAMPLEINLASTBIT_i_reg_1(CTRL_SAMPLEINLASTBIT_i_reg),
        .CTRL_SAMPLEINLASTBIT_i_reg_2(\CTRL_SAMPLEINLASTBIT[0]_i_1_n_0 ),
        .CTRL_SAMPLEINOTHERBIT_i(CTRL_SAMPLEINOTHERBIT_i),
        .CTRL_SAMPLEINOTHERBIT_i_reg_0(cb_n_17),
        .CTRL_SAMPLEINOTHERBIT_i_reg_1(\CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0 ),
        .D(edge_int),
        .\GenCntr_reg[1]_0 (cb_n_40),
        .Q({cb_n_20,cb_n_21,cb_n_22,cb_n_23}),
        .REQ(REQ),
        .S(ss_n_8),
        .SAMPLEINFIRSTBIT59_out(SAMPLEINFIRSTBIT59_out),
        .SAMPLEINLASTBIT60_out(SAMPLEINLASTBIT60_out),
        .SAMPLEINOTHERBIT61_out(SAMPLEINOTHERBIT61_out),
        .\alignstate_reg[1]_0 (CTRL_BITSLIP_i_1_n_0),
        .\alignstate_reg[2]_0 (CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_1 (CTRL_SAMPLEINLASTBIT_i_i_1_n_0),
        .\alignstate_reg[2]_2 (CTRL_SAMPLEINOTHERBIT_i_i_1_n_0),
        .\alignstate_reg[3]_0 (CTRL_INC_i_1_n_0),
        .\alignstate_reg[3]_1 (CTRL_CE_i_1_n_0),
        .busy_align_i(busy_align_i),
        .\compare_reg[3][9] (\compare_reg[3][9] ),
        .\compare_reg[7][9] (\compare_reg[7][9] ),
        .\compare_reg[8]_1 (\compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\compare_reg[9]_0 ),
        .edge_int_or(edge_int_or),
        .edge_int_or_reg_0(edge_int_or_i_1_n_0),
        .edge_tmp(edge_tmp),
        .end_handshake(end_handshake),
        .\handshakestate_reg[0]_0 (cb_n_2),
        .\handshakestate_reg[0]_1 (cb_n_41),
        .\handshakestate_reg[0]_2 (cb_n_42),
        .\selector_reg[0]_0 (cb_n_3),
        .\serdesseqstate_reg[0]_0 (p_0_in22_in),
        .\serdesseqstate_reg[0]_1 (cb_n_38),
        .\serdesseqstate_reg[0]_2 (cb_n_39),
        .\slv_reg4_reg[2] (ALIGN_BUSY_i_1_n_0),
        .\slv_reg4_reg[2]_0 (CTRL_FIFO_RESET_i_1_n_0),
        .\slv_reg4_reg[2]_1 (\slv_reg4_reg[2] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .start_align_i(start_align_i),
        .start_align_i_reg_0(busy_align_i_i_1_n_0),
        .start_handshake_reg_0(edge_tmp_i_1_n_0),
        .vita_clk(vita_clk));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    edge_int_or_i_1
       (.I0(edge_int_or),
        .I1(cb_n_2),
        .I2(edge_tmp0),
        .O(edge_int_or_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    edge_tmp_i_1
       (.I0(edge_tmp0),
        .I1(cb_n_2),
        .O(edge_tmp_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_iserdes_mux im
       (.AR({\slv_reg4_reg[0]_rep__0 ,\slv_reg4_reg[0]_rep__6 }),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q(ISERDES_DATA),
        .SYNC_RESET(SYNC_RESET),
        .\nomuxgen.SYNC_DATA_reg[0]_0 (im_n_0),
        .\nomuxgen.SYNC_DATA_reg[0]_1 (im_n_1),
        .\nomuxgen.SYNC_DATA_reg[0]_2 (im_n_2),
        .\nomuxgen.SYNC_DATA_reg[0]_3 (im_n_3),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ));
  design_1_onsemi_vita_cam_0_0_iserdes_core \iserdesgen[0].ic 
       (.CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV),
        .D({\iserdesgen[0].ic_n_0 ,\iserdesgen[0].ic_n_1 ,\iserdesgen[0].ic_n_2 ,\iserdesgen[0].ic_n_3 ,\iserdesgen[0].ic_n_4 ,\iserdesgen[0].ic_n_5 ,\iserdesgen[0].ic_n_6 ,\iserdesgen[0].ic_n_7 ,\iserdesgen[0].ic_n_8 ,\iserdesgen[0].ic_n_9 }),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .PAR_DATAIN(PAR_DATAIN),
        .Q(Q),
        .io_vita_data_n(io_vita_data_n),
        .io_vita_data_p(io_vita_data_p),
        .\nomuxgen.IODELAY_CE_reg[0] (im_n_2),
        .\nomuxgen.IODELAY_INC_reg[0] (im_n_1),
        .\nomuxgen.IODELAY_ISERDES_RESET_reg[0] (im_n_0),
        .\nomuxgen.ISERDES_BITSLIP_reg[0] (im_n_3),
        .out(out),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_sync ss
       (.ACK(ACK),
        .AR({\slv_reg4_reg[0]_rep__0 ,\slv_reg4_reg[0]_rep__6 }),
        .AS(AS),
        .CLKDIV(CLKDIV),
        .CO(eqOp18_in),
        .CTRL_BITSLIP(CTRL_BITSLIP),
        .CTRL_CE(CTRL_CE),
        .\CTRL_DATA_reg[9]_0 (ss_n_36),
        .CTRL_FIFO_RESET(CTRL_FIFO_RESET),
        .CTRL_INC(CTRL_INC),
        .CTRL_RESET_reg(IODELAY_ISERDES_RESET_i_1_n_0),
        .CTRL_SAMPLEINLASTBIT_i_reg(ss_n_30),
        .D(ss_n_6),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(E),
        .FIFO_RESET(FIFO_RESET),
        .FIFO_WREN(FIFO_WREN_SYNC),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(FIFO_WREN_r),
        .\FSM_sequential_syncstate_reg[1]_0 (p_0_in),
        .IODELAY_CE(SYNC_CE),
        .IODELAY_INC(SYNC_INC),
        .ISERDES_BITSLIP(SYNC_BITSLIP),
        .Q({CTRL_DATA_0,CTRL_DATA}),
        .REQ(REQ),
        .S(ss_n_8),
        .SAMPLEINFIRSTBIT59_out(SAMPLEINFIRSTBIT59_out),
        .SYNC_RESET(SYNC_RESET),
        .\WaitCntr_reg[2]_0 (Ack_int_i_1_n_0),
        .\compare_reg[0][9] (\compare_reg[0][9] ),
        .\compare_reg[1][9] (\compare_reg[1][9] ),
        .\compare_reg[2][9] (\compare_reg[2][9] ),
        .\edge_init_reg[9] (edge_int),
        .\edge_init_reg[9]_0 (cb_n_40),
        .edge_tmp(edge_tmp),
        .edge_tmp0(edge_tmp0),
        .\nomuxgen.SYNC_DATA_reg[9] (ISERDES_DATA),
        .out({ss_n_33,ss_n_34}),
        .p_1_in(p_1_in),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\syncdatastate_reg[1]_0 (\CTRL_DATA[9]_i_1_n_0 ),
        .vita_clk(vita_clk));
endmodule

(* ORIG_REF_NAME = "iserdes_idelayctrl" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_idelayctrl
   (clk200,
    \slv_reg4_reg[0]_rep );
  input clk200;
  input \slv_reg4_reg[0]_rep ;

  wire \IDELAYCTRL_INST[0].u_idelayctrl_n_0 ;
  wire clk200;
  wire \slv_reg4_reg[0]_rep ;

  (* box_type = "PRIMITIVE" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    \IDELAYCTRL_INST[0].u_idelayctrl 
       (.RDY(\IDELAYCTRL_INST[0].u_idelayctrl_n_0 ),
        .REFCLK(clk200),
        .RST(\slv_reg4_reg[0]_rep ));
endmodule

(* ORIG_REF_NAME = "iserdes_interface" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_interface
   (CLK,
    PAR_DATAIN,
    host_iserdes_align_busy,
    host_iserdes_clk_ready,
    \PAR_DATAOUT_reg[39] ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[24] ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[8] ,
    E,
    host_iserdes_clk_status,
    clk200,
    \slv_reg4_reg[0]_rep ,
    io_vita_sync_p,
    io_vita_sync_n,
    CLKB,
    vita_clk,
    Q,
    io_vita_data_p,
    io_vita_data_n,
    \slv_reg4_reg[3] ,
    AR,
    AS,
    \slv_reg4_reg[0]_rep__6 ,
    \slv_reg5_reg[9] ,
    \slv_reg4_reg[0]_rep__4 ,
    \slv_reg8_reg[0] ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    \axi_araddr_reg[5]_2 ,
    \axi_araddr_reg[5]_3 ,
    \axi_araddr_reg[5]_4 ,
    \axi_araddr_reg[5]_5 ,
    \axi_araddr_reg[5]_6 ,
    \axi_araddr_reg[5]_7 ,
    \axi_araddr_reg[5]_8 ,
    \axi_araddr_reg[5]_9 ,
    \axi_araddr_reg[5]_10 ,
    \slv_reg6_reg[9] ,
    io_vita_clk_out_p,
    io_vita_clk_out_n);
  output CLK;
  output [49:0]PAR_DATAIN;
  output host_iserdes_align_busy;
  output host_iserdes_clk_ready;
  output \PAR_DATAOUT_reg[39] ;
  output \axi_rdata_reg[9] ;
  output \axi_rdata_reg[24] ;
  output \axi_rdata_reg[16] ;
  output \axi_rdata_reg[8] ;
  output [0:0]E;
  output [1:0]host_iserdes_clk_status;
  input clk200;
  input \slv_reg4_reg[0]_rep ;
  input io_vita_sync_p;
  input io_vita_sync_n;
  input CLKB;
  input vita_clk;
  input [0:0]Q;
  input [3:0]io_vita_data_p;
  input [3:0]io_vita_data_n;
  input [2:0]\slv_reg4_reg[3] ;
  input [1:0]AR;
  input [0:0]AS;
  input [2:0]\slv_reg4_reg[0]_rep__6 ;
  input [9:0]\slv_reg5_reg[9] ;
  input [0:0]\slv_reg4_reg[0]_rep__4 ;
  input [0:0]\slv_reg8_reg[0] ;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input \axi_araddr_reg[5]_2 ;
  input \axi_araddr_reg[5]_3 ;
  input \axi_araddr_reg[5]_4 ;
  input \axi_araddr_reg[5]_5 ;
  input \axi_araddr_reg[5]_6 ;
  input \axi_araddr_reg[5]_7 ;
  input \axi_araddr_reg[5]_8 ;
  input \axi_araddr_reg[5]_9 ;
  input \axi_araddr_reg[5]_10 ;
  input [9:0]\slv_reg6_reg[9] ;
  input io_vita_clk_out_p;
  input io_vita_clk_out_n;

  wire ALIGN_BUSY21_out;
  wire ALIGN_BUSY37_out;
  wire ALIGN_BUSY53_out;
  wire ALIGN_BUSY58_out;
  wire ALIGN_BUSY5_out;
  wire [1:0]AR;
  wire [0:0]AS;
  wire CLK;
  wire CLKB;
  wire CLKDIV_c_0;
  wire [5:0]CTRL_DATA;
  wire [5:0]CTRL_DATA_0;
  wire [5:0]CTRL_DATA_1;
  wire [5:0]CTRL_DATA_2;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_EMPTY17_out;
  wire FIFO_EMPTY1_out;
  wire FIFO_EMPTY49_out;
  wire FIFO_EMPTY62_out;
  wire FIFO_WREN_c;
  wire [49:0]PAR_DATAIN;
  wire \PAR_DATAOUT_reg[39] ;
  wire [0:0]Q;
  wire SAMPLEINFIRSTBIT;
  wire SAMPLEINFIRSTBIT36_out;
  wire SAMPLEINFIRSTBIT4_out;
  wire SAMPLEINFIRSTBIT59_out;
  wire SAMPLEINLASTBIT;
  wire SAMPLEINLASTBIT35_out;
  wire SAMPLEINLASTBIT3_out;
  wire SAMPLEINLASTBIT60_out;
  wire SAMPLEINOTHERBIT;
  wire SAMPLEINOTHERBIT2_out;
  wire SAMPLEINOTHERBIT34_out;
  wire SAMPLEINOTHERBIT61_out;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire \axi_araddr_reg[5]_10 ;
  wire \axi_araddr_reg[5]_2 ;
  wire \axi_araddr_reg[5]_3 ;
  wire \axi_araddr_reg[5]_4 ;
  wire \axi_araddr_reg[5]_5 ;
  wire \axi_araddr_reg[5]_6 ;
  wire \axi_araddr_reg[5]_7 ;
  wire \axi_araddr_reg[5]_8 ;
  wire \axi_araddr_reg[5]_9 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[9] ;
  wire axi_rvalid_reg;
  wire [9:9]\cb/compare_reg[8]_1 ;
  wire [9:9]\cb/compare_reg[9]_0 ;
  wire clk200;
  wire csi_clockreset_reset_n;
  wire \generate_datagen.datagen[0].db_n_16 ;
  wire \generate_datagen.datagen[0].db_n_17 ;
  wire \generate_datagen.datagen[0].db_n_18 ;
  wire \generate_datagen.datagen[0].db_n_25 ;
  wire \generate_datagen.datagen[1].db_n_14 ;
  wire \generate_datagen.datagen[1].db_n_15 ;
  wire \generate_datagen.datagen[1].db_n_16 ;
  wire \generate_datagen.datagen[1].db_n_25 ;
  wire \generate_datagen.datagen[2].db_n_13 ;
  wire \generate_datagen.datagen[2].db_n_14 ;
  wire \generate_datagen.datagen[2].db_n_15 ;
  wire \generate_datagen.datagen[2].db_n_16 ;
  wire \generate_datagen.datagen[2].db_n_17 ;
  wire \generate_datagen.datagen[2].db_n_18 ;
  wire \generate_datagen.datagen[2].db_n_19 ;
  wire \generate_datagen.datagen[2].db_n_20 ;
  wire \generate_datagen.datagen[2].db_n_21 ;
  wire \generate_datagen.datagen[2].db_n_22 ;
  wire \generate_datagen.datagen[2].db_n_23 ;
  wire \generate_datagen.datagen[2].db_n_24 ;
  wire \generate_datagen.datagen[2].db_n_25 ;
  wire \generate_datagen.datagen[2].db_n_26 ;
  wire \generate_datagen.datagen[2].db_n_27 ;
  wire \generate_datagen.datagen[2].db_n_28 ;
  wire \generate_datagen.datagen[2].db_n_29 ;
  wire \generate_datagen.datagen[2].db_n_30 ;
  wire \generate_datagen.datagen[2].db_n_31 ;
  wire \generate_datagen.datagen[2].db_n_32 ;
  wire \generate_datagen.datagen[2].db_n_33 ;
  wire \generate_datagen.datagen[2].db_n_34 ;
  wire \generate_datagen.datagen[2].db_n_35 ;
  wire \generate_datagen.datagen[2].db_n_36 ;
  wire \generate_datagen.datagen[2].db_n_37 ;
  wire \generate_datagen.datagen[2].db_n_38 ;
  wire \generate_datagen.datagen[2].db_n_39 ;
  wire \generate_datagen.datagen[2].db_n_40 ;
  wire \generate_datagen.datagen[2].db_n_41 ;
  wire \generate_datagen.datagen[3].db_n_15 ;
  wire \generate_datagen.datagen[3].db_n_16 ;
  wire \generate_datagen.datagen[3].db_n_17 ;
  wire \generate_datagen.datagen[3].db_n_25 ;
  wire \generate_datagen.datagen[4].db_n_15 ;
  wire \generate_datagen.datagen[4].db_n_16 ;
  wire \generate_datagen.datagen[4].db_n_17 ;
  wire \generate_datagen.datagen[4].db_n_24 ;
  wire host_iserdes_align_busy;
  wire host_iserdes_clk_ready;
  wire [1:0]host_iserdes_clk_status;
  wire io_vita_clk_out_n;
  wire io_vita_clk_out_p;
  wire [3:0]io_vita_data_n;
  wire [3:0]io_vita_data_p;
  wire io_vita_sync_n;
  wire io_vita_sync_p;
  wire p_0_out;
  wire \slv_reg4_reg[0]_rep ;
  wire [0:0]\slv_reg4_reg[0]_rep__4 ;
  wire [2:0]\slv_reg4_reg[0]_rep__6 ;
  wire [2:0]\slv_reg4_reg[3] ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire [0:0]\slv_reg8_reg[0] ;
  wire \ss/FIFO_WREN_r ;
  wire vita_clk;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ALIGN_BUSY0
       (.I0(ALIGN_BUSY5_out),
        .I1(ALIGN_BUSY53_out),
        .I2(ALIGN_BUSY58_out),
        .I3(ALIGN_BUSY21_out),
        .I4(ALIGN_BUSY37_out),
        .O(host_iserdes_align_busy));
  FDRE CLK_RDY_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(host_iserdes_clk_ready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_araddr_reg[5]_8 ),
        .I1(\axi_araddr_reg[7] [0]),
        .I2(\axi_araddr_reg[5]_9 ),
        .I3(\axi_araddr_reg[7] [1]),
        .I4(\axi_araddr_reg[5]_10 ),
        .I5(axi_rvalid_reg),
        .O(\axi_rdata_reg[8] ));
  design_1_onsemi_vita_cam_0_0_iserdes_datadeser \generate_datagen.datagen[0].db 
       (.ALIGN_BUSY53_out(ALIGN_BUSY53_out),
        .AR(AR),
        .AS(AS),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV_c_0),
        .CTRL_DATA(CTRL_DATA),
        .CTRL_SAMPLEINFIRSTBIT_i_reg({\generate_datagen.datagen[0].db_n_16 ,\generate_datagen.datagen[0].db_n_17 ,\generate_datagen.datagen[0].db_n_18 }),
        .CTRL_SAMPLEINLASTBIT_i_reg(\generate_datagen.datagen[0].db_n_25 ),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(csi_clockreset_reset_n),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(\ss/FIFO_WREN_r ),
        .PAR_DATAIN(PAR_DATAIN[9:0]),
        .Q(Q),
        .S({\generate_datagen.datagen[2].db_n_16 ,\generate_datagen.datagen[2].db_n_17 }),
        .SAMPLEINFIRSTBIT(SAMPLEINFIRSTBIT),
        .SAMPLEINLASTBIT(SAMPLEINLASTBIT),
        .SAMPLEINOTHERBIT(SAMPLEINOTHERBIT),
        .\compare_reg[0][9] (\generate_datagen.datagen[2].db_n_13 ),
        .\compare_reg[1][9] (\generate_datagen.datagen[2].db_n_15 ),
        .\compare_reg[2][9] (\generate_datagen.datagen[2].db_n_14 ),
        .\compare_reg[3][9] (\generate_datagen.datagen[2].db_n_19 ),
        .\compare_reg[7][9] (\generate_datagen.datagen[2].db_n_18 ),
        .\compare_reg[8]_1 (\cb/compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\cb/compare_reg[9]_0 ),
        .io_vita_sync_n(io_vita_sync_n),
        .io_vita_sync_p(io_vita_sync_p),
        .out(FIFO_EMPTY49_out),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 [2:1]),
        .\slv_reg4_reg[2] (\slv_reg4_reg[3] [1:0]),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_datadeser_0 \generate_datagen.datagen[1].db 
       (.ALIGN_BUSY37_out(ALIGN_BUSY37_out),
        .AR(AR),
        .AS(AS),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV_c_0),
        .CTRL_DATA(CTRL_DATA_0),
        .CTRL_SAMPLEINFIRSTBIT_i_reg({\generate_datagen.datagen[1].db_n_14 ,\generate_datagen.datagen[1].db_n_15 ,\generate_datagen.datagen[1].db_n_16 }),
        .CTRL_SAMPLEINLASTBIT_i_reg(\generate_datagen.datagen[1].db_n_25 ),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(E),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(\ss/FIFO_WREN_r ),
        .PAR_DATAIN(PAR_DATAIN[19:10]),
        .\PAR_DATAOUT_reg[39] (\PAR_DATAOUT_reg[39] ),
        .Q(Q),
        .S({\generate_datagen.datagen[2].db_n_23 ,\generate_datagen.datagen[2].db_n_24 }),
        .SAMPLEINFIRSTBIT36_out(SAMPLEINFIRSTBIT36_out),
        .SAMPLEINLASTBIT35_out(SAMPLEINLASTBIT35_out),
        .SAMPLEINOTHERBIT34_out(SAMPLEINOTHERBIT34_out),
        .\compare_reg[0][9] (\generate_datagen.datagen[2].db_n_20 ),
        .\compare_reg[1][9] (\generate_datagen.datagen[2].db_n_22 ),
        .\compare_reg[2][9] (\generate_datagen.datagen[2].db_n_21 ),
        .\compare_reg[3][9] (\generate_datagen.datagen[2].db_n_26 ),
        .\compare_reg[7][9] (\generate_datagen.datagen[2].db_n_25 ),
        .\compare_reg[8]_1 (\cb/compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\cb/compare_reg[9]_0 ),
        .\enpipe_reg[4] (FIFO_EMPTY62_out),
        .\enpipe_reg[4]_0 (FIFO_EMPTY49_out),
        .\enpipe_reg[4]_1 (FIFO_EMPTY1_out),
        .io_vita_data_n(io_vita_data_n[0]),
        .io_vita_data_p(io_vita_data_p[0]),
        .out(FIFO_EMPTY17_out),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__0 (csi_clockreset_reset_n),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 ),
        .\slv_reg4_reg[2] (\slv_reg4_reg[3] [1:0]),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .\slv_reg8_reg[0] (\slv_reg8_reg[0] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_datadeser_1 \generate_datagen.datagen[2].db 
       (.ALIGN_BUSY21_out(ALIGN_BUSY21_out),
        .AR(AR),
        .AS(AS),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV_c_0),
        .CTRL_DATA(CTRL_DATA),
        .\CTRL_DATA_reg[5] (CTRL_DATA_0),
        .\CTRL_DATA_reg[5]_0 (CTRL_DATA_1),
        .\CTRL_DATA_reg[5]_1 (CTRL_DATA_2),
        .CTRL_SAMPLEINLASTBIT_i_reg(\generate_datagen.datagen[2].db_n_13 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_0(\generate_datagen.datagen[2].db_n_14 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_1(\generate_datagen.datagen[2].db_n_15 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_10(\generate_datagen.datagen[2].db_n_27 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_11(\generate_datagen.datagen[2].db_n_28 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_12(\generate_datagen.datagen[2].db_n_29 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_13({\generate_datagen.datagen[2].db_n_30 ,\generate_datagen.datagen[2].db_n_31 }),
        .CTRL_SAMPLEINLASTBIT_i_reg_14(\generate_datagen.datagen[2].db_n_32 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_15(\generate_datagen.datagen[2].db_n_33 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_16(\generate_datagen.datagen[2].db_n_34 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_17(\generate_datagen.datagen[2].db_n_35 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_18(\generate_datagen.datagen[2].db_n_36 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_19({\generate_datagen.datagen[2].db_n_37 ,\generate_datagen.datagen[2].db_n_38 }),
        .CTRL_SAMPLEINLASTBIT_i_reg_2(\generate_datagen.datagen[2].db_n_18 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_20(\generate_datagen.datagen[2].db_n_39 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_21(\generate_datagen.datagen[2].db_n_40 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_3(\generate_datagen.datagen[2].db_n_19 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_4(\generate_datagen.datagen[2].db_n_20 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_5(\generate_datagen.datagen[2].db_n_21 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_6(\generate_datagen.datagen[2].db_n_22 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_7({\generate_datagen.datagen[2].db_n_23 ,\generate_datagen.datagen[2].db_n_24 }),
        .CTRL_SAMPLEINLASTBIT_i_reg_8(\generate_datagen.datagen[2].db_n_25 ),
        .CTRL_SAMPLEINLASTBIT_i_reg_9(\generate_datagen.datagen[2].db_n_26 ),
        .DELAY_WREN_c(DELAY_WREN_c),
        .DELAY_WREN_r_reg(\generate_datagen.datagen[2].db_n_41 ),
        .E(csi_clockreset_reset_n),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(\ss/FIFO_WREN_r ),
        .\GenCntr_reg[0] (\generate_datagen.datagen[0].db_n_25 ),
        .\GenCntr_reg[0]_0 (\generate_datagen.datagen[1].db_n_25 ),
        .\GenCntr_reg[0]_1 (\generate_datagen.datagen[3].db_n_25 ),
        .\GenCntr_reg[0]_2 (\generate_datagen.datagen[4].db_n_24 ),
        .\GenCntr_reg[3] ({\generate_datagen.datagen[0].db_n_16 ,\generate_datagen.datagen[0].db_n_17 ,\generate_datagen.datagen[0].db_n_18 }),
        .\GenCntr_reg[3]_0 ({\generate_datagen.datagen[1].db_n_14 ,\generate_datagen.datagen[1].db_n_15 ,\generate_datagen.datagen[1].db_n_16 }),
        .\GenCntr_reg[3]_1 ({\generate_datagen.datagen[3].db_n_15 ,\generate_datagen.datagen[3].db_n_16 ,\generate_datagen.datagen[3].db_n_17 }),
        .\GenCntr_reg[3]_2 ({\generate_datagen.datagen[4].db_n_15 ,\generate_datagen.datagen[4].db_n_16 ,\generate_datagen.datagen[4].db_n_17 }),
        .PAR_DATAIN(PAR_DATAIN[29:20]),
        .Q(Q),
        .S({\generate_datagen.datagen[2].db_n_16 ,\generate_datagen.datagen[2].db_n_17 }),
        .SAMPLEINFIRSTBIT(SAMPLEINFIRSTBIT),
        .SAMPLEINFIRSTBIT36_out(SAMPLEINFIRSTBIT36_out),
        .SAMPLEINFIRSTBIT4_out(SAMPLEINFIRSTBIT4_out),
        .SAMPLEINFIRSTBIT59_out(SAMPLEINFIRSTBIT59_out),
        .SAMPLEINLASTBIT(SAMPLEINLASTBIT),
        .SAMPLEINLASTBIT35_out(SAMPLEINLASTBIT35_out),
        .SAMPLEINLASTBIT3_out(SAMPLEINLASTBIT3_out),
        .SAMPLEINLASTBIT60_out(SAMPLEINLASTBIT60_out),
        .SAMPLEINOTHERBIT(SAMPLEINOTHERBIT),
        .SAMPLEINOTHERBIT2_out(SAMPLEINOTHERBIT2_out),
        .SAMPLEINOTHERBIT34_out(SAMPLEINOTHERBIT34_out),
        .SAMPLEINOTHERBIT61_out(SAMPLEINOTHERBIT61_out),
        .\compare_reg[8]_1 (\cb/compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\cb/compare_reg[9]_0 ),
        .io_vita_data_n(io_vita_data_n[1]),
        .io_vita_data_p(io_vita_data_p[1]),
        .out(FIFO_EMPTY17_out),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__4 (\slv_reg4_reg[0]_rep__4 ),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 ),
        .\slv_reg4_reg[2] (\slv_reg4_reg[3] [1:0]),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_datadeser_2 \generate_datagen.datagen[3].db 
       (.ALIGN_BUSY5_out(ALIGN_BUSY5_out),
        .AR(AR[1]),
        .AS(AS),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV_c_0),
        .CTRL_DATA(CTRL_DATA_1),
        .\CTRL_DATA_reg[4] ({\generate_datagen.datagen[2].db_n_30 ,\generate_datagen.datagen[2].db_n_31 }),
        .CTRL_SAMPLEINFIRSTBIT_i_reg({\generate_datagen.datagen[3].db_n_15 ,\generate_datagen.datagen[3].db_n_16 ,\generate_datagen.datagen[3].db_n_17 }),
        .CTRL_SAMPLEINLASTBIT_i_reg(\generate_datagen.datagen[3].db_n_25 ),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(csi_clockreset_reset_n),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(\ss/FIFO_WREN_r ),
        .PAR_DATAIN(PAR_DATAIN[39:30]),
        .Q(Q),
        .SAMPLEINFIRSTBIT4_out(SAMPLEINFIRSTBIT4_out),
        .SAMPLEINLASTBIT3_out(SAMPLEINLASTBIT3_out),
        .SAMPLEINOTHERBIT2_out(SAMPLEINOTHERBIT2_out),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5] ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_0 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_1 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[9] (\axi_rdata_reg[9] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .\compare_reg[0][9] (\generate_datagen.datagen[2].db_n_27 ),
        .\compare_reg[1][9] (\generate_datagen.datagen[2].db_n_29 ),
        .\compare_reg[2][9] (\generate_datagen.datagen[2].db_n_28 ),
        .\compare_reg[3][9] (\generate_datagen.datagen[2].db_n_33 ),
        .\compare_reg[7][9] (\generate_datagen.datagen[2].db_n_32 ),
        .\compare_reg[8]_1 (\cb/compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\cb/compare_reg[9]_0 ),
        .io_vita_data_n(io_vita_data_n[2]),
        .io_vita_data_p(io_vita_data_p[2]),
        .out(FIFO_EMPTY1_out),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__4 (\slv_reg4_reg[0]_rep__4 ),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 ),
        .\slv_reg4_reg[2] (\slv_reg4_reg[3] [1:0]),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_datadeser_3 \generate_datagen.datagen[4].db 
       (.ALIGN_BUSY58_out(ALIGN_BUSY58_out),
        .AS({\slv_reg4_reg[0]_rep__4 ,AR[1]}),
        .CLK(CLK),
        .CLKB(CLKB),
        .CLKDIV(CLKDIV_c_0),
        .CTRL_DATA(CTRL_DATA_2),
        .\CTRL_DATA_reg[4] ({\generate_datagen.datagen[2].db_n_37 ,\generate_datagen.datagen[2].db_n_38 }),
        .CTRL_SAMPLEINFIRSTBIT_i_reg({\generate_datagen.datagen[4].db_n_15 ,\generate_datagen.datagen[4].db_n_16 ,\generate_datagen.datagen[4].db_n_17 }),
        .CTRL_SAMPLEINLASTBIT_i_reg(\generate_datagen.datagen[4].db_n_24 ),
        .DELAY_WREN_c(DELAY_WREN_c),
        .E(csi_clockreset_reset_n),
        .FIFO_WREN_c(FIFO_WREN_c),
        .FIFO_WREN_r(\ss/FIFO_WREN_r ),
        .PAR_DATAIN(PAR_DATAIN[49:40]),
        .Q(Q),
        .SAMPLEINFIRSTBIT59_out(SAMPLEINFIRSTBIT59_out),
        .SAMPLEINLASTBIT60_out(SAMPLEINLASTBIT60_out),
        .SAMPLEINOTHERBIT61_out(SAMPLEINOTHERBIT61_out),
        .\compare_reg[0][9] (\generate_datagen.datagen[2].db_n_34 ),
        .\compare_reg[1][9] (\generate_datagen.datagen[2].db_n_36 ),
        .\compare_reg[2][9] (\generate_datagen.datagen[2].db_n_35 ),
        .\compare_reg[3][9] (\generate_datagen.datagen[2].db_n_40 ),
        .\compare_reg[7][9] (\generate_datagen.datagen[2].db_n_39 ),
        .\compare_reg[8]_1 (\cb/compare_reg[8]_1 ),
        .\compare_reg[9]_0 (\cb/compare_reg[9]_0 ),
        .io_vita_data_n(io_vita_data_n[3]),
        .io_vita_data_p(io_vita_data_p[3]),
        .out(FIFO_EMPTY62_out),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__0 (AS),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6 [2]),
        .\slv_reg4_reg[2] (\slv_reg4_reg[3] [1:0]),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_idelayctrl \generate_idelay.serdesidelayrefclk 
       (.clk200(clk200),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ));
  design_1_onsemi_vita_cam_0_0_iserdes_compare \serdesclockgen[0].co 
       (.AR(AR[0]),
        .AS(AS),
        .CLKDIV(CLKDIV_c_0),
        .\CTRL_SAMPLEINOTHERBIT_reg[0] (\generate_datagen.datagen[2].db_n_41 ),
        .DELAY_WREN_c(DELAY_WREN_c),
        .FIFO_WREN_c(FIFO_WREN_c),
        .\slv_reg4_reg[3] (\slv_reg4_reg[3] [2]),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_clocks \serdesclockgen[0].ic 
       (.CLK(CLK),
        .CLKDIV(CLKDIV_c_0),
        .CLK_RDY(p_0_out),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5]_2 ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_3 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_4 ),
        .\axi_araddr_reg[5]_2 (\axi_araddr_reg[5]_5 ),
        .\axi_araddr_reg[5]_3 (\axi_araddr_reg[5]_6 ),
        .\axi_araddr_reg[5]_4 (\axi_araddr_reg[5]_7 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[16] (\axi_rdata_reg[16] ),
        .\axi_rdata_reg[24] (\axi_rdata_reg[24] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .host_iserdes_clk_status(host_iserdes_clk_status),
        .io_vita_clk_out_n(io_vita_clk_out_n),
        .io_vita_clk_out_p(io_vita_clk_out_p),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .vita_clk(vita_clk));
endmodule

(* ORIG_REF_NAME = "iserdes_mux" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_mux
   (\nomuxgen.SYNC_DATA_reg[0]_0 ,
    \nomuxgen.SYNC_DATA_reg[0]_1 ,
    \nomuxgen.SYNC_DATA_reg[0]_2 ,
    \nomuxgen.SYNC_DATA_reg[0]_3 ,
    Q,
    SYNC_RESET,
    CLKDIV,
    AR,
    IODELAY_INC,
    IODELAY_CE,
    \slv_reg4_reg[0]_rep ,
    ISERDES_BITSLIP,
    D);
  output \nomuxgen.SYNC_DATA_reg[0]_0 ;
  output \nomuxgen.SYNC_DATA_reg[0]_1 ;
  output \nomuxgen.SYNC_DATA_reg[0]_2 ;
  output \nomuxgen.SYNC_DATA_reg[0]_3 ;
  output [9:0]Q;
  input SYNC_RESET;
  input CLKDIV;
  input [1:0]AR;
  input IODELAY_INC;
  input IODELAY_CE;
  input \slv_reg4_reg[0]_rep ;
  input ISERDES_BITSLIP;
  input [9:0]D;

  wire [1:0]AR;
  wire CLKDIV;
  wire [9:0]D;
  wire IODELAY_CE;
  wire IODELAY_INC;
  wire ISERDES_BITSLIP;
  wire [9:0]Q;
  wire SYNC_RESET;
  wire \nomuxgen.SYNC_DATA_reg[0]_0 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_1 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_2 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_3 ;
  wire \slv_reg4_reg[0]_rep ;

  FDCE \nomuxgen.IODELAY_CE_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(IODELAY_CE),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_2 ));
  FDCE \nomuxgen.IODELAY_INC_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_INC),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_1 ));
  FDCE \nomuxgen.IODELAY_ISERDES_RESET_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(SYNC_RESET),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_0 ));
  FDCE \nomuxgen.ISERDES_BITSLIP_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ISERDES_BITSLIP),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_3 ));
  FDCE \nomuxgen.SYNC_DATA_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \nomuxgen.SYNC_DATA_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \nomuxgen.SYNC_DATA_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \nomuxgen.SYNC_DATA_reg[3] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \nomuxgen.SYNC_DATA_reg[4] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \nomuxgen.SYNC_DATA_reg[5] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \nomuxgen.SYNC_DATA_reg[6] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \nomuxgen.SYNC_DATA_reg[7] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \nomuxgen.SYNC_DATA_reg[8] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \nomuxgen.SYNC_DATA_reg[9] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "iserdes_mux" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_mux_13
   (\nomuxgen.SYNC_DATA_reg[0]_0 ,
    \nomuxgen.SYNC_DATA_reg[0]_1 ,
    \nomuxgen.SYNC_DATA_reg[0]_2 ,
    \nomuxgen.SYNC_DATA_reg[0]_3 ,
    Q,
    SYNC_RESET,
    CLKDIV,
    AR,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    D);
  output \nomuxgen.SYNC_DATA_reg[0]_0 ;
  output \nomuxgen.SYNC_DATA_reg[0]_1 ;
  output \nomuxgen.SYNC_DATA_reg[0]_2 ;
  output \nomuxgen.SYNC_DATA_reg[0]_3 ;
  output [9:0]Q;
  input SYNC_RESET;
  input CLKDIV;
  input [1:0]AR;
  input IODELAY_INC;
  input IODELAY_CE;
  input ISERDES_BITSLIP;
  input [9:0]D;

  wire [1:0]AR;
  wire CLKDIV;
  wire [9:0]D;
  wire IODELAY_CE;
  wire IODELAY_INC;
  wire ISERDES_BITSLIP;
  wire [9:0]Q;
  wire SYNC_RESET;
  wire \nomuxgen.SYNC_DATA_reg[0]_0 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_1 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_2 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_3 ;

  FDCE \nomuxgen.IODELAY_CE_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_CE),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_2 ));
  FDCE \nomuxgen.IODELAY_INC_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_INC),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_1 ));
  FDCE \nomuxgen.IODELAY_ISERDES_RESET_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(SYNC_RESET),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_0 ));
  FDCE \nomuxgen.ISERDES_BITSLIP_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ISERDES_BITSLIP),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_3 ));
  FDCE \nomuxgen.SYNC_DATA_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \nomuxgen.SYNC_DATA_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \nomuxgen.SYNC_DATA_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \nomuxgen.SYNC_DATA_reg[3] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \nomuxgen.SYNC_DATA_reg[4] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \nomuxgen.SYNC_DATA_reg[5] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \nomuxgen.SYNC_DATA_reg[6] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \nomuxgen.SYNC_DATA_reg[7] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \nomuxgen.SYNC_DATA_reg[8] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \nomuxgen.SYNC_DATA_reg[9] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "iserdes_mux" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_mux_17
   (\nomuxgen.SYNC_DATA_reg[0]_0 ,
    \nomuxgen.SYNC_DATA_reg[0]_1 ,
    \nomuxgen.SYNC_DATA_reg[0]_2 ,
    \nomuxgen.SYNC_DATA_reg[0]_3 ,
    Q,
    SYNC_RESET,
    CLKDIV,
    \slv_reg4_reg[0]_rep__6 ,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    D,
    AS);
  output \nomuxgen.SYNC_DATA_reg[0]_0 ;
  output \nomuxgen.SYNC_DATA_reg[0]_1 ;
  output \nomuxgen.SYNC_DATA_reg[0]_2 ;
  output \nomuxgen.SYNC_DATA_reg[0]_3 ;
  output [9:0]Q;
  input SYNC_RESET;
  input CLKDIV;
  input [0:0]\slv_reg4_reg[0]_rep__6 ;
  input IODELAY_INC;
  input IODELAY_CE;
  input ISERDES_BITSLIP;
  input [9:0]D;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLKDIV;
  wire [9:0]D;
  wire IODELAY_CE;
  wire IODELAY_INC;
  wire ISERDES_BITSLIP;
  wire [9:0]Q;
  wire SYNC_RESET;
  wire \nomuxgen.SYNC_DATA_reg[0]_0 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_1 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_2 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_3 ;
  wire [0:0]\slv_reg4_reg[0]_rep__6 ;

  FDCE \nomuxgen.IODELAY_CE_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 ),
        .D(IODELAY_CE),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_2 ));
  FDCE \nomuxgen.IODELAY_INC_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 ),
        .D(IODELAY_INC),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_1 ));
  FDCE \nomuxgen.IODELAY_ISERDES_RESET_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 ),
        .D(SYNC_RESET),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_0 ));
  FDCE \nomuxgen.ISERDES_BITSLIP_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 ),
        .D(ISERDES_BITSLIP),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_3 ));
  FDCE \nomuxgen.SYNC_DATA_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \nomuxgen.SYNC_DATA_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \nomuxgen.SYNC_DATA_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \nomuxgen.SYNC_DATA_reg[3] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \nomuxgen.SYNC_DATA_reg[4] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \nomuxgen.SYNC_DATA_reg[5] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \nomuxgen.SYNC_DATA_reg[6] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \nomuxgen.SYNC_DATA_reg[7] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \nomuxgen.SYNC_DATA_reg[8] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \nomuxgen.SYNC_DATA_reg[9] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "iserdes_mux" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_mux_5
   (\nomuxgen.SYNC_DATA_reg[0]_0 ,
    \nomuxgen.SYNC_DATA_reg[0]_1 ,
    \nomuxgen.SYNC_DATA_reg[0]_2 ,
    \nomuxgen.SYNC_DATA_reg[0]_3 ,
    Q,
    SYNC_RESET,
    CLKDIV,
    AR,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    D);
  output \nomuxgen.SYNC_DATA_reg[0]_0 ;
  output \nomuxgen.SYNC_DATA_reg[0]_1 ;
  output \nomuxgen.SYNC_DATA_reg[0]_2 ;
  output \nomuxgen.SYNC_DATA_reg[0]_3 ;
  output [9:0]Q;
  input SYNC_RESET;
  input CLKDIV;
  input [1:0]AR;
  input IODELAY_INC;
  input IODELAY_CE;
  input ISERDES_BITSLIP;
  input [9:0]D;

  wire [1:0]AR;
  wire CLKDIV;
  wire [9:0]D;
  wire IODELAY_CE;
  wire IODELAY_INC;
  wire ISERDES_BITSLIP;
  wire [9:0]Q;
  wire SYNC_RESET;
  wire \nomuxgen.SYNC_DATA_reg[0]_0 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_1 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_2 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_3 ;

  FDCE \nomuxgen.IODELAY_CE_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_CE),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_2 ));
  FDCE \nomuxgen.IODELAY_INC_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_INC),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_1 ));
  FDCE \nomuxgen.IODELAY_ISERDES_RESET_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(SYNC_RESET),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_0 ));
  FDCE \nomuxgen.ISERDES_BITSLIP_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ISERDES_BITSLIP),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_3 ));
  FDCE \nomuxgen.SYNC_DATA_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \nomuxgen.SYNC_DATA_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \nomuxgen.SYNC_DATA_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \nomuxgen.SYNC_DATA_reg[3] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \nomuxgen.SYNC_DATA_reg[4] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \nomuxgen.SYNC_DATA_reg[5] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \nomuxgen.SYNC_DATA_reg[6] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \nomuxgen.SYNC_DATA_reg[7] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \nomuxgen.SYNC_DATA_reg[8] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \nomuxgen.SYNC_DATA_reg[9] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "iserdes_mux" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_mux_9
   (\nomuxgen.SYNC_DATA_reg[0]_0 ,
    \nomuxgen.SYNC_DATA_reg[0]_1 ,
    \nomuxgen.SYNC_DATA_reg[0]_2 ,
    \nomuxgen.SYNC_DATA_reg[0]_3 ,
    Q,
    SYNC_RESET,
    CLKDIV,
    AR,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    D);
  output \nomuxgen.SYNC_DATA_reg[0]_0 ;
  output \nomuxgen.SYNC_DATA_reg[0]_1 ;
  output \nomuxgen.SYNC_DATA_reg[0]_2 ;
  output \nomuxgen.SYNC_DATA_reg[0]_3 ;
  output [9:0]Q;
  input SYNC_RESET;
  input CLKDIV;
  input [1:0]AR;
  input IODELAY_INC;
  input IODELAY_CE;
  input ISERDES_BITSLIP;
  input [9:0]D;

  wire [1:0]AR;
  wire CLKDIV;
  wire [9:0]D;
  wire IODELAY_CE;
  wire IODELAY_INC;
  wire ISERDES_BITSLIP;
  wire [9:0]Q;
  wire SYNC_RESET;
  wire \nomuxgen.SYNC_DATA_reg[0]_0 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_1 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_2 ;
  wire \nomuxgen.SYNC_DATA_reg[0]_3 ;

  FDCE \nomuxgen.IODELAY_CE_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_CE),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_2 ));
  FDCE \nomuxgen.IODELAY_INC_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_INC),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_1 ));
  FDCE \nomuxgen.IODELAY_ISERDES_RESET_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(SYNC_RESET),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_0 ));
  FDCE \nomuxgen.ISERDES_BITSLIP_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ISERDES_BITSLIP),
        .Q(\nomuxgen.SYNC_DATA_reg[0]_3 ));
  FDCE \nomuxgen.SYNC_DATA_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \nomuxgen.SYNC_DATA_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \nomuxgen.SYNC_DATA_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \nomuxgen.SYNC_DATA_reg[3] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \nomuxgen.SYNC_DATA_reg[4] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \nomuxgen.SYNC_DATA_reg[5] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \nomuxgen.SYNC_DATA_reg[6] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \nomuxgen.SYNC_DATA_reg[7] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \nomuxgen.SYNC_DATA_reg[8] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \nomuxgen.SYNC_DATA_reg[9] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "iserdes_sync" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_sync
   (ACK,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    FIFO_RESET,
    FIFO_WREN,
    D,
    SYNC_RESET,
    S,
    Q,
    edge_tmp0,
    \edge_init_reg[9] ,
    CTRL_SAMPLEINLASTBIT_i_reg,
    CO,
    \FSM_sequential_syncstate_reg[1]_0 ,
    out,
    p_1_in,
    \CTRL_DATA_reg[9]_0 ,
    FIFO_WREN_r,
    SAMPLEINFIRSTBIT59_out,
    DELAY_WREN_c,
    FIFO_WREN_c,
    vita_clk,
    AR,
    CLKDIV,
    AS,
    CTRL_FIFO_RESET,
    \slv_reg4_reg[0]_rep ,
    \WaitCntr_reg[2]_0 ,
    CTRL_RESET_reg,
    \edge_init_reg[9]_0 ,
    \slv_reg5_reg[9] ,
    edge_tmp,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    REQ,
    E,
    \nomuxgen.SYNC_DATA_reg[9] ,
    \syncdatastate_reg[1]_0 ,
    CTRL_CE,
    CTRL_INC,
    CTRL_BITSLIP);
  output ACK;
  output IODELAY_INC;
  output IODELAY_CE;
  output ISERDES_BITSLIP;
  output FIFO_RESET;
  output [0:0]FIFO_WREN;
  output [0:0]D;
  output SYNC_RESET;
  output [0:0]S;
  output [9:0]Q;
  output edge_tmp0;
  output [9:0]\edge_init_reg[9] ;
  output [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  output [0:0]CO;
  output [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  output [1:0]out;
  output p_1_in;
  output \CTRL_DATA_reg[9]_0 ;
  input FIFO_WREN_r;
  input SAMPLEINFIRSTBIT59_out;
  input DELAY_WREN_c;
  input FIFO_WREN_c;
  input vita_clk;
  input [1:0]AR;
  input CLKDIV;
  input [1:0]AS;
  input CTRL_FIFO_RESET;
  input \slv_reg4_reg[0]_rep ;
  input \WaitCntr_reg[2]_0 ;
  input CTRL_RESET_reg;
  input [0:0]\edge_init_reg[9]_0 ;
  input [9:0]\slv_reg5_reg[9] ;
  input edge_tmp;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input REQ;
  input [0:0]E;
  input [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  input [0:0]\syncdatastate_reg[1]_0 ;
  input CTRL_CE;
  input CTRL_INC;
  input CTRL_BITSLIP;

  wire ACK;
  wire [1:0]AR;
  wire [1:0]AS;
  wire \AckPipe_reg_n_0_[0] ;
  wire CLKDIV;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_CE;
  wire \CTRL_DATA_reg[9]_0 ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_RESET_reg;
  wire [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  wire [0:0]D;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_RESET_r;
  wire [0:0]FIFO_WREN;
  wire FIFO_WREN__0_n_0;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire \FSM_sequential_syncstate[0]_i_1__3_n_0 ;
  wire \FSM_sequential_syncstate[1]_i_1__3_n_0 ;
  wire [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  wire IODELAY_CE;
  wire IODELAY_CE_i_1__3_n_0;
  wire IODELAY_INC;
  wire IODELAY_INC_i_1__3_n_0;
  wire ISERDES_BITSLIP;
  wire ISERDES_BITSLIP_i_1__3_n_0;
  wire [9:0]Q;
  wire REQ;
  wire [0:0]S;
  wire SAMPLEINFIRSTBIT59_out;
  wire SYNC_RESET;
  wire \WaitCntr[0]_i_1__3_n_0 ;
  wire \WaitCntr[1]_i_1__3_n_0 ;
  wire \WaitCntr[2]_i_1__3_n_0 ;
  wire \WaitCntr_reg[2]_0 ;
  wire \WaitCntr_reg_n_0_[0] ;
  wire \WaitCntr_reg_n_0_[1] ;
  wire \alignstate[2]_i_5_n_0 ;
  wire \alignstate[2]_i_6__3_n_0 ;
  wire \alignstate[2]_i_7__3_n_0 ;
  wire \alignstate[2]_i_8__3_n_0 ;
  wire \alignstate_reg[2]_i_3__3_n_1 ;
  wire \alignstate_reg[2]_i_3__3_n_2 ;
  wire \alignstate_reg[2]_i_3__3_n_3 ;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire [9:0]\datapipe_reg[0]_19 ;
  wire [9:0]\datapipe_reg[1]_20 ;
  wire [9:0]\edge_init_reg[9] ;
  wire [0:0]\edge_init_reg[9]_0 ;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_3__3_n_0;
  wire edge_tmp_i_4__3_n_0;
  wire [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in__0;
  wire [1:1]p_0_out;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [0:0]\syncdatastate_reg[1]_0 ;
  wire vita_clk;
  wire [3:0]\NLW_alignstate_reg[2]_i_3__3_O_UNCONNECTED ;

  FDCE ACK_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(p_0_in__0),
        .Q(ACK));
  FDCE \AckPipe_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D),
        .Q(\AckPipe_reg_n_0_[0] ));
  FDCE \AckPipe_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\AckPipe_reg_n_0_[0] ),
        .Q(p_0_in__0));
  FDCE Ack_int_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(\WaitCntr_reg[2]_0 ),
        .Q(D));
  FDCE \CTRL_DATA_reg[0] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [0]),
        .Q(Q[0]));
  FDCE \CTRL_DATA_reg[1] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [1]),
        .Q(Q[1]));
  FDCE \CTRL_DATA_reg[2] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [2]),
        .Q(Q[2]));
  FDCE \CTRL_DATA_reg[3] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [3]),
        .Q(Q[3]));
  FDCE \CTRL_DATA_reg[4] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [4]),
        .Q(Q[4]));
  FDCE \CTRL_DATA_reg[5] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [5]),
        .Q(Q[5]));
  FDCE \CTRL_DATA_reg[6] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [6]),
        .Q(Q[6]));
  FDCE \CTRL_DATA_reg[7] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [7]),
        .Q(Q[7]));
  FDCE \CTRL_DATA_reg[8] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [8]),
        .Q(Q[8]));
  FDCE \CTRL_DATA_reg[9] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AS[0]),
        .D(\datapipe_reg[1]_20 [9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_8__3
       (.I0(Q[6]),
        .I1(\compare_reg[2][9] ),
        .I2(Q[8]),
        .I3(\compare_reg[0][9] ),
        .I4(\compare_reg[1][9] ),
        .I5(Q[7]),
        .O(CTRL_SAMPLEINLASTBIT_i_reg));
  FDPE FIFO_RESET_r_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_FIFO_RESET),
        .PRE(AS[1]),
        .Q(FIFO_RESET_r));
  FDPE FIFO_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(FIFO_RESET_r),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(FIFO_RESET));
  LUT4 #(
    .INIT(16'hBF80)) 
    FIFO_WREN__0
       (.I0(FIFO_WREN_r),
        .I1(SAMPLEINFIRSTBIT59_out),
        .I2(DELAY_WREN_c),
        .I3(FIFO_WREN_c),
        .O(FIFO_WREN__0_n_0));
  FDCE \FIFO_WREN_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(FIFO_WREN__0_n_0),
        .Q(FIFO_WREN));
  LUT5 #(
    .INIT(32'h0D5D0404)) 
    \FSM_sequential_syncstate[0]_i_1__3 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[0]),
        .O(\FSM_sequential_syncstate[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h59595000)) 
    \FSM_sequential_syncstate[1]_i_1__3 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .O(\FSM_sequential_syncstate[1]_i_1__3_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(\FSM_sequential_syncstate[0]_i_1__3_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(\FSM_sequential_syncstate[1]_i_1__3_n_0 ),
        .Q(out[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \GenCntr[15]_i_16__3 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(\edge_init_reg[9]_0 ),
        .O(S));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_CE_i_1__3
       (.I0(CTRL_CE),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_CE_i_1__3_n_0));
  FDCE IODELAY_CE_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(IODELAY_CE_i_1__3_n_0),
        .Q(IODELAY_CE));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_INC_i_1__3
       (.I0(CTRL_INC),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_INC_i_1__3_n_0));
  FDCE IODELAY_INC_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_INC_i_1__3_n_0),
        .Q(IODELAY_INC));
  FDPE IODELAY_ISERDES_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_RESET_reg),
        .PRE(AS[0]),
        .Q(SYNC_RESET));
  LUT4 #(
    .INIT(16'h0008)) 
    ISERDES_BITSLIP_i_1__3
       (.I0(CTRL_BITSLIP),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(ISERDES_BITSLIP_i_1__3_n_0));
  FDCE ISERDES_BITSLIP_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ISERDES_BITSLIP_i_1__3_n_0),
        .Q(ISERDES_BITSLIP));
  FDCE \ReqPipe_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(REQ),
        .Q(p_0_out));
  FDCE \ReqPipe_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(p_0_out),
        .Q(\FSM_sequential_syncstate_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFF3002E)) 
    \WaitCntr[0]_i_1__3 
       (.I0(\FSM_sequential_syncstate_reg[1]_0 ),
        .I1(out[0]),
        .I2(p_1_in),
        .I3(out[1]),
        .I4(\WaitCntr_reg_n_0_[0] ),
        .O(\WaitCntr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAF00000C5C)) 
    \WaitCntr[1]_i_1__3 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .I5(\WaitCntr_reg_n_0_[1] ),
        .O(\WaitCntr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF0F1100)) 
    \WaitCntr[2]_i_1__3 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\WaitCntr_reg_n_0_[1] ),
        .I2(\FSM_sequential_syncstate_reg[1]_0 ),
        .I3(out[0]),
        .I4(p_1_in),
        .I5(out[1]),
        .O(\WaitCntr[2]_i_1__3_n_0 ));
  FDCE \WaitCntr_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(\WaitCntr[0]_i_1__3_n_0 ),
        .Q(\WaitCntr_reg_n_0_[0] ));
  FDCE \WaitCntr_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(\WaitCntr[1]_i_1__3_n_0 ),
        .Q(\WaitCntr_reg_n_0_[1] ));
  FDCE \WaitCntr_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(\WaitCntr[2]_i_1__3_n_0 ),
        .Q(p_1_in));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[2]_i_5 
       (.I0(\slv_reg5_reg[9] [9]),
        .I1(Q[9]),
        .O(\alignstate[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_6__3 
       (.I0(Q[7]),
        .I1(\slv_reg5_reg[9] [7]),
        .I2(Q[6]),
        .I3(\slv_reg5_reg[9] [6]),
        .I4(\slv_reg5_reg[9] [8]),
        .I5(Q[8]),
        .O(\alignstate[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_7__3 
       (.I0(Q[4]),
        .I1(\slv_reg5_reg[9] [4]),
        .I2(Q[3]),
        .I3(\slv_reg5_reg[9] [3]),
        .I4(\slv_reg5_reg[9] [5]),
        .I5(Q[5]),
        .O(\alignstate[2]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_8__3 
       (.I0(\slv_reg5_reg[9] [2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\slv_reg5_reg[9] [1]),
        .I4(Q[0]),
        .I5(\slv_reg5_reg[9] [0]),
        .O(\alignstate[2]_i_8__3_n_0 ));
  CARRY4 \alignstate_reg[2]_i_3__3 
       (.CI(1'b0),
        .CO({CO,\alignstate_reg[2]_i_3__3_n_1 ,\alignstate_reg[2]_i_3__3_n_2 ,\alignstate_reg[2]_i_3__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[2]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\alignstate[2]_i_5_n_0 ,\alignstate[2]_i_6__3_n_0 ,\alignstate[2]_i_7__3_n_0 ,\alignstate[2]_i_8__3_n_0 }));
  FDRE \datapipe_reg[0][0] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [0]),
        .Q(\datapipe_reg[0]_19 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[0][1] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [1]),
        .Q(\datapipe_reg[0]_19 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[0][2] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [2]),
        .Q(\datapipe_reg[0]_19 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[0][3] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [3]),
        .Q(\datapipe_reg[0]_19 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[0][4] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [4]),
        .Q(\datapipe_reg[0]_19 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[0][5] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [5]),
        .Q(\datapipe_reg[0]_19 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[0][6] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [6]),
        .Q(\datapipe_reg[0]_19 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[0][7] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [7]),
        .Q(\datapipe_reg[0]_19 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[0][8] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [8]),
        .Q(\datapipe_reg[0]_19 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[0][9] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [9]),
        .Q(\datapipe_reg[0]_19 [9]),
        .R(1'b0));
  FDRE \datapipe_reg[1][0] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [0]),
        .Q(\datapipe_reg[1]_20 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[1][1] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [1]),
        .Q(\datapipe_reg[1]_20 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[1][2] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [2]),
        .Q(\datapipe_reg[1]_20 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[1][3] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [3]),
        .Q(\datapipe_reg[1]_20 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[1][4] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [4]),
        .Q(\datapipe_reg[1]_20 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[1][5] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [5]),
        .Q(\datapipe_reg[1]_20 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[1][6] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [6]),
        .Q(\datapipe_reg[1]_20 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[1][7] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [7]),
        .Q(\datapipe_reg[1]_20 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[1][8] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [8]),
        .Q(\datapipe_reg[1]_20 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[1][9] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_19 [9]),
        .Q(\datapipe_reg[1]_20 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[0]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\edge_init_reg[9] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\edge_init_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\edge_init_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\edge_init_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\edge_init_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\edge_init_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\edge_init_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[7]_i_1__3 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\edge_init_reg[9] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[8]_i_1__3 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[9]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    edge_tmp_i_2__3
       (.I0(edge_tmp_i_3__3_n_0),
        .I1(\edge_init_reg[9] [3]),
        .I2(edge_tmp),
        .I3(\edge_init_reg[9] [1]),
        .I4(\edge_init_reg[9] [7]),
        .I5(edge_tmp_i_4__3_n_0),
        .O(edge_tmp0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    edge_tmp_i_3__3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(edge_tmp_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h7FFBFFFFFFFFDFFE)) 
    edge_tmp_i_4__3
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(edge_tmp_i_4__3_n_0));
  FDCE \syncdatastate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AS[0]),
        .D(REQ),
        .Q(\CTRL_DATA_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "iserdes_sync" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_sync_11
   (ACK,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    FIFO_RESET,
    FIFO_WREN,
    D,
    SYNC_RESET,
    \GenCntr_reg[1] ,
    Q,
    edge_tmp0,
    \edge_init_reg[9] ,
    CTRL_SAMPLEINLASTBIT_i_reg,
    CO,
    \FSM_sequential_syncstate_reg[1]_0 ,
    out,
    p_1_in,
    \CTRL_DATA_reg[9]_0 ,
    FIFO_WREN_r,
    SAMPLEINFIRSTBIT20_out,
    DELAY_WREN_c,
    FIFO_WREN_c,
    vita_clk,
    AR,
    CLKDIV,
    \slv_reg4_reg[0]_rep__2 ,
    CTRL_FIFO_RESET,
    \slv_reg4_reg[0]_rep__1 ,
    \slv_reg4_reg[0]_rep ,
    \WaitCntr_reg[2]_0 ,
    CTRL_RESET_reg,
    \edge_init_reg[9]_0 ,
    \slv_reg5_reg[9] ,
    edge_tmp,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    REQ,
    E,
    \nomuxgen.SYNC_DATA_reg[9] ,
    \syncdatastate_reg[1]_0 ,
    CTRL_CE,
    CTRL_INC,
    CTRL_BITSLIP);
  output ACK;
  output IODELAY_INC;
  output IODELAY_CE;
  output ISERDES_BITSLIP;
  output FIFO_RESET;
  output [0:0]FIFO_WREN;
  output [0:0]D;
  output SYNC_RESET;
  output [0:0]\GenCntr_reg[1] ;
  output [9:0]Q;
  output edge_tmp0;
  output [9:0]\edge_init_reg[9] ;
  output [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  output [0:0]CO;
  output [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  output [1:0]out;
  output p_1_in;
  output \CTRL_DATA_reg[9]_0 ;
  input FIFO_WREN_r;
  input SAMPLEINFIRSTBIT20_out;
  input DELAY_WREN_c;
  input FIFO_WREN_c;
  input vita_clk;
  input [1:0]AR;
  input CLKDIV;
  input [1:0]\slv_reg4_reg[0]_rep__2 ;
  input CTRL_FIFO_RESET;
  input [1:0]\slv_reg4_reg[0]_rep__1 ;
  input \slv_reg4_reg[0]_rep ;
  input \WaitCntr_reg[2]_0 ;
  input CTRL_RESET_reg;
  input [0:0]\edge_init_reg[9]_0 ;
  input [9:0]\slv_reg5_reg[9] ;
  input edge_tmp;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input REQ;
  input [0:0]E;
  input [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  input [0:0]\syncdatastate_reg[1]_0 ;
  input CTRL_CE;
  input CTRL_INC;
  input CTRL_BITSLIP;

  wire ACK;
  wire [1:0]AR;
  wire \AckPipe_reg_n_0_[0] ;
  wire CLKDIV;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_CE;
  wire \CTRL_DATA_reg[9]_0 ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_RESET_reg;
  wire [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  wire [0:0]D;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_RESET_r;
  wire [0:0]FIFO_WREN;
  wire FIFO_WREN__0_n_0;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire \FSM_sequential_syncstate[0]_i_1__1_n_0 ;
  wire \FSM_sequential_syncstate[1]_i_1__1_n_0 ;
  wire [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  wire [0:0]\GenCntr_reg[1] ;
  wire IODELAY_CE;
  wire IODELAY_CE_i_1__1_n_0;
  wire IODELAY_INC;
  wire IODELAY_INC_i_1__1_n_0;
  wire ISERDES_BITSLIP;
  wire ISERDES_BITSLIP_i_1__1_n_0;
  wire [9:0]Q;
  wire REQ;
  wire SAMPLEINFIRSTBIT20_out;
  wire SYNC_RESET;
  wire \WaitCntr[0]_i_1__1_n_0 ;
  wire \WaitCntr[1]_i_1__1_n_0 ;
  wire \WaitCntr[2]_i_1__1_n_0 ;
  wire \WaitCntr_reg[2]_0 ;
  wire \WaitCntr_reg_n_0_[0] ;
  wire \WaitCntr_reg_n_0_[1] ;
  wire \alignstate[2]_i_5__0_n_0 ;
  wire \alignstate[2]_i_6__1_n_0 ;
  wire \alignstate[2]_i_7__1_n_0 ;
  wire \alignstate[2]_i_8__1_n_0 ;
  wire \alignstate_reg[2]_i_3__1_n_1 ;
  wire \alignstate_reg[2]_i_3__1_n_2 ;
  wire \alignstate_reg[2]_i_3__1_n_3 ;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire [9:0]\datapipe_reg[0]_15 ;
  wire [9:0]\datapipe_reg[1]_16 ;
  wire [9:0]\edge_init_reg[9] ;
  wire [0:0]\edge_init_reg[9]_0 ;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_3__1_n_0;
  wire edge_tmp_i_4__1_n_0;
  wire [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in__0;
  wire [1:1]p_0_out;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [1:0]\slv_reg4_reg[0]_rep__1 ;
  wire [1:0]\slv_reg4_reg[0]_rep__2 ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [0:0]\syncdatastate_reg[1]_0 ;
  wire vita_clk;
  wire [3:0]\NLW_alignstate_reg[2]_i_3__1_O_UNCONNECTED ;

  FDCE ACK_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(p_0_in__0),
        .Q(ACK));
  FDCE \AckPipe_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D),
        .Q(\AckPipe_reg_n_0_[0] ));
  FDCE \AckPipe_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\AckPipe_reg_n_0_[0] ),
        .Q(p_0_in__0));
  FDCE Ack_int_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\WaitCntr_reg[2]_0 ),
        .Q(D));
  FDCE \CTRL_DATA_reg[0] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [0]),
        .Q(Q[0]));
  FDCE \CTRL_DATA_reg[1] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [1]),
        .Q(Q[1]));
  FDCE \CTRL_DATA_reg[2] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [2]),
        .Q(Q[2]));
  FDCE \CTRL_DATA_reg[3] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [3]),
        .Q(Q[3]));
  FDCE \CTRL_DATA_reg[4] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [4]),
        .Q(Q[4]));
  FDCE \CTRL_DATA_reg[5] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [5]),
        .Q(Q[5]));
  FDCE \CTRL_DATA_reg[6] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [6]),
        .Q(Q[6]));
  FDCE \CTRL_DATA_reg[7] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [7]),
        .Q(Q[7]));
  FDCE \CTRL_DATA_reg[8] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [8]),
        .Q(Q[8]));
  FDCE \CTRL_DATA_reg[9] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\datapipe_reg[1]_16 [9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_8__1
       (.I0(Q[6]),
        .I1(\compare_reg[2][9] ),
        .I2(Q[8]),
        .I3(\compare_reg[0][9] ),
        .I4(\compare_reg[1][9] ),
        .I5(Q[7]),
        .O(CTRL_SAMPLEINLASTBIT_i_reg));
  FDPE FIFO_RESET_r_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_FIFO_RESET),
        .PRE(\slv_reg4_reg[0]_rep__1 [0]),
        .Q(FIFO_RESET_r));
  FDPE FIFO_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(FIFO_RESET_r),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(FIFO_RESET));
  LUT4 #(
    .INIT(16'hBF80)) 
    FIFO_WREN__0
       (.I0(FIFO_WREN_r),
        .I1(SAMPLEINFIRSTBIT20_out),
        .I2(DELAY_WREN_c),
        .I3(FIFO_WREN_c),
        .O(FIFO_WREN__0_n_0));
  FDCE \FIFO_WREN_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(FIFO_WREN__0_n_0),
        .Q(FIFO_WREN));
  LUT5 #(
    .INIT(32'h0D5D0404)) 
    \FSM_sequential_syncstate[0]_i_1__1 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[0]),
        .O(\FSM_sequential_syncstate[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h59595000)) 
    \FSM_sequential_syncstate[1]_i_1__1 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .O(\FSM_sequential_syncstate[1]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\FSM_sequential_syncstate[0]_i_1__1_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\FSM_sequential_syncstate[1]_i_1__1_n_0 ),
        .Q(out[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \GenCntr[15]_i_16__1 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(\edge_init_reg[9]_0 ),
        .O(\GenCntr_reg[1] ));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_CE_i_1__1
       (.I0(CTRL_CE),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_CE_i_1__1_n_0));
  FDCE IODELAY_CE_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(IODELAY_CE_i_1__1_n_0),
        .Q(IODELAY_CE));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_INC_i_1__1
       (.I0(CTRL_INC),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_INC_i_1__1_n_0));
  FDCE IODELAY_INC_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_INC_i_1__1_n_0),
        .Q(IODELAY_INC));
  FDPE IODELAY_ISERDES_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_RESET_reg),
        .PRE(\slv_reg4_reg[0]_rep__2 [0]),
        .Q(SYNC_RESET));
  LUT4 #(
    .INIT(16'h0008)) 
    ISERDES_BITSLIP_i_1__1
       (.I0(CTRL_BITSLIP),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(ISERDES_BITSLIP_i_1__1_n_0));
  FDCE ISERDES_BITSLIP_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ISERDES_BITSLIP_i_1__1_n_0),
        .Q(ISERDES_BITSLIP));
  FDCE \ReqPipe_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__1 [1]),
        .D(REQ),
        .Q(p_0_out));
  FDCE \ReqPipe_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(p_0_out),
        .Q(\FSM_sequential_syncstate_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFF3002E)) 
    \WaitCntr[0]_i_1__1 
       (.I0(\FSM_sequential_syncstate_reg[1]_0 ),
        .I1(out[0]),
        .I2(p_1_in),
        .I3(out[1]),
        .I4(\WaitCntr_reg_n_0_[0] ),
        .O(\WaitCntr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAF00000C5C)) 
    \WaitCntr[1]_i_1__1 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .I5(\WaitCntr_reg_n_0_[1] ),
        .O(\WaitCntr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF0F1100)) 
    \WaitCntr[2]_i_1__1 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\WaitCntr_reg_n_0_[1] ),
        .I2(\FSM_sequential_syncstate_reg[1]_0 ),
        .I3(out[0]),
        .I4(p_1_in),
        .I5(out[1]),
        .O(\WaitCntr[2]_i_1__1_n_0 ));
  FDCE \WaitCntr_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\WaitCntr[0]_i_1__1_n_0 ),
        .Q(\WaitCntr_reg_n_0_[0] ));
  FDCE \WaitCntr_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\WaitCntr[1]_i_1__1_n_0 ),
        .Q(\WaitCntr_reg_n_0_[1] ));
  FDCE \WaitCntr_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\WaitCntr[2]_i_1__1_n_0 ),
        .Q(p_1_in));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[2]_i_5__0 
       (.I0(\slv_reg5_reg[9] [9]),
        .I1(Q[9]),
        .O(\alignstate[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_6__1 
       (.I0(Q[7]),
        .I1(\slv_reg5_reg[9] [7]),
        .I2(Q[6]),
        .I3(\slv_reg5_reg[9] [6]),
        .I4(\slv_reg5_reg[9] [8]),
        .I5(Q[8]),
        .O(\alignstate[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_7__1 
       (.I0(Q[4]),
        .I1(\slv_reg5_reg[9] [4]),
        .I2(Q[3]),
        .I3(\slv_reg5_reg[9] [3]),
        .I4(\slv_reg5_reg[9] [5]),
        .I5(Q[5]),
        .O(\alignstate[2]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_8__1 
       (.I0(\slv_reg5_reg[9] [2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\slv_reg5_reg[9] [1]),
        .I4(Q[0]),
        .I5(\slv_reg5_reg[9] [0]),
        .O(\alignstate[2]_i_8__1_n_0 ));
  CARRY4 \alignstate_reg[2]_i_3__1 
       (.CI(1'b0),
        .CO({CO,\alignstate_reg[2]_i_3__1_n_1 ,\alignstate_reg[2]_i_3__1_n_2 ,\alignstate_reg[2]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[2]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\alignstate[2]_i_5__0_n_0 ,\alignstate[2]_i_6__1_n_0 ,\alignstate[2]_i_7__1_n_0 ,\alignstate[2]_i_8__1_n_0 }));
  FDRE \datapipe_reg[0][0] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [0]),
        .Q(\datapipe_reg[0]_15 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[0][1] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [1]),
        .Q(\datapipe_reg[0]_15 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[0][2] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [2]),
        .Q(\datapipe_reg[0]_15 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[0][3] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [3]),
        .Q(\datapipe_reg[0]_15 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[0][4] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [4]),
        .Q(\datapipe_reg[0]_15 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[0][5] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [5]),
        .Q(\datapipe_reg[0]_15 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[0][6] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [6]),
        .Q(\datapipe_reg[0]_15 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[0][7] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [7]),
        .Q(\datapipe_reg[0]_15 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[0][8] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [8]),
        .Q(\datapipe_reg[0]_15 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[0][9] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [9]),
        .Q(\datapipe_reg[0]_15 [9]),
        .R(1'b0));
  FDRE \datapipe_reg[1][0] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [0]),
        .Q(\datapipe_reg[1]_16 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[1][1] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [1]),
        .Q(\datapipe_reg[1]_16 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[1][2] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [2]),
        .Q(\datapipe_reg[1]_16 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[1][3] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [3]),
        .Q(\datapipe_reg[1]_16 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[1][4] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [4]),
        .Q(\datapipe_reg[1]_16 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[1][5] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [5]),
        .Q(\datapipe_reg[1]_16 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[1][6] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [6]),
        .Q(\datapipe_reg[1]_16 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[1][7] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [7]),
        .Q(\datapipe_reg[1]_16 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[1][8] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [8]),
        .Q(\datapipe_reg[1]_16 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[1][9] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_15 [9]),
        .Q(\datapipe_reg[1]_16 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\edge_init_reg[9] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\edge_init_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\edge_init_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\edge_init_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\edge_init_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[5]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\edge_init_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[6]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\edge_init_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[7]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\edge_init_reg[9] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[8]_i_1__1 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[9]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    edge_tmp_i_2__1
       (.I0(edge_tmp_i_3__1_n_0),
        .I1(\edge_init_reg[9] [3]),
        .I2(edge_tmp),
        .I3(\edge_init_reg[9] [1]),
        .I4(\edge_init_reg[9] [7]),
        .I5(edge_tmp_i_4__1_n_0),
        .O(edge_tmp0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    edge_tmp_i_3__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(edge_tmp_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h7FFBFFFFFFFFDFFE)) 
    edge_tmp_i_4__1
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(edge_tmp_i_4__1_n_0));
  FDCE \syncdatastate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__1 [1]),
        .D(REQ),
        .Q(\CTRL_DATA_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "iserdes_sync" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_sync_15
   (ACK,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    FIFO_RESET,
    FIFO_WREN,
    D,
    SYNC_RESET,
    S,
    Q,
    edge_tmp0,
    \edge_init_reg[9] ,
    CTRL_SAMPLEINLASTBIT_i_reg,
    CO,
    \FSM_sequential_syncstate_reg[1]_0 ,
    out,
    p_1_in,
    \CTRL_DATA_reg[9]_0 ,
    FIFO_WREN_r,
    SAMPLEINFIRSTBIT36_out,
    DELAY_WREN_c,
    FIFO_WREN_c,
    vita_clk,
    AR,
    CLKDIV,
    \slv_reg4_reg[0]_rep__2 ,
    CTRL_FIFO_RESET,
    \slv_reg4_reg[0]_rep ,
    \WaitCntr_reg[2]_0 ,
    CTRL_RESET_reg,
    \edge_init_reg[9]_0 ,
    \slv_reg5_reg[9] ,
    edge_tmp,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    REQ,
    \slv_reg4_reg[0]_rep__1 ,
    \slv_reg4_reg[0]_rep__0 ,
    \nomuxgen.SYNC_DATA_reg[9] ,
    E,
    CTRL_CE,
    CTRL_INC,
    CTRL_BITSLIP);
  output ACK;
  output IODELAY_INC;
  output IODELAY_CE;
  output ISERDES_BITSLIP;
  output FIFO_RESET;
  output [0:0]FIFO_WREN;
  output [0:0]D;
  output SYNC_RESET;
  output [0:0]S;
  output [9:0]Q;
  output edge_tmp0;
  output [9:0]\edge_init_reg[9] ;
  output [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  output [0:0]CO;
  output [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  output [1:0]out;
  output p_1_in;
  output \CTRL_DATA_reg[9]_0 ;
  input FIFO_WREN_r;
  input SAMPLEINFIRSTBIT36_out;
  input DELAY_WREN_c;
  input FIFO_WREN_c;
  input vita_clk;
  input [1:0]AR;
  input CLKDIV;
  input [1:0]\slv_reg4_reg[0]_rep__2 ;
  input CTRL_FIFO_RESET;
  input \slv_reg4_reg[0]_rep ;
  input \WaitCntr_reg[2]_0 ;
  input CTRL_RESET_reg;
  input [0:0]\edge_init_reg[9]_0 ;
  input [9:0]\slv_reg5_reg[9] ;
  input edge_tmp;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input REQ;
  input [0:0]\slv_reg4_reg[0]_rep__1 ;
  input [0:0]\slv_reg4_reg[0]_rep__0 ;
  input [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  input [0:0]E;
  input CTRL_CE;
  input CTRL_INC;
  input CTRL_BITSLIP;

  wire ACK;
  wire [1:0]AR;
  wire \AckPipe_reg_n_0_[0] ;
  wire CLKDIV;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_CE;
  wire \CTRL_DATA_reg[9]_0 ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_RESET_reg;
  wire [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  wire [0:0]D;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_RESET_r;
  wire [0:0]FIFO_WREN;
  wire FIFO_WREN__0_n_0;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire \FSM_sequential_syncstate[0]_i_1__0_n_0 ;
  wire \FSM_sequential_syncstate[1]_i_1__0_n_0 ;
  wire [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  wire IODELAY_CE;
  wire IODELAY_CE_i_1__0_n_0;
  wire IODELAY_INC;
  wire IODELAY_INC_i_1__0_n_0;
  wire ISERDES_BITSLIP;
  wire ISERDES_BITSLIP_i_1__0_n_0;
  wire [9:0]Q;
  wire REQ;
  wire [0:0]S;
  wire SAMPLEINFIRSTBIT36_out;
  wire SYNC_RESET;
  wire \WaitCntr[0]_i_1__0_n_0 ;
  wire \WaitCntr[1]_i_1__0_n_0 ;
  wire \WaitCntr[2]_i_1__0_n_0 ;
  wire \WaitCntr_reg[2]_0 ;
  wire \WaitCntr_reg_n_0_[0] ;
  wire \WaitCntr_reg_n_0_[1] ;
  wire \alignstate[2]_i_5__1_n_0 ;
  wire \alignstate[2]_i_6__0_n_0 ;
  wire \alignstate[2]_i_7__0_n_0 ;
  wire \alignstate[2]_i_8__0_n_0 ;
  wire \alignstate_reg[2]_i_3__0_n_1 ;
  wire \alignstate_reg[2]_i_3__0_n_2 ;
  wire \alignstate_reg[2]_i_3__0_n_3 ;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire [9:0]\datapipe_reg[0]_13 ;
  wire [9:0]\datapipe_reg[1]_14 ;
  wire [9:0]\edge_init_reg[9] ;
  wire [0:0]\edge_init_reg[9]_0 ;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_3__0_n_0;
  wire edge_tmp_i_4__0_n_0;
  wire [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in__0;
  wire [1:1]p_0_out;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [0:0]\slv_reg4_reg[0]_rep__0 ;
  wire [0:0]\slv_reg4_reg[0]_rep__1 ;
  wire [1:0]\slv_reg4_reg[0]_rep__2 ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire vita_clk;
  wire [3:0]\NLW_alignstate_reg[2]_i_3__0_O_UNCONNECTED ;

  FDCE ACK_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(p_0_in__0),
        .Q(ACK));
  FDCE \AckPipe_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D),
        .Q(\AckPipe_reg_n_0_[0] ));
  FDCE \AckPipe_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\AckPipe_reg_n_0_[0] ),
        .Q(p_0_in__0));
  FDCE Ack_int_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\WaitCntr_reg[2]_0 ),
        .Q(D));
  FDCE \CTRL_DATA_reg[0] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [0]),
        .Q(Q[0]));
  FDCE \CTRL_DATA_reg[1] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [1]),
        .Q(Q[1]));
  FDCE \CTRL_DATA_reg[2] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [2]),
        .Q(Q[2]));
  FDCE \CTRL_DATA_reg[3] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [3]),
        .Q(Q[3]));
  FDCE \CTRL_DATA_reg[4] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [4]),
        .Q(Q[4]));
  FDCE \CTRL_DATA_reg[5] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [5]),
        .Q(Q[5]));
  FDCE \CTRL_DATA_reg[6] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [6]),
        .Q(Q[6]));
  FDCE \CTRL_DATA_reg[7] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [7]),
        .Q(Q[7]));
  FDCE \CTRL_DATA_reg[8] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [8]),
        .Q(Q[8]));
  FDCE \CTRL_DATA_reg[9] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\datapipe_reg[1]_14 [9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_8__0
       (.I0(Q[6]),
        .I1(\compare_reg[2][9] ),
        .I2(Q[8]),
        .I3(\compare_reg[0][9] ),
        .I4(\compare_reg[1][9] ),
        .I5(Q[7]),
        .O(CTRL_SAMPLEINLASTBIT_i_reg));
  FDPE FIFO_RESET_r_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_FIFO_RESET),
        .PRE(AR[0]),
        .Q(FIFO_RESET_r));
  FDPE FIFO_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(FIFO_RESET_r),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(FIFO_RESET));
  LUT4 #(
    .INIT(16'hBF80)) 
    FIFO_WREN__0
       (.I0(FIFO_WREN_r),
        .I1(SAMPLEINFIRSTBIT36_out),
        .I2(DELAY_WREN_c),
        .I3(FIFO_WREN_c),
        .O(FIFO_WREN__0_n_0));
  FDCE \FIFO_WREN_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(FIFO_WREN__0_n_0),
        .Q(FIFO_WREN));
  LUT5 #(
    .INIT(32'h0D5D0404)) 
    \FSM_sequential_syncstate[0]_i_1__0 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[0]),
        .O(\FSM_sequential_syncstate[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h59595000)) 
    \FSM_sequential_syncstate[1]_i_1__0 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .O(\FSM_sequential_syncstate[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\FSM_sequential_syncstate[0]_i_1__0_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [1]),
        .D(\FSM_sequential_syncstate[1]_i_1__0_n_0 ),
        .Q(out[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \GenCntr[15]_i_16__0 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(\edge_init_reg[9]_0 ),
        .O(S));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_CE_i_1__0
       (.I0(CTRL_CE),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_CE_i_1__0_n_0));
  FDCE IODELAY_CE_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(IODELAY_CE_i_1__0_n_0),
        .Q(IODELAY_CE));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_INC_i_1__0
       (.I0(CTRL_INC),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_INC_i_1__0_n_0));
  FDCE IODELAY_INC_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_INC_i_1__0_n_0),
        .Q(IODELAY_INC));
  FDPE IODELAY_ISERDES_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_RESET_reg),
        .PRE(\slv_reg4_reg[0]_rep__2 [0]),
        .Q(SYNC_RESET));
  LUT4 #(
    .INIT(16'h0008)) 
    ISERDES_BITSLIP_i_1__0
       (.I0(CTRL_BITSLIP),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(ISERDES_BITSLIP_i_1__0_n_0));
  FDCE ISERDES_BITSLIP_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ISERDES_BITSLIP_i_1__0_n_0),
        .Q(ISERDES_BITSLIP));
  FDCE \ReqPipe_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__1 ),
        .D(REQ),
        .Q(p_0_out));
  FDCE \ReqPipe_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(p_0_out),
        .Q(\FSM_sequential_syncstate_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFF3002E)) 
    \WaitCntr[0]_i_1__0 
       (.I0(\FSM_sequential_syncstate_reg[1]_0 ),
        .I1(out[0]),
        .I2(p_1_in),
        .I3(out[1]),
        .I4(\WaitCntr_reg_n_0_[0] ),
        .O(\WaitCntr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAF00000C5C)) 
    \WaitCntr[1]_i_1__0 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .I5(\WaitCntr_reg_n_0_[1] ),
        .O(\WaitCntr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF0F1100)) 
    \WaitCntr[2]_i_1__0 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\WaitCntr_reg_n_0_[1] ),
        .I2(\FSM_sequential_syncstate_reg[1]_0 ),
        .I3(out[0]),
        .I4(p_1_in),
        .I5(out[1]),
        .O(\WaitCntr[2]_i_1__0_n_0 ));
  FDCE \WaitCntr_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\WaitCntr[0]_i_1__0_n_0 ),
        .Q(\WaitCntr_reg_n_0_[0] ));
  FDCE \WaitCntr_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\WaitCntr[1]_i_1__0_n_0 ),
        .Q(\WaitCntr_reg_n_0_[1] ));
  FDCE \WaitCntr_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 [0]),
        .D(\WaitCntr[2]_i_1__0_n_0 ),
        .Q(p_1_in));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[2]_i_5__1 
       (.I0(\slv_reg5_reg[9] [9]),
        .I1(Q[9]),
        .O(\alignstate[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_6__0 
       (.I0(Q[7]),
        .I1(\slv_reg5_reg[9] [7]),
        .I2(Q[6]),
        .I3(\slv_reg5_reg[9] [6]),
        .I4(\slv_reg5_reg[9] [8]),
        .I5(Q[8]),
        .O(\alignstate[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_7__0 
       (.I0(Q[4]),
        .I1(\slv_reg5_reg[9] [4]),
        .I2(Q[3]),
        .I3(\slv_reg5_reg[9] [3]),
        .I4(\slv_reg5_reg[9] [5]),
        .I5(Q[5]),
        .O(\alignstate[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_8__0 
       (.I0(\slv_reg5_reg[9] [2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\slv_reg5_reg[9] [1]),
        .I4(Q[0]),
        .I5(\slv_reg5_reg[9] [0]),
        .O(\alignstate[2]_i_8__0_n_0 ));
  CARRY4 \alignstate_reg[2]_i_3__0 
       (.CI(1'b0),
        .CO({CO,\alignstate_reg[2]_i_3__0_n_1 ,\alignstate_reg[2]_i_3__0_n_2 ,\alignstate_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\alignstate[2]_i_5__1_n_0 ,\alignstate[2]_i_6__0_n_0 ,\alignstate[2]_i_7__0_n_0 ,\alignstate[2]_i_8__0_n_0 }));
  FDRE \datapipe_reg[0][0] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [0]),
        .Q(\datapipe_reg[0]_13 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[0][1] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [1]),
        .Q(\datapipe_reg[0]_13 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[0][2] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [2]),
        .Q(\datapipe_reg[0]_13 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[0][3] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [3]),
        .Q(\datapipe_reg[0]_13 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[0][4] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [4]),
        .Q(\datapipe_reg[0]_13 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[0][5] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [5]),
        .Q(\datapipe_reg[0]_13 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[0][6] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [6]),
        .Q(\datapipe_reg[0]_13 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[0][7] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [7]),
        .Q(\datapipe_reg[0]_13 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[0][8] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [8]),
        .Q(\datapipe_reg[0]_13 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[0][9] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\nomuxgen.SYNC_DATA_reg[9] [9]),
        .Q(\datapipe_reg[0]_13 [9]),
        .R(1'b0));
  FDRE \datapipe_reg[1][0] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [0]),
        .Q(\datapipe_reg[1]_14 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[1][1] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [1]),
        .Q(\datapipe_reg[1]_14 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[1][2] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [2]),
        .Q(\datapipe_reg[1]_14 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[1][3] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [3]),
        .Q(\datapipe_reg[1]_14 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[1][4] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [4]),
        .Q(\datapipe_reg[1]_14 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[1][5] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [5]),
        .Q(\datapipe_reg[1]_14 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[1][6] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [6]),
        .Q(\datapipe_reg[1]_14 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[1][7] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [7]),
        .Q(\datapipe_reg[1]_14 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[1][8] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [8]),
        .Q(\datapipe_reg[1]_14 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[1][9] 
       (.C(vita_clk),
        .CE(\slv_reg4_reg[0]_rep__0 ),
        .D(\datapipe_reg[0]_13 [9]),
        .Q(\datapipe_reg[1]_14 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[0]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\edge_init_reg[9] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\edge_init_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\edge_init_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\edge_init_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\edge_init_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\edge_init_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\edge_init_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\edge_init_reg[9] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[8]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[9]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    edge_tmp_i_2__0
       (.I0(edge_tmp_i_3__0_n_0),
        .I1(\edge_init_reg[9] [3]),
        .I2(edge_tmp),
        .I3(\edge_init_reg[9] [1]),
        .I4(\edge_init_reg[9] [7]),
        .I5(edge_tmp_i_4__0_n_0),
        .O(edge_tmp0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    edge_tmp_i_3__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(edge_tmp_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7FFBFFFFFFFFDFFE)) 
    edge_tmp_i_4__0
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(edge_tmp_i_4__0_n_0));
  FDCE \syncdatastate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__1 ),
        .D(REQ),
        .Q(\CTRL_DATA_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "iserdes_sync" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_sync_19
   (FIFO_WREN_r,
    ACK,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    FIFO_RESET,
    FIFO_WREN,
    D,
    SYNC_RESET,
    S,
    Q,
    edge_tmp0,
    \edge_init_reg[9] ,
    CTRL_SAMPLEINLASTBIT_i_reg,
    CO,
    \FSM_sequential_syncstate_reg[1]_0 ,
    out,
    p_1_in,
    \CTRL_DATA_reg[9]_0 ,
    FIFO_WREN_c,
    CLKDIV,
    \slv_reg4_reg[0]_rep__6 ,
    SAMPLEINFIRSTBIT,
    DELAY_WREN_c,
    vita_clk,
    AR,
    CTRL_FIFO_RESET,
    \slv_reg4_reg[0]_rep ,
    \WaitCntr_reg[2]_0 ,
    CTRL_RESET_reg,
    \edge_init_reg[9]_0 ,
    \slv_reg5_reg[9] ,
    edge_tmp,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    REQ,
    E,
    \nomuxgen.SYNC_DATA_reg[9] ,
    \syncdatastate_reg[1]_0 ,
    \slv_reg4_reg[0]_rep__2 ,
    CTRL_CE,
    CTRL_INC,
    CTRL_BITSLIP);
  output FIFO_WREN_r;
  output ACK;
  output IODELAY_INC;
  output IODELAY_CE;
  output ISERDES_BITSLIP;
  output FIFO_RESET;
  output [0:0]FIFO_WREN;
  output [0:0]D;
  output SYNC_RESET;
  output [0:0]S;
  output [9:0]Q;
  output edge_tmp0;
  output [9:0]\edge_init_reg[9] ;
  output [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  output [0:0]CO;
  output [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  output [1:0]out;
  output p_1_in;
  output \CTRL_DATA_reg[9]_0 ;
  input FIFO_WREN_c;
  input CLKDIV;
  input [1:0]\slv_reg4_reg[0]_rep__6 ;
  input SAMPLEINFIRSTBIT;
  input DELAY_WREN_c;
  input vita_clk;
  input [1:0]AR;
  input CTRL_FIFO_RESET;
  input \slv_reg4_reg[0]_rep ;
  input \WaitCntr_reg[2]_0 ;
  input CTRL_RESET_reg;
  input [0:0]\edge_init_reg[9]_0 ;
  input [9:0]\slv_reg5_reg[9] ;
  input edge_tmp;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input REQ;
  input [0:0]E;
  input [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  input [0:0]\syncdatastate_reg[1]_0 ;
  input [0:0]\slv_reg4_reg[0]_rep__2 ;
  input CTRL_CE;
  input CTRL_INC;
  input CTRL_BITSLIP;

  wire ACK;
  wire [1:0]AR;
  wire \AckPipe_reg_n_0_[0] ;
  wire CLKDIV;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_CE;
  wire \CTRL_DATA_reg[9]_0 ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_RESET_reg;
  wire [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  wire [0:0]D;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_RESET_r;
  wire [0:0]FIFO_WREN;
  wire FIFO_WREN__0_n_0;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire \FSM_sequential_syncstate[0]_i_1_n_0 ;
  wire \FSM_sequential_syncstate[1]_i_1_n_0 ;
  wire [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  wire IODELAY_CE;
  wire IODELAY_CE_i_1_n_0;
  wire IODELAY_INC;
  wire IODELAY_INC_i_1_n_0;
  wire ISERDES_BITSLIP;
  wire ISERDES_BITSLIP_i_1_n_0;
  wire [9:0]Q;
  wire REQ;
  wire [0:0]S;
  wire SAMPLEINFIRSTBIT;
  wire SYNC_RESET;
  wire \WaitCntr[0]_i_1_n_0 ;
  wire \WaitCntr[1]_i_1_n_0 ;
  wire \WaitCntr[2]_i_1_n_0 ;
  wire \WaitCntr_reg[2]_0 ;
  wire \WaitCntr_reg_n_0_[0] ;
  wire \WaitCntr_reg_n_0_[1] ;
  wire \alignstate[2]_i_5__3_n_0 ;
  wire \alignstate[2]_i_6_n_0 ;
  wire \alignstate[2]_i_7_n_0 ;
  wire \alignstate[2]_i_8_n_0 ;
  wire \alignstate_reg[2]_i_3_n_1 ;
  wire \alignstate_reg[2]_i_3_n_2 ;
  wire \alignstate_reg[2]_i_3_n_3 ;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire [9:0]\datapipe_reg[0]_11 ;
  wire [9:0]\datapipe_reg[1]_12 ;
  wire [9:0]\edge_init_reg[9] ;
  wire [0:0]\edge_init_reg[9]_0 ;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_3_n_0;
  wire edge_tmp_i_4_n_0;
  wire [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in__0;
  wire [1:1]p_0_out;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [0:0]\slv_reg4_reg[0]_rep__2 ;
  wire [1:0]\slv_reg4_reg[0]_rep__6 ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [0:0]\syncdatastate_reg[1]_0 ;
  wire vita_clk;
  wire [3:0]\NLW_alignstate_reg[2]_i_3_O_UNCONNECTED ;

  FDCE ACK_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(p_0_in__0),
        .Q(ACK));
  FDCE \AckPipe_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(D),
        .Q(\AckPipe_reg_n_0_[0] ));
  FDCE \AckPipe_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\AckPipe_reg_n_0_[0] ),
        .Q(p_0_in__0));
  FDCE Ack_int_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\WaitCntr_reg[2]_0 ),
        .Q(D));
  FDCE \CTRL_DATA_reg[0] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [0]),
        .Q(Q[0]));
  FDCE \CTRL_DATA_reg[1] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [1]),
        .Q(Q[1]));
  FDCE \CTRL_DATA_reg[2] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [2]),
        .Q(Q[2]));
  FDCE \CTRL_DATA_reg[3] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [3]),
        .Q(Q[3]));
  FDCE \CTRL_DATA_reg[4] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [4]),
        .Q(Q[4]));
  FDCE \CTRL_DATA_reg[5] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [5]),
        .Q(Q[5]));
  FDCE \CTRL_DATA_reg[6] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [6]),
        .Q(Q[6]));
  FDCE \CTRL_DATA_reg[7] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [7]),
        .Q(Q[7]));
  FDCE \CTRL_DATA_reg[8] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [8]),
        .Q(Q[8]));
  FDCE \CTRL_DATA_reg[9] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(AR[1]),
        .D(\datapipe_reg[1]_12 [9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_8
       (.I0(Q[6]),
        .I1(\compare_reg[2][9] ),
        .I2(Q[8]),
        .I3(\compare_reg[0][9] ),
        .I4(\compare_reg[1][9] ),
        .I5(Q[7]),
        .O(CTRL_SAMPLEINLASTBIT_i_reg));
  FDPE FIFO_RESET_r_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_FIFO_RESET),
        .PRE(\slv_reg4_reg[0]_rep__6 [1]),
        .Q(FIFO_RESET_r));
  FDPE FIFO_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(FIFO_RESET_r),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(FIFO_RESET));
  LUT4 #(
    .INIT(16'hBF80)) 
    FIFO_WREN__0
       (.I0(FIFO_WREN_r),
        .I1(SAMPLEINFIRSTBIT),
        .I2(DELAY_WREN_c),
        .I3(FIFO_WREN_c),
        .O(FIFO_WREN__0_n_0));
  FDCE FIFO_WREN_r_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(FIFO_WREN_c),
        .Q(FIFO_WREN_r));
  FDCE \FIFO_WREN_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(FIFO_WREN__0_n_0),
        .Q(FIFO_WREN));
  LUT5 #(
    .INIT(32'h0D5D0404)) 
    \FSM_sequential_syncstate[0]_i_1 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[0]),
        .O(\FSM_sequential_syncstate[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h59595000)) 
    \FSM_sequential_syncstate[1]_i_1 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .O(\FSM_sequential_syncstate[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\FSM_sequential_syncstate[0]_i_1_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\FSM_sequential_syncstate[1]_i_1_n_0 ),
        .Q(out[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \GenCntr[15]_i_16 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(\edge_init_reg[9]_0 ),
        .O(S));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_CE_i_1
       (.I0(CTRL_CE),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_CE_i_1_n_0));
  FDCE IODELAY_CE_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(IODELAY_CE_i_1_n_0),
        .Q(IODELAY_CE));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_INC_i_1
       (.I0(CTRL_INC),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_INC_i_1_n_0));
  FDCE IODELAY_INC_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(IODELAY_INC_i_1_n_0),
        .Q(IODELAY_INC));
  FDPE IODELAY_ISERDES_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_RESET_reg),
        .PRE(AR[1]),
        .Q(SYNC_RESET));
  LUT4 #(
    .INIT(16'h0008)) 
    ISERDES_BITSLIP_i_1
       (.I0(CTRL_BITSLIP),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(ISERDES_BITSLIP_i_1_n_0));
  FDCE ISERDES_BITSLIP_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [1]),
        .D(ISERDES_BITSLIP_i_1_n_0),
        .Q(ISERDES_BITSLIP));
  FDCE \ReqPipe_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__6 [0]),
        .D(REQ),
        .Q(p_0_out));
  FDCE \ReqPipe_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(p_0_out),
        .Q(\FSM_sequential_syncstate_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFF3002E)) 
    \WaitCntr[0]_i_1 
       (.I0(\FSM_sequential_syncstate_reg[1]_0 ),
        .I1(out[0]),
        .I2(p_1_in),
        .I3(out[1]),
        .I4(\WaitCntr_reg_n_0_[0] ),
        .O(\WaitCntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAF00000C5C)) 
    \WaitCntr[1]_i_1 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .I5(\WaitCntr_reg_n_0_[1] ),
        .O(\WaitCntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF0F1100)) 
    \WaitCntr[2]_i_1 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\WaitCntr_reg_n_0_[1] ),
        .I2(\FSM_sequential_syncstate_reg[1]_0 ),
        .I3(out[0]),
        .I4(p_1_in),
        .I5(out[1]),
        .O(\WaitCntr[2]_i_1_n_0 ));
  FDCE \WaitCntr_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\WaitCntr[0]_i_1_n_0 ),
        .Q(\WaitCntr_reg_n_0_[0] ));
  FDCE \WaitCntr_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\WaitCntr[1]_i_1_n_0 ),
        .Q(\WaitCntr_reg_n_0_[1] ));
  FDCE \WaitCntr_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\WaitCntr[2]_i_1_n_0 ),
        .Q(p_1_in));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[2]_i_5__3 
       (.I0(\slv_reg5_reg[9] [9]),
        .I1(Q[9]),
        .O(\alignstate[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_6 
       (.I0(Q[7]),
        .I1(\slv_reg5_reg[9] [7]),
        .I2(Q[6]),
        .I3(\slv_reg5_reg[9] [6]),
        .I4(\slv_reg5_reg[9] [8]),
        .I5(Q[8]),
        .O(\alignstate[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_7 
       (.I0(Q[4]),
        .I1(\slv_reg5_reg[9] [4]),
        .I2(Q[3]),
        .I3(\slv_reg5_reg[9] [3]),
        .I4(\slv_reg5_reg[9] [5]),
        .I5(Q[5]),
        .O(\alignstate[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_8 
       (.I0(\slv_reg5_reg[9] [2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\slv_reg5_reg[9] [1]),
        .I4(Q[0]),
        .I5(\slv_reg5_reg[9] [0]),
        .O(\alignstate[2]_i_8_n_0 ));
  CARRY4 \alignstate_reg[2]_i_3 
       (.CI(1'b0),
        .CO({CO,\alignstate_reg[2]_i_3_n_1 ,\alignstate_reg[2]_i_3_n_2 ,\alignstate_reg[2]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\alignstate[2]_i_5__3_n_0 ,\alignstate[2]_i_6_n_0 ,\alignstate[2]_i_7_n_0 ,\alignstate[2]_i_8_n_0 }));
  FDRE \datapipe_reg[0][0] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [0]),
        .Q(\datapipe_reg[0]_11 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[0][1] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [1]),
        .Q(\datapipe_reg[0]_11 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[0][2] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [2]),
        .Q(\datapipe_reg[0]_11 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[0][3] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [3]),
        .Q(\datapipe_reg[0]_11 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[0][4] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [4]),
        .Q(\datapipe_reg[0]_11 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[0][5] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [5]),
        .Q(\datapipe_reg[0]_11 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[0][6] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [6]),
        .Q(\datapipe_reg[0]_11 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[0][7] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [7]),
        .Q(\datapipe_reg[0]_11 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[0][8] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [8]),
        .Q(\datapipe_reg[0]_11 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[0][9] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [9]),
        .Q(\datapipe_reg[0]_11 [9]),
        .R(1'b0));
  FDRE \datapipe_reg[1][0] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [0]),
        .Q(\datapipe_reg[1]_12 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[1][1] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [1]),
        .Q(\datapipe_reg[1]_12 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[1][2] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [2]),
        .Q(\datapipe_reg[1]_12 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[1][3] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [3]),
        .Q(\datapipe_reg[1]_12 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[1][4] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [4]),
        .Q(\datapipe_reg[1]_12 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[1][5] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [5]),
        .Q(\datapipe_reg[1]_12 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[1][6] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [6]),
        .Q(\datapipe_reg[1]_12 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[1][7] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [7]),
        .Q(\datapipe_reg[1]_12 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[1][8] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [8]),
        .Q(\datapipe_reg[1]_12 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[1][9] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_11 [9]),
        .Q(\datapipe_reg[1]_12 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\edge_init_reg[9] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\edge_init_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\edge_init_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\edge_init_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\edge_init_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\edge_init_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\edge_init_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\edge_init_reg[9] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[9]_i_1 
       (.I0(Q[0]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    edge_tmp_i_2
       (.I0(edge_tmp_i_3_n_0),
        .I1(\edge_init_reg[9] [3]),
        .I2(edge_tmp),
        .I3(\edge_init_reg[9] [1]),
        .I4(\edge_init_reg[9] [7]),
        .I5(edge_tmp_i_4_n_0),
        .O(edge_tmp0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    edge_tmp_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(edge_tmp_i_3_n_0));
  LUT6 #(
    .INIT(64'h7FFBFFFFFFFFDFFE)) 
    edge_tmp_i_4
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(edge_tmp_i_4_n_0));
  FDCE \syncdatastate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(REQ),
        .Q(\CTRL_DATA_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "iserdes_sync" *) 
module design_1_onsemi_vita_cam_0_0_iserdes_sync_7
   (ACK,
    IODELAY_INC,
    IODELAY_CE,
    ISERDES_BITSLIP,
    FIFO_RESET,
    FIFO_WREN,
    D,
    SYNC_RESET,
    S,
    Q,
    edge_tmp0,
    \edge_init_reg[9] ,
    CTRL_SAMPLEINLASTBIT_i_reg,
    CO,
    \FSM_sequential_syncstate_reg[1]_0 ,
    out,
    p_1_in,
    \CTRL_DATA_reg[9]_0 ,
    FIFO_WREN_r,
    SAMPLEINFIRSTBIT4_out,
    DELAY_WREN_c,
    FIFO_WREN_c,
    vita_clk,
    AR,
    CLKDIV,
    \slv_reg4_reg[0]_rep__2 ,
    CTRL_FIFO_RESET,
    \slv_reg4_reg[0]_rep__1 ,
    \slv_reg4_reg[0]_rep ,
    \WaitCntr_reg[2]_0 ,
    CTRL_RESET_reg,
    \edge_init_reg[9]_0 ,
    \slv_reg5_reg[9] ,
    edge_tmp,
    \compare_reg[2][9] ,
    \compare_reg[0][9] ,
    \compare_reg[1][9] ,
    REQ,
    E,
    \nomuxgen.SYNC_DATA_reg[9] ,
    \syncdatastate_reg[1]_0 ,
    CTRL_CE,
    CTRL_INC,
    CTRL_BITSLIP);
  output ACK;
  output IODELAY_INC;
  output IODELAY_CE;
  output ISERDES_BITSLIP;
  output FIFO_RESET;
  output [0:0]FIFO_WREN;
  output [0:0]D;
  output SYNC_RESET;
  output [0:0]S;
  output [9:0]Q;
  output edge_tmp0;
  output [9:0]\edge_init_reg[9] ;
  output [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  output [0:0]CO;
  output [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  output [1:0]out;
  output p_1_in;
  output \CTRL_DATA_reg[9]_0 ;
  input FIFO_WREN_r;
  input SAMPLEINFIRSTBIT4_out;
  input DELAY_WREN_c;
  input FIFO_WREN_c;
  input vita_clk;
  input [1:0]AR;
  input CLKDIV;
  input [0:0]\slv_reg4_reg[0]_rep__2 ;
  input CTRL_FIFO_RESET;
  input [1:0]\slv_reg4_reg[0]_rep__1 ;
  input \slv_reg4_reg[0]_rep ;
  input \WaitCntr_reg[2]_0 ;
  input CTRL_RESET_reg;
  input [0:0]\edge_init_reg[9]_0 ;
  input [9:0]\slv_reg5_reg[9] ;
  input edge_tmp;
  input \compare_reg[2][9] ;
  input \compare_reg[0][9] ;
  input \compare_reg[1][9] ;
  input REQ;
  input [0:0]E;
  input [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  input [0:0]\syncdatastate_reg[1]_0 ;
  input CTRL_CE;
  input CTRL_INC;
  input CTRL_BITSLIP;

  wire ACK;
  wire [1:0]AR;
  wire \AckPipe_reg_n_0_[0] ;
  wire CLKDIV;
  wire [0:0]CO;
  wire CTRL_BITSLIP;
  wire CTRL_CE;
  wire \CTRL_DATA_reg[9]_0 ;
  wire CTRL_FIFO_RESET;
  wire CTRL_INC;
  wire CTRL_RESET_reg;
  wire [0:0]CTRL_SAMPLEINLASTBIT_i_reg;
  wire [0:0]D;
  wire DELAY_WREN_c;
  wire [0:0]E;
  wire FIFO_RESET;
  wire FIFO_RESET_r;
  wire [0:0]FIFO_WREN;
  wire FIFO_WREN__0_n_0;
  wire FIFO_WREN_c;
  wire FIFO_WREN_r;
  wire \FSM_sequential_syncstate[0]_i_1__2_n_0 ;
  wire \FSM_sequential_syncstate[1]_i_1__2_n_0 ;
  wire [0:0]\FSM_sequential_syncstate_reg[1]_0 ;
  wire IODELAY_CE;
  wire IODELAY_CE_i_1__2_n_0;
  wire IODELAY_INC;
  wire IODELAY_INC_i_1__2_n_0;
  wire ISERDES_BITSLIP;
  wire ISERDES_BITSLIP_i_1__2_n_0;
  wire [9:0]Q;
  wire REQ;
  wire [0:0]S;
  wire SAMPLEINFIRSTBIT4_out;
  wire SYNC_RESET;
  wire \WaitCntr[0]_i_1__2_n_0 ;
  wire \WaitCntr[1]_i_1__2_n_0 ;
  wire \WaitCntr[2]_i_1__2_n_0 ;
  wire \WaitCntr_reg[2]_0 ;
  wire \WaitCntr_reg_n_0_[0] ;
  wire \WaitCntr_reg_n_0_[1] ;
  wire \alignstate[2]_i_5__2_n_0 ;
  wire \alignstate[2]_i_6__2_n_0 ;
  wire \alignstate[2]_i_7__2_n_0 ;
  wire \alignstate[2]_i_8__2_n_0 ;
  wire \alignstate_reg[2]_i_3__2_n_1 ;
  wire \alignstate_reg[2]_i_3__2_n_2 ;
  wire \alignstate_reg[2]_i_3__2_n_3 ;
  wire \compare_reg[0][9] ;
  wire \compare_reg[1][9] ;
  wire \compare_reg[2][9] ;
  wire [9:0]\datapipe_reg[0]_17 ;
  wire [9:0]\datapipe_reg[1]_18 ;
  wire [9:0]\edge_init_reg[9] ;
  wire [0:0]\edge_init_reg[9]_0 ;
  wire edge_tmp;
  wire edge_tmp0;
  wire edge_tmp_i_3__2_n_0;
  wire edge_tmp_i_4__2_n_0;
  wire [9:0]\nomuxgen.SYNC_DATA_reg[9] ;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in__0;
  wire [1:1]p_0_out;
  wire p_1_in;
  wire \slv_reg4_reg[0]_rep ;
  wire [1:0]\slv_reg4_reg[0]_rep__1 ;
  wire [0:0]\slv_reg4_reg[0]_rep__2 ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [0:0]\syncdatastate_reg[1]_0 ;
  wire vita_clk;
  wire [3:0]\NLW_alignstate_reg[2]_i_3__2_O_UNCONNECTED ;

  FDCE ACK_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(p_0_in__0),
        .Q(ACK));
  FDCE \AckPipe_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D),
        .Q(\AckPipe_reg_n_0_[0] ));
  FDCE \AckPipe_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\AckPipe_reg_n_0_[0] ),
        .Q(p_0_in__0));
  FDCE Ack_int_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\WaitCntr_reg[2]_0 ),
        .Q(D));
  FDCE \CTRL_DATA_reg[0] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [0]),
        .Q(Q[0]));
  FDCE \CTRL_DATA_reg[1] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [1]),
        .Q(Q[1]));
  FDCE \CTRL_DATA_reg[2] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [2]),
        .Q(Q[2]));
  FDCE \CTRL_DATA_reg[3] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [3]),
        .Q(Q[3]));
  FDCE \CTRL_DATA_reg[4] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [4]),
        .Q(Q[4]));
  FDCE \CTRL_DATA_reg[5] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [5]),
        .Q(Q[5]));
  FDCE \CTRL_DATA_reg[6] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [6]),
        .Q(Q[6]));
  FDCE \CTRL_DATA_reg[7] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [7]),
        .Q(Q[7]));
  FDCE \CTRL_DATA_reg[8] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [8]),
        .Q(Q[8]));
  FDCE \CTRL_DATA_reg[9] 
       (.C(vita_clk),
        .CE(\syncdatastate_reg[1]_0 ),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\datapipe_reg[1]_18 [9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    CTRL_SAMPLEINFIRSTBIT_i_i_8__2
       (.I0(Q[6]),
        .I1(\compare_reg[2][9] ),
        .I2(Q[8]),
        .I3(\compare_reg[0][9] ),
        .I4(\compare_reg[1][9] ),
        .I5(Q[7]),
        .O(CTRL_SAMPLEINLASTBIT_i_reg));
  FDPE FIFO_RESET_r_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_FIFO_RESET),
        .PRE(\slv_reg4_reg[0]_rep__1 [0]),
        .Q(FIFO_RESET_r));
  FDPE FIFO_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(FIFO_RESET_r),
        .PRE(\slv_reg4_reg[0]_rep ),
        .Q(FIFO_RESET));
  LUT4 #(
    .INIT(16'hBF80)) 
    FIFO_WREN__0
       (.I0(FIFO_WREN_r),
        .I1(SAMPLEINFIRSTBIT4_out),
        .I2(DELAY_WREN_c),
        .I3(FIFO_WREN_c),
        .O(FIFO_WREN__0_n_0));
  FDCE \FIFO_WREN_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep ),
        .D(FIFO_WREN__0_n_0),
        .Q(FIFO_WREN));
  LUT5 #(
    .INIT(32'h0D5D0404)) 
    \FSM_sequential_syncstate[0]_i_1__2 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[0]),
        .O(\FSM_sequential_syncstate[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h59595000)) 
    \FSM_sequential_syncstate[1]_i_1__2 
       (.I0(out[1]),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .O(\FSM_sequential_syncstate[1]_i_1__2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\FSM_sequential_syncstate[0]_i_1__2_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_syncstate_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\FSM_sequential_syncstate[1]_i_1__2_n_0 ),
        .Q(out[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \GenCntr[15]_i_16__2 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(\edge_init_reg[9]_0 ),
        .O(S));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_CE_i_1__2
       (.I0(CTRL_CE),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_CE_i_1__2_n_0));
  FDCE IODELAY_CE_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(IODELAY_CE_i_1__2_n_0),
        .Q(IODELAY_CE));
  LUT4 #(
    .INIT(16'h0008)) 
    IODELAY_INC_i_1__2
       (.I0(CTRL_INC),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(IODELAY_INC_i_1__2_n_0));
  FDCE IODELAY_INC_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(IODELAY_INC_i_1__2_n_0),
        .Q(IODELAY_INC));
  FDPE IODELAY_ISERDES_RESET_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .D(CTRL_RESET_reg),
        .PRE(\slv_reg4_reg[0]_rep__2 ),
        .Q(SYNC_RESET));
  LUT4 #(
    .INIT(16'h0008)) 
    ISERDES_BITSLIP_i_1__2
       (.I0(CTRL_BITSLIP),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(ISERDES_BITSLIP_i_1__2_n_0));
  FDCE ISERDES_BITSLIP_reg
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(ISERDES_BITSLIP_i_1__2_n_0),
        .Q(ISERDES_BITSLIP));
  FDCE \ReqPipe_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__1 [1]),
        .D(REQ),
        .Q(p_0_out));
  FDCE \ReqPipe_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(p_0_out),
        .Q(\FSM_sequential_syncstate_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFF3002E)) 
    \WaitCntr[0]_i_1__2 
       (.I0(\FSM_sequential_syncstate_reg[1]_0 ),
        .I1(out[0]),
        .I2(p_1_in),
        .I3(out[1]),
        .I4(\WaitCntr_reg_n_0_[0] ),
        .O(\WaitCntr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAF00000C5C)) 
    \WaitCntr[1]_i_1__2 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\FSM_sequential_syncstate_reg[1]_0 ),
        .I2(out[0]),
        .I3(p_1_in),
        .I4(out[1]),
        .I5(\WaitCntr_reg_n_0_[1] ),
        .O(\WaitCntr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF0F1100)) 
    \WaitCntr[2]_i_1__2 
       (.I0(\WaitCntr_reg_n_0_[0] ),
        .I1(\WaitCntr_reg_n_0_[1] ),
        .I2(\FSM_sequential_syncstate_reg[1]_0 ),
        .I3(out[0]),
        .I4(p_1_in),
        .I5(out[1]),
        .O(\WaitCntr[2]_i_1__2_n_0 ));
  FDCE \WaitCntr_reg[0] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\WaitCntr[0]_i_1__2_n_0 ),
        .Q(\WaitCntr_reg_n_0_[0] ));
  FDCE \WaitCntr_reg[1] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\WaitCntr[1]_i_1__2_n_0 ),
        .Q(\WaitCntr_reg_n_0_[1] ));
  FDCE \WaitCntr_reg[2] 
       (.C(CLKDIV),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__2 ),
        .D(\WaitCntr[2]_i_1__2_n_0 ),
        .Q(p_1_in));
  LUT2 #(
    .INIT(4'h9)) 
    \alignstate[2]_i_5__2 
       (.I0(\slv_reg5_reg[9] [9]),
        .I1(Q[9]),
        .O(\alignstate[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_6__2 
       (.I0(Q[7]),
        .I1(\slv_reg5_reg[9] [7]),
        .I2(Q[6]),
        .I3(\slv_reg5_reg[9] [6]),
        .I4(\slv_reg5_reg[9] [8]),
        .I5(Q[8]),
        .O(\alignstate[2]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_7__2 
       (.I0(Q[4]),
        .I1(\slv_reg5_reg[9] [4]),
        .I2(Q[3]),
        .I3(\slv_reg5_reg[9] [3]),
        .I4(\slv_reg5_reg[9] [5]),
        .I5(Q[5]),
        .O(\alignstate[2]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alignstate[2]_i_8__2 
       (.I0(\slv_reg5_reg[9] [2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\slv_reg5_reg[9] [1]),
        .I4(Q[0]),
        .I5(\slv_reg5_reg[9] [0]),
        .O(\alignstate[2]_i_8__2_n_0 ));
  CARRY4 \alignstate_reg[2]_i_3__2 
       (.CI(1'b0),
        .CO({CO,\alignstate_reg[2]_i_3__2_n_1 ,\alignstate_reg[2]_i_3__2_n_2 ,\alignstate_reg[2]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alignstate_reg[2]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\alignstate[2]_i_5__2_n_0 ,\alignstate[2]_i_6__2_n_0 ,\alignstate[2]_i_7__2_n_0 ,\alignstate[2]_i_8__2_n_0 }));
  FDRE \datapipe_reg[0][0] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [0]),
        .Q(\datapipe_reg[0]_17 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[0][1] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [1]),
        .Q(\datapipe_reg[0]_17 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[0][2] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [2]),
        .Q(\datapipe_reg[0]_17 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[0][3] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [3]),
        .Q(\datapipe_reg[0]_17 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[0][4] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [4]),
        .Q(\datapipe_reg[0]_17 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[0][5] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [5]),
        .Q(\datapipe_reg[0]_17 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[0][6] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [6]),
        .Q(\datapipe_reg[0]_17 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[0][7] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [7]),
        .Q(\datapipe_reg[0]_17 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[0][8] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [8]),
        .Q(\datapipe_reg[0]_17 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[0][9] 
       (.C(vita_clk),
        .CE(E),
        .D(\nomuxgen.SYNC_DATA_reg[9] [9]),
        .Q(\datapipe_reg[0]_17 [9]),
        .R(1'b0));
  FDRE \datapipe_reg[1][0] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [0]),
        .Q(\datapipe_reg[1]_18 [0]),
        .R(1'b0));
  FDRE \datapipe_reg[1][1] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [1]),
        .Q(\datapipe_reg[1]_18 [1]),
        .R(1'b0));
  FDRE \datapipe_reg[1][2] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [2]),
        .Q(\datapipe_reg[1]_18 [2]),
        .R(1'b0));
  FDRE \datapipe_reg[1][3] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [3]),
        .Q(\datapipe_reg[1]_18 [3]),
        .R(1'b0));
  FDRE \datapipe_reg[1][4] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [4]),
        .Q(\datapipe_reg[1]_18 [4]),
        .R(1'b0));
  FDRE \datapipe_reg[1][5] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [5]),
        .Q(\datapipe_reg[1]_18 [5]),
        .R(1'b0));
  FDRE \datapipe_reg[1][6] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [6]),
        .Q(\datapipe_reg[1]_18 [6]),
        .R(1'b0));
  FDRE \datapipe_reg[1][7] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [7]),
        .Q(\datapipe_reg[1]_18 [7]),
        .R(1'b0));
  FDRE \datapipe_reg[1][8] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [8]),
        .Q(\datapipe_reg[1]_18 [8]),
        .R(1'b0));
  FDRE \datapipe_reg[1][9] 
       (.C(vita_clk),
        .CE(E),
        .D(\datapipe_reg[0]_17 [9]),
        .Q(\datapipe_reg[1]_18 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[0]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\edge_init_reg[9] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\edge_init_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\edge_init_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\edge_init_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[4]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\edge_init_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[5]_i_1__2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\edge_init_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[6]_i_1__2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\edge_init_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[7]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\edge_init_reg[9] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[8]_i_1__2 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \edge_init[9]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[9]),
        .O(\edge_init_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    edge_tmp_i_2__2
       (.I0(edge_tmp_i_3__2_n_0),
        .I1(\edge_init_reg[9] [3]),
        .I2(edge_tmp),
        .I3(\edge_init_reg[9] [1]),
        .I4(\edge_init_reg[9] [7]),
        .I5(edge_tmp_i_4__2_n_0),
        .O(edge_tmp0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    edge_tmp_i_3__2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(edge_tmp_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h7FFBFFFFFFFFDFFE)) 
    edge_tmp_i_4__2
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(edge_tmp_i_4__2_n_0));
  FDCE \syncdatastate_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg4_reg[0]_rep__1 [1]),
        .D(REQ),
        .Q(\CTRL_DATA_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "onsemi_vita_cam_core" *) 
module design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_core
   (CLK,
    host_iserdes_align_busy,
    host_iserdes_clk_ready,
    framestart,
    io_vita_reset_n,
    io_vita_clk_pll,
    io_vita_trigger,
    fsync,
    video_vsync,
    video_hsync,
    video_vblank,
    video_hblank,
    video_active_video,
    video_data,
    WindowsCnt,
    O288,
    BlackPixelCnt,
    O289,
    StartLineCnt,
    FramesCnt,
    EndLineCnt,
    BlackLinesCnt,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[24] ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[0] ,
    host_iserdes_clk_status,
    ClocksCnt,
    host_crc_status,
    reset,
    vita_clk,
    clk,
    clk200,
    \slv_reg4_reg[0]_rep ,
    io_vita_sync_p,
    io_vita_sync_n,
    CLKB,
    io_vita_data_p,
    io_vita_data_n,
    Q,
    \slv_reg4_reg[0]_rep__3 ,
    AS,
    \slv_reg4_reg[0]_rep__6 ,
    \slv_reg5_reg[9] ,
    \slv_reg4_reg[0]_rep__5 ,
    \slv_reg8_reg[0]_rep__0 ,
    AR,
    host_vita_reset,
    oe,
    \slv_reg8_reg[1] ,
    \slv_reg55_reg[31] ,
    trigger1,
    \slv_reg56_reg[30] ,
    \slv_reg10_reg[25] ,
    \slv_reg13_reg[25] ,
    \slv_reg11_reg[9] ,
    \slv_reg12_reg[25] ,
    R,
    \slv_reg23_reg[0] ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[7] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[5]_1 ,
    axi_rvalid_reg,
    \axi_araddr_reg[5]_2 ,
    \axi_araddr_reg[5]_3 ,
    \axi_araddr_reg[5]_4 ,
    \axi_araddr_reg[5]_5 ,
    \axi_araddr_reg[5]_6 ,
    \axi_araddr_reg[5]_7 ,
    \axi_araddr_reg[5]_8 ,
    \axi_araddr_reg[5]_9 ,
    \axi_araddr_reg[5]_10 ,
    \axi_araddr_reg[5]_11 ,
    \axi_araddr_reg[5]_12 ,
    \axi_araddr_reg[5]_13 ,
    \axi_araddr_reg[5]_14 ,
    \axi_araddr_reg[5]_15 ,
    \axi_araddr_reg[5]_16 ,
    \axi_araddr_reg[5]_17 ,
    \axi_araddr_reg[5]_18 ,
    \axi_araddr_reg[5]_19 ,
    \axi_araddr_reg[5]_20 ,
    \axi_araddr_reg[5]_21 ,
    \axi_araddr_reg[5]_22 ,
    \slv_reg27_reg[15] ,
    O,
    \slv_reg25_reg[16] ,
    \slv_reg24_reg[31] ,
    minusOp,
    \slv_reg25_reg[24] ,
    \slv_reg25_reg[28] ,
    \slv_reg25_reg[30] ,
    \slv_reg26_reg[0] ,
    \slv_reg26_reg[16] ,
    \slv_reg26_reg[8] ,
    \slv_reg26_reg[12] ,
    \slv_reg26_reg[14] ,
    \slv_reg26_reg[16]_0 ,
    \slv_reg26_reg[24] ,
    \slv_reg26_reg[28] ,
    \slv_reg26_reg[30] ,
    \slv_reg27_reg[0] ,
    \slv_reg27_reg[8] ,
    \slv_reg27_reg[12] ,
    \slv_reg27_reg[13] ,
    \slv_reg30_reg[6] ,
    \slv_reg8_reg[0]_rep ,
    \slv_reg4_reg[0]_rep__2 ,
    \slv_reg6_reg[9] ,
    io_vita_clk_out_p,
    io_vita_clk_out_n,
    \slv_reg9_reg[31] ,
    \slv_reg8_reg[0]_rep__2 ,
    \slv_reg8_reg[0]_rep__1 ,
    \slv_reg28_reg[1] ,
    \host_triggen_cnt_trigger2low_reg[31] ,
    \host_triggen_cnt_trigger2high_reg[31] ,
    \host_triggen_cnt_trigger1low_reg[31] ,
    \host_triggen_cnt_trigger1high_reg[31] ,
    \host_triggen_cnt_trigger0low_reg[31] ,
    \host_triggen_cnt_trigger0high_reg[31] ,
    \slv_reg57_reg[31] );
  output CLK;
  output host_iserdes_align_busy;
  output host_iserdes_clk_ready;
  output framestart;
  output io_vita_reset_n;
  output io_vita_clk_pll;
  output [2:0]io_vita_trigger;
  output fsync;
  output video_vsync;
  output video_hsync;
  output video_vblank;
  output video_hblank;
  output video_active_video;
  output [7:0]video_data;
  output [31:0]WindowsCnt;
  output [31:0]O288;
  output [31:0]BlackPixelCnt;
  output [31:0]O289;
  output [31:0]StartLineCnt;
  output [31:0]FramesCnt;
  output [31:0]EndLineCnt;
  output [31:0]BlackLinesCnt;
  output \axi_rdata_reg[9] ;
  output \axi_rdata_reg[1] ;
  output \axi_rdata_reg[24] ;
  output \axi_rdata_reg[16] ;
  output \axi_rdata_reg[8] ;
  output \axi_rdata_reg[3] ;
  output \axi_rdata_reg[2] ;
  output \axi_rdata_reg[0] ;
  output [1:0]host_iserdes_clk_status;
  output [31:0]ClocksCnt;
  output [3:0]host_crc_status;
  input reset;
  input vita_clk;
  input clk;
  input clk200;
  input \slv_reg4_reg[0]_rep ;
  input io_vita_sync_p;
  input io_vita_sync_n;
  input CLKB;
  input [3:0]io_vita_data_p;
  input [3:0]io_vita_data_n;
  input [3:0]Q;
  input \slv_reg4_reg[0]_rep__3 ;
  input [0:0]AS;
  input \slv_reg4_reg[0]_rep__6 ;
  input [9:0]\slv_reg5_reg[9] ;
  input [1:0]\slv_reg4_reg[0]_rep__5 ;
  input \slv_reg8_reg[0]_rep__0 ;
  input [0:0]AR;
  input host_vita_reset;
  input oe;
  input [1:0]\slv_reg8_reg[1] ;
  input [31:0]\slv_reg55_reg[31] ;
  input trigger1;
  input [10:0]\slv_reg56_reg[30] ;
  input [19:0]\slv_reg10_reg[25] ;
  input [9:0]\slv_reg13_reg[25] ;
  input [9:0]\slv_reg11_reg[9] ;
  input [19:0]\slv_reg12_reg[25] ;
  input [14:0]R;
  input [0:0]\slv_reg23_reg[0] ;
  input \axi_araddr_reg[5] ;
  input [1:0]\axi_araddr_reg[7] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[5]_1 ;
  input axi_rvalid_reg;
  input \axi_araddr_reg[5]_2 ;
  input \axi_araddr_reg[5]_3 ;
  input \axi_araddr_reg[5]_4 ;
  input \axi_araddr_reg[5]_5 ;
  input \axi_araddr_reg[5]_6 ;
  input \axi_araddr_reg[5]_7 ;
  input \axi_araddr_reg[5]_8 ;
  input \axi_araddr_reg[5]_9 ;
  input \axi_araddr_reg[5]_10 ;
  input \axi_araddr_reg[5]_11 ;
  input \axi_araddr_reg[5]_12 ;
  input \axi_araddr_reg[5]_13 ;
  input \axi_araddr_reg[5]_14 ;
  input \axi_araddr_reg[5]_15 ;
  input \axi_araddr_reg[5]_16 ;
  input \axi_araddr_reg[5]_17 ;
  input \axi_araddr_reg[5]_18 ;
  input \axi_araddr_reg[5]_19 ;
  input \axi_araddr_reg[5]_20 ;
  input \axi_araddr_reg[5]_21 ;
  input \axi_araddr_reg[5]_22 ;
  input [1:0]\slv_reg27_reg[15] ;
  input [3:0]O;
  input [16:0]\slv_reg25_reg[16] ;
  input [16:0]\slv_reg24_reg[31] ;
  input [14:0]minusOp;
  input [3:0]\slv_reg25_reg[24] ;
  input [3:0]\slv_reg25_reg[28] ;
  input [2:0]\slv_reg25_reg[30] ;
  input [3:0]\slv_reg26_reg[0] ;
  input [1:0]\slv_reg26_reg[16] ;
  input [3:0]\slv_reg26_reg[8] ;
  input [3:0]\slv_reg26_reg[12] ;
  input [2:0]\slv_reg26_reg[14] ;
  input [3:0]\slv_reg26_reg[16]_0 ;
  input [3:0]\slv_reg26_reg[24] ;
  input [3:0]\slv_reg26_reg[28] ;
  input [2:0]\slv_reg26_reg[30] ;
  input [3:0]\slv_reg27_reg[0] ;
  input [3:0]\slv_reg27_reg[8] ;
  input [3:0]\slv_reg27_reg[12] ;
  input [1:0]\slv_reg27_reg[13] ;
  input [4:0]\slv_reg30_reg[6] ;
  input [0:0]\slv_reg8_reg[0]_rep ;
  input [1:0]\slv_reg4_reg[0]_rep__2 ;
  input [9:0]\slv_reg6_reg[9] ;
  input io_vita_clk_out_p;
  input io_vita_clk_out_n;
  input [31:0]\slv_reg9_reg[31] ;
  input [0:0]\slv_reg8_reg[0]_rep__2 ;
  input \slv_reg8_reg[0]_rep__1 ;
  input [0:0]\slv_reg28_reg[1] ;
  input [31:0]\host_triggen_cnt_trigger2low_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger2high_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger1low_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger1high_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger0low_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger0high_reg[31] ;
  input [31:0]\slv_reg57_reg[31] ;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [31:0]BlackLinesCnt;
  wire [31:0]BlackPixelCnt;
  wire CLK;
  wire CLKB;
  wire CRC_KERNEL_ODD_EVEN;
  wire CRC_PAR_DATA_BLACKVALID_OUT;
  wire CRC_PAR_DATA_IMGVALID_OUT;
  wire [39:0]CRC_PAR_DATA_OUT;
  wire [9:0]CRC_PAR_SYNC_OUT;
  wire CRC_START_KERNEL;
  wire [31:0]ClocksCnt;
  wire D2;
  wire [31:0]EndLineCnt;
  wire FIFO_RDEN;
  wire [31:0]FramesCnt;
  wire I;
  wire [3:0]O;
  wire [31:0]O288;
  wire [31:0]O289;
  wire [49:0]PAR_DATAIN;
  wire [3:0]Q;
  wire [14:0]R;
  wire [39:0]REMAP_PAR_DATA_OUT;
  wire [0:0]REMAP_VIDEO_SYNC;
  wire SYNC_KERNEL_ODD_EVEN;
  wire [39:0]SYNC_PAR_DATAOUT;
  wire SYNC_PAR_DATA_BLACKVALID;
  wire SYNC_PAR_DATA_IMGVALID;
  wire [9:0]SYNC_PAR_SYNCOUT;
  wire SYNC_START_KERNEL;
  wire [31:0]StartLineCnt;
  wire T;
  wire VBlankA1_s;
  wire [31:0]WindowsCnt;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire \axi_araddr_reg[5]_10 ;
  wire \axi_araddr_reg[5]_11 ;
  wire \axi_araddr_reg[5]_12 ;
  wire \axi_araddr_reg[5]_13 ;
  wire \axi_araddr_reg[5]_14 ;
  wire \axi_araddr_reg[5]_15 ;
  wire \axi_araddr_reg[5]_16 ;
  wire \axi_araddr_reg[5]_17 ;
  wire \axi_araddr_reg[5]_18 ;
  wire \axi_araddr_reg[5]_19 ;
  wire \axi_araddr_reg[5]_2 ;
  wire \axi_araddr_reg[5]_20 ;
  wire \axi_araddr_reg[5]_21 ;
  wire \axi_araddr_reg[5]_22 ;
  wire \axi_araddr_reg[5]_3 ;
  wire \axi_araddr_reg[5]_4 ;
  wire \axi_araddr_reg[5]_5 ;
  wire \axi_araddr_reg[5]_6 ;
  wire \axi_araddr_reg[5]_7 ;
  wire \axi_araddr_reg[5]_8 ;
  wire \axi_araddr_reg[5]_9 ;
  wire [1:0]\axi_araddr_reg[7] ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[9] ;
  wire axi_rvalid_reg;
  wire clk;
  wire clk200;
  wire [9:2]demux_dout;
  wire empty;
  wire eqOp;
  wire framestart;
  wire framestart2;
  wire framestart2_i_4_n_0;
  wire framestart2_i_5_n_0;
  wire framestart2_i_6_n_0;
  wire framestart2_i_7_n_0;
  wire framestart2_i_8_n_0;
  wire framestart2_i_9_n_0;
  wire framestart2_reg_i_2_n_3;
  wire framestart2_reg_i_3_n_0;
  wire framestart2_reg_i_3_n_1;
  wire framestart2_reg_i_3_n_2;
  wire framestart2_reg_i_3_n_3;
  wire framestart2_reg_n_0;
  wire framestart2_regen;
  wire framestart2_regen_l_n_2;
  wire framestart_active;
  wire \framestart_cnt[0]_i_3_n_0 ;
  wire \framestart_cnt[0]_i_4_n_0 ;
  wire \framestart_cnt[0]_i_5_n_0 ;
  wire \framestart_cnt[0]_i_6_n_0 ;
  wire \framestart_cnt[12]_i_2_n_0 ;
  wire \framestart_cnt[12]_i_3_n_0 ;
  wire \framestart_cnt[12]_i_4_n_0 ;
  wire \framestart_cnt[12]_i_5_n_0 ;
  wire \framestart_cnt[4]_i_2_n_0 ;
  wire \framestart_cnt[4]_i_3_n_0 ;
  wire \framestart_cnt[4]_i_4_n_0 ;
  wire \framestart_cnt[4]_i_5_n_0 ;
  wire \framestart_cnt[8]_i_2_n_0 ;
  wire \framestart_cnt[8]_i_3_n_0 ;
  wire \framestart_cnt[8]_i_4_n_0 ;
  wire \framestart_cnt[8]_i_5_n_0 ;
  wire [15:0]framestart_cnt_reg;
  wire \framestart_cnt_reg[0]_i_2_n_0 ;
  wire \framestart_cnt_reg[0]_i_2_n_1 ;
  wire \framestart_cnt_reg[0]_i_2_n_2 ;
  wire \framestart_cnt_reg[0]_i_2_n_3 ;
  wire \framestart_cnt_reg[0]_i_2_n_4 ;
  wire \framestart_cnt_reg[0]_i_2_n_5 ;
  wire \framestart_cnt_reg[0]_i_2_n_6 ;
  wire \framestart_cnt_reg[0]_i_2_n_7 ;
  wire \framestart_cnt_reg[12]_i_1_n_1 ;
  wire \framestart_cnt_reg[12]_i_1_n_2 ;
  wire \framestart_cnt_reg[12]_i_1_n_3 ;
  wire \framestart_cnt_reg[12]_i_1_n_4 ;
  wire \framestart_cnt_reg[12]_i_1_n_5 ;
  wire \framestart_cnt_reg[12]_i_1_n_6 ;
  wire \framestart_cnt_reg[12]_i_1_n_7 ;
  wire \framestart_cnt_reg[4]_i_1_n_0 ;
  wire \framestart_cnt_reg[4]_i_1_n_1 ;
  wire \framestart_cnt_reg[4]_i_1_n_2 ;
  wire \framestart_cnt_reg[4]_i_1_n_3 ;
  wire \framestart_cnt_reg[4]_i_1_n_4 ;
  wire \framestart_cnt_reg[4]_i_1_n_5 ;
  wire \framestart_cnt_reg[4]_i_1_n_6 ;
  wire \framestart_cnt_reg[4]_i_1_n_7 ;
  wire \framestart_cnt_reg[8]_i_1_n_0 ;
  wire \framestart_cnt_reg[8]_i_1_n_1 ;
  wire \framestart_cnt_reg[8]_i_1_n_2 ;
  wire \framestart_cnt_reg[8]_i_1_n_3 ;
  wire \framestart_cnt_reg[8]_i_1_n_4 ;
  wire \framestart_cnt_reg[8]_i_1_n_5 ;
  wire \framestart_cnt_reg[8]_i_1_n_6 ;
  wire \framestart_cnt_reg[8]_i_1_n_7 ;
  wire fsync;
  wire [3:0]host_crc_status;
  wire host_iserdes_align_busy;
  wire host_iserdes_clk_ready;
  wire [1:0]host_iserdes_clk_status;
  wire [31:0]\host_triggen_cnt_trigger0high_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger0low_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger1high_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger1low_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger2high_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger2low_reg[31] ;
  wire host_vita_reset;
  wire io_vita_clk_out_n;
  wire io_vita_clk_out_p;
  wire io_vita_clk_pll;
  wire [3:0]io_vita_data_n;
  wire [3:0]io_vita_data_p;
  wire io_vita_reset_n;
  wire io_vita_sync_n;
  wire io_vita_sync_p;
  wire [2:0]io_vita_trigger;
  wire [14:0]minusOp;
  wire oe;
  wire [2:0]p_5_out;
  wire reset;
  wire [19:0]\slv_reg10_reg[25] ;
  wire [9:0]\slv_reg11_reg[9] ;
  wire [19:0]\slv_reg12_reg[25] ;
  wire [9:0]\slv_reg13_reg[25] ;
  wire [0:0]\slv_reg23_reg[0] ;
  wire [16:0]\slv_reg24_reg[31] ;
  wire [16:0]\slv_reg25_reg[16] ;
  wire [3:0]\slv_reg25_reg[24] ;
  wire [3:0]\slv_reg25_reg[28] ;
  wire [2:0]\slv_reg25_reg[30] ;
  wire [3:0]\slv_reg26_reg[0] ;
  wire [3:0]\slv_reg26_reg[12] ;
  wire [2:0]\slv_reg26_reg[14] ;
  wire [1:0]\slv_reg26_reg[16] ;
  wire [3:0]\slv_reg26_reg[16]_0 ;
  wire [3:0]\slv_reg26_reg[24] ;
  wire [3:0]\slv_reg26_reg[28] ;
  wire [2:0]\slv_reg26_reg[30] ;
  wire [3:0]\slv_reg26_reg[8] ;
  wire [3:0]\slv_reg27_reg[0] ;
  wire [3:0]\slv_reg27_reg[12] ;
  wire [1:0]\slv_reg27_reg[13] ;
  wire [1:0]\slv_reg27_reg[15] ;
  wire [3:0]\slv_reg27_reg[8] ;
  wire [0:0]\slv_reg28_reg[1] ;
  wire [4:0]\slv_reg30_reg[6] ;
  wire \slv_reg4_reg[0]_rep ;
  wire [1:0]\slv_reg4_reg[0]_rep__2 ;
  wire \slv_reg4_reg[0]_rep__3 ;
  wire [1:0]\slv_reg4_reg[0]_rep__5 ;
  wire \slv_reg4_reg[0]_rep__6 ;
  wire [31:0]\slv_reg55_reg[31] ;
  wire [10:0]\slv_reg56_reg[30] ;
  wire [31:0]\slv_reg57_reg[31] ;
  wire [9:0]\slv_reg5_reg[9] ;
  wire [9:0]\slv_reg6_reg[9] ;
  wire [0:0]\slv_reg8_reg[0]_rep ;
  wire \slv_reg8_reg[0]_rep__0 ;
  wire \slv_reg8_reg[0]_rep__1 ;
  wire [0:0]\slv_reg8_reg[0]_rep__2 ;
  wire [1:0]\slv_reg8_reg[1] ;
  wire [31:0]\slv_reg9_reg[31] ;
  wire syncgen_de;
  wire syncgen_hblank;
  wire syncgen_hsync;
  wire syncgen_vblank;
  wire syncgen_vsync;
  wire [2:0]triggen_vita_trigger;
  wire trigger1;
  wire validcrc;
  wire video_active_video;
  wire [7:0]video_data;
  wire video_hblank;
  wire video_hsync;
  wire video_vblank;
  wire video_vsync;
  wire vita_clk;
  wire vita_clk_pll_o;
  wire \vita_iserdes_v5.vita_iserdes_n_53 ;
  wire \vita_iserdes_v5.vita_iserdes_n_58 ;
  wire vita_remapper_n_41;
  wire vita_syncchanneldecoder_n_0;
  wire vita_syncchanneldecoder_n_197;
  wire vita_syncchanneldecoder_n_198;
  wire vita_syncchanneldecoder_n_263;
  wire [2:0]vita_trigger_o;
  wire \NLW_V6_GEN.ODDR_vita_clk_pll_o_R_UNCONNECTED ;
  wire \NLW_V6_GEN.ODDR_vita_clk_pll_o_S_UNCONNECTED ;
  wire \NLW_V6_GEN.ODDR_vita_clk_pll_t_R_UNCONNECTED ;
  wire \NLW_V6_GEN.ODDR_vita_clk_pll_t_S_UNCONNECTED ;
  wire [3:2]NLW_framestart2_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_framestart2_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_framestart2_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_framestart_cnt_reg[12]_i_1_CO_UNCONNECTED ;

  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.fsync_reg 
       (.C(clk),
        .CE(1'b1),
        .D(framestart2_regen),
        .Q(fsync),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_active_video_o_reg 
       (.C(clk),
        .CE(1'b1),
        .D(syncgen_de),
        .Q(video_active_video),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(demux_dout[2]),
        .Q(video_data[0]),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(demux_dout[3]),
        .Q(video_data[1]),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(demux_dout[4]),
        .Q(video_data[2]),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(demux_dout[5]),
        .Q(video_data[3]),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(demux_dout[6]),
        .Q(video_data[4]),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(demux_dout[7]),
        .Q(video_data[5]),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(demux_dout[8]),
        .Q(video_data[6]),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(demux_dout[9]),
        .Q(video_data[7]),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_hblank_o_reg 
       (.C(clk),
        .CE(1'b1),
        .D(syncgen_hblank),
        .Q(video_hblank),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_hsync_o_reg 
       (.C(clk),
        .CE(1'b1),
        .D(syncgen_hsync),
        .Q(video_hsync),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_vblank_o_reg 
       (.C(clk),
        .CE(1'b1),
        .D(syncgen_vblank),
        .Q(video_vblank),
        .R(1'b0));
  FDRE \DEMUX_GEN.VIDEO_8BIT_GEN.video_vsync_o_reg 
       (.C(clk),
        .CE(1'b1),
        .D(syncgen_vsync),
        .Q(video_vsync),
        .R(1'b0));
  design_1_onsemi_vita_cam_0_0_afifo_64i_16o \DEMUX_GEN.demux_fifo_l 
       (.clk(clk),
        .din({REMAP_VIDEO_SYNC,REMAP_PAR_DATA_OUT[39:10],framestart,REMAP_PAR_DATA_OUT[9:0]}),
        .dout(demux_dout),
        .rd_en(syncgen_de),
        .vita_clk(vita_clk));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \IO1[0].OBUFT_vita_trigger 
       (.I(vita_trigger_o[0]),
        .O(io_vita_trigger[0]),
        .T(D2));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \IO1[1].OBUFT_vita_trigger 
       (.I(vita_trigger_o[1]),
        .O(io_vita_trigger[1]),
        .T(D2));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \IO1[2].OBUFT_vita_trigger 
       (.I(vita_trigger_o[2]),
        .O(io_vita_trigger[2]),
        .T(D2));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    OBUFT_vita_clk_pll
       (.I(vita_clk_pll_o),
        .O(io_vita_clk_pll),
        .T(T));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    OBUFT_vita_reset_n
       (.I(I),
        .O(io_vita_reset_n),
        .T(D2));
  LUT1 #(
    .INIT(2'h1)) 
    OBUFT_vita_reset_n_i_1
       (.I0(host_vita_reset),
        .O(I));
  LUT1 #(
    .INIT(2'h1)) 
    OBUFT_vita_reset_n_i_2
       (.I0(oe),
        .O(D2));
  (* __SRVAL = "TRUE" *) 
  (* box_type = "PRIMITIVE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \V6_GEN.ODDR_vita_clk_pll_o 
       (.C(vita_clk),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(vita_clk_pll_o),
        .R(\NLW_V6_GEN.ODDR_vita_clk_pll_o_R_UNCONNECTED ),
        .S(\NLW_V6_GEN.ODDR_vita_clk_pll_o_S_UNCONNECTED ));
  (* __SRVAL = "TRUE" *) 
  (* box_type = "PRIMITIVE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b1),
    .IS_D2_INVERTED(1'b1),
    .SRTYPE("ASYNC")) 
    \V6_GEN.ODDR_vita_clk_pll_t 
       (.C(vita_clk),
        .CE(1'b1),
        .D1(oe),
        .D2(oe),
        .Q(T),
        .R(\NLW_V6_GEN.ODDR_vita_clk_pll_t_R_UNCONNECTED ),
        .S(\NLW_V6_GEN.ODDR_vita_clk_pll_t_S_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    framestart2_i_1
       (.I0(framestart_active),
        .I1(eqOp),
        .O(framestart2));
  LUT2 #(
    .INIT(4'h9)) 
    framestart2_i_4
       (.I0(R[14]),
        .I1(framestart_cnt_reg[15]),
        .O(framestart2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    framestart2_i_5
       (.I0(framestart_cnt_reg[12]),
        .I1(R[11]),
        .I2(R[13]),
        .I3(framestart_cnt_reg[14]),
        .I4(R[12]),
        .I5(framestart_cnt_reg[13]),
        .O(framestart2_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    framestart2_i_6
       (.I0(framestart_cnt_reg[9]),
        .I1(R[8]),
        .I2(R[10]),
        .I3(framestart_cnt_reg[11]),
        .I4(R[9]),
        .I5(framestart_cnt_reg[10]),
        .O(framestart2_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    framestart2_i_7
       (.I0(framestart_cnt_reg[6]),
        .I1(R[5]),
        .I2(R[7]),
        .I3(framestart_cnt_reg[8]),
        .I4(R[6]),
        .I5(framestart_cnt_reg[7]),
        .O(framestart2_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    framestart2_i_8
       (.I0(framestart_cnt_reg[3]),
        .I1(R[2]),
        .I2(R[4]),
        .I3(framestart_cnt_reg[5]),
        .I4(R[3]),
        .I5(framestart_cnt_reg[4]),
        .O(framestart2_i_8_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    framestart2_i_9
       (.I0(framestart_cnt_reg[0]),
        .I1(\slv_reg23_reg[0] ),
        .I2(R[1]),
        .I3(framestart_cnt_reg[2]),
        .I4(R[0]),
        .I5(framestart_cnt_reg[1]),
        .O(framestart2_i_9_n_0));
  FDCE framestart2_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(reset),
        .D(framestart2),
        .Q(framestart2_reg_n_0));
  CARRY4 framestart2_reg_i_2
       (.CI(framestart2_reg_i_3_n_0),
        .CO({NLW_framestart2_reg_i_2_CO_UNCONNECTED[3:2],eqOp,framestart2_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_framestart2_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,framestart2_i_4_n_0,framestart2_i_5_n_0}));
  CARRY4 framestart2_reg_i_3
       (.CI(1'b0),
        .CO({framestart2_reg_i_3_n_0,framestart2_reg_i_3_n_1,framestart2_reg_i_3_n_2,framestart2_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_framestart2_reg_i_3_O_UNCONNECTED[3:0]),
        .S({framestart2_i_6_n_0,framestart2_i_7_n_0,framestart2_i_8_n_0,framestart2_i_9_n_0}));
  design_1_onsemi_vita_cam_0_0_pulse_regen framestart2_regen_l
       (.VBlankA1_s(VBlankA1_s),
        .VBlank_s_reg(framestart2_regen_l_n_2),
        .clk(clk),
        .empty(empty),
        .framestart2_regen(framestart2_regen),
        .reset(reset),
        .vita_clk(vita_clk),
        .wr_en(framestart2_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    framestart_active_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(reset),
        .D(vita_syncchanneldecoder_n_197),
        .Q(framestart_active));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[0]_i_3 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[3]),
        .O(\framestart_cnt[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[0]_i_4 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[2]),
        .O(\framestart_cnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[0]_i_5 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[1]),
        .O(\framestart_cnt[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \framestart_cnt[0]_i_6 
       (.I0(framestart_cnt_reg[0]),
        .I1(framestart_active),
        .O(\framestart_cnt[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[12]_i_2 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[15]),
        .O(\framestart_cnt[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[12]_i_3 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[14]),
        .O(\framestart_cnt[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[12]_i_4 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[13]),
        .O(\framestart_cnt[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[12]_i_5 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[12]),
        .O(\framestart_cnt[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[4]_i_2 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[7]),
        .O(\framestart_cnt[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[4]_i_3 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[6]),
        .O(\framestart_cnt[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[4]_i_4 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[5]),
        .O(\framestart_cnt[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[4]_i_5 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[4]),
        .O(\framestart_cnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[8]_i_2 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[11]),
        .O(\framestart_cnt[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[8]_i_3 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[10]),
        .O(\framestart_cnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[8]_i_4 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[9]),
        .O(\framestart_cnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \framestart_cnt[8]_i_5 
       (.I0(framestart_active),
        .I1(framestart_cnt_reg[8]),
        .O(\framestart_cnt[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[0] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[0]_i_2_n_7 ),
        .Q(framestart_cnt_reg[0]));
  CARRY4 \framestart_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\framestart_cnt_reg[0]_i_2_n_0 ,\framestart_cnt_reg[0]_i_2_n_1 ,\framestart_cnt_reg[0]_i_2_n_2 ,\framestart_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,framestart_active}),
        .O({\framestart_cnt_reg[0]_i_2_n_4 ,\framestart_cnt_reg[0]_i_2_n_5 ,\framestart_cnt_reg[0]_i_2_n_6 ,\framestart_cnt_reg[0]_i_2_n_7 }),
        .S({\framestart_cnt[0]_i_3_n_0 ,\framestart_cnt[0]_i_4_n_0 ,\framestart_cnt[0]_i_5_n_0 ,\framestart_cnt[0]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[10] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[8]_i_1_n_5 ),
        .Q(framestart_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[11] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[8]_i_1_n_4 ),
        .Q(framestart_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[12] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[12]_i_1_n_7 ),
        .Q(framestart_cnt_reg[12]));
  CARRY4 \framestart_cnt_reg[12]_i_1 
       (.CI(\framestart_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_framestart_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\framestart_cnt_reg[12]_i_1_n_1 ,\framestart_cnt_reg[12]_i_1_n_2 ,\framestart_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\framestart_cnt_reg[12]_i_1_n_4 ,\framestart_cnt_reg[12]_i_1_n_5 ,\framestart_cnt_reg[12]_i_1_n_6 ,\framestart_cnt_reg[12]_i_1_n_7 }),
        .S({\framestart_cnt[12]_i_2_n_0 ,\framestart_cnt[12]_i_3_n_0 ,\framestart_cnt[12]_i_4_n_0 ,\framestart_cnt[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[13] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[12]_i_1_n_6 ),
        .Q(framestart_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[14] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[12]_i_1_n_5 ),
        .Q(framestart_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[15] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[12]_i_1_n_4 ),
        .Q(framestart_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[1] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[0]_i_2_n_6 ),
        .Q(framestart_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[2] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[0]_i_2_n_5 ),
        .Q(framestart_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[3] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[0]_i_2_n_4 ),
        .Q(framestart_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[4] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[4]_i_1_n_7 ),
        .Q(framestart_cnt_reg[4]));
  CARRY4 \framestart_cnt_reg[4]_i_1 
       (.CI(\framestart_cnt_reg[0]_i_2_n_0 ),
        .CO({\framestart_cnt_reg[4]_i_1_n_0 ,\framestart_cnt_reg[4]_i_1_n_1 ,\framestart_cnt_reg[4]_i_1_n_2 ,\framestart_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\framestart_cnt_reg[4]_i_1_n_4 ,\framestart_cnt_reg[4]_i_1_n_5 ,\framestart_cnt_reg[4]_i_1_n_6 ,\framestart_cnt_reg[4]_i_1_n_7 }),
        .S({\framestart_cnt[4]_i_2_n_0 ,\framestart_cnt[4]_i_3_n_0 ,\framestart_cnt[4]_i_4_n_0 ,\framestart_cnt[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[5] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[4]_i_1_n_6 ),
        .Q(framestart_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[6] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[4]_i_1_n_5 ),
        .Q(framestart_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[7] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[4]_i_1_n_4 ),
        .Q(framestart_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[8] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[8]_i_1_n_7 ),
        .Q(framestart_cnt_reg[8]));
  CARRY4 \framestart_cnt_reg[8]_i_1 
       (.CI(\framestart_cnt_reg[4]_i_1_n_0 ),
        .CO({\framestart_cnt_reg[8]_i_1_n_0 ,\framestart_cnt_reg[8]_i_1_n_1 ,\framestart_cnt_reg[8]_i_1_n_2 ,\framestart_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\framestart_cnt_reg[8]_i_1_n_4 ,\framestart_cnt_reg[8]_i_1_n_5 ,\framestart_cnt_reg[8]_i_1_n_6 ,\framestart_cnt_reg[8]_i_1_n_7 }),
        .S({\framestart_cnt[8]_i_2_n_0 ,\framestart_cnt[8]_i_3_n_0 ,\framestart_cnt[8]_i_4_n_0 ,\framestart_cnt[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \framestart_cnt_reg[9] 
       (.C(vita_clk),
        .CE(vita_syncchanneldecoder_n_263),
        .CLR(reset),
        .D(\framestart_cnt_reg[8]_i_1_n_6 ),
        .Q(framestart_cnt_reg[9]));
  design_1_onsemi_vita_cam_0_0_VideoSyncGen syncgen_l
       (.O(O),
        .VBlankA1_s(VBlankA1_s),
        .clk(clk),
        .empty(empty),
        .\gen_fwft.empty_fwft_i_reg (framestart2_regen_l_n_2),
        .minusOp(minusOp),
        .rd_en(syncgen_de),
        .reset(reset),
        .\slv_reg24_reg[31] (\slv_reg24_reg[31] ),
        .\slv_reg25_reg[16] (\slv_reg25_reg[16] ),
        .\slv_reg25_reg[24] (\slv_reg25_reg[24] ),
        .\slv_reg25_reg[28] (\slv_reg25_reg[28] ),
        .\slv_reg25_reg[30] (\slv_reg25_reg[30] ),
        .\slv_reg26_reg[0] (\slv_reg26_reg[0] ),
        .\slv_reg26_reg[12] (\slv_reg26_reg[12] ),
        .\slv_reg26_reg[14] (\slv_reg26_reg[14] ),
        .\slv_reg26_reg[16] (\slv_reg26_reg[16] ),
        .\slv_reg26_reg[16]_0 (\slv_reg26_reg[16]_0 ),
        .\slv_reg26_reg[24] (\slv_reg26_reg[24] ),
        .\slv_reg26_reg[28] (\slv_reg26_reg[28] ),
        .\slv_reg26_reg[30] (\slv_reg26_reg[30] ),
        .\slv_reg26_reg[8] (\slv_reg26_reg[8] ),
        .\slv_reg27_reg[0] (\slv_reg27_reg[0] ),
        .\slv_reg27_reg[12] (\slv_reg27_reg[12] ),
        .\slv_reg27_reg[13] (\slv_reg27_reg[13] ),
        .\slv_reg27_reg[15] (\slv_reg27_reg[15] ),
        .\slv_reg27_reg[8] (\slv_reg27_reg[8] ),
        .syncgen_hblank(syncgen_hblank),
        .syncgen_hsync(syncgen_hsync),
        .syncgen_vblank(syncgen_vblank),
        .syncgen_vsync(syncgen_vsync));
  design_1_onsemi_vita_cam_0_0_crc_checker vita_crc_checker
       (.AR(AR),
        .CRC_KERNEL_ODD_EVEN(CRC_KERNEL_ODD_EVEN),
        .CRC_PAR_DATA_BLACKVALID_OUT(CRC_PAR_DATA_BLACKVALID_OUT),
        .CRC_PAR_DATA_IMGVALID_OUT(CRC_PAR_DATA_IMGVALID_OUT),
        .CRC_START_KERNEL(CRC_START_KERNEL),
        .\DATA_BUS_reg[39] (CRC_PAR_DATA_OUT),
        .E(vita_remapper_n_41),
        .PAR_DATAOUT(SYNC_PAR_DATAOUT),
        .PAR_SYNCOUT(SYNC_PAR_SYNCOUT),
        .Q(CRC_PAR_SYNC_OUT),
        .START_KERNEL(SYNC_START_KERNEL),
        .SYNC_KERNEL_ODD_EVEN(SYNC_KERNEL_ODD_EVEN),
        .SYNC_PAR_DATA_BLACKVALID(SYNC_PAR_DATA_BLACKVALID),
        .SYNC_PAR_DATA_IMGVALID(SYNC_PAR_DATA_IMGVALID),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5]_2 ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_3 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_4 ),
        .\axi_araddr_reg[5]_10 (\axi_araddr_reg[5]_22 ),
        .\axi_araddr_reg[5]_2 (\axi_araddr_reg[5]_14 ),
        .\axi_araddr_reg[5]_3 (\axi_araddr_reg[5]_15 ),
        .\axi_araddr_reg[5]_4 (\axi_araddr_reg[5]_16 ),
        .\axi_araddr_reg[5]_5 (\axi_araddr_reg[5]_17 ),
        .\axi_araddr_reg[5]_6 (\axi_araddr_reg[5]_18 ),
        .\axi_araddr_reg[5]_7 (\axi_araddr_reg[5]_19 ),
        .\axi_araddr_reg[5]_8 (\axi_araddr_reg[5]_20 ),
        .\axi_araddr_reg[5]_9 (\axi_araddr_reg[5]_21 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[0] (\axi_rdata_reg[0] ),
        .\axi_rdata_reg[1] (\axi_rdata_reg[1] ),
        .\axi_rdata_reg[2] (\axi_rdata_reg[2] ),
        .\axi_rdata_reg[3] (\axi_rdata_reg[3] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .host_crc_status(host_crc_status),
        .\slv_reg28_reg[1] (\slv_reg28_reg[1] ),
        .\slv_reg8_reg[0]_rep (\slv_reg8_reg[0]_rep ),
        .\slv_reg8_reg[0]_rep__0 (\slv_reg8_reg[0]_rep__0 ),
        .\slv_reg8_reg[1] (\slv_reg8_reg[1] ),
        .\slv_reg8_reg[1]_0 (vita_syncchanneldecoder_n_198),
        .validcrc(validcrc),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_iserdes_interface \vita_iserdes_v5.vita_iserdes 
       (.AR({\slv_reg4_reg[0]_rep__2 [1],\slv_reg4_reg[0]_rep__3 }),
        .AS(AS),
        .CLK(CLK),
        .CLKB(CLKB),
        .E(\vita_iserdes_v5.vita_iserdes_n_58 ),
        .PAR_DATAIN(PAR_DATAIN),
        .\PAR_DATAOUT_reg[39] (\vita_iserdes_v5.vita_iserdes_n_53 ),
        .Q(FIFO_RDEN),
        .\axi_araddr_reg[5] (\axi_araddr_reg[5] ),
        .\axi_araddr_reg[5]_0 (\axi_araddr_reg[5]_0 ),
        .\axi_araddr_reg[5]_1 (\axi_araddr_reg[5]_1 ),
        .\axi_araddr_reg[5]_10 (\axi_araddr_reg[5]_13 ),
        .\axi_araddr_reg[5]_2 (\axi_araddr_reg[5]_5 ),
        .\axi_araddr_reg[5]_3 (\axi_araddr_reg[5]_6 ),
        .\axi_araddr_reg[5]_4 (\axi_araddr_reg[5]_7 ),
        .\axi_araddr_reg[5]_5 (\axi_araddr_reg[5]_8 ),
        .\axi_araddr_reg[5]_6 (\axi_araddr_reg[5]_9 ),
        .\axi_araddr_reg[5]_7 (\axi_araddr_reg[5]_10 ),
        .\axi_araddr_reg[5]_8 (\axi_araddr_reg[5]_11 ),
        .\axi_araddr_reg[5]_9 (\axi_araddr_reg[5]_12 ),
        .\axi_araddr_reg[7] (\axi_araddr_reg[7] ),
        .\axi_rdata_reg[16] (\axi_rdata_reg[16] ),
        .\axi_rdata_reg[24] (\axi_rdata_reg[24] ),
        .\axi_rdata_reg[8] (\axi_rdata_reg[8] ),
        .\axi_rdata_reg[9] (\axi_rdata_reg[9] ),
        .axi_rvalid_reg(axi_rvalid_reg),
        .clk200(clk200),
        .host_iserdes_align_busy(host_iserdes_align_busy),
        .host_iserdes_clk_ready(host_iserdes_clk_ready),
        .host_iserdes_clk_status(host_iserdes_clk_status),
        .io_vita_clk_out_n(io_vita_clk_out_n),
        .io_vita_clk_out_p(io_vita_clk_out_p),
        .io_vita_data_n(io_vita_data_n),
        .io_vita_data_p(io_vita_data_p),
        .io_vita_sync_n(io_vita_sync_n),
        .io_vita_sync_p(io_vita_sync_p),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep ),
        .\slv_reg4_reg[0]_rep__4 (\slv_reg4_reg[0]_rep__5 [0]),
        .\slv_reg4_reg[0]_rep__6 ({\slv_reg4_reg[0]_rep__6 ,\slv_reg4_reg[0]_rep__2 [0],\slv_reg4_reg[0]_rep__5 [1]}),
        .\slv_reg4_reg[3] (Q[3:1]),
        .\slv_reg5_reg[9] (\slv_reg5_reg[9] ),
        .\slv_reg6_reg[9] (\slv_reg6_reg[9] ),
        .\slv_reg8_reg[0] (\slv_reg8_reg[1] [0]),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_remapper vita_remapper
       (.AR(AR),
        .CRC_KERNEL_ODD_EVEN(CRC_KERNEL_ODD_EVEN),
        .CRC_PAR_DATA_BLACKVALID_OUT(CRC_PAR_DATA_BLACKVALID_OUT),
        .CRC_PAR_DATA_IMGVALID_OUT(CRC_PAR_DATA_IMGVALID_OUT),
        .CRC_START_KERNEL(CRC_START_KERNEL),
        .D(CRC_PAR_SYNC_OUT),
        .E(vita_remapper_n_41),
        .\PAR_DATA_OUT_reg[39]_0 (CRC_PAR_DATA_OUT),
        .din({REMAP_VIDEO_SYNC,REMAP_PAR_DATA_OUT}),
        .enpipe_reg_c_1(vita_syncchanneldecoder_n_0),
        .\slv_reg30_reg[6] (\slv_reg30_reg[6] ),
        .\slv_reg8_reg[0]_rep (\slv_reg8_reg[0]_rep ),
        .\slv_reg8_reg[1] (\slv_reg8_reg[1] ),
        .vita_clk(vita_clk));
  design_1_onsemi_vita_cam_0_0_syncchanneldecoder vita_syncchanneldecoder
       (.AR({\slv_reg8_reg[0]_rep__2 ,AR}),
        .BlackLinesCnt(BlackLinesCnt),
        .BlackPixelCnt(BlackPixelCnt),
        .CO(eqOp),
        .ClocksCnt(ClocksCnt),
        .E(\vita_iserdes_v5.vita_iserdes_n_58 ),
        .EndLineCnt(EndLineCnt),
        .FramesCnt(FramesCnt),
        .O288(O288),
        .O289(O289),
        .PAR_DATAIN(PAR_DATAIN),
        .\PAR_DATA_int_reg[39] (SYNC_PAR_DATAOUT),
        .\PAR_SYNC_int_reg[9] (SYNC_PAR_SYNCOUT),
        .Q(FIFO_RDEN),
        .START_KERNEL(SYNC_START_KERNEL),
        .SYNC_KERNEL_ODD_EVEN(SYNC_KERNEL_ODD_EVEN),
        .SYNC_PAR_DATA_BLACKVALID(SYNC_PAR_DATA_BLACKVALID),
        .SYNC_PAR_DATA_IMGVALID(SYNC_PAR_DATA_IMGVALID),
        .StartLineCnt(StartLineCnt),
        .WindowsCnt(WindowsCnt),
        .din(framestart),
        .enpipe_reg_c_2_0(vita_syncchanneldecoder_n_0),
        .framestart_active(framestart_active),
        .framestart_active_reg(vita_syncchanneldecoder_n_197),
        .\framestart_cnt_reg[0] (vita_syncchanneldecoder_n_263),
        .init_reg(vita_syncchanneldecoder_n_198),
        .\slv_reg10_reg[25] (\slv_reg10_reg[25] ),
        .\slv_reg11_reg[9] (\slv_reg11_reg[9] ),
        .\slv_reg12_reg[25] (\slv_reg12_reg[25] ),
        .\slv_reg13_reg[25] (\slv_reg13_reg[25] ),
        .\slv_reg8_reg[0] (\vita_iserdes_v5.vita_iserdes_n_53 ),
        .\slv_reg8_reg[0]_0 (vita_remapper_n_41),
        .\slv_reg8_reg[0]_rep (\slv_reg8_reg[0]_rep ),
        .\slv_reg8_reg[0]_rep__0 (\slv_reg8_reg[0]_rep__0 ),
        .\slv_reg8_reg[0]_rep__1 (\slv_reg8_reg[0]_rep__1 ),
        .\slv_reg8_reg[1] (\slv_reg8_reg[1] [1]),
        .\slv_reg9_reg[31] (\slv_reg9_reg[31] ),
        .validcrc(validcrc),
        .vita_clk(vita_clk));
  LUT2 #(
    .INIT(4'h6)) 
    \vita_trigger_o[0]_i_1 
       (.I0(\slv_reg56_reg[30] [8]),
        .I1(triggen_vita_trigger[0]),
        .O(p_5_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \vita_trigger_o[1]_i_1 
       (.I0(\slv_reg56_reg[30] [9]),
        .I1(triggen_vita_trigger[1]),
        .O(p_5_out[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \vita_trigger_o[2]_i_1 
       (.I0(\slv_reg56_reg[30] [10]),
        .I1(triggen_vita_trigger[2]),
        .O(p_5_out[2]));
  FDRE \vita_trigger_o_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(vita_trigger_o[0]),
        .R(1'b0));
  FDRE \vita_trigger_o_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_5_out[1]),
        .Q(vita_trigger_o[1]),
        .R(1'b0));
  FDRE \vita_trigger_o_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(vita_trigger_o[2]),
        .R(1'b0));
  design_1_onsemi_vita_cam_0_0_triggergenerator vita_triggergenerator
       (.Q(Q[0]),
        .\host_triggen_cnt_trigger0high_reg[31] (\host_triggen_cnt_trigger0high_reg[31] ),
        .\host_triggen_cnt_trigger0low_reg[31] (\host_triggen_cnt_trigger0low_reg[31] ),
        .\host_triggen_cnt_trigger1high_reg[31] (\host_triggen_cnt_trigger1high_reg[31] ),
        .\host_triggen_cnt_trigger1low_reg[31] (\host_triggen_cnt_trigger1low_reg[31] ),
        .\host_triggen_cnt_trigger2high_reg[31] (\host_triggen_cnt_trigger2high_reg[31] ),
        .\host_triggen_cnt_trigger2low_reg[31] (\host_triggen_cnt_trigger2low_reg[31] ),
        .\slv_reg55_reg[31] (\slv_reg55_reg[31] ),
        .\slv_reg56_reg[16] (\slv_reg56_reg[30] [7:0]),
        .\slv_reg57_reg[31] (\slv_reg57_reg[31] ),
        .triggen_vita_trigger(triggen_vita_trigger),
        .trigger1(trigger1),
        .vita_clk(vita_clk));
endmodule

(* ORIG_REF_NAME = "onsemi_vita_cam_v3_1" *) 
module design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1
   (CLK,
    io_vita_reset_n,
    io_vita_clk_pll,
    io_vita_trigger,
    fsync,
    video_vsync,
    video_hsync,
    video_vblank,
    video_hblank,
    video_active_video,
    video_data,
    s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_bvalid,
    s00_axi_rvalid,
    s00_axi_rdata,
    reset,
    clk,
    clk200,
    io_vita_sync_p,
    io_vita_sync_n,
    CLKB,
    io_vita_data_p,
    io_vita_data_n,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_arvalid,
    s00_axi_rready,
    oe,
    trigger1,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_araddr,
    io_vita_clk_out_p,
    io_vita_clk_out_n);
  output CLK;
  output io_vita_reset_n;
  output io_vita_clk_pll;
  output [2:0]io_vita_trigger;
  output fsync;
  output video_vsync;
  output video_hsync;
  output video_vblank;
  output video_hblank;
  output video_active_video;
  output [7:0]video_data;
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output [31:0]s00_axi_rdata;
  input reset;
  input clk;
  input clk200;
  input io_vita_sync_p;
  input io_vita_sync_n;
  input CLKB;
  input [3:0]io_vita_data_p;
  input [3:0]io_vita_data_n;
  input s00_axi_aclk;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input oe;
  input trigger1;
  input [5:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input [5:0]s00_axi_araddr;
  input io_vita_clk_out_p;
  input io_vita_clk_out_n;

  wire CLK;
  wire CLKB;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire clk;
  wire clk200;
  wire fsync;
  wire io_vita_clk_out_n;
  wire io_vita_clk_out_p;
  wire io_vita_clk_pll;
  wire [3:0]io_vita_data_n;
  wire [3:0]io_vita_data_p;
  wire io_vita_reset_n;
  wire io_vita_sync_n;
  wire io_vita_sync_p;
  wire [2:0]io_vita_trigger;
  wire oe;
  wire reset;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire trigger1;
  wire video_active_video;
  wire [7:0]video_data;
  wire video_hblank;
  wire video_hsync;
  wire video_vblank;
  wire video_vsync;

  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(s00_axi_bready),
        .I1(s00_axi_bvalid),
        .I2(s00_axi_wready),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_awready),
        .O(axi_bvalid_i_1_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1_S00_AXI onsemi_vita_cam_v3_1_S00_AXI_inst
       (.CLK(CLK),
        .CLKB(CLKB),
        .axi_arready_reg_0(axi_rvalid_i_1_n_0),
        .axi_bvalid_reg_0(axi_bvalid_i_1_n_0),
        .clk(clk),
        .clk200(clk200),
        .fsync(fsync),
        .io_vita_clk_out_n(io_vita_clk_out_n),
        .io_vita_clk_out_p(io_vita_clk_out_p),
        .io_vita_clk_pll(io_vita_clk_pll),
        .io_vita_data_n(io_vita_data_n),
        .io_vita_data_p(io_vita_data_p),
        .io_vita_reset_n(io_vita_reset_n),
        .io_vita_sync_n(io_vita_sync_n),
        .io_vita_sync_p(io_vita_sync_p),
        .io_vita_trigger(io_vita_trigger),
        .oe(oe),
        .reset(reset),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(axi_awready_i_1_n_0),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .trigger1(trigger1),
        .video_active_video(video_active_video),
        .video_data(video_data),
        .video_hblank(video_hblank),
        .video_hsync(video_hsync),
        .video_vblank(video_vblank),
        .video_vsync(video_vsync));
endmodule

(* ORIG_REF_NAME = "onsemi_vita_cam_v3_1_S00_AXI" *) 
module design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1_S00_AXI
   (CLK,
    io_vita_reset_n,
    io_vita_clk_pll,
    io_vita_trigger,
    fsync,
    video_vsync,
    video_hsync,
    video_vblank,
    video_hblank,
    video_active_video,
    video_data,
    s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_bvalid,
    s00_axi_rvalid,
    s00_axi_rdata,
    reset,
    clk,
    clk200,
    io_vita_sync_p,
    io_vita_sync_n,
    CLKB,
    io_vita_data_p,
    io_vita_data_n,
    s00_axi_aresetn_0,
    s00_axi_aclk,
    axi_bvalid_reg_0,
    axi_arready_reg_0,
    oe,
    trigger1,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_araddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    io_vita_clk_out_p,
    io_vita_clk_out_n);
  output CLK;
  output io_vita_reset_n;
  output io_vita_clk_pll;
  output [2:0]io_vita_trigger;
  output fsync;
  output video_vsync;
  output video_hsync;
  output video_vblank;
  output video_hblank;
  output video_active_video;
  output [7:0]video_data;
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output [31:0]s00_axi_rdata;
  input reset;
  input clk;
  input clk200;
  input io_vita_sync_p;
  input io_vita_sync_n;
  input CLKB;
  input [3:0]io_vita_data_p;
  input [3:0]io_vita_data_n;
  input s00_axi_aresetn_0;
  input s00_axi_aclk;
  input axi_bvalid_reg_0;
  input axi_arready_reg_0;
  input oe;
  input trigger1;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input [5:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input [5:0]s00_axi_araddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input io_vita_clk_out_p;
  input io_vita_clk_out_n;

  wire CLK;
  wire CLKB;
  wire \HSyncState_s[0]_i_28_n_0 ;
  wire \HSyncState_s[0]_i_29_n_0 ;
  wire \HSyncState_s[0]_i_30_n_0 ;
  wire \HSyncState_s[0]_i_31_n_0 ;
  wire \HSyncState_s[0]_i_32_n_0 ;
  wire \HSyncState_s[0]_i_33_n_0 ;
  wire \HSyncState_s[0]_i_34_n_0 ;
  wire \HSyncState_s[0]_i_35_n_0 ;
  wire \HSyncState_s[0]_i_36_n_0 ;
  wire \HSyncState_s[0]_i_37_n_0 ;
  wire \HSyncState_s[0]_i_38_n_0 ;
  wire \HSyncState_s[0]_i_39_n_0 ;
  wire \HSyncState_s[0]_i_40_n_0 ;
  wire \HSyncState_s[0]_i_41_n_0 ;
  wire \HSyncState_s[0]_i_42_n_0 ;
  wire \HSyncState_s[1]_i_62_n_0 ;
  wire \HSyncState_s[1]_i_63_n_0 ;
  wire \HSyncState_s[1]_i_64_n_0 ;
  wire \HSyncState_s[1]_i_65_n_0 ;
  wire \HSyncState_s[1]_i_66_n_0 ;
  wire \HSyncState_s[1]_i_67_n_0 ;
  wire \HSyncState_s[1]_i_68_n_0 ;
  wire \HSyncState_s[1]_i_69_n_0 ;
  wire \HSyncState_s[1]_i_70_n_0 ;
  wire \HSyncState_s[1]_i_71_n_0 ;
  wire \HSyncState_s[1]_i_72_n_0 ;
  wire \HSyncState_s[1]_i_77_n_0 ;
  wire \HSyncState_s[1]_i_78_n_0 ;
  wire \HSyncState_s[1]_i_79_n_0 ;
  wire \HSyncState_s[1]_i_80_n_0 ;
  wire \HSyncState_s_reg[0]_i_24_n_2 ;
  wire \HSyncState_s_reg[0]_i_24_n_3 ;
  wire \HSyncState_s_reg[0]_i_24_n_5 ;
  wire \HSyncState_s_reg[0]_i_24_n_6 ;
  wire \HSyncState_s_reg[0]_i_24_n_7 ;
  wire \HSyncState_s_reg[0]_i_25_n_0 ;
  wire \HSyncState_s_reg[0]_i_25_n_1 ;
  wire \HSyncState_s_reg[0]_i_25_n_2 ;
  wire \HSyncState_s_reg[0]_i_25_n_3 ;
  wire \HSyncState_s_reg[0]_i_25_n_4 ;
  wire \HSyncState_s_reg[0]_i_25_n_5 ;
  wire \HSyncState_s_reg[0]_i_25_n_6 ;
  wire \HSyncState_s_reg[0]_i_25_n_7 ;
  wire \HSyncState_s_reg[0]_i_26_n_0 ;
  wire \HSyncState_s_reg[0]_i_26_n_1 ;
  wire \HSyncState_s_reg[0]_i_26_n_2 ;
  wire \HSyncState_s_reg[0]_i_26_n_3 ;
  wire \HSyncState_s_reg[0]_i_26_n_4 ;
  wire \HSyncState_s_reg[0]_i_26_n_5 ;
  wire \HSyncState_s_reg[0]_i_26_n_6 ;
  wire \HSyncState_s_reg[0]_i_26_n_7 ;
  wire \HSyncState_s_reg[0]_i_27_n_0 ;
  wire \HSyncState_s_reg[0]_i_27_n_1 ;
  wire \HSyncState_s_reg[0]_i_27_n_2 ;
  wire \HSyncState_s_reg[0]_i_27_n_3 ;
  wire \HSyncState_s_reg[0]_i_27_n_4 ;
  wire \HSyncState_s_reg[0]_i_27_n_5 ;
  wire \HSyncState_s_reg[0]_i_27_n_6 ;
  wire \HSyncState_s_reg[0]_i_27_n_7 ;
  wire \HSyncState_s_reg[1]_i_47_n_2 ;
  wire \HSyncState_s_reg[1]_i_47_n_3 ;
  wire \HSyncState_s_reg[1]_i_48_n_0 ;
  wire \HSyncState_s_reg[1]_i_48_n_1 ;
  wire \HSyncState_s_reg[1]_i_48_n_2 ;
  wire \HSyncState_s_reg[1]_i_48_n_3 ;
  wire \HSyncState_s_reg[1]_i_49_n_0 ;
  wire \HSyncState_s_reg[1]_i_49_n_1 ;
  wire \HSyncState_s_reg[1]_i_49_n_2 ;
  wire \HSyncState_s_reg[1]_i_49_n_3 ;
  wire \HSyncState_s_reg[1]_i_61_n_0 ;
  wire \HSyncState_s_reg[1]_i_61_n_1 ;
  wire \HSyncState_s_reg[1]_i_61_n_2 ;
  wire \HSyncState_s_reg[1]_i_61_n_3 ;
  wire [15:1]R;
  wire VBlankA1_s_i_27_n_0;
  wire VBlankA1_s_i_28_n_0;
  wire VBlankA1_s_i_29_n_0;
  wire VBlankA1_s_i_30_n_0;
  wire VBlankA1_s_i_31_n_0;
  wire VBlankA1_s_i_32_n_0;
  wire VBlankA1_s_i_33_n_0;
  wire VBlankA1_s_i_34_n_0;
  wire VBlankA1_s_i_35_n_0;
  wire VBlankA1_s_i_36_n_0;
  wire VBlankA1_s_i_37_n_0;
  wire VBlankA1_s_i_38_n_0;
  wire VBlankA1_s_i_39_n_0;
  wire VBlankA1_s_i_40_n_0;
  wire VBlankA1_s_i_41_n_0;
  wire VBlankA1_s_reg_i_23_n_2;
  wire VBlankA1_s_reg_i_23_n_3;
  wire VBlankA1_s_reg_i_23_n_5;
  wire VBlankA1_s_reg_i_23_n_6;
  wire VBlankA1_s_reg_i_23_n_7;
  wire VBlankA1_s_reg_i_24_n_0;
  wire VBlankA1_s_reg_i_24_n_1;
  wire VBlankA1_s_reg_i_24_n_2;
  wire VBlankA1_s_reg_i_24_n_3;
  wire VBlankA1_s_reg_i_24_n_4;
  wire VBlankA1_s_reg_i_24_n_5;
  wire VBlankA1_s_reg_i_24_n_6;
  wire VBlankA1_s_reg_i_24_n_7;
  wire VBlankA1_s_reg_i_25_n_0;
  wire VBlankA1_s_reg_i_25_n_1;
  wire VBlankA1_s_reg_i_25_n_2;
  wire VBlankA1_s_reg_i_25_n_3;
  wire VBlankA1_s_reg_i_25_n_4;
  wire VBlankA1_s_reg_i_25_n_5;
  wire VBlankA1_s_reg_i_25_n_6;
  wire VBlankA1_s_reg_i_25_n_7;
  wire VBlankA1_s_reg_i_26_n_0;
  wire VBlankA1_s_reg_i_26_n_1;
  wire VBlankA1_s_reg_i_26_n_2;
  wire VBlankA1_s_reg_i_26_n_3;
  wire VBlankA1_s_reg_i_26_n_4;
  wire VBlankA1_s_reg_i_26_n_5;
  wire VBlankA1_s_reg_i_26_n_6;
  wire VBlankA1_s_reg_i_26_n_7;
  wire \VSyncState_s[1]_i_29_n_0 ;
  wire \VSyncState_s[1]_i_30_n_0 ;
  wire \VSyncState_s[1]_i_31_n_0 ;
  wire \VSyncState_s[1]_i_32_n_0 ;
  wire \VSyncState_s[1]_i_33_n_0 ;
  wire \VSyncState_s[1]_i_34_n_0 ;
  wire \VSyncState_s[1]_i_35_n_0 ;
  wire \VSyncState_s[1]_i_36_n_0 ;
  wire \VSyncState_s[1]_i_37_n_0 ;
  wire \VSyncState_s[1]_i_38_n_0 ;
  wire \VSyncState_s[1]_i_39_n_0 ;
  wire \VSyncState_s[1]_i_40_n_0 ;
  wire \VSyncState_s[1]_i_41_n_0 ;
  wire \VSyncState_s[1]_i_42_n_0 ;
  wire \VSyncState_s[1]_i_43_n_0 ;
  wire \VSyncState_s_reg[1]_i_25_n_2 ;
  wire \VSyncState_s_reg[1]_i_25_n_3 ;
  wire \VSyncState_s_reg[1]_i_25_n_5 ;
  wire \VSyncState_s_reg[1]_i_25_n_6 ;
  wire \VSyncState_s_reg[1]_i_25_n_7 ;
  wire \VSyncState_s_reg[1]_i_26_n_0 ;
  wire \VSyncState_s_reg[1]_i_26_n_1 ;
  wire \VSyncState_s_reg[1]_i_26_n_2 ;
  wire \VSyncState_s_reg[1]_i_26_n_3 ;
  wire \VSyncState_s_reg[1]_i_26_n_4 ;
  wire \VSyncState_s_reg[1]_i_26_n_5 ;
  wire \VSyncState_s_reg[1]_i_26_n_6 ;
  wire \VSyncState_s_reg[1]_i_26_n_7 ;
  wire \VSyncState_s_reg[1]_i_27_n_0 ;
  wire \VSyncState_s_reg[1]_i_27_n_1 ;
  wire \VSyncState_s_reg[1]_i_27_n_2 ;
  wire \VSyncState_s_reg[1]_i_27_n_3 ;
  wire \VSyncState_s_reg[1]_i_27_n_4 ;
  wire \VSyncState_s_reg[1]_i_27_n_5 ;
  wire \VSyncState_s_reg[1]_i_27_n_6 ;
  wire \VSyncState_s_reg[1]_i_27_n_7 ;
  wire \VSyncState_s_reg[1]_i_28_n_0 ;
  wire \VSyncState_s_reg[1]_i_28_n_1 ;
  wire \VSyncState_s_reg[1]_i_28_n_2 ;
  wire \VSyncState_s_reg[1]_i_28_n_3 ;
  wire \VSyncState_s_reg[1]_i_28_n_4 ;
  wire \VSyncState_s_reg[1]_i_28_n_5 ;
  wire \VSyncState_s_reg[1]_i_28_n_6 ;
  wire \VSyncState_s_reg[1]_i_28_n_7 ;
  wire [7:2]axi_araddr;
  wire \axi_araddr_reg[2]_rep__0_n_0 ;
  wire \axi_araddr_reg[2]_rep_n_0 ;
  wire \axi_araddr_reg[3]_rep__0_n_0 ;
  wire \axi_araddr_reg[3]_rep_n_0 ;
  wire axi_arready_i_1_n_0;
  wire axi_arready_reg_0;
  wire axi_awready0;
  wire axi_bvalid_reg_0;
  wire \axi_rdata[0]_i_12_n_0 ;
  wire \axi_rdata[0]_i_13_n_0 ;
  wire \axi_rdata[0]_i_14_n_0 ;
  wire \axi_rdata[0]_i_15_n_0 ;
  wire \axi_rdata[0]_i_16_n_0 ;
  wire \axi_rdata[0]_i_17_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_7_n_0 ;
  wire \axi_rdata[0]_i_8_n_0 ;
  wire \axi_rdata[10]_i_10_n_0 ;
  wire \axi_rdata[10]_i_11_n_0 ;
  wire \axi_rdata[10]_i_12_n_0 ;
  wire \axi_rdata[10]_i_13_n_0 ;
  wire \axi_rdata[10]_i_14_n_0 ;
  wire \axi_rdata[10]_i_15_n_0 ;
  wire \axi_rdata[10]_i_16_n_0 ;
  wire \axi_rdata[10]_i_1_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[10]_i_9_n_0 ;
  wire \axi_rdata[11]_i_10_n_0 ;
  wire \axi_rdata[11]_i_11_n_0 ;
  wire \axi_rdata[11]_i_12_n_0 ;
  wire \axi_rdata[11]_i_13_n_0 ;
  wire \axi_rdata[11]_i_14_n_0 ;
  wire \axi_rdata[11]_i_15_n_0 ;
  wire \axi_rdata[11]_i_16_n_0 ;
  wire \axi_rdata[11]_i_1_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[11]_i_9_n_0 ;
  wire \axi_rdata[12]_i_10_n_0 ;
  wire \axi_rdata[12]_i_11_n_0 ;
  wire \axi_rdata[12]_i_12_n_0 ;
  wire \axi_rdata[12]_i_13_n_0 ;
  wire \axi_rdata[12]_i_14_n_0 ;
  wire \axi_rdata[12]_i_15_n_0 ;
  wire \axi_rdata[12]_i_16_n_0 ;
  wire \axi_rdata[12]_i_1_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[12]_i_9_n_0 ;
  wire \axi_rdata[13]_i_10_n_0 ;
  wire \axi_rdata[13]_i_11_n_0 ;
  wire \axi_rdata[13]_i_12_n_0 ;
  wire \axi_rdata[13]_i_13_n_0 ;
  wire \axi_rdata[13]_i_14_n_0 ;
  wire \axi_rdata[13]_i_15_n_0 ;
  wire \axi_rdata[13]_i_16_n_0 ;
  wire \axi_rdata[13]_i_1_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[13]_i_9_n_0 ;
  wire \axi_rdata[14]_i_10_n_0 ;
  wire \axi_rdata[14]_i_11_n_0 ;
  wire \axi_rdata[14]_i_12_n_0 ;
  wire \axi_rdata[14]_i_13_n_0 ;
  wire \axi_rdata[14]_i_14_n_0 ;
  wire \axi_rdata[14]_i_15_n_0 ;
  wire \axi_rdata[14]_i_16_n_0 ;
  wire \axi_rdata[14]_i_1_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[14]_i_9_n_0 ;
  wire \axi_rdata[15]_i_10_n_0 ;
  wire \axi_rdata[15]_i_11_n_0 ;
  wire \axi_rdata[15]_i_12_n_0 ;
  wire \axi_rdata[15]_i_13_n_0 ;
  wire \axi_rdata[15]_i_14_n_0 ;
  wire \axi_rdata[15]_i_15_n_0 ;
  wire \axi_rdata[15]_i_16_n_0 ;
  wire \axi_rdata[15]_i_1_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[15]_i_9_n_0 ;
  wire \axi_rdata[16]_i_10_n_0 ;
  wire \axi_rdata[16]_i_11_n_0 ;
  wire \axi_rdata[16]_i_12_n_0 ;
  wire \axi_rdata[16]_i_13_n_0 ;
  wire \axi_rdata[16]_i_14_n_0 ;
  wire \axi_rdata[16]_i_15_n_0 ;
  wire \axi_rdata[16]_i_16_n_0 ;
  wire \axi_rdata[16]_i_17_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[17]_i_10_n_0 ;
  wire \axi_rdata[17]_i_11_n_0 ;
  wire \axi_rdata[17]_i_12_n_0 ;
  wire \axi_rdata[17]_i_13_n_0 ;
  wire \axi_rdata[17]_i_14_n_0 ;
  wire \axi_rdata[17]_i_15_n_0 ;
  wire \axi_rdata[17]_i_16_n_0 ;
  wire \axi_rdata[17]_i_1_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[17]_i_9_n_0 ;
  wire \axi_rdata[18]_i_10_n_0 ;
  wire \axi_rdata[18]_i_11_n_0 ;
  wire \axi_rdata[18]_i_12_n_0 ;
  wire \axi_rdata[18]_i_13_n_0 ;
  wire \axi_rdata[18]_i_14_n_0 ;
  wire \axi_rdata[18]_i_15_n_0 ;
  wire \axi_rdata[18]_i_16_n_0 ;
  wire \axi_rdata[18]_i_1_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[18]_i_9_n_0 ;
  wire \axi_rdata[19]_i_10_n_0 ;
  wire \axi_rdata[19]_i_11_n_0 ;
  wire \axi_rdata[19]_i_12_n_0 ;
  wire \axi_rdata[19]_i_13_n_0 ;
  wire \axi_rdata[19]_i_14_n_0 ;
  wire \axi_rdata[19]_i_15_n_0 ;
  wire \axi_rdata[19]_i_16_n_0 ;
  wire \axi_rdata[19]_i_1_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_7_n_0 ;
  wire \axi_rdata[19]_i_9_n_0 ;
  wire \axi_rdata[1]_i_10_n_0 ;
  wire \axi_rdata[1]_i_11_n_0 ;
  wire \axi_rdata[1]_i_12_n_0 ;
  wire \axi_rdata[1]_i_13_n_0 ;
  wire \axi_rdata[1]_i_14_n_0 ;
  wire \axi_rdata[1]_i_15_n_0 ;
  wire \axi_rdata[1]_i_16_n_0 ;
  wire \axi_rdata[1]_i_17_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[20]_i_10_n_0 ;
  wire \axi_rdata[20]_i_11_n_0 ;
  wire \axi_rdata[20]_i_12_n_0 ;
  wire \axi_rdata[20]_i_13_n_0 ;
  wire \axi_rdata[20]_i_14_n_0 ;
  wire \axi_rdata[20]_i_15_n_0 ;
  wire \axi_rdata[20]_i_16_n_0 ;
  wire \axi_rdata[20]_i_1_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[20]_i_9_n_0 ;
  wire \axi_rdata[21]_i_10_n_0 ;
  wire \axi_rdata[21]_i_11_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_14_n_0 ;
  wire \axi_rdata[21]_i_15_n_0 ;
  wire \axi_rdata[21]_i_16_n_0 ;
  wire \axi_rdata[21]_i_1_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[21]_i_9_n_0 ;
  wire \axi_rdata[22]_i_10_n_0 ;
  wire \axi_rdata[22]_i_11_n_0 ;
  wire \axi_rdata[22]_i_12_n_0 ;
  wire \axi_rdata[22]_i_13_n_0 ;
  wire \axi_rdata[22]_i_14_n_0 ;
  wire \axi_rdata[22]_i_15_n_0 ;
  wire \axi_rdata[22]_i_16_n_0 ;
  wire \axi_rdata[22]_i_1_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[22]_i_9_n_0 ;
  wire \axi_rdata[23]_i_10_n_0 ;
  wire \axi_rdata[23]_i_11_n_0 ;
  wire \axi_rdata[23]_i_12_n_0 ;
  wire \axi_rdata[23]_i_13_n_0 ;
  wire \axi_rdata[23]_i_14_n_0 ;
  wire \axi_rdata[23]_i_15_n_0 ;
  wire \axi_rdata[23]_i_16_n_0 ;
  wire \axi_rdata[23]_i_1_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[23]_i_9_n_0 ;
  wire \axi_rdata[24]_i_11_n_0 ;
  wire \axi_rdata[24]_i_12_n_0 ;
  wire \axi_rdata[24]_i_13_n_0 ;
  wire \axi_rdata[24]_i_14_n_0 ;
  wire \axi_rdata[24]_i_15_n_0 ;
  wire \axi_rdata[24]_i_16_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[24]_i_5_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[25]_i_10_n_0 ;
  wire \axi_rdata[25]_i_11_n_0 ;
  wire \axi_rdata[25]_i_12_n_0 ;
  wire \axi_rdata[25]_i_13_n_0 ;
  wire \axi_rdata[25]_i_14_n_0 ;
  wire \axi_rdata[25]_i_15_n_0 ;
  wire \axi_rdata[25]_i_16_n_0 ;
  wire \axi_rdata[25]_i_1_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[25]_i_9_n_0 ;
  wire \axi_rdata[26]_i_10_n_0 ;
  wire \axi_rdata[26]_i_11_n_0 ;
  wire \axi_rdata[26]_i_12_n_0 ;
  wire \axi_rdata[26]_i_13_n_0 ;
  wire \axi_rdata[26]_i_14_n_0 ;
  wire \axi_rdata[26]_i_15_n_0 ;
  wire \axi_rdata[26]_i_16_n_0 ;
  wire \axi_rdata[26]_i_1_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_7_n_0 ;
  wire \axi_rdata[26]_i_9_n_0 ;
  wire \axi_rdata[27]_i_10_n_0 ;
  wire \axi_rdata[27]_i_11_n_0 ;
  wire \axi_rdata[27]_i_12_n_0 ;
  wire \axi_rdata[27]_i_13_n_0 ;
  wire \axi_rdata[27]_i_14_n_0 ;
  wire \axi_rdata[27]_i_15_n_0 ;
  wire \axi_rdata[27]_i_16_n_0 ;
  wire \axi_rdata[27]_i_1_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[27]_i_9_n_0 ;
  wire \axi_rdata[28]_i_10_n_0 ;
  wire \axi_rdata[28]_i_11_n_0 ;
  wire \axi_rdata[28]_i_12_n_0 ;
  wire \axi_rdata[28]_i_13_n_0 ;
  wire \axi_rdata[28]_i_14_n_0 ;
  wire \axi_rdata[28]_i_15_n_0 ;
  wire \axi_rdata[28]_i_16_n_0 ;
  wire \axi_rdata[28]_i_1_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_7_n_0 ;
  wire \axi_rdata[28]_i_9_n_0 ;
  wire \axi_rdata[29]_i_10_n_0 ;
  wire \axi_rdata[29]_i_11_n_0 ;
  wire \axi_rdata[29]_i_12_n_0 ;
  wire \axi_rdata[29]_i_13_n_0 ;
  wire \axi_rdata[29]_i_14_n_0 ;
  wire \axi_rdata[29]_i_15_n_0 ;
  wire \axi_rdata[29]_i_16_n_0 ;
  wire \axi_rdata[29]_i_1_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[29]_i_9_n_0 ;
  wire \axi_rdata[2]_i_11_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_13_n_0 ;
  wire \axi_rdata[2]_i_14_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_16_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[30]_i_10_n_0 ;
  wire \axi_rdata[30]_i_11_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_13_n_0 ;
  wire \axi_rdata[30]_i_14_n_0 ;
  wire \axi_rdata[30]_i_15_n_0 ;
  wire \axi_rdata[30]_i_16_n_0 ;
  wire \axi_rdata[30]_i_1_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[30]_i_9_n_0 ;
  wire \axi_rdata[31]_i_11_n_0 ;
  wire \axi_rdata[31]_i_12_n_0 ;
  wire \axi_rdata[31]_i_13_n_0 ;
  wire \axi_rdata[31]_i_14_n_0 ;
  wire \axi_rdata[31]_i_15_n_0 ;
  wire \axi_rdata[31]_i_16_n_0 ;
  wire \axi_rdata[31]_i_17_n_0 ;
  wire \axi_rdata[31]_i_18_n_0 ;
  wire \axi_rdata[31]_i_1_n_0 ;
  wire \axi_rdata[31]_i_2_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_9_n_0 ;
  wire \axi_rdata[3]_i_11_n_0 ;
  wire \axi_rdata[3]_i_12_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_14_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_16_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[4]_i_10_n_0 ;
  wire \axi_rdata[4]_i_11_n_0 ;
  wire \axi_rdata[4]_i_12_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_14_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_16_n_0 ;
  wire \axi_rdata[4]_i_1_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[4]_i_9_n_0 ;
  wire \axi_rdata[5]_i_10_n_0 ;
  wire \axi_rdata[5]_i_11_n_0 ;
  wire \axi_rdata[5]_i_12_n_0 ;
  wire \axi_rdata[5]_i_13_n_0 ;
  wire \axi_rdata[5]_i_14_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_1_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[5]_i_9_n_0 ;
  wire \axi_rdata[6]_i_10_n_0 ;
  wire \axi_rdata[6]_i_11_n_0 ;
  wire \axi_rdata[6]_i_12_n_0 ;
  wire \axi_rdata[6]_i_13_n_0 ;
  wire \axi_rdata[6]_i_14_n_0 ;
  wire \axi_rdata[6]_i_15_n_0 ;
  wire \axi_rdata[6]_i_16_n_0 ;
  wire \axi_rdata[6]_i_1_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[6]_i_9_n_0 ;
  wire \axi_rdata[7]_i_10_n_0 ;
  wire \axi_rdata[7]_i_11_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_13_n_0 ;
  wire \axi_rdata[7]_i_14_n_0 ;
  wire \axi_rdata[7]_i_15_n_0 ;
  wire \axi_rdata[7]_i_16_n_0 ;
  wire \axi_rdata[7]_i_1_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[7]_i_9_n_0 ;
  wire \axi_rdata[8]_i_11_n_0 ;
  wire \axi_rdata[8]_i_12_n_0 ;
  wire \axi_rdata[8]_i_13_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_15_n_0 ;
  wire \axi_rdata[8]_i_16_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[9]_i_10_n_0 ;
  wire \axi_rdata[9]_i_11_n_0 ;
  wire \axi_rdata[9]_i_12_n_0 ;
  wire \axi_rdata[9]_i_13_n_0 ;
  wire \axi_rdata[9]_i_14_n_0 ;
  wire \axi_rdata[9]_i_15_n_0 ;
  wire \axi_rdata[9]_i_16_n_0 ;
  wire \axi_rdata[9]_i_17_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata_reg[0]_i_10_n_0 ;
  wire \axi_rdata_reg[0]_i_11_n_0 ;
  wire \axi_rdata_reg[0]_i_3_n_0 ;
  wire \axi_rdata_reg[0]_i_9_n_0 ;
  wire \axi_rdata_reg[10]_i_4_n_0 ;
  wire \axi_rdata_reg[10]_i_5_n_0 ;
  wire \axi_rdata_reg[10]_i_6_n_0 ;
  wire \axi_rdata_reg[10]_i_8_n_0 ;
  wire \axi_rdata_reg[11]_i_4_n_0 ;
  wire \axi_rdata_reg[11]_i_5_n_0 ;
  wire \axi_rdata_reg[11]_i_6_n_0 ;
  wire \axi_rdata_reg[11]_i_8_n_0 ;
  wire \axi_rdata_reg[12]_i_4_n_0 ;
  wire \axi_rdata_reg[12]_i_5_n_0 ;
  wire \axi_rdata_reg[12]_i_6_n_0 ;
  wire \axi_rdata_reg[12]_i_8_n_0 ;
  wire \axi_rdata_reg[13]_i_4_n_0 ;
  wire \axi_rdata_reg[13]_i_5_n_0 ;
  wire \axi_rdata_reg[13]_i_6_n_0 ;
  wire \axi_rdata_reg[13]_i_8_n_0 ;
  wire \axi_rdata_reg[14]_i_4_n_0 ;
  wire \axi_rdata_reg[14]_i_5_n_0 ;
  wire \axi_rdata_reg[14]_i_6_n_0 ;
  wire \axi_rdata_reg[14]_i_8_n_0 ;
  wire \axi_rdata_reg[15]_i_4_n_0 ;
  wire \axi_rdata_reg[15]_i_5_n_0 ;
  wire \axi_rdata_reg[15]_i_6_n_0 ;
  wire \axi_rdata_reg[15]_i_8_n_0 ;
  wire \axi_rdata_reg[16]_i_3_n_0 ;
  wire \axi_rdata_reg[16]_i_5_n_0 ;
  wire \axi_rdata_reg[16]_i_7_n_0 ;
  wire \axi_rdata_reg[16]_i_8_n_0 ;
  wire \axi_rdata_reg[16]_i_9_n_0 ;
  wire \axi_rdata_reg[17]_i_4_n_0 ;
  wire \axi_rdata_reg[17]_i_5_n_0 ;
  wire \axi_rdata_reg[17]_i_6_n_0 ;
  wire \axi_rdata_reg[17]_i_8_n_0 ;
  wire \axi_rdata_reg[18]_i_4_n_0 ;
  wire \axi_rdata_reg[18]_i_5_n_0 ;
  wire \axi_rdata_reg[18]_i_6_n_0 ;
  wire \axi_rdata_reg[18]_i_8_n_0 ;
  wire \axi_rdata_reg[19]_i_4_n_0 ;
  wire \axi_rdata_reg[19]_i_5_n_0 ;
  wire \axi_rdata_reg[19]_i_6_n_0 ;
  wire \axi_rdata_reg[19]_i_8_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_5_n_0 ;
  wire \axi_rdata_reg[1]_i_7_n_0 ;
  wire \axi_rdata_reg[1]_i_8_n_0 ;
  wire \axi_rdata_reg[1]_i_9_n_0 ;
  wire \axi_rdata_reg[20]_i_4_n_0 ;
  wire \axi_rdata_reg[20]_i_5_n_0 ;
  wire \axi_rdata_reg[20]_i_6_n_0 ;
  wire \axi_rdata_reg[20]_i_8_n_0 ;
  wire \axi_rdata_reg[21]_i_4_n_0 ;
  wire \axi_rdata_reg[21]_i_5_n_0 ;
  wire \axi_rdata_reg[21]_i_6_n_0 ;
  wire \axi_rdata_reg[21]_i_8_n_0 ;
  wire \axi_rdata_reg[22]_i_4_n_0 ;
  wire \axi_rdata_reg[22]_i_5_n_0 ;
  wire \axi_rdata_reg[22]_i_6_n_0 ;
  wire \axi_rdata_reg[22]_i_8_n_0 ;
  wire \axi_rdata_reg[23]_i_4_n_0 ;
  wire \axi_rdata_reg[23]_i_5_n_0 ;
  wire \axi_rdata_reg[23]_i_6_n_0 ;
  wire \axi_rdata_reg[23]_i_8_n_0 ;
  wire \axi_rdata_reg[24]_i_10_n_0 ;
  wire \axi_rdata_reg[24]_i_3_n_0 ;
  wire \axi_rdata_reg[24]_i_8_n_0 ;
  wire \axi_rdata_reg[24]_i_9_n_0 ;
  wire \axi_rdata_reg[25]_i_4_n_0 ;
  wire \axi_rdata_reg[25]_i_5_n_0 ;
  wire \axi_rdata_reg[25]_i_6_n_0 ;
  wire \axi_rdata_reg[25]_i_8_n_0 ;
  wire \axi_rdata_reg[26]_i_4_n_0 ;
  wire \axi_rdata_reg[26]_i_5_n_0 ;
  wire \axi_rdata_reg[26]_i_6_n_0 ;
  wire \axi_rdata_reg[26]_i_8_n_0 ;
  wire \axi_rdata_reg[27]_i_4_n_0 ;
  wire \axi_rdata_reg[27]_i_5_n_0 ;
  wire \axi_rdata_reg[27]_i_6_n_0 ;
  wire \axi_rdata_reg[27]_i_8_n_0 ;
  wire \axi_rdata_reg[28]_i_4_n_0 ;
  wire \axi_rdata_reg[28]_i_5_n_0 ;
  wire \axi_rdata_reg[28]_i_6_n_0 ;
  wire \axi_rdata_reg[28]_i_8_n_0 ;
  wire \axi_rdata_reg[29]_i_4_n_0 ;
  wire \axi_rdata_reg[29]_i_5_n_0 ;
  wire \axi_rdata_reg[29]_i_6_n_0 ;
  wire \axi_rdata_reg[29]_i_8_n_0 ;
  wire \axi_rdata_reg[2]_i_10_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[2]_i_8_n_0 ;
  wire \axi_rdata_reg[2]_i_9_n_0 ;
  wire \axi_rdata_reg[30]_i_4_n_0 ;
  wire \axi_rdata_reg[30]_i_5_n_0 ;
  wire \axi_rdata_reg[30]_i_6_n_0 ;
  wire \axi_rdata_reg[30]_i_8_n_0 ;
  wire \axi_rdata_reg[31]_i_10_n_0 ;
  wire \axi_rdata_reg[31]_i_6_n_0 ;
  wire \axi_rdata_reg[31]_i_7_n_0 ;
  wire \axi_rdata_reg[31]_i_8_n_0 ;
  wire \axi_rdata_reg[3]_i_10_n_0 ;
  wire \axi_rdata_reg[3]_i_3_n_0 ;
  wire \axi_rdata_reg[3]_i_8_n_0 ;
  wire \axi_rdata_reg[3]_i_9_n_0 ;
  wire \axi_rdata_reg[4]_i_4_n_0 ;
  wire \axi_rdata_reg[4]_i_5_n_0 ;
  wire \axi_rdata_reg[4]_i_6_n_0 ;
  wire \axi_rdata_reg[4]_i_8_n_0 ;
  wire \axi_rdata_reg[5]_i_4_n_0 ;
  wire \axi_rdata_reg[5]_i_5_n_0 ;
  wire \axi_rdata_reg[5]_i_6_n_0 ;
  wire \axi_rdata_reg[5]_i_8_n_0 ;
  wire \axi_rdata_reg[6]_i_4_n_0 ;
  wire \axi_rdata_reg[6]_i_5_n_0 ;
  wire \axi_rdata_reg[6]_i_6_n_0 ;
  wire \axi_rdata_reg[6]_i_8_n_0 ;
  wire \axi_rdata_reg[7]_i_4_n_0 ;
  wire \axi_rdata_reg[7]_i_5_n_0 ;
  wire \axi_rdata_reg[7]_i_6_n_0 ;
  wire \axi_rdata_reg[7]_i_8_n_0 ;
  wire \axi_rdata_reg[8]_i_10_n_0 ;
  wire \axi_rdata_reg[8]_i_3_n_0 ;
  wire \axi_rdata_reg[8]_i_8_n_0 ;
  wire \axi_rdata_reg[8]_i_9_n_0 ;
  wire \axi_rdata_reg[9]_i_3_n_0 ;
  wire \axi_rdata_reg[9]_i_5_n_0 ;
  wire \axi_rdata_reg[9]_i_7_n_0 ;
  wire \axi_rdata_reg[9]_i_8_n_0 ;
  wire \axi_rdata_reg[9]_i_9_n_0 ;
  wire axi_wready0;
  wire clk;
  wire clk200;
  wire framestart2_i_14_n_0;
  wire framestart2_i_15_n_0;
  wire framestart2_i_16_n_0;
  wire framestart2_i_17_n_0;
  wire framestart2_i_18_n_0;
  wire framestart2_i_19_n_0;
  wire framestart2_i_20_n_0;
  wire framestart2_i_21_n_0;
  wire framestart2_i_22_n_0;
  wire framestart2_i_23_n_0;
  wire framestart2_i_24_n_0;
  wire framestart2_i_25_n_0;
  wire framestart2_i_26_n_0;
  wire framestart2_i_27_n_0;
  wire framestart2_i_28_n_0;
  wire framestart2_reg_i_10_n_2;
  wire framestart2_reg_i_10_n_3;
  wire framestart2_reg_i_11_n_0;
  wire framestart2_reg_i_11_n_1;
  wire framestart2_reg_i_11_n_2;
  wire framestart2_reg_i_11_n_3;
  wire framestart2_reg_i_12_n_0;
  wire framestart2_reg_i_12_n_1;
  wire framestart2_reg_i_12_n_2;
  wire framestart2_reg_i_12_n_3;
  wire framestart2_reg_i_13_n_0;
  wire framestart2_reg_i_13_n_1;
  wire framestart2_reg_i_13_n_2;
  wire framestart2_reg_i_13_n_3;
  wire fsync;
  wire host_crc_initvalue;
  wire [3:0]host_crc_status;
  wire [31:0]host_decoder_cnt_black_lines;
  wire [31:0]host_decoder_cnt_black_pixels;
  wire [31:0]host_decoder_cnt_clocks;
  wire [31:0]host_decoder_cnt_end_lines;
  wire [31:0]host_decoder_cnt_frames;
  wire [31:0]host_decoder_cnt_image_lines;
  wire [31:0]host_decoder_cnt_image_pixels;
  wire [31:0]host_decoder_cnt_start_lines;
  wire [31:0]host_decoder_cnt_windows;
  wire [9:0]host_decoder_code_crc;
  wire [9:0]host_decoder_code_fe;
  wire [9:0]host_decoder_code_img;
  wire [9:0]host_decoder_code_le;
  wire host_decoder_enable;
  wire host_decoder_frame_start;
  wire host_iserdes_align_busy;
  wire host_iserdes_align_start;
  wire host_iserdes_auto_align;
  wire host_iserdes_clk_ready;
  wire [8:0]host_iserdes_clk_status;
  wire host_iserdes_fifo_enable;
  wire [2:0]host_remapper_mode;
  wire [15:0]host_syncgen_hbporch;
  wire [15:0]host_syncgen_hfporch;
  wire [15:0]host_syncgen_vbporch;
  wire [15:0]host_syncgen_vfporch;
  wire [31:0]host_triggen_cnt_trigger0high;
  wire [31:0]host_triggen_cnt_trigger0low;
  wire [31:0]host_triggen_cnt_trigger1high;
  wire [31:0]host_triggen_cnt_trigger1low;
  wire [31:0]host_triggen_cnt_trigger2high;
  wire [31:0]host_triggen_cnt_trigger2low;
  wire host_triggen_cnt_update;
  wire host_triggen_ext_polarity;
  wire [2:0]host_triggen_gen_polarity;
  wire host_triggen_readouttrigger;
  wire [2:0]host_triggen_sync2readout;
  wire host_vita_reset;
  wire io_vita_clk_out_n;
  wire io_vita_clk_out_p;
  wire io_vita_clk_pll;
  wire [3:0]io_vita_data_n;
  wire [3:0]io_vita_data_p;
  wire io_vita_reset_n;
  wire io_vita_sync_n;
  wire io_vita_sync_p;
  wire [2:0]io_vita_trigger;
  wire oe;
  wire onsemi_vita_cam_core_inst_n_279;
  wire onsemi_vita_cam_core_inst_n_280;
  wire onsemi_vita_cam_core_inst_n_281;
  wire onsemi_vita_cam_core_inst_n_282;
  wire onsemi_vita_cam_core_inst_n_283;
  wire onsemi_vita_cam_core_inst_n_284;
  wire onsemi_vita_cam_core_inst_n_285;
  wire onsemi_vita_cam_core_inst_n_286;
  wire reset;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [5:0]sel0;
  wire \slv_reg10[15]_i_1_n_0 ;
  wire \slv_reg10[23]_i_1_n_0 ;
  wire \slv_reg10[31]_i_1_n_0 ;
  wire \slv_reg10[7]_i_1_n_0 ;
  wire \slv_reg10_reg_n_0_[0] ;
  wire \slv_reg10_reg_n_0_[10] ;
  wire \slv_reg10_reg_n_0_[11] ;
  wire \slv_reg10_reg_n_0_[12] ;
  wire \slv_reg10_reg_n_0_[13] ;
  wire \slv_reg10_reg_n_0_[14] ;
  wire \slv_reg10_reg_n_0_[15] ;
  wire \slv_reg10_reg_n_0_[1] ;
  wire \slv_reg10_reg_n_0_[26] ;
  wire \slv_reg10_reg_n_0_[27] ;
  wire \slv_reg10_reg_n_0_[28] ;
  wire \slv_reg10_reg_n_0_[29] ;
  wire \slv_reg10_reg_n_0_[2] ;
  wire \slv_reg10_reg_n_0_[30] ;
  wire \slv_reg10_reg_n_0_[31] ;
  wire \slv_reg10_reg_n_0_[3] ;
  wire \slv_reg10_reg_n_0_[4] ;
  wire \slv_reg10_reg_n_0_[5] ;
  wire \slv_reg10_reg_n_0_[6] ;
  wire \slv_reg10_reg_n_0_[7] ;
  wire \slv_reg10_reg_n_0_[8] ;
  wire \slv_reg10_reg_n_0_[9] ;
  wire \slv_reg11[15]_i_1_n_0 ;
  wire \slv_reg11[23]_i_1_n_0 ;
  wire \slv_reg11[31]_i_1_n_0 ;
  wire \slv_reg11[7]_i_1_n_0 ;
  wire \slv_reg11_reg_n_0_[0] ;
  wire \slv_reg11_reg_n_0_[10] ;
  wire \slv_reg11_reg_n_0_[11] ;
  wire \slv_reg11_reg_n_0_[12] ;
  wire \slv_reg11_reg_n_0_[13] ;
  wire \slv_reg11_reg_n_0_[14] ;
  wire \slv_reg11_reg_n_0_[15] ;
  wire \slv_reg11_reg_n_0_[1] ;
  wire \slv_reg11_reg_n_0_[26] ;
  wire \slv_reg11_reg_n_0_[27] ;
  wire \slv_reg11_reg_n_0_[28] ;
  wire \slv_reg11_reg_n_0_[29] ;
  wire \slv_reg11_reg_n_0_[2] ;
  wire \slv_reg11_reg_n_0_[30] ;
  wire \slv_reg11_reg_n_0_[31] ;
  wire \slv_reg11_reg_n_0_[3] ;
  wire \slv_reg11_reg_n_0_[4] ;
  wire \slv_reg11_reg_n_0_[5] ;
  wire \slv_reg11_reg_n_0_[6] ;
  wire \slv_reg11_reg_n_0_[7] ;
  wire \slv_reg11_reg_n_0_[8] ;
  wire \slv_reg11_reg_n_0_[9] ;
  wire \slv_reg12[15]_i_1_n_0 ;
  wire \slv_reg12[23]_i_1_n_0 ;
  wire \slv_reg12[31]_i_1_n_0 ;
  wire \slv_reg12[7]_i_1_n_0 ;
  wire \slv_reg12_reg_n_0_[0] ;
  wire \slv_reg12_reg_n_0_[10] ;
  wire \slv_reg12_reg_n_0_[11] ;
  wire \slv_reg12_reg_n_0_[12] ;
  wire \slv_reg12_reg_n_0_[13] ;
  wire \slv_reg12_reg_n_0_[14] ;
  wire \slv_reg12_reg_n_0_[15] ;
  wire \slv_reg12_reg_n_0_[1] ;
  wire \slv_reg12_reg_n_0_[26] ;
  wire \slv_reg12_reg_n_0_[27] ;
  wire \slv_reg12_reg_n_0_[28] ;
  wire \slv_reg12_reg_n_0_[29] ;
  wire \slv_reg12_reg_n_0_[2] ;
  wire \slv_reg12_reg_n_0_[30] ;
  wire \slv_reg12_reg_n_0_[31] ;
  wire \slv_reg12_reg_n_0_[3] ;
  wire \slv_reg12_reg_n_0_[4] ;
  wire \slv_reg12_reg_n_0_[5] ;
  wire \slv_reg12_reg_n_0_[6] ;
  wire \slv_reg12_reg_n_0_[7] ;
  wire \slv_reg12_reg_n_0_[8] ;
  wire \slv_reg12_reg_n_0_[9] ;
  wire \slv_reg13[15]_i_1_n_0 ;
  wire \slv_reg13[23]_i_1_n_0 ;
  wire \slv_reg13[31]_i_1_n_0 ;
  wire \slv_reg13[7]_i_1_n_0 ;
  wire \slv_reg13_reg_n_0_[0] ;
  wire \slv_reg13_reg_n_0_[10] ;
  wire \slv_reg13_reg_n_0_[11] ;
  wire \slv_reg13_reg_n_0_[12] ;
  wire \slv_reg13_reg_n_0_[13] ;
  wire \slv_reg13_reg_n_0_[14] ;
  wire \slv_reg13_reg_n_0_[15] ;
  wire \slv_reg13_reg_n_0_[1] ;
  wire \slv_reg13_reg_n_0_[26] ;
  wire \slv_reg13_reg_n_0_[27] ;
  wire \slv_reg13_reg_n_0_[28] ;
  wire \slv_reg13_reg_n_0_[29] ;
  wire \slv_reg13_reg_n_0_[2] ;
  wire \slv_reg13_reg_n_0_[30] ;
  wire \slv_reg13_reg_n_0_[31] ;
  wire \slv_reg13_reg_n_0_[3] ;
  wire \slv_reg13_reg_n_0_[4] ;
  wire \slv_reg13_reg_n_0_[5] ;
  wire \slv_reg13_reg_n_0_[6] ;
  wire \slv_reg13_reg_n_0_[7] ;
  wire \slv_reg13_reg_n_0_[8] ;
  wire \slv_reg13_reg_n_0_[9] ;
  wire [31:0]slv_reg14_r1;
  wire [31:0]slv_reg15_r1;
  wire [31:0]slv_reg16_r1;
  wire [31:0]slv_reg17_r1;
  wire [31:0]slv_reg18_r1;
  wire [31:0]slv_reg19_r1;
  wire [31:0]slv_reg20_r1;
  wire [31:0]slv_reg21_r1;
  wire [31:0]slv_reg22_r1;
  wire \slv_reg23[15]_i_1_n_0 ;
  wire \slv_reg23[23]_i_1_n_0 ;
  wire \slv_reg23[31]_i_1_n_0 ;
  wire \slv_reg23[31]_i_2_n_0 ;
  wire \slv_reg23[31]_i_3_n_0 ;
  wire \slv_reg23[7]_i_1_n_0 ;
  wire \slv_reg23_reg_n_0_[0] ;
  wire \slv_reg23_reg_n_0_[10] ;
  wire \slv_reg23_reg_n_0_[11] ;
  wire \slv_reg23_reg_n_0_[12] ;
  wire \slv_reg23_reg_n_0_[13] ;
  wire \slv_reg23_reg_n_0_[14] ;
  wire \slv_reg23_reg_n_0_[15] ;
  wire \slv_reg23_reg_n_0_[16] ;
  wire \slv_reg23_reg_n_0_[17] ;
  wire \slv_reg23_reg_n_0_[18] ;
  wire \slv_reg23_reg_n_0_[19] ;
  wire \slv_reg23_reg_n_0_[1] ;
  wire \slv_reg23_reg_n_0_[20] ;
  wire \slv_reg23_reg_n_0_[21] ;
  wire \slv_reg23_reg_n_0_[22] ;
  wire \slv_reg23_reg_n_0_[23] ;
  wire \slv_reg23_reg_n_0_[24] ;
  wire \slv_reg23_reg_n_0_[25] ;
  wire \slv_reg23_reg_n_0_[26] ;
  wire \slv_reg23_reg_n_0_[27] ;
  wire \slv_reg23_reg_n_0_[28] ;
  wire \slv_reg23_reg_n_0_[29] ;
  wire \slv_reg23_reg_n_0_[2] ;
  wire \slv_reg23_reg_n_0_[30] ;
  wire \slv_reg23_reg_n_0_[31] ;
  wire \slv_reg23_reg_n_0_[3] ;
  wire \slv_reg23_reg_n_0_[4] ;
  wire \slv_reg23_reg_n_0_[5] ;
  wire \slv_reg23_reg_n_0_[6] ;
  wire \slv_reg23_reg_n_0_[7] ;
  wire \slv_reg23_reg_n_0_[8] ;
  wire \slv_reg23_reg_n_0_[9] ;
  wire \slv_reg24[15]_i_1_n_0 ;
  wire \slv_reg24[15]_i_2_n_0 ;
  wire \slv_reg24[23]_i_1_n_0 ;
  wire \slv_reg24[23]_i_2_n_0 ;
  wire \slv_reg24[31]_i_1_n_0 ;
  wire \slv_reg24[31]_i_2_n_0 ;
  wire \slv_reg24[7]_i_1_n_0 ;
  wire \slv_reg24[7]_i_2_n_0 ;
  wire \slv_reg24_reg_n_0_[0] ;
  wire \slv_reg24_reg_n_0_[10] ;
  wire \slv_reg24_reg_n_0_[11] ;
  wire \slv_reg24_reg_n_0_[12] ;
  wire \slv_reg24_reg_n_0_[13] ;
  wire \slv_reg24_reg_n_0_[14] ;
  wire \slv_reg24_reg_n_0_[15] ;
  wire \slv_reg24_reg_n_0_[1] ;
  wire \slv_reg24_reg_n_0_[2] ;
  wire \slv_reg24_reg_n_0_[3] ;
  wire \slv_reg24_reg_n_0_[4] ;
  wire \slv_reg24_reg_n_0_[5] ;
  wire \slv_reg24_reg_n_0_[6] ;
  wire \slv_reg24_reg_n_0_[7] ;
  wire \slv_reg24_reg_n_0_[8] ;
  wire \slv_reg24_reg_n_0_[9] ;
  wire \slv_reg25[15]_i_1_n_0 ;
  wire \slv_reg25[23]_i_1_n_0 ;
  wire \slv_reg25[31]_i_1_n_0 ;
  wire \slv_reg25[7]_i_1_n_0 ;
  wire \slv_reg25_reg_n_0_[0] ;
  wire \slv_reg25_reg_n_0_[10] ;
  wire \slv_reg25_reg_n_0_[11] ;
  wire \slv_reg25_reg_n_0_[12] ;
  wire \slv_reg25_reg_n_0_[13] ;
  wire \slv_reg25_reg_n_0_[14] ;
  wire \slv_reg25_reg_n_0_[15] ;
  wire \slv_reg25_reg_n_0_[1] ;
  wire \slv_reg25_reg_n_0_[2] ;
  wire \slv_reg25_reg_n_0_[3] ;
  wire \slv_reg25_reg_n_0_[4] ;
  wire \slv_reg25_reg_n_0_[5] ;
  wire \slv_reg25_reg_n_0_[6] ;
  wire \slv_reg25_reg_n_0_[7] ;
  wire \slv_reg25_reg_n_0_[8] ;
  wire \slv_reg25_reg_n_0_[9] ;
  wire \slv_reg26[15]_i_1_n_0 ;
  wire \slv_reg26[23]_i_1_n_0 ;
  wire \slv_reg26[31]_i_1_n_0 ;
  wire \slv_reg26[7]_i_1_n_0 ;
  wire \slv_reg26_reg_n_0_[0] ;
  wire \slv_reg26_reg_n_0_[10] ;
  wire \slv_reg26_reg_n_0_[11] ;
  wire \slv_reg26_reg_n_0_[12] ;
  wire \slv_reg26_reg_n_0_[13] ;
  wire \slv_reg26_reg_n_0_[14] ;
  wire \slv_reg26_reg_n_0_[15] ;
  wire \slv_reg26_reg_n_0_[1] ;
  wire \slv_reg26_reg_n_0_[2] ;
  wire \slv_reg26_reg_n_0_[3] ;
  wire \slv_reg26_reg_n_0_[4] ;
  wire \slv_reg26_reg_n_0_[5] ;
  wire \slv_reg26_reg_n_0_[6] ;
  wire \slv_reg26_reg_n_0_[7] ;
  wire \slv_reg26_reg_n_0_[8] ;
  wire \slv_reg26_reg_n_0_[9] ;
  wire \slv_reg27[15]_i_1_n_0 ;
  wire \slv_reg27[23]_i_1_n_0 ;
  wire \slv_reg27[31]_i_1_n_0 ;
  wire \slv_reg27[7]_i_1_n_0 ;
  wire \slv_reg27_reg_n_0_[0] ;
  wire \slv_reg27_reg_n_0_[10] ;
  wire \slv_reg27_reg_n_0_[11] ;
  wire \slv_reg27_reg_n_0_[12] ;
  wire \slv_reg27_reg_n_0_[13] ;
  wire \slv_reg27_reg_n_0_[14] ;
  wire \slv_reg27_reg_n_0_[15] ;
  wire \slv_reg27_reg_n_0_[1] ;
  wire \slv_reg27_reg_n_0_[2] ;
  wire \slv_reg27_reg_n_0_[3] ;
  wire \slv_reg27_reg_n_0_[4] ;
  wire \slv_reg27_reg_n_0_[5] ;
  wire \slv_reg27_reg_n_0_[6] ;
  wire \slv_reg27_reg_n_0_[7] ;
  wire \slv_reg27_reg_n_0_[8] ;
  wire \slv_reg27_reg_n_0_[9] ;
  wire \slv_reg28[15]_i_1_n_0 ;
  wire \slv_reg28[23]_i_1_n_0 ;
  wire \slv_reg28[31]_i_1_n_0 ;
  wire \slv_reg28[7]_i_1_n_0 ;
  wire \slv_reg28_reg_n_0_[0] ;
  wire \slv_reg28_reg_n_0_[10] ;
  wire \slv_reg28_reg_n_0_[11] ;
  wire \slv_reg28_reg_n_0_[12] ;
  wire \slv_reg28_reg_n_0_[13] ;
  wire \slv_reg28_reg_n_0_[14] ;
  wire \slv_reg28_reg_n_0_[15] ;
  wire \slv_reg28_reg_n_0_[16] ;
  wire \slv_reg28_reg_n_0_[17] ;
  wire \slv_reg28_reg_n_0_[18] ;
  wire \slv_reg28_reg_n_0_[19] ;
  wire \slv_reg28_reg_n_0_[20] ;
  wire \slv_reg28_reg_n_0_[21] ;
  wire \slv_reg28_reg_n_0_[22] ;
  wire \slv_reg28_reg_n_0_[23] ;
  wire \slv_reg28_reg_n_0_[24] ;
  wire \slv_reg28_reg_n_0_[25] ;
  wire \slv_reg28_reg_n_0_[26] ;
  wire \slv_reg28_reg_n_0_[27] ;
  wire \slv_reg28_reg_n_0_[28] ;
  wire \slv_reg28_reg_n_0_[29] ;
  wire \slv_reg28_reg_n_0_[2] ;
  wire \slv_reg28_reg_n_0_[30] ;
  wire \slv_reg28_reg_n_0_[31] ;
  wire \slv_reg28_reg_n_0_[3] ;
  wire \slv_reg28_reg_n_0_[4] ;
  wire \slv_reg28_reg_n_0_[5] ;
  wire \slv_reg28_reg_n_0_[6] ;
  wire \slv_reg28_reg_n_0_[7] ;
  wire \slv_reg28_reg_n_0_[8] ;
  wire \slv_reg28_reg_n_0_[9] ;
  wire \slv_reg30[15]_i_1_n_0 ;
  wire \slv_reg30[23]_i_1_n_0 ;
  wire \slv_reg30[31]_i_1_n_0 ;
  wire \slv_reg30[7]_i_1_n_0 ;
  wire \slv_reg30_reg_n_0_[0] ;
  wire \slv_reg30_reg_n_0_[10] ;
  wire \slv_reg30_reg_n_0_[11] ;
  wire \slv_reg30_reg_n_0_[12] ;
  wire \slv_reg30_reg_n_0_[13] ;
  wire \slv_reg30_reg_n_0_[14] ;
  wire \slv_reg30_reg_n_0_[15] ;
  wire \slv_reg30_reg_n_0_[16] ;
  wire \slv_reg30_reg_n_0_[17] ;
  wire \slv_reg30_reg_n_0_[18] ;
  wire \slv_reg30_reg_n_0_[19] ;
  wire \slv_reg30_reg_n_0_[1] ;
  wire \slv_reg30_reg_n_0_[20] ;
  wire \slv_reg30_reg_n_0_[21] ;
  wire \slv_reg30_reg_n_0_[22] ;
  wire \slv_reg30_reg_n_0_[23] ;
  wire \slv_reg30_reg_n_0_[24] ;
  wire \slv_reg30_reg_n_0_[25] ;
  wire \slv_reg30_reg_n_0_[26] ;
  wire \slv_reg30_reg_n_0_[27] ;
  wire \slv_reg30_reg_n_0_[28] ;
  wire \slv_reg30_reg_n_0_[29] ;
  wire \slv_reg30_reg_n_0_[2] ;
  wire \slv_reg30_reg_n_0_[30] ;
  wire \slv_reg30_reg_n_0_[31] ;
  wire \slv_reg30_reg_n_0_[3] ;
  wire \slv_reg30_reg_n_0_[7] ;
  wire \slv_reg30_reg_n_0_[8] ;
  wire \slv_reg30_reg_n_0_[9] ;
  wire \slv_reg31[15]_i_1_n_0 ;
  wire \slv_reg31[23]_i_1_n_0 ;
  wire \slv_reg31[31]_i_1_n_0 ;
  wire \slv_reg31[7]_i_1_n_0 ;
  wire \slv_reg31_reg_n_0_[0] ;
  wire \slv_reg31_reg_n_0_[10] ;
  wire \slv_reg31_reg_n_0_[11] ;
  wire \slv_reg31_reg_n_0_[12] ;
  wire \slv_reg31_reg_n_0_[13] ;
  wire \slv_reg31_reg_n_0_[14] ;
  wire \slv_reg31_reg_n_0_[15] ;
  wire \slv_reg31_reg_n_0_[16] ;
  wire \slv_reg31_reg_n_0_[17] ;
  wire \slv_reg31_reg_n_0_[18] ;
  wire \slv_reg31_reg_n_0_[19] ;
  wire \slv_reg31_reg_n_0_[1] ;
  wire \slv_reg31_reg_n_0_[20] ;
  wire \slv_reg31_reg_n_0_[21] ;
  wire \slv_reg31_reg_n_0_[22] ;
  wire \slv_reg31_reg_n_0_[23] ;
  wire \slv_reg31_reg_n_0_[24] ;
  wire \slv_reg31_reg_n_0_[25] ;
  wire \slv_reg31_reg_n_0_[26] ;
  wire \slv_reg31_reg_n_0_[27] ;
  wire \slv_reg31_reg_n_0_[28] ;
  wire \slv_reg31_reg_n_0_[29] ;
  wire \slv_reg31_reg_n_0_[2] ;
  wire \slv_reg31_reg_n_0_[30] ;
  wire \slv_reg31_reg_n_0_[31] ;
  wire \slv_reg31_reg_n_0_[3] ;
  wire \slv_reg31_reg_n_0_[4] ;
  wire \slv_reg31_reg_n_0_[5] ;
  wire \slv_reg31_reg_n_0_[6] ;
  wire \slv_reg31_reg_n_0_[7] ;
  wire \slv_reg31_reg_n_0_[8] ;
  wire \slv_reg31_reg_n_0_[9] ;
  wire \slv_reg3[0]_i_1_n_0 ;
  wire \slv_reg3[0]_i_2_n_0 ;
  wire \slv_reg3[0]_i_3_n_0 ;
  wire [0:0]slv_reg3_r1;
  wire \slv_reg3_reg_n_0_[0] ;
  wire \slv_reg4[3]_i_1_n_0 ;
  wire \slv_reg4_reg[0]_rep__0_n_0 ;
  wire \slv_reg4_reg[0]_rep__1_n_0 ;
  wire \slv_reg4_reg[0]_rep__2_n_0 ;
  wire \slv_reg4_reg[0]_rep__3_n_0 ;
  wire \slv_reg4_reg[0]_rep__4_n_0 ;
  wire \slv_reg4_reg[0]_rep__5_n_0 ;
  wire \slv_reg4_reg[0]_rep__6_n_0 ;
  wire \slv_reg4_reg[0]_rep_n_0 ;
  wire \slv_reg4_reg_n_0_[0] ;
  wire \slv_reg55[15]_i_1_n_0 ;
  wire \slv_reg55[23]_i_1_n_0 ;
  wire \slv_reg55[31]_i_1_n_0 ;
  wire \slv_reg55[7]_i_1_n_0 ;
  wire \slv_reg55_reg_n_0_[0] ;
  wire \slv_reg55_reg_n_0_[10] ;
  wire \slv_reg55_reg_n_0_[11] ;
  wire \slv_reg55_reg_n_0_[12] ;
  wire \slv_reg55_reg_n_0_[13] ;
  wire \slv_reg55_reg_n_0_[14] ;
  wire \slv_reg55_reg_n_0_[15] ;
  wire \slv_reg55_reg_n_0_[16] ;
  wire \slv_reg55_reg_n_0_[17] ;
  wire \slv_reg55_reg_n_0_[18] ;
  wire \slv_reg55_reg_n_0_[19] ;
  wire \slv_reg55_reg_n_0_[1] ;
  wire \slv_reg55_reg_n_0_[20] ;
  wire \slv_reg55_reg_n_0_[21] ;
  wire \slv_reg55_reg_n_0_[22] ;
  wire \slv_reg55_reg_n_0_[23] ;
  wire \slv_reg55_reg_n_0_[24] ;
  wire \slv_reg55_reg_n_0_[25] ;
  wire \slv_reg55_reg_n_0_[26] ;
  wire \slv_reg55_reg_n_0_[27] ;
  wire \slv_reg55_reg_n_0_[28] ;
  wire \slv_reg55_reg_n_0_[29] ;
  wire \slv_reg55_reg_n_0_[2] ;
  wire \slv_reg55_reg_n_0_[30] ;
  wire \slv_reg55_reg_n_0_[31] ;
  wire \slv_reg55_reg_n_0_[3] ;
  wire \slv_reg55_reg_n_0_[4] ;
  wire \slv_reg55_reg_n_0_[5] ;
  wire \slv_reg55_reg_n_0_[6] ;
  wire \slv_reg55_reg_n_0_[7] ;
  wire \slv_reg55_reg_n_0_[8] ;
  wire \slv_reg55_reg_n_0_[9] ;
  wire \slv_reg56[15]_i_1_n_0 ;
  wire \slv_reg56[15]_i_2_n_0 ;
  wire \slv_reg56[23]_i_1_n_0 ;
  wire \slv_reg56[23]_i_2_n_0 ;
  wire \slv_reg56[31]_i_1_n_0 ;
  wire \slv_reg56[31]_i_2_n_0 ;
  wire \slv_reg56[7]_i_1_n_0 ;
  wire \slv_reg56[7]_i_2_n_0 ;
  wire \slv_reg56_reg_n_0_[0] ;
  wire \slv_reg56_reg_n_0_[10] ;
  wire \slv_reg56_reg_n_0_[11] ;
  wire \slv_reg56_reg_n_0_[12] ;
  wire \slv_reg56_reg_n_0_[13] ;
  wire \slv_reg56_reg_n_0_[14] ;
  wire \slv_reg56_reg_n_0_[15] ;
  wire \slv_reg56_reg_n_0_[17] ;
  wire \slv_reg56_reg_n_0_[18] ;
  wire \slv_reg56_reg_n_0_[19] ;
  wire \slv_reg56_reg_n_0_[1] ;
  wire \slv_reg56_reg_n_0_[20] ;
  wire \slv_reg56_reg_n_0_[21] ;
  wire \slv_reg56_reg_n_0_[22] ;
  wire \slv_reg56_reg_n_0_[23] ;
  wire \slv_reg56_reg_n_0_[25] ;
  wire \slv_reg56_reg_n_0_[26] ;
  wire \slv_reg56_reg_n_0_[27] ;
  wire \slv_reg56_reg_n_0_[2] ;
  wire \slv_reg56_reg_n_0_[31] ;
  wire \slv_reg56_reg_n_0_[3] ;
  wire \slv_reg56_reg_n_0_[7] ;
  wire \slv_reg56_reg_n_0_[9] ;
  wire \slv_reg57[15]_i_1_n_0 ;
  wire \slv_reg57[23]_i_1_n_0 ;
  wire \slv_reg57[31]_i_1_n_0 ;
  wire \slv_reg57[7]_i_1_n_0 ;
  wire \slv_reg57_reg_n_0_[0] ;
  wire \slv_reg57_reg_n_0_[10] ;
  wire \slv_reg57_reg_n_0_[11] ;
  wire \slv_reg57_reg_n_0_[12] ;
  wire \slv_reg57_reg_n_0_[13] ;
  wire \slv_reg57_reg_n_0_[14] ;
  wire \slv_reg57_reg_n_0_[15] ;
  wire \slv_reg57_reg_n_0_[16] ;
  wire \slv_reg57_reg_n_0_[17] ;
  wire \slv_reg57_reg_n_0_[18] ;
  wire \slv_reg57_reg_n_0_[19] ;
  wire \slv_reg57_reg_n_0_[1] ;
  wire \slv_reg57_reg_n_0_[20] ;
  wire \slv_reg57_reg_n_0_[21] ;
  wire \slv_reg57_reg_n_0_[22] ;
  wire \slv_reg57_reg_n_0_[23] ;
  wire \slv_reg57_reg_n_0_[24] ;
  wire \slv_reg57_reg_n_0_[25] ;
  wire \slv_reg57_reg_n_0_[26] ;
  wire \slv_reg57_reg_n_0_[27] ;
  wire \slv_reg57_reg_n_0_[28] ;
  wire \slv_reg57_reg_n_0_[29] ;
  wire \slv_reg57_reg_n_0_[2] ;
  wire \slv_reg57_reg_n_0_[30] ;
  wire \slv_reg57_reg_n_0_[31] ;
  wire \slv_reg57_reg_n_0_[3] ;
  wire \slv_reg57_reg_n_0_[4] ;
  wire \slv_reg57_reg_n_0_[5] ;
  wire \slv_reg57_reg_n_0_[6] ;
  wire \slv_reg57_reg_n_0_[7] ;
  wire \slv_reg57_reg_n_0_[8] ;
  wire \slv_reg57_reg_n_0_[9] ;
  wire \slv_reg58[15]_i_1_n_0 ;
  wire \slv_reg58[23]_i_1_n_0 ;
  wire \slv_reg58[31]_i_1_n_0 ;
  wire \slv_reg58[7]_i_1_n_0 ;
  wire \slv_reg58_reg_n_0_[0] ;
  wire \slv_reg58_reg_n_0_[10] ;
  wire \slv_reg58_reg_n_0_[11] ;
  wire \slv_reg58_reg_n_0_[12] ;
  wire \slv_reg58_reg_n_0_[13] ;
  wire \slv_reg58_reg_n_0_[14] ;
  wire \slv_reg58_reg_n_0_[15] ;
  wire \slv_reg58_reg_n_0_[16] ;
  wire \slv_reg58_reg_n_0_[17] ;
  wire \slv_reg58_reg_n_0_[18] ;
  wire \slv_reg58_reg_n_0_[19] ;
  wire \slv_reg58_reg_n_0_[1] ;
  wire \slv_reg58_reg_n_0_[20] ;
  wire \slv_reg58_reg_n_0_[21] ;
  wire \slv_reg58_reg_n_0_[22] ;
  wire \slv_reg58_reg_n_0_[23] ;
  wire \slv_reg58_reg_n_0_[24] ;
  wire \slv_reg58_reg_n_0_[25] ;
  wire \slv_reg58_reg_n_0_[26] ;
  wire \slv_reg58_reg_n_0_[27] ;
  wire \slv_reg58_reg_n_0_[28] ;
  wire \slv_reg58_reg_n_0_[29] ;
  wire \slv_reg58_reg_n_0_[2] ;
  wire \slv_reg58_reg_n_0_[30] ;
  wire \slv_reg58_reg_n_0_[31] ;
  wire \slv_reg58_reg_n_0_[3] ;
  wire \slv_reg58_reg_n_0_[4] ;
  wire \slv_reg58_reg_n_0_[5] ;
  wire \slv_reg58_reg_n_0_[6] ;
  wire \slv_reg58_reg_n_0_[7] ;
  wire \slv_reg58_reg_n_0_[8] ;
  wire \slv_reg58_reg_n_0_[9] ;
  wire \slv_reg59[15]_i_1_n_0 ;
  wire \slv_reg59[23]_i_1_n_0 ;
  wire \slv_reg59[31]_i_1_n_0 ;
  wire \slv_reg59[7]_i_1_n_0 ;
  wire \slv_reg59_reg_n_0_[0] ;
  wire \slv_reg59_reg_n_0_[10] ;
  wire \slv_reg59_reg_n_0_[11] ;
  wire \slv_reg59_reg_n_0_[12] ;
  wire \slv_reg59_reg_n_0_[13] ;
  wire \slv_reg59_reg_n_0_[14] ;
  wire \slv_reg59_reg_n_0_[15] ;
  wire \slv_reg59_reg_n_0_[16] ;
  wire \slv_reg59_reg_n_0_[17] ;
  wire \slv_reg59_reg_n_0_[18] ;
  wire \slv_reg59_reg_n_0_[19] ;
  wire \slv_reg59_reg_n_0_[1] ;
  wire \slv_reg59_reg_n_0_[20] ;
  wire \slv_reg59_reg_n_0_[21] ;
  wire \slv_reg59_reg_n_0_[22] ;
  wire \slv_reg59_reg_n_0_[23] ;
  wire \slv_reg59_reg_n_0_[24] ;
  wire \slv_reg59_reg_n_0_[25] ;
  wire \slv_reg59_reg_n_0_[26] ;
  wire \slv_reg59_reg_n_0_[27] ;
  wire \slv_reg59_reg_n_0_[28] ;
  wire \slv_reg59_reg_n_0_[29] ;
  wire \slv_reg59_reg_n_0_[2] ;
  wire \slv_reg59_reg_n_0_[30] ;
  wire \slv_reg59_reg_n_0_[31] ;
  wire \slv_reg59_reg_n_0_[3] ;
  wire \slv_reg59_reg_n_0_[4] ;
  wire \slv_reg59_reg_n_0_[5] ;
  wire \slv_reg59_reg_n_0_[6] ;
  wire \slv_reg59_reg_n_0_[7] ;
  wire \slv_reg59_reg_n_0_[8] ;
  wire \slv_reg59_reg_n_0_[9] ;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire \slv_reg5_reg_n_0_[0] ;
  wire \slv_reg5_reg_n_0_[10] ;
  wire \slv_reg5_reg_n_0_[11] ;
  wire \slv_reg5_reg_n_0_[12] ;
  wire \slv_reg5_reg_n_0_[13] ;
  wire \slv_reg5_reg_n_0_[14] ;
  wire \slv_reg5_reg_n_0_[15] ;
  wire \slv_reg5_reg_n_0_[16] ;
  wire \slv_reg5_reg_n_0_[17] ;
  wire \slv_reg5_reg_n_0_[18] ;
  wire \slv_reg5_reg_n_0_[19] ;
  wire \slv_reg5_reg_n_0_[1] ;
  wire \slv_reg5_reg_n_0_[20] ;
  wire \slv_reg5_reg_n_0_[21] ;
  wire \slv_reg5_reg_n_0_[22] ;
  wire \slv_reg5_reg_n_0_[23] ;
  wire \slv_reg5_reg_n_0_[24] ;
  wire \slv_reg5_reg_n_0_[25] ;
  wire \slv_reg5_reg_n_0_[26] ;
  wire \slv_reg5_reg_n_0_[27] ;
  wire \slv_reg5_reg_n_0_[28] ;
  wire \slv_reg5_reg_n_0_[29] ;
  wire \slv_reg5_reg_n_0_[2] ;
  wire \slv_reg5_reg_n_0_[30] ;
  wire \slv_reg5_reg_n_0_[31] ;
  wire \slv_reg5_reg_n_0_[3] ;
  wire \slv_reg5_reg_n_0_[4] ;
  wire \slv_reg5_reg_n_0_[5] ;
  wire \slv_reg5_reg_n_0_[6] ;
  wire \slv_reg5_reg_n_0_[7] ;
  wire \slv_reg5_reg_n_0_[8] ;
  wire \slv_reg5_reg_n_0_[9] ;
  wire \slv_reg60[15]_i_1_n_0 ;
  wire \slv_reg60[23]_i_1_n_0 ;
  wire \slv_reg60[31]_i_1_n_0 ;
  wire \slv_reg60[7]_i_1_n_0 ;
  wire \slv_reg60_reg_n_0_[0] ;
  wire \slv_reg60_reg_n_0_[10] ;
  wire \slv_reg60_reg_n_0_[11] ;
  wire \slv_reg60_reg_n_0_[12] ;
  wire \slv_reg60_reg_n_0_[13] ;
  wire \slv_reg60_reg_n_0_[14] ;
  wire \slv_reg60_reg_n_0_[15] ;
  wire \slv_reg60_reg_n_0_[16] ;
  wire \slv_reg60_reg_n_0_[17] ;
  wire \slv_reg60_reg_n_0_[18] ;
  wire \slv_reg60_reg_n_0_[19] ;
  wire \slv_reg60_reg_n_0_[1] ;
  wire \slv_reg60_reg_n_0_[20] ;
  wire \slv_reg60_reg_n_0_[21] ;
  wire \slv_reg60_reg_n_0_[22] ;
  wire \slv_reg60_reg_n_0_[23] ;
  wire \slv_reg60_reg_n_0_[24] ;
  wire \slv_reg60_reg_n_0_[25] ;
  wire \slv_reg60_reg_n_0_[26] ;
  wire \slv_reg60_reg_n_0_[27] ;
  wire \slv_reg60_reg_n_0_[28] ;
  wire \slv_reg60_reg_n_0_[29] ;
  wire \slv_reg60_reg_n_0_[2] ;
  wire \slv_reg60_reg_n_0_[30] ;
  wire \slv_reg60_reg_n_0_[31] ;
  wire \slv_reg60_reg_n_0_[3] ;
  wire \slv_reg60_reg_n_0_[4] ;
  wire \slv_reg60_reg_n_0_[5] ;
  wire \slv_reg60_reg_n_0_[6] ;
  wire \slv_reg60_reg_n_0_[7] ;
  wire \slv_reg60_reg_n_0_[8] ;
  wire \slv_reg60_reg_n_0_[9] ;
  wire \slv_reg61[15]_i_1_n_0 ;
  wire \slv_reg61[23]_i_1_n_0 ;
  wire \slv_reg61[31]_i_1_n_0 ;
  wire \slv_reg61[7]_i_1_n_0 ;
  wire \slv_reg61_reg_n_0_[0] ;
  wire \slv_reg61_reg_n_0_[10] ;
  wire \slv_reg61_reg_n_0_[11] ;
  wire \slv_reg61_reg_n_0_[12] ;
  wire \slv_reg61_reg_n_0_[13] ;
  wire \slv_reg61_reg_n_0_[14] ;
  wire \slv_reg61_reg_n_0_[15] ;
  wire \slv_reg61_reg_n_0_[16] ;
  wire \slv_reg61_reg_n_0_[17] ;
  wire \slv_reg61_reg_n_0_[18] ;
  wire \slv_reg61_reg_n_0_[19] ;
  wire \slv_reg61_reg_n_0_[1] ;
  wire \slv_reg61_reg_n_0_[20] ;
  wire \slv_reg61_reg_n_0_[21] ;
  wire \slv_reg61_reg_n_0_[22] ;
  wire \slv_reg61_reg_n_0_[23] ;
  wire \slv_reg61_reg_n_0_[24] ;
  wire \slv_reg61_reg_n_0_[25] ;
  wire \slv_reg61_reg_n_0_[26] ;
  wire \slv_reg61_reg_n_0_[27] ;
  wire \slv_reg61_reg_n_0_[28] ;
  wire \slv_reg61_reg_n_0_[29] ;
  wire \slv_reg61_reg_n_0_[2] ;
  wire \slv_reg61_reg_n_0_[30] ;
  wire \slv_reg61_reg_n_0_[31] ;
  wire \slv_reg61_reg_n_0_[3] ;
  wire \slv_reg61_reg_n_0_[4] ;
  wire \slv_reg61_reg_n_0_[5] ;
  wire \slv_reg61_reg_n_0_[6] ;
  wire \slv_reg61_reg_n_0_[7] ;
  wire \slv_reg61_reg_n_0_[8] ;
  wire \slv_reg61_reg_n_0_[9] ;
  wire \slv_reg62[15]_i_1_n_0 ;
  wire \slv_reg62[23]_i_1_n_0 ;
  wire \slv_reg62[31]_i_1_n_0 ;
  wire \slv_reg62[7]_i_1_n_0 ;
  wire \slv_reg62_reg_n_0_[0] ;
  wire \slv_reg62_reg_n_0_[10] ;
  wire \slv_reg62_reg_n_0_[11] ;
  wire \slv_reg62_reg_n_0_[12] ;
  wire \slv_reg62_reg_n_0_[13] ;
  wire \slv_reg62_reg_n_0_[14] ;
  wire \slv_reg62_reg_n_0_[15] ;
  wire \slv_reg62_reg_n_0_[16] ;
  wire \slv_reg62_reg_n_0_[17] ;
  wire \slv_reg62_reg_n_0_[18] ;
  wire \slv_reg62_reg_n_0_[19] ;
  wire \slv_reg62_reg_n_0_[1] ;
  wire \slv_reg62_reg_n_0_[20] ;
  wire \slv_reg62_reg_n_0_[21] ;
  wire \slv_reg62_reg_n_0_[22] ;
  wire \slv_reg62_reg_n_0_[23] ;
  wire \slv_reg62_reg_n_0_[24] ;
  wire \slv_reg62_reg_n_0_[25] ;
  wire \slv_reg62_reg_n_0_[26] ;
  wire \slv_reg62_reg_n_0_[27] ;
  wire \slv_reg62_reg_n_0_[28] ;
  wire \slv_reg62_reg_n_0_[29] ;
  wire \slv_reg62_reg_n_0_[2] ;
  wire \slv_reg62_reg_n_0_[30] ;
  wire \slv_reg62_reg_n_0_[31] ;
  wire \slv_reg62_reg_n_0_[3] ;
  wire \slv_reg62_reg_n_0_[4] ;
  wire \slv_reg62_reg_n_0_[5] ;
  wire \slv_reg62_reg_n_0_[6] ;
  wire \slv_reg62_reg_n_0_[7] ;
  wire \slv_reg62_reg_n_0_[8] ;
  wire \slv_reg62_reg_n_0_[9] ;
  wire \slv_reg63[15]_i_1_n_0 ;
  wire \slv_reg63[23]_i_1_n_0 ;
  wire \slv_reg63[31]_i_1_n_0 ;
  wire \slv_reg63[7]_i_1_n_0 ;
  wire \slv_reg63_reg_n_0_[0] ;
  wire \slv_reg63_reg_n_0_[10] ;
  wire \slv_reg63_reg_n_0_[11] ;
  wire \slv_reg63_reg_n_0_[12] ;
  wire \slv_reg63_reg_n_0_[13] ;
  wire \slv_reg63_reg_n_0_[14] ;
  wire \slv_reg63_reg_n_0_[15] ;
  wire \slv_reg63_reg_n_0_[16] ;
  wire \slv_reg63_reg_n_0_[17] ;
  wire \slv_reg63_reg_n_0_[18] ;
  wire \slv_reg63_reg_n_0_[19] ;
  wire \slv_reg63_reg_n_0_[1] ;
  wire \slv_reg63_reg_n_0_[20] ;
  wire \slv_reg63_reg_n_0_[21] ;
  wire \slv_reg63_reg_n_0_[22] ;
  wire \slv_reg63_reg_n_0_[23] ;
  wire \slv_reg63_reg_n_0_[24] ;
  wire \slv_reg63_reg_n_0_[25] ;
  wire \slv_reg63_reg_n_0_[26] ;
  wire \slv_reg63_reg_n_0_[27] ;
  wire \slv_reg63_reg_n_0_[28] ;
  wire \slv_reg63_reg_n_0_[29] ;
  wire \slv_reg63_reg_n_0_[2] ;
  wire \slv_reg63_reg_n_0_[30] ;
  wire \slv_reg63_reg_n_0_[31] ;
  wire \slv_reg63_reg_n_0_[3] ;
  wire \slv_reg63_reg_n_0_[4] ;
  wire \slv_reg63_reg_n_0_[5] ;
  wire \slv_reg63_reg_n_0_[6] ;
  wire \slv_reg63_reg_n_0_[7] ;
  wire \slv_reg63_reg_n_0_[8] ;
  wire \slv_reg63_reg_n_0_[9] ;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire \slv_reg6_reg_n_0_[0] ;
  wire \slv_reg6_reg_n_0_[10] ;
  wire \slv_reg6_reg_n_0_[11] ;
  wire \slv_reg6_reg_n_0_[12] ;
  wire \slv_reg6_reg_n_0_[13] ;
  wire \slv_reg6_reg_n_0_[14] ;
  wire \slv_reg6_reg_n_0_[15] ;
  wire \slv_reg6_reg_n_0_[16] ;
  wire \slv_reg6_reg_n_0_[17] ;
  wire \slv_reg6_reg_n_0_[18] ;
  wire \slv_reg6_reg_n_0_[19] ;
  wire \slv_reg6_reg_n_0_[1] ;
  wire \slv_reg6_reg_n_0_[20] ;
  wire \slv_reg6_reg_n_0_[21] ;
  wire \slv_reg6_reg_n_0_[22] ;
  wire \slv_reg6_reg_n_0_[23] ;
  wire \slv_reg6_reg_n_0_[24] ;
  wire \slv_reg6_reg_n_0_[25] ;
  wire \slv_reg6_reg_n_0_[26] ;
  wire \slv_reg6_reg_n_0_[27] ;
  wire \slv_reg6_reg_n_0_[28] ;
  wire \slv_reg6_reg_n_0_[29] ;
  wire \slv_reg6_reg_n_0_[2] ;
  wire \slv_reg6_reg_n_0_[30] ;
  wire \slv_reg6_reg_n_0_[31] ;
  wire \slv_reg6_reg_n_0_[3] ;
  wire \slv_reg6_reg_n_0_[4] ;
  wire \slv_reg6_reg_n_0_[5] ;
  wire \slv_reg6_reg_n_0_[6] ;
  wire \slv_reg6_reg_n_0_[7] ;
  wire \slv_reg6_reg_n_0_[8] ;
  wire \slv_reg6_reg_n_0_[9] ;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire \slv_reg7_reg_n_0_[0] ;
  wire \slv_reg7_reg_n_0_[10] ;
  wire \slv_reg7_reg_n_0_[11] ;
  wire \slv_reg7_reg_n_0_[12] ;
  wire \slv_reg7_reg_n_0_[13] ;
  wire \slv_reg7_reg_n_0_[14] ;
  wire \slv_reg7_reg_n_0_[15] ;
  wire \slv_reg7_reg_n_0_[16] ;
  wire \slv_reg7_reg_n_0_[17] ;
  wire \slv_reg7_reg_n_0_[18] ;
  wire \slv_reg7_reg_n_0_[19] ;
  wire \slv_reg7_reg_n_0_[1] ;
  wire \slv_reg7_reg_n_0_[20] ;
  wire \slv_reg7_reg_n_0_[21] ;
  wire \slv_reg7_reg_n_0_[22] ;
  wire \slv_reg7_reg_n_0_[23] ;
  wire \slv_reg7_reg_n_0_[24] ;
  wire \slv_reg7_reg_n_0_[25] ;
  wire \slv_reg7_reg_n_0_[26] ;
  wire \slv_reg7_reg_n_0_[27] ;
  wire \slv_reg7_reg_n_0_[28] ;
  wire \slv_reg7_reg_n_0_[29] ;
  wire \slv_reg7_reg_n_0_[2] ;
  wire \slv_reg7_reg_n_0_[30] ;
  wire \slv_reg7_reg_n_0_[31] ;
  wire \slv_reg7_reg_n_0_[3] ;
  wire \slv_reg7_reg_n_0_[4] ;
  wire \slv_reg7_reg_n_0_[5] ;
  wire \slv_reg7_reg_n_0_[6] ;
  wire \slv_reg7_reg_n_0_[7] ;
  wire \slv_reg7_reg_n_0_[8] ;
  wire \slv_reg7_reg_n_0_[9] ;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[15]_i_2_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[23]_i_2_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[31]_i_2_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire \slv_reg8[7]_i_2_n_0 ;
  wire \slv_reg8_reg[0]_rep__0_n_0 ;
  wire \slv_reg8_reg[0]_rep__1_n_0 ;
  wire \slv_reg8_reg[0]_rep__2_n_0 ;
  wire \slv_reg8_reg[0]_rep__3_n_0 ;
  wire \slv_reg8_reg[0]_rep_n_0 ;
  wire \slv_reg8_reg_n_0_[0] ;
  wire \slv_reg8_reg_n_0_[10] ;
  wire \slv_reg8_reg_n_0_[11] ;
  wire \slv_reg8_reg_n_0_[12] ;
  wire \slv_reg8_reg_n_0_[13] ;
  wire \slv_reg8_reg_n_0_[14] ;
  wire \slv_reg8_reg_n_0_[15] ;
  wire \slv_reg8_reg_n_0_[16] ;
  wire \slv_reg8_reg_n_0_[17] ;
  wire \slv_reg8_reg_n_0_[18] ;
  wire \slv_reg8_reg_n_0_[19] ;
  wire \slv_reg8_reg_n_0_[20] ;
  wire \slv_reg8_reg_n_0_[21] ;
  wire \slv_reg8_reg_n_0_[22] ;
  wire \slv_reg8_reg_n_0_[23] ;
  wire \slv_reg8_reg_n_0_[24] ;
  wire \slv_reg8_reg_n_0_[25] ;
  wire \slv_reg8_reg_n_0_[26] ;
  wire \slv_reg8_reg_n_0_[27] ;
  wire \slv_reg8_reg_n_0_[28] ;
  wire \slv_reg8_reg_n_0_[29] ;
  wire \slv_reg8_reg_n_0_[2] ;
  wire \slv_reg8_reg_n_0_[30] ;
  wire \slv_reg8_reg_n_0_[31] ;
  wire \slv_reg8_reg_n_0_[3] ;
  wire \slv_reg8_reg_n_0_[4] ;
  wire \slv_reg8_reg_n_0_[5] ;
  wire \slv_reg8_reg_n_0_[6] ;
  wire \slv_reg8_reg_n_0_[7] ;
  wire \slv_reg8_reg_n_0_[8] ;
  wire \slv_reg8_reg_n_0_[9] ;
  wire \slv_reg9[15]_i_1_n_0 ;
  wire \slv_reg9[23]_i_1_n_0 ;
  wire \slv_reg9[31]_i_1_n_0 ;
  wire \slv_reg9[7]_i_1_n_0 ;
  wire \slv_reg9_reg_n_0_[0] ;
  wire \slv_reg9_reg_n_0_[10] ;
  wire \slv_reg9_reg_n_0_[11] ;
  wire \slv_reg9_reg_n_0_[12] ;
  wire \slv_reg9_reg_n_0_[13] ;
  wire \slv_reg9_reg_n_0_[14] ;
  wire \slv_reg9_reg_n_0_[15] ;
  wire \slv_reg9_reg_n_0_[16] ;
  wire \slv_reg9_reg_n_0_[17] ;
  wire \slv_reg9_reg_n_0_[18] ;
  wire \slv_reg9_reg_n_0_[19] ;
  wire \slv_reg9_reg_n_0_[1] ;
  wire \slv_reg9_reg_n_0_[20] ;
  wire \slv_reg9_reg_n_0_[21] ;
  wire \slv_reg9_reg_n_0_[22] ;
  wire \slv_reg9_reg_n_0_[23] ;
  wire \slv_reg9_reg_n_0_[24] ;
  wire \slv_reg9_reg_n_0_[25] ;
  wire \slv_reg9_reg_n_0_[26] ;
  wire \slv_reg9_reg_n_0_[27] ;
  wire \slv_reg9_reg_n_0_[28] ;
  wire \slv_reg9_reg_n_0_[29] ;
  wire \slv_reg9_reg_n_0_[2] ;
  wire \slv_reg9_reg_n_0_[30] ;
  wire \slv_reg9_reg_n_0_[31] ;
  wire \slv_reg9_reg_n_0_[3] ;
  wire \slv_reg9_reg_n_0_[4] ;
  wire \slv_reg9_reg_n_0_[5] ;
  wire \slv_reg9_reg_n_0_[6] ;
  wire \slv_reg9_reg_n_0_[7] ;
  wire \slv_reg9_reg_n_0_[8] ;
  wire \slv_reg9_reg_n_0_[9] ;
  wire [15:1]\syncgen_l/minusOp ;
  wire trigger1;
  wire \v_VSyncCount_s[17]_i_31_n_0 ;
  wire \v_VSyncCount_s[17]_i_32_n_0 ;
  wire \v_VSyncCount_s[17]_i_33_n_0 ;
  wire \v_VSyncCount_s[17]_i_34_n_0 ;
  wire \v_VSyncCount_s[17]_i_35_n_0 ;
  wire \v_VSyncCount_s[17]_i_36_n_0 ;
  wire \v_VSyncCount_s[17]_i_37_n_0 ;
  wire \v_VSyncCount_s[17]_i_38_n_0 ;
  wire \v_VSyncCount_s[17]_i_39_n_0 ;
  wire \v_VSyncCount_s[17]_i_40_n_0 ;
  wire \v_VSyncCount_s[17]_i_41_n_0 ;
  wire \v_VSyncCount_s[17]_i_42_n_0 ;
  wire \v_VSyncCount_s[17]_i_43_n_0 ;
  wire \v_VSyncCount_s[17]_i_44_n_0 ;
  wire \v_VSyncCount_s_reg[17]_i_27_n_3 ;
  wire \v_VSyncCount_s_reg[17]_i_27_n_6 ;
  wire \v_VSyncCount_s_reg[17]_i_27_n_7 ;
  wire \v_VSyncCount_s_reg[17]_i_28_n_0 ;
  wire \v_VSyncCount_s_reg[17]_i_28_n_1 ;
  wire \v_VSyncCount_s_reg[17]_i_28_n_2 ;
  wire \v_VSyncCount_s_reg[17]_i_28_n_3 ;
  wire \v_VSyncCount_s_reg[17]_i_28_n_4 ;
  wire \v_VSyncCount_s_reg[17]_i_28_n_5 ;
  wire \v_VSyncCount_s_reg[17]_i_28_n_6 ;
  wire \v_VSyncCount_s_reg[17]_i_28_n_7 ;
  wire \v_VSyncCount_s_reg[17]_i_29_n_0 ;
  wire \v_VSyncCount_s_reg[17]_i_29_n_1 ;
  wire \v_VSyncCount_s_reg[17]_i_29_n_2 ;
  wire \v_VSyncCount_s_reg[17]_i_29_n_3 ;
  wire \v_VSyncCount_s_reg[17]_i_29_n_4 ;
  wire \v_VSyncCount_s_reg[17]_i_29_n_5 ;
  wire \v_VSyncCount_s_reg[17]_i_29_n_6 ;
  wire \v_VSyncCount_s_reg[17]_i_29_n_7 ;
  wire \v_VSyncCount_s_reg[17]_i_30_n_0 ;
  wire \v_VSyncCount_s_reg[17]_i_30_n_1 ;
  wire \v_VSyncCount_s_reg[17]_i_30_n_2 ;
  wire \v_VSyncCount_s_reg[17]_i_30_n_3 ;
  wire \v_VSyncCount_s_reg[17]_i_30_n_4 ;
  wire \v_VSyncCount_s_reg[17]_i_30_n_5 ;
  wire \v_VSyncCount_s_reg[17]_i_30_n_6 ;
  wire \v_VSyncCount_s_reg[17]_i_30_n_7 ;
  wire video_active_video;
  wire [7:0]video_data;
  wire video_hblank;
  wire video_hsync;
  wire video_vblank;
  wire video_vsync;
  wire vita_clk;
  wire [3:2]\NLW_HSyncState_s_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_HSyncState_s_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:2]\NLW_HSyncState_s_reg[1]_i_47_CO_UNCONNECTED ;
  wire [3:3]\NLW_HSyncState_s_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:2]NLW_VBlankA1_s_reg_i_23_CO_UNCONNECTED;
  wire [3:3]NLW_VBlankA1_s_reg_i_23_O_UNCONNECTED;
  wire [3:2]\NLW_VSyncState_s_reg[1]_i_25_CO_UNCONNECTED ;
  wire [3:3]\NLW_VSyncState_s_reg[1]_i_25_O_UNCONNECTED ;
  wire [3:2]NLW_framestart2_reg_i_10_CO_UNCONNECTED;
  wire [3:3]NLW_framestart2_reg_i_10_O_UNCONNECTED;
  wire [3:1]\NLW_v_VSyncCount_s_reg[17]_i_27_CO_UNCONNECTED ;
  wire [3:2]\NLW_v_VSyncCount_s_reg[17]_i_27_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_28 
       (.I0(host_syncgen_hbporch[15]),
        .O(\HSyncState_s[0]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_29 
       (.I0(host_syncgen_hbporch[14]),
        .O(\HSyncState_s[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_30 
       (.I0(host_syncgen_hbporch[13]),
        .O(\HSyncState_s[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_31 
       (.I0(host_syncgen_hbporch[12]),
        .O(\HSyncState_s[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_32 
       (.I0(host_syncgen_hbporch[11]),
        .O(\HSyncState_s[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_33 
       (.I0(host_syncgen_hbporch[10]),
        .O(\HSyncState_s[0]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_34 
       (.I0(host_syncgen_hbporch[9]),
        .O(\HSyncState_s[0]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_35 
       (.I0(host_syncgen_hbporch[8]),
        .O(\HSyncState_s[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_36 
       (.I0(host_syncgen_hbporch[7]),
        .O(\HSyncState_s[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_37 
       (.I0(host_syncgen_hbporch[6]),
        .O(\HSyncState_s[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_38 
       (.I0(host_syncgen_hbporch[5]),
        .O(\HSyncState_s[0]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_39 
       (.I0(host_syncgen_hbporch[4]),
        .O(\HSyncState_s[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_40 
       (.I0(host_syncgen_hbporch[3]),
        .O(\HSyncState_s[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_41 
       (.I0(host_syncgen_hbporch[2]),
        .O(\HSyncState_s[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[0]_i_42 
       (.I0(host_syncgen_hbporch[1]),
        .O(\HSyncState_s[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_62 
       (.I0(\slv_reg24_reg_n_0_[15] ),
        .O(\HSyncState_s[1]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_63 
       (.I0(\slv_reg24_reg_n_0_[14] ),
        .O(\HSyncState_s[1]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_64 
       (.I0(\slv_reg24_reg_n_0_[13] ),
        .O(\HSyncState_s[1]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_65 
       (.I0(\slv_reg24_reg_n_0_[12] ),
        .O(\HSyncState_s[1]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_66 
       (.I0(\slv_reg24_reg_n_0_[11] ),
        .O(\HSyncState_s[1]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_67 
       (.I0(\slv_reg24_reg_n_0_[10] ),
        .O(\HSyncState_s[1]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_68 
       (.I0(\slv_reg24_reg_n_0_[9] ),
        .O(\HSyncState_s[1]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_69 
       (.I0(\slv_reg24_reg_n_0_[8] ),
        .O(\HSyncState_s[1]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_70 
       (.I0(\slv_reg24_reg_n_0_[7] ),
        .O(\HSyncState_s[1]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_71 
       (.I0(\slv_reg24_reg_n_0_[6] ),
        .O(\HSyncState_s[1]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_72 
       (.I0(\slv_reg24_reg_n_0_[5] ),
        .O(\HSyncState_s[1]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_77 
       (.I0(\slv_reg24_reg_n_0_[4] ),
        .O(\HSyncState_s[1]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_78 
       (.I0(\slv_reg24_reg_n_0_[3] ),
        .O(\HSyncState_s[1]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_79 
       (.I0(\slv_reg24_reg_n_0_[2] ),
        .O(\HSyncState_s[1]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HSyncState_s[1]_i_80 
       (.I0(\slv_reg24_reg_n_0_[1] ),
        .O(\HSyncState_s[1]_i_80_n_0 ));
  CARRY4 \HSyncState_s_reg[0]_i_24 
       (.CI(\HSyncState_s_reg[0]_i_25_n_0 ),
        .CO({\NLW_HSyncState_s_reg[0]_i_24_CO_UNCONNECTED [3:2],\HSyncState_s_reg[0]_i_24_n_2 ,\HSyncState_s_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,host_syncgen_hbporch[14:13]}),
        .O({\NLW_HSyncState_s_reg[0]_i_24_O_UNCONNECTED [3],\HSyncState_s_reg[0]_i_24_n_5 ,\HSyncState_s_reg[0]_i_24_n_6 ,\HSyncState_s_reg[0]_i_24_n_7 }),
        .S({1'b0,\HSyncState_s[0]_i_28_n_0 ,\HSyncState_s[0]_i_29_n_0 ,\HSyncState_s[0]_i_30_n_0 }));
  CARRY4 \HSyncState_s_reg[0]_i_25 
       (.CI(\HSyncState_s_reg[0]_i_26_n_0 ),
        .CO({\HSyncState_s_reg[0]_i_25_n_0 ,\HSyncState_s_reg[0]_i_25_n_1 ,\HSyncState_s_reg[0]_i_25_n_2 ,\HSyncState_s_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI(host_syncgen_hbporch[12:9]),
        .O({\HSyncState_s_reg[0]_i_25_n_4 ,\HSyncState_s_reg[0]_i_25_n_5 ,\HSyncState_s_reg[0]_i_25_n_6 ,\HSyncState_s_reg[0]_i_25_n_7 }),
        .S({\HSyncState_s[0]_i_31_n_0 ,\HSyncState_s[0]_i_32_n_0 ,\HSyncState_s[0]_i_33_n_0 ,\HSyncState_s[0]_i_34_n_0 }));
  CARRY4 \HSyncState_s_reg[0]_i_26 
       (.CI(\HSyncState_s_reg[0]_i_27_n_0 ),
        .CO({\HSyncState_s_reg[0]_i_26_n_0 ,\HSyncState_s_reg[0]_i_26_n_1 ,\HSyncState_s_reg[0]_i_26_n_2 ,\HSyncState_s_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(host_syncgen_hbporch[8:5]),
        .O({\HSyncState_s_reg[0]_i_26_n_4 ,\HSyncState_s_reg[0]_i_26_n_5 ,\HSyncState_s_reg[0]_i_26_n_6 ,\HSyncState_s_reg[0]_i_26_n_7 }),
        .S({\HSyncState_s[0]_i_35_n_0 ,\HSyncState_s[0]_i_36_n_0 ,\HSyncState_s[0]_i_37_n_0 ,\HSyncState_s[0]_i_38_n_0 }));
  CARRY4 \HSyncState_s_reg[0]_i_27 
       (.CI(1'b0),
        .CO({\HSyncState_s_reg[0]_i_27_n_0 ,\HSyncState_s_reg[0]_i_27_n_1 ,\HSyncState_s_reg[0]_i_27_n_2 ,\HSyncState_s_reg[0]_i_27_n_3 }),
        .CYINIT(host_syncgen_hbporch[0]),
        .DI(host_syncgen_hbporch[4:1]),
        .O({\HSyncState_s_reg[0]_i_27_n_4 ,\HSyncState_s_reg[0]_i_27_n_5 ,\HSyncState_s_reg[0]_i_27_n_6 ,\HSyncState_s_reg[0]_i_27_n_7 }),
        .S({\HSyncState_s[0]_i_39_n_0 ,\HSyncState_s[0]_i_40_n_0 ,\HSyncState_s[0]_i_41_n_0 ,\HSyncState_s[0]_i_42_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_47 
       (.CI(\HSyncState_s_reg[1]_i_48_n_0 ),
        .CO({\NLW_HSyncState_s_reg[1]_i_47_CO_UNCONNECTED [3:2],\HSyncState_s_reg[1]_i_47_n_2 ,\HSyncState_s_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\slv_reg24_reg_n_0_[14] ,\slv_reg24_reg_n_0_[13] }),
        .O({\NLW_HSyncState_s_reg[1]_i_47_O_UNCONNECTED [3],\syncgen_l/minusOp [15:13]}),
        .S({1'b0,\HSyncState_s[1]_i_62_n_0 ,\HSyncState_s[1]_i_63_n_0 ,\HSyncState_s[1]_i_64_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_48 
       (.CI(\HSyncState_s_reg[1]_i_49_n_0 ),
        .CO({\HSyncState_s_reg[1]_i_48_n_0 ,\HSyncState_s_reg[1]_i_48_n_1 ,\HSyncState_s_reg[1]_i_48_n_2 ,\HSyncState_s_reg[1]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\slv_reg24_reg_n_0_[12] ,\slv_reg24_reg_n_0_[11] ,\slv_reg24_reg_n_0_[10] ,\slv_reg24_reg_n_0_[9] }),
        .O(\syncgen_l/minusOp [12:9]),
        .S({\HSyncState_s[1]_i_65_n_0 ,\HSyncState_s[1]_i_66_n_0 ,\HSyncState_s[1]_i_67_n_0 ,\HSyncState_s[1]_i_68_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_49 
       (.CI(\HSyncState_s_reg[1]_i_61_n_0 ),
        .CO({\HSyncState_s_reg[1]_i_49_n_0 ,\HSyncState_s_reg[1]_i_49_n_1 ,\HSyncState_s_reg[1]_i_49_n_2 ,\HSyncState_s_reg[1]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\slv_reg24_reg_n_0_[8] ,\slv_reg24_reg_n_0_[7] ,\slv_reg24_reg_n_0_[6] ,\slv_reg24_reg_n_0_[5] }),
        .O(\syncgen_l/minusOp [8:5]),
        .S({\HSyncState_s[1]_i_69_n_0 ,\HSyncState_s[1]_i_70_n_0 ,\HSyncState_s[1]_i_71_n_0 ,\HSyncState_s[1]_i_72_n_0 }));
  CARRY4 \HSyncState_s_reg[1]_i_61 
       (.CI(1'b0),
        .CO({\HSyncState_s_reg[1]_i_61_n_0 ,\HSyncState_s_reg[1]_i_61_n_1 ,\HSyncState_s_reg[1]_i_61_n_2 ,\HSyncState_s_reg[1]_i_61_n_3 }),
        .CYINIT(\slv_reg24_reg_n_0_[0] ),
        .DI({\slv_reg24_reg_n_0_[4] ,\slv_reg24_reg_n_0_[3] ,\slv_reg24_reg_n_0_[2] ,\slv_reg24_reg_n_0_[1] }),
        .O(\syncgen_l/minusOp [4:1]),
        .S({\HSyncState_s[1]_i_77_n_0 ,\HSyncState_s[1]_i_78_n_0 ,\HSyncState_s[1]_i_79_n_0 ,\HSyncState_s[1]_i_80_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_27
       (.I0(\slv_reg26_reg_n_0_[15] ),
        .O(VBlankA1_s_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_28
       (.I0(\slv_reg26_reg_n_0_[14] ),
        .O(VBlankA1_s_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_29
       (.I0(\slv_reg26_reg_n_0_[13] ),
        .O(VBlankA1_s_i_29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_30
       (.I0(\slv_reg26_reg_n_0_[12] ),
        .O(VBlankA1_s_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_31
       (.I0(\slv_reg26_reg_n_0_[11] ),
        .O(VBlankA1_s_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_32
       (.I0(\slv_reg26_reg_n_0_[10] ),
        .O(VBlankA1_s_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_33
       (.I0(\slv_reg26_reg_n_0_[9] ),
        .O(VBlankA1_s_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_34
       (.I0(\slv_reg26_reg_n_0_[8] ),
        .O(VBlankA1_s_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_35
       (.I0(\slv_reg26_reg_n_0_[7] ),
        .O(VBlankA1_s_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_36
       (.I0(\slv_reg26_reg_n_0_[6] ),
        .O(VBlankA1_s_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_37
       (.I0(\slv_reg26_reg_n_0_[5] ),
        .O(VBlankA1_s_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_38
       (.I0(\slv_reg26_reg_n_0_[4] ),
        .O(VBlankA1_s_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_39
       (.I0(\slv_reg26_reg_n_0_[3] ),
        .O(VBlankA1_s_i_39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_40
       (.I0(\slv_reg26_reg_n_0_[2] ),
        .O(VBlankA1_s_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    VBlankA1_s_i_41
       (.I0(\slv_reg26_reg_n_0_[1] ),
        .O(VBlankA1_s_i_41_n_0));
  CARRY4 VBlankA1_s_reg_i_23
       (.CI(VBlankA1_s_reg_i_24_n_0),
        .CO({NLW_VBlankA1_s_reg_i_23_CO_UNCONNECTED[3:2],VBlankA1_s_reg_i_23_n_2,VBlankA1_s_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\slv_reg26_reg_n_0_[14] ,\slv_reg26_reg_n_0_[13] }),
        .O({NLW_VBlankA1_s_reg_i_23_O_UNCONNECTED[3],VBlankA1_s_reg_i_23_n_5,VBlankA1_s_reg_i_23_n_6,VBlankA1_s_reg_i_23_n_7}),
        .S({1'b0,VBlankA1_s_i_27_n_0,VBlankA1_s_i_28_n_0,VBlankA1_s_i_29_n_0}));
  CARRY4 VBlankA1_s_reg_i_24
       (.CI(VBlankA1_s_reg_i_25_n_0),
        .CO({VBlankA1_s_reg_i_24_n_0,VBlankA1_s_reg_i_24_n_1,VBlankA1_s_reg_i_24_n_2,VBlankA1_s_reg_i_24_n_3}),
        .CYINIT(1'b0),
        .DI({\slv_reg26_reg_n_0_[12] ,\slv_reg26_reg_n_0_[11] ,\slv_reg26_reg_n_0_[10] ,\slv_reg26_reg_n_0_[9] }),
        .O({VBlankA1_s_reg_i_24_n_4,VBlankA1_s_reg_i_24_n_5,VBlankA1_s_reg_i_24_n_6,VBlankA1_s_reg_i_24_n_7}),
        .S({VBlankA1_s_i_30_n_0,VBlankA1_s_i_31_n_0,VBlankA1_s_i_32_n_0,VBlankA1_s_i_33_n_0}));
  CARRY4 VBlankA1_s_reg_i_25
       (.CI(VBlankA1_s_reg_i_26_n_0),
        .CO({VBlankA1_s_reg_i_25_n_0,VBlankA1_s_reg_i_25_n_1,VBlankA1_s_reg_i_25_n_2,VBlankA1_s_reg_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({\slv_reg26_reg_n_0_[8] ,\slv_reg26_reg_n_0_[7] ,\slv_reg26_reg_n_0_[6] ,\slv_reg26_reg_n_0_[5] }),
        .O({VBlankA1_s_reg_i_25_n_4,VBlankA1_s_reg_i_25_n_5,VBlankA1_s_reg_i_25_n_6,VBlankA1_s_reg_i_25_n_7}),
        .S({VBlankA1_s_i_34_n_0,VBlankA1_s_i_35_n_0,VBlankA1_s_i_36_n_0,VBlankA1_s_i_37_n_0}));
  CARRY4 VBlankA1_s_reg_i_26
       (.CI(1'b0),
        .CO({VBlankA1_s_reg_i_26_n_0,VBlankA1_s_reg_i_26_n_1,VBlankA1_s_reg_i_26_n_2,VBlankA1_s_reg_i_26_n_3}),
        .CYINIT(\slv_reg26_reg_n_0_[0] ),
        .DI({\slv_reg26_reg_n_0_[4] ,\slv_reg26_reg_n_0_[3] ,\slv_reg26_reg_n_0_[2] ,\slv_reg26_reg_n_0_[1] }),
        .O({VBlankA1_s_reg_i_26_n_4,VBlankA1_s_reg_i_26_n_5,VBlankA1_s_reg_i_26_n_6,VBlankA1_s_reg_i_26_n_7}),
        .S({VBlankA1_s_i_38_n_0,VBlankA1_s_i_39_n_0,VBlankA1_s_i_40_n_0,VBlankA1_s_i_41_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_29 
       (.I0(host_syncgen_vfporch[15]),
        .O(\VSyncState_s[1]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_30 
       (.I0(host_syncgen_vfporch[14]),
        .O(\VSyncState_s[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_31 
       (.I0(host_syncgen_vfporch[13]),
        .O(\VSyncState_s[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_32 
       (.I0(host_syncgen_vfporch[12]),
        .O(\VSyncState_s[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_33 
       (.I0(host_syncgen_vfporch[11]),
        .O(\VSyncState_s[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_34 
       (.I0(host_syncgen_vfporch[10]),
        .O(\VSyncState_s[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_35 
       (.I0(host_syncgen_vfporch[9]),
        .O(\VSyncState_s[1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_36 
       (.I0(host_syncgen_vfporch[8]),
        .O(\VSyncState_s[1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_37 
       (.I0(host_syncgen_vfporch[7]),
        .O(\VSyncState_s[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_38 
       (.I0(host_syncgen_vfporch[6]),
        .O(\VSyncState_s[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_39 
       (.I0(host_syncgen_vfporch[5]),
        .O(\VSyncState_s[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_40 
       (.I0(host_syncgen_vfporch[4]),
        .O(\VSyncState_s[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_41 
       (.I0(host_syncgen_vfporch[3]),
        .O(\VSyncState_s[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_42 
       (.I0(host_syncgen_vfporch[2]),
        .O(\VSyncState_s[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VSyncState_s[1]_i_43 
       (.I0(host_syncgen_vfporch[1]),
        .O(\VSyncState_s[1]_i_43_n_0 ));
  CARRY4 \VSyncState_s_reg[1]_i_25 
       (.CI(\VSyncState_s_reg[1]_i_26_n_0 ),
        .CO({\NLW_VSyncState_s_reg[1]_i_25_CO_UNCONNECTED [3:2],\VSyncState_s_reg[1]_i_25_n_2 ,\VSyncState_s_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,host_syncgen_vfporch[14:13]}),
        .O({\NLW_VSyncState_s_reg[1]_i_25_O_UNCONNECTED [3],\VSyncState_s_reg[1]_i_25_n_5 ,\VSyncState_s_reg[1]_i_25_n_6 ,\VSyncState_s_reg[1]_i_25_n_7 }),
        .S({1'b0,\VSyncState_s[1]_i_29_n_0 ,\VSyncState_s[1]_i_30_n_0 ,\VSyncState_s[1]_i_31_n_0 }));
  CARRY4 \VSyncState_s_reg[1]_i_26 
       (.CI(\VSyncState_s_reg[1]_i_27_n_0 ),
        .CO({\VSyncState_s_reg[1]_i_26_n_0 ,\VSyncState_s_reg[1]_i_26_n_1 ,\VSyncState_s_reg[1]_i_26_n_2 ,\VSyncState_s_reg[1]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(host_syncgen_vfporch[12:9]),
        .O({\VSyncState_s_reg[1]_i_26_n_4 ,\VSyncState_s_reg[1]_i_26_n_5 ,\VSyncState_s_reg[1]_i_26_n_6 ,\VSyncState_s_reg[1]_i_26_n_7 }),
        .S({\VSyncState_s[1]_i_32_n_0 ,\VSyncState_s[1]_i_33_n_0 ,\VSyncState_s[1]_i_34_n_0 ,\VSyncState_s[1]_i_35_n_0 }));
  CARRY4 \VSyncState_s_reg[1]_i_27 
       (.CI(\VSyncState_s_reg[1]_i_28_n_0 ),
        .CO({\VSyncState_s_reg[1]_i_27_n_0 ,\VSyncState_s_reg[1]_i_27_n_1 ,\VSyncState_s_reg[1]_i_27_n_2 ,\VSyncState_s_reg[1]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI(host_syncgen_vfporch[8:5]),
        .O({\VSyncState_s_reg[1]_i_27_n_4 ,\VSyncState_s_reg[1]_i_27_n_5 ,\VSyncState_s_reg[1]_i_27_n_6 ,\VSyncState_s_reg[1]_i_27_n_7 }),
        .S({\VSyncState_s[1]_i_36_n_0 ,\VSyncState_s[1]_i_37_n_0 ,\VSyncState_s[1]_i_38_n_0 ,\VSyncState_s[1]_i_39_n_0 }));
  CARRY4 \VSyncState_s_reg[1]_i_28 
       (.CI(1'b0),
        .CO({\VSyncState_s_reg[1]_i_28_n_0 ,\VSyncState_s_reg[1]_i_28_n_1 ,\VSyncState_s_reg[1]_i_28_n_2 ,\VSyncState_s_reg[1]_i_28_n_3 }),
        .CYINIT(host_syncgen_vfporch[0]),
        .DI(host_syncgen_vfporch[4:1]),
        .O({\VSyncState_s_reg[1]_i_28_n_4 ,\VSyncState_s_reg[1]_i_28_n_5 ,\VSyncState_s_reg[1]_i_28_n_6 ,\VSyncState_s_reg[1]_i_28_n_7 }),
        .S({\VSyncState_s[1]_i_40_n_0 ,\VSyncState_s[1]_i_41_n_0 ,\VSyncState_s[1]_i_42_n_0 ,\VSyncState_s[1]_i_43_n_0 }));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDSE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[2]),
        .S(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDSE \axi_araddr_reg[2]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep_n_0 ),
        .S(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDSE \axi_araddr_reg[2]_rep__0 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__0_n_0 ),
        .S(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDSE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[3]),
        .S(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDSE \axi_araddr_reg[3]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep_n_0 ),
        .S(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDSE \axi_araddr_reg[3]_rep__0 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__0_n_0 ),
        .S(s00_axi_aresetn_0));
  FDSE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[2]),
        .Q(axi_araddr[4]),
        .S(s00_axi_aresetn_0));
  FDSE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[3]),
        .Q(axi_araddr[5]),
        .S(s00_axi_aresetn_0));
  FDSE \axi_araddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[4]),
        .Q(axi_araddr[6]),
        .S(s00_axi_aresetn_0));
  FDSE \axi_araddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[5]),
        .Q(axi_araddr[7]),
        .S(s00_axi_aresetn_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(s00_axi_arready),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(sel0[0]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(sel0[1]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(sel0[2]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(sel0[3]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(sel0[4]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(sel0[5]),
        .R(s00_axi_aresetn_0));
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_awready),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(s00_axi_awready),
        .R(s00_axi_aresetn_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_reg_0),
        .Q(s00_axi_bvalid),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_12 
       (.I0(slv_reg19_r1[0]),
        .I1(slv_reg18_r1[0]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[0]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[0]),
        .O(\axi_rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_13 
       (.I0(\slv_reg23_reg_n_0_[0] ),
        .I1(slv_reg22_r1[0]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[0]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[0]),
        .O(\axi_rdata[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_14 
       (.I0(\slv_reg27_reg_n_0_[0] ),
        .I1(\slv_reg26_reg_n_0_[0] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_15 
       (.I0(\slv_reg31_reg_n_0_[0] ),
        .I1(\slv_reg30_reg_n_0_[0] ),
        .I2(axi_araddr[3]),
        .I3(host_crc_status[0]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_16 
       (.I0(\slv_reg59_reg_n_0_[0] ),
        .I1(\slv_reg58_reg_n_0_[0] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_17 
       (.I0(\slv_reg63_reg_n_0_[0] ),
        .I1(\slv_reg62_reg_n_0_[0] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(\axi_rdata[0]_i_5_n_0 ),
        .I1(\axi_rdata[0]_i_6_n_0 ),
        .I2(axi_araddr[5]),
        .I3(\axi_rdata[0]_i_7_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[0]_i_8_n_0 ),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[0]_i_4 
       (.I0(\axi_rdata_reg[0]_i_11_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_5 
       (.I0(slv_reg15_r1[0]),
        .I1(slv_reg14_r1[0]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_6 
       (.I0(\slv_reg11_reg_n_0_[0] ),
        .I1(\slv_reg10_reg_n_0_[0] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_7 
       (.I0(\slv_reg7_reg_n_0_[0] ),
        .I1(\slv_reg6_reg_n_0_[0] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[0] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg[0]_rep_n_0 ),
        .O(\axi_rdata[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \axi_rdata[0]_i_8 
       (.I0(slv_reg3_r1),
        .I1(axi_araddr[3]),
        .I2(axi_araddr[2]),
        .O(\axi_rdata[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[10]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[10]_i_10 
       (.I0(\slv_reg31_reg_n_0_[10] ),
        .I1(\slv_reg30_reg_n_0_[10] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_11 
       (.I0(slv_reg19_r1[10]),
        .I1(slv_reg18_r1[10]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[10]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[10]),
        .O(\axi_rdata[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_12 
       (.I0(\slv_reg23_reg_n_0_[10] ),
        .I1(slv_reg22_r1[10]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[10]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[10]),
        .O(\axi_rdata[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_13 
       (.I0(\slv_reg11_reg_n_0_[10] ),
        .I1(\slv_reg10_reg_n_0_[10] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_14 
       (.I0(slv_reg15_r1[10]),
        .I1(slv_reg14_r1[10]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_15 
       (.I0(\slv_reg59_reg_n_0_[10] ),
        .I1(\slv_reg58_reg_n_0_[10] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_16 
       (.I0(\slv_reg63_reg_n_0_[10] ),
        .I1(\slv_reg62_reg_n_0_[10] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(\axi_rdata_reg[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[10]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[10]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[10]_i_7_n_0 ),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[10]_i_3 
       (.I0(\axi_rdata_reg[10]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FF0000)) 
    \axi_rdata[10]_i_7 
       (.I0(\slv_reg7_reg_n_0_[10] ),
        .I1(\slv_reg6_reg_n_0_[10] ),
        .I2(\slv_reg5_reg_n_0_[10] ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[3]),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_9 
       (.I0(\slv_reg27_reg_n_0_[10] ),
        .I1(\slv_reg26_reg_n_0_[10] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[10] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[11]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[11]_i_10 
       (.I0(\slv_reg31_reg_n_0_[11] ),
        .I1(\slv_reg30_reg_n_0_[11] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_11 
       (.I0(slv_reg19_r1[11]),
        .I1(slv_reg18_r1[11]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[11]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[11]),
        .O(\axi_rdata[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_12 
       (.I0(\slv_reg23_reg_n_0_[11] ),
        .I1(slv_reg22_r1[11]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[11]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[11]),
        .O(\axi_rdata[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_13 
       (.I0(\slv_reg11_reg_n_0_[11] ),
        .I1(\slv_reg10_reg_n_0_[11] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_14 
       (.I0(slv_reg15_r1[11]),
        .I1(slv_reg14_r1[11]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_15 
       (.I0(\slv_reg59_reg_n_0_[11] ),
        .I1(\slv_reg58_reg_n_0_[11] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_16 
       (.I0(\slv_reg63_reg_n_0_[11] ),
        .I1(\slv_reg62_reg_n_0_[11] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(\axi_rdata_reg[11]_i_4_n_0 ),
        .I1(\axi_rdata_reg[11]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[11]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[11]_i_7_n_0 ),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[11]_i_3 
       (.I0(\axi_rdata_reg[11]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[11]_i_7 
       (.I0(axi_araddr[2]),
        .I1(\slv_reg5_reg_n_0_[11] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg6_reg_n_0_[11] ),
        .I4(\slv_reg7_reg_n_0_[11] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_9 
       (.I0(\slv_reg27_reg_n_0_[11] ),
        .I1(\slv_reg26_reg_n_0_[11] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[11] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[12]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[12]_i_10 
       (.I0(\slv_reg31_reg_n_0_[12] ),
        .I1(\slv_reg30_reg_n_0_[12] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_11 
       (.I0(slv_reg19_r1[12]),
        .I1(slv_reg18_r1[12]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[12]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[12]),
        .O(\axi_rdata[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_12 
       (.I0(\slv_reg23_reg_n_0_[12] ),
        .I1(slv_reg22_r1[12]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[12]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[12]),
        .O(\axi_rdata[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_13 
       (.I0(\slv_reg11_reg_n_0_[12] ),
        .I1(\slv_reg10_reg_n_0_[12] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_14 
       (.I0(slv_reg15_r1[12]),
        .I1(slv_reg14_r1[12]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_15 
       (.I0(\slv_reg59_reg_n_0_[12] ),
        .I1(\slv_reg58_reg_n_0_[12] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_16 
       (.I0(\slv_reg63_reg_n_0_[12] ),
        .I1(\slv_reg62_reg_n_0_[12] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(\axi_rdata_reg[12]_i_4_n_0 ),
        .I1(\axi_rdata_reg[12]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[12]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[12]_i_7_n_0 ),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[12]_i_3 
       (.I0(\axi_rdata_reg[12]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FF0000)) 
    \axi_rdata[12]_i_7 
       (.I0(\slv_reg7_reg_n_0_[12] ),
        .I1(\slv_reg6_reg_n_0_[12] ),
        .I2(\slv_reg5_reg_n_0_[12] ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[3]),
        .O(\axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_9 
       (.I0(\slv_reg27_reg_n_0_[12] ),
        .I1(\slv_reg26_reg_n_0_[12] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[12] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[13]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[13]_i_10 
       (.I0(\slv_reg31_reg_n_0_[13] ),
        .I1(\slv_reg30_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_11 
       (.I0(slv_reg19_r1[13]),
        .I1(slv_reg18_r1[13]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[13]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[13]),
        .O(\axi_rdata[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_12 
       (.I0(\slv_reg23_reg_n_0_[13] ),
        .I1(slv_reg22_r1[13]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[13]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[13]),
        .O(\axi_rdata[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_13 
       (.I0(\slv_reg11_reg_n_0_[13] ),
        .I1(\slv_reg10_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_14 
       (.I0(slv_reg15_r1[13]),
        .I1(slv_reg14_r1[13]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_15 
       (.I0(\slv_reg59_reg_n_0_[13] ),
        .I1(\slv_reg58_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_16 
       (.I0(\slv_reg63_reg_n_0_[13] ),
        .I1(\slv_reg62_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_2 
       (.I0(\axi_rdata_reg[13]_i_4_n_0 ),
        .I1(\axi_rdata_reg[13]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[13]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[13]_i_7_n_0 ),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[13]_i_3 
       (.I0(\axi_rdata_reg[13]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[13]_i_7 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg5_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg6_reg_n_0_[13] ),
        .I4(\slv_reg7_reg_n_0_[13] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_9 
       (.I0(\slv_reg27_reg_n_0_[13] ),
        .I1(\slv_reg26_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[14]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[14]_i_10 
       (.I0(\slv_reg31_reg_n_0_[14] ),
        .I1(\slv_reg30_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_11 
       (.I0(slv_reg19_r1[14]),
        .I1(slv_reg18_r1[14]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[14]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[14]),
        .O(\axi_rdata[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_12 
       (.I0(\slv_reg23_reg_n_0_[14] ),
        .I1(slv_reg22_r1[14]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[14]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[14]),
        .O(\axi_rdata[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_13 
       (.I0(\slv_reg11_reg_n_0_[14] ),
        .I1(\slv_reg10_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_14 
       (.I0(slv_reg15_r1[14]),
        .I1(slv_reg14_r1[14]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_15 
       (.I0(\slv_reg59_reg_n_0_[14] ),
        .I1(\slv_reg58_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_16 
       (.I0(\slv_reg63_reg_n_0_[14] ),
        .I1(\slv_reg62_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_2 
       (.I0(\axi_rdata_reg[14]_i_4_n_0 ),
        .I1(\axi_rdata_reg[14]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[14]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[14]_i_7_n_0 ),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[14]_i_3 
       (.I0(\axi_rdata_reg[14]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FF0000)) 
    \axi_rdata[14]_i_7 
       (.I0(\slv_reg7_reg_n_0_[14] ),
        .I1(\slv_reg6_reg_n_0_[14] ),
        .I2(\slv_reg5_reg_n_0_[14] ),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_9 
       (.I0(\slv_reg27_reg_n_0_[14] ),
        .I1(\slv_reg26_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[15]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[15]_i_10 
       (.I0(\slv_reg31_reg_n_0_[15] ),
        .I1(\slv_reg30_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_11 
       (.I0(slv_reg19_r1[15]),
        .I1(slv_reg18_r1[15]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[15]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[15]),
        .O(\axi_rdata[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_12 
       (.I0(\slv_reg23_reg_n_0_[15] ),
        .I1(slv_reg22_r1[15]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[15]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[15]),
        .O(\axi_rdata[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_13 
       (.I0(\slv_reg11_reg_n_0_[15] ),
        .I1(\slv_reg10_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_14 
       (.I0(slv_reg15_r1[15]),
        .I1(slv_reg14_r1[15]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_15 
       (.I0(\slv_reg59_reg_n_0_[15] ),
        .I1(\slv_reg58_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_16 
       (.I0(\slv_reg63_reg_n_0_[15] ),
        .I1(\slv_reg62_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_2 
       (.I0(\axi_rdata_reg[15]_i_4_n_0 ),
        .I1(\axi_rdata_reg[15]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[15]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[15]_i_7_n_0 ),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[15]_i_3 
       (.I0(\axi_rdata_reg[15]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[15]_i_7 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg5_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg6_reg_n_0_[15] ),
        .I4(\slv_reg7_reg_n_0_[15] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_9 
       (.I0(\slv_reg27_reg_n_0_[15] ),
        .I1(\slv_reg26_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_10 
       (.I0(host_decoder_code_fe[0]),
        .I1(host_decoder_code_le[0]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_11 
       (.I0(slv_reg15_r1[16]),
        .I1(slv_reg14_r1[16]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[0]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[0]),
        .O(\axi_rdata[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_12 
       (.I0(slv_reg19_r1[16]),
        .I1(slv_reg18_r1[16]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[16]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[16]),
        .O(\axi_rdata[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_13 
       (.I0(\slv_reg23_reg_n_0_[16] ),
        .I1(slv_reg22_r1[16]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[16]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[16]),
        .O(\axi_rdata[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_14 
       (.I0(host_syncgen_vbporch[0]),
        .I1(host_syncgen_vfporch[0]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[0]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[0]),
        .O(\axi_rdata[16]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[16]_i_15 
       (.I0(\slv_reg31_reg_n_0_[16] ),
        .I1(\slv_reg30_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_16 
       (.I0(\slv_reg59_reg_n_0_[16] ),
        .I1(\slv_reg58_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_triggen_ext_polarity),
        .O(\axi_rdata[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_17 
       (.I0(\slv_reg63_reg_n_0_[16] ),
        .I1(\slv_reg62_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \axi_rdata[16]_i_2 
       (.I0(\axi_rdata_reg[16]_i_5_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_rdata[16]_i_6_n_0 ),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[16]_i_4 
       (.I0(\axi_rdata_reg[16]_i_9_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_6 
       (.I0(\slv_reg7_reg_n_0_[16] ),
        .I1(\slv_reg6_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_iserdes_clk_status[0]),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[17]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[17]_i_10 
       (.I0(\slv_reg31_reg_n_0_[17] ),
        .I1(\slv_reg30_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_11 
       (.I0(slv_reg19_r1[17]),
        .I1(slv_reg18_r1[17]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[17]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[17]),
        .O(\axi_rdata[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_12 
       (.I0(\slv_reg23_reg_n_0_[17] ),
        .I1(slv_reg22_r1[17]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[17]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[17]),
        .O(\axi_rdata[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_13 
       (.I0(host_decoder_code_fe[1]),
        .I1(host_decoder_code_le[1]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_14 
       (.I0(slv_reg15_r1[17]),
        .I1(slv_reg14_r1[17]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[1]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[1]),
        .O(\axi_rdata[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_15 
       (.I0(\slv_reg59_reg_n_0_[17] ),
        .I1(\slv_reg58_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_16 
       (.I0(\slv_reg63_reg_n_0_[17] ),
        .I1(\slv_reg62_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_2 
       (.I0(\axi_rdata_reg[17]_i_4_n_0 ),
        .I1(\axi_rdata_reg[17]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[17]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[17]_i_7_n_0 ),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[17]_i_3 
       (.I0(\axi_rdata_reg[17]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAACC0000F000FFFF)) 
    \axi_rdata[17]_i_7 
       (.I0(\slv_reg7_reg_n_0_[17] ),
        .I1(\slv_reg6_reg_n_0_[17] ),
        .I2(\slv_reg5_reg_n_0_[17] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_9 
       (.I0(host_syncgen_vbporch[1]),
        .I1(host_syncgen_vfporch[1]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[1]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[1]),
        .O(\axi_rdata[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[18]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[18]_i_10 
       (.I0(\slv_reg31_reg_n_0_[18] ),
        .I1(\slv_reg30_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_11 
       (.I0(slv_reg19_r1[18]),
        .I1(slv_reg18_r1[18]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[18]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[18]),
        .O(\axi_rdata[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_12 
       (.I0(\slv_reg23_reg_n_0_[18] ),
        .I1(slv_reg22_r1[18]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[18]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[18]),
        .O(\axi_rdata[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_13 
       (.I0(host_decoder_code_fe[2]),
        .I1(host_decoder_code_le[2]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_14 
       (.I0(slv_reg15_r1[18]),
        .I1(slv_reg14_r1[18]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[2]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[2]),
        .O(\axi_rdata[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_15 
       (.I0(\slv_reg59_reg_n_0_[18] ),
        .I1(\slv_reg58_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_16 
       (.I0(\slv_reg63_reg_n_0_[18] ),
        .I1(\slv_reg62_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(\axi_rdata_reg[18]_i_4_n_0 ),
        .I1(\axi_rdata_reg[18]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[18]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[18]_i_7_n_0 ),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[18]_i_3 
       (.I0(\axi_rdata_reg[18]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FF0000)) 
    \axi_rdata[18]_i_7 
       (.I0(\slv_reg7_reg_n_0_[18] ),
        .I1(\slv_reg6_reg_n_0_[18] ),
        .I2(\slv_reg5_reg_n_0_[18] ),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_9 
       (.I0(host_syncgen_vbporch[2]),
        .I1(host_syncgen_vfporch[2]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[2]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[2]),
        .O(\axi_rdata[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[19]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[19]_i_10 
       (.I0(\slv_reg31_reg_n_0_[19] ),
        .I1(\slv_reg30_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_11 
       (.I0(slv_reg19_r1[19]),
        .I1(slv_reg18_r1[19]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[19]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[19]),
        .O(\axi_rdata[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_12 
       (.I0(\slv_reg23_reg_n_0_[19] ),
        .I1(slv_reg22_r1[19]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[19]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[19]),
        .O(\axi_rdata[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_13 
       (.I0(host_decoder_code_fe[3]),
        .I1(host_decoder_code_le[3]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_14 
       (.I0(slv_reg15_r1[19]),
        .I1(slv_reg14_r1[19]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[3]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[3]),
        .O(\axi_rdata[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_15 
       (.I0(\slv_reg59_reg_n_0_[19] ),
        .I1(\slv_reg58_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_16 
       (.I0(\slv_reg63_reg_n_0_[19] ),
        .I1(\slv_reg62_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_2 
       (.I0(\axi_rdata_reg[19]_i_4_n_0 ),
        .I1(\axi_rdata_reg[19]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[19]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[19]_i_7_n_0 ),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[19]_i_3 
       (.I0(\axi_rdata_reg[19]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FF0000)) 
    \axi_rdata[19]_i_7 
       (.I0(\slv_reg7_reg_n_0_[19] ),
        .I1(\slv_reg6_reg_n_0_[19] ),
        .I2(\slv_reg5_reg_n_0_[19] ),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_9 
       (.I0(host_syncgen_vbporch[3]),
        .I1(host_syncgen_vfporch[3]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[3]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[3]),
        .O(\axi_rdata[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_10 
       (.I0(\slv_reg11_reg_n_0_[1] ),
        .I1(\slv_reg10_reg_n_0_[1] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[1] ),
        .I4(axi_araddr[2]),
        .I5(host_decoder_enable),
        .O(\axi_rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_11 
       (.I0(slv_reg15_r1[1]),
        .I1(slv_reg14_r1[1]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[1] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_12 
       (.I0(slv_reg19_r1[1]),
        .I1(slv_reg18_r1[1]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[1]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[1]),
        .O(\axi_rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_13 
       (.I0(\slv_reg23_reg_n_0_[1] ),
        .I1(slv_reg22_r1[1]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[1]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[1]),
        .O(\axi_rdata[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_14 
       (.I0(\slv_reg27_reg_n_0_[1] ),
        .I1(\slv_reg26_reg_n_0_[1] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[1] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_15 
       (.I0(\slv_reg31_reg_n_0_[1] ),
        .I1(\slv_reg30_reg_n_0_[1] ),
        .I2(axi_araddr[3]),
        .I3(host_crc_status[1]),
        .I4(axi_araddr[2]),
        .I5(host_crc_initvalue),
        .O(\axi_rdata[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_16 
       (.I0(\slv_reg59_reg_n_0_[1] ),
        .I1(\slv_reg58_reg_n_0_[1] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[1] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_17 
       (.I0(\slv_reg63_reg_n_0_[1] ),
        .I1(\slv_reg62_reg_n_0_[1] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[1] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_rdata_reg[1]_i_5_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_rdata[1]_i_6_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[3]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[1]_i_4 
       (.I0(\axi_rdata_reg[1]_i_9_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[1] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_6 
       (.I0(\slv_reg7_reg_n_0_[1] ),
        .I1(\slv_reg6_reg_n_0_[1] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[1] ),
        .I4(axi_araddr[2]),
        .I5(host_iserdes_auto_align),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[20]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[20]_i_10 
       (.I0(\slv_reg31_reg_n_0_[20] ),
        .I1(\slv_reg30_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_11 
       (.I0(slv_reg19_r1[20]),
        .I1(slv_reg18_r1[20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[20]),
        .O(\axi_rdata[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_12 
       (.I0(\slv_reg23_reg_n_0_[20] ),
        .I1(slv_reg22_r1[20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[20]),
        .O(\axi_rdata[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_13 
       (.I0(host_decoder_code_fe[4]),
        .I1(host_decoder_code_le[4]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_14 
       (.I0(slv_reg15_r1[20]),
        .I1(slv_reg14_r1[20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[4]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[4]),
        .O(\axi_rdata[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_15 
       (.I0(\slv_reg59_reg_n_0_[20] ),
        .I1(\slv_reg58_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_16 
       (.I0(\slv_reg63_reg_n_0_[20] ),
        .I1(\slv_reg62_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_2 
       (.I0(\axi_rdata_reg[20]_i_4_n_0 ),
        .I1(\axi_rdata_reg[20]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[20]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[20]_i_7_n_0 ),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[20]_i_3 
       (.I0(\axi_rdata_reg[20]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[20]_i_7 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg5_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg6_reg_n_0_[20] ),
        .I4(\slv_reg7_reg_n_0_[20] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_9 
       (.I0(host_syncgen_vbporch[4]),
        .I1(host_syncgen_vfporch[4]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[4]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[4]),
        .O(\axi_rdata[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[21]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[21]_i_10 
       (.I0(\slv_reg31_reg_n_0_[21] ),
        .I1(\slv_reg30_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_11 
       (.I0(slv_reg19_r1[21]),
        .I1(slv_reg18_r1[21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[21]),
        .O(\axi_rdata[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_12 
       (.I0(\slv_reg23_reg_n_0_[21] ),
        .I1(slv_reg22_r1[21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[21]),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_13 
       (.I0(host_decoder_code_fe[5]),
        .I1(host_decoder_code_le[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_14 
       (.I0(slv_reg15_r1[21]),
        .I1(slv_reg14_r1[21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[5]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[5]),
        .O(\axi_rdata[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_15 
       (.I0(\slv_reg59_reg_n_0_[21] ),
        .I1(\slv_reg58_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_16 
       (.I0(\slv_reg63_reg_n_0_[21] ),
        .I1(\slv_reg62_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(\axi_rdata_reg[21]_i_4_n_0 ),
        .I1(\axi_rdata_reg[21]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[21]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[21]_i_7_n_0 ),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[21]_i_3 
       (.I0(\axi_rdata_reg[21]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDAD5D0D00000000)) 
    \axi_rdata[21]_i_7 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg5_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg6_reg_n_0_[21] ),
        .I4(\slv_reg7_reg_n_0_[21] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_9 
       (.I0(host_syncgen_vbporch[5]),
        .I1(host_syncgen_vfporch[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[5]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[5]),
        .O(\axi_rdata[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[22]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[22]_i_10 
       (.I0(\slv_reg31_reg_n_0_[22] ),
        .I1(\slv_reg30_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_11 
       (.I0(slv_reg19_r1[22]),
        .I1(slv_reg18_r1[22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[22]),
        .O(\axi_rdata[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_12 
       (.I0(\slv_reg23_reg_n_0_[22] ),
        .I1(slv_reg22_r1[22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[22]),
        .O(\axi_rdata[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_13 
       (.I0(host_decoder_code_fe[6]),
        .I1(host_decoder_code_le[6]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_14 
       (.I0(slv_reg15_r1[22]),
        .I1(slv_reg14_r1[22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[6]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[6]),
        .O(\axi_rdata[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_15 
       (.I0(\slv_reg59_reg_n_0_[22] ),
        .I1(\slv_reg58_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_16 
       (.I0(\slv_reg63_reg_n_0_[22] ),
        .I1(\slv_reg62_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(\axi_rdata_reg[22]_i_4_n_0 ),
        .I1(\axi_rdata_reg[22]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[22]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[22]_i_7_n_0 ),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[22]_i_3 
       (.I0(\axi_rdata_reg[22]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FFFF00)) 
    \axi_rdata[22]_i_7 
       (.I0(\slv_reg7_reg_n_0_[22] ),
        .I1(\slv_reg6_reg_n_0_[22] ),
        .I2(\slv_reg5_reg_n_0_[22] ),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_9 
       (.I0(host_syncgen_vbporch[6]),
        .I1(host_syncgen_vfporch[6]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[6]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[6]),
        .O(\axi_rdata[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[23]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[23]_i_10 
       (.I0(\slv_reg31_reg_n_0_[23] ),
        .I1(\slv_reg30_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_11 
       (.I0(slv_reg19_r1[23]),
        .I1(slv_reg18_r1[23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[23]),
        .O(\axi_rdata[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_12 
       (.I0(\slv_reg23_reg_n_0_[23] ),
        .I1(slv_reg22_r1[23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[23]),
        .O(\axi_rdata[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_13 
       (.I0(host_decoder_code_fe[7]),
        .I1(host_decoder_code_le[7]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_14 
       (.I0(slv_reg15_r1[23]),
        .I1(slv_reg14_r1[23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[7]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[7]),
        .O(\axi_rdata[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_15 
       (.I0(\slv_reg59_reg_n_0_[23] ),
        .I1(\slv_reg58_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_16 
       (.I0(\slv_reg63_reg_n_0_[23] ),
        .I1(\slv_reg62_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(\axi_rdata_reg[23]_i_4_n_0 ),
        .I1(\axi_rdata_reg[23]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[23]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[23]_i_7_n_0 ),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[23]_i_3 
       (.I0(\axi_rdata_reg[23]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[23]_i_7 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg5_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg6_reg_n_0_[23] ),
        .I4(\slv_reg7_reg_n_0_[23] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_9 
       (.I0(host_syncgen_vbporch[7]),
        .I1(host_syncgen_vfporch[7]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[7]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[7]),
        .O(\axi_rdata[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_11 
       (.I0(slv_reg19_r1[24]),
        .I1(slv_reg18_r1[24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[24]),
        .O(\axi_rdata[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_12 
       (.I0(\slv_reg23_reg_n_0_[24] ),
        .I1(slv_reg22_r1[24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[24]),
        .O(\axi_rdata[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_13 
       (.I0(host_syncgen_vbporch[8]),
        .I1(host_syncgen_vfporch[8]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[8]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[8]),
        .O(\axi_rdata[24]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[24]_i_14 
       (.I0(\slv_reg31_reg_n_0_[24] ),
        .I1(\slv_reg30_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_15 
       (.I0(\slv_reg59_reg_n_0_[24] ),
        .I1(\slv_reg58_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_triggen_cnt_update),
        .O(\axi_rdata[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_16 
       (.I0(\slv_reg63_reg_n_0_[24] ),
        .I1(\slv_reg62_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    \axi_rdata[24]_i_2 
       (.I0(\axi_rdata[24]_i_5_n_0 ),
        .I1(\axi_rdata[24]_i_6_n_0 ),
        .I2(axi_araddr[5]),
        .I3(\axi_rdata[24]_i_7_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[24]_i_4 
       (.I0(\axi_rdata_reg[24]_i_10_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_5 
       (.I0(slv_reg15_r1[24]),
        .I1(slv_reg14_r1[24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[8]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[8]),
        .O(\axi_rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_6 
       (.I0(host_decoder_code_fe[8]),
        .I1(host_decoder_code_le[8]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_7 
       (.I0(\slv_reg7_reg_n_0_[24] ),
        .I1(\slv_reg6_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_iserdes_clk_status[8]),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[25]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[25]_i_10 
       (.I0(\slv_reg31_reg_n_0_[25] ),
        .I1(\slv_reg30_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg28_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_11 
       (.I0(slv_reg19_r1[25]),
        .I1(slv_reg18_r1[25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg17_r1[25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg16_r1[25]),
        .O(\axi_rdata[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_12 
       (.I0(\slv_reg23_reg_n_0_[25] ),
        .I1(slv_reg22_r1[25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(slv_reg21_r1[25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(slv_reg20_r1[25]),
        .O(\axi_rdata[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_13 
       (.I0(host_decoder_code_fe[9]),
        .I1(host_decoder_code_le[9]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_14 
       (.I0(slv_reg15_r1[25]),
        .I1(slv_reg14_r1[25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_decoder_code_crc[9]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_decoder_code_img[9]),
        .O(\axi_rdata[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_15 
       (.I0(\slv_reg59_reg_n_0_[25] ),
        .I1(\slv_reg58_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg57_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg56_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_16 
       (.I0(\slv_reg63_reg_n_0_[25] ),
        .I1(\slv_reg62_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg61_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg60_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(\axi_rdata_reg[25]_i_4_n_0 ),
        .I1(\axi_rdata_reg[25]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[25]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[25]_i_7_n_0 ),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[25]_i_3 
       (.I0(\axi_rdata_reg[25]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg55_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAACC0000F000FFFF)) 
    \axi_rdata[25]_i_7 
       (.I0(\slv_reg7_reg_n_0_[25] ),
        .I1(\slv_reg6_reg_n_0_[25] ),
        .I2(\slv_reg5_reg_n_0_[25] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_9 
       (.I0(host_syncgen_vbporch[9]),
        .I1(host_syncgen_vfporch[9]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(host_syncgen_hbporch[9]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(host_syncgen_hfporch[9]),
        .O(\axi_rdata[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[26]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[26]_i_10 
       (.I0(\slv_reg31_reg_n_0_[26] ),
        .I1(\slv_reg30_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg28_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_11 
       (.I0(slv_reg19_r1[26]),
        .I1(slv_reg18_r1[26]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg17_r1[26]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg16_r1[26]),
        .O(\axi_rdata[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_12 
       (.I0(\slv_reg23_reg_n_0_[26] ),
        .I1(slv_reg22_r1[26]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg21_r1[26]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg20_r1[26]),
        .O(\axi_rdata[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_13 
       (.I0(\slv_reg11_reg_n_0_[26] ),
        .I1(\slv_reg10_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_14 
       (.I0(slv_reg15_r1[26]),
        .I1(slv_reg14_r1[26]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_15 
       (.I0(\slv_reg59_reg_n_0_[26] ),
        .I1(\slv_reg58_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg57_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg56_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_16 
       (.I0(\slv_reg63_reg_n_0_[26] ),
        .I1(\slv_reg62_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg61_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg60_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(\axi_rdata_reg[26]_i_4_n_0 ),
        .I1(\axi_rdata_reg[26]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[26]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[26]_i_7_n_0 ),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[26]_i_3 
       (.I0(\axi_rdata_reg[26]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg55_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FF0000)) 
    \axi_rdata[26]_i_7 
       (.I0(\slv_reg7_reg_n_0_[26] ),
        .I1(\slv_reg6_reg_n_0_[26] ),
        .I2(\slv_reg5_reg_n_0_[26] ),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_9 
       (.I0(host_syncgen_vbporch[10]),
        .I1(host_syncgen_vfporch[10]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(host_syncgen_hbporch[10]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_syncgen_hfporch[10]),
        .O(\axi_rdata[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[27]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[27]_i_10 
       (.I0(\slv_reg31_reg_n_0_[27] ),
        .I1(\slv_reg30_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg28_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_11 
       (.I0(slv_reg19_r1[27]),
        .I1(slv_reg18_r1[27]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg17_r1[27]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg16_r1[27]),
        .O(\axi_rdata[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_12 
       (.I0(\slv_reg23_reg_n_0_[27] ),
        .I1(slv_reg22_r1[27]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg21_r1[27]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg20_r1[27]),
        .O(\axi_rdata[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_13 
       (.I0(\slv_reg11_reg_n_0_[27] ),
        .I1(\slv_reg10_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_14 
       (.I0(slv_reg15_r1[27]),
        .I1(slv_reg14_r1[27]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_15 
       (.I0(\slv_reg59_reg_n_0_[27] ),
        .I1(\slv_reg58_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg57_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg56_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_16 
       (.I0(\slv_reg63_reg_n_0_[27] ),
        .I1(\slv_reg62_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg61_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg60_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(\axi_rdata_reg[27]_i_4_n_0 ),
        .I1(\axi_rdata_reg[27]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[27]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[27]_i_7_n_0 ),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[27]_i_3 
       (.I0(\axi_rdata_reg[27]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg55_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FF0000)) 
    \axi_rdata[27]_i_7 
       (.I0(\slv_reg7_reg_n_0_[27] ),
        .I1(\slv_reg6_reg_n_0_[27] ),
        .I2(\slv_reg5_reg_n_0_[27] ),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_9 
       (.I0(host_syncgen_vbporch[11]),
        .I1(host_syncgen_vfporch[11]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(host_syncgen_hbporch[11]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_syncgen_hfporch[11]),
        .O(\axi_rdata[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[28]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[28]_i_10 
       (.I0(\slv_reg31_reg_n_0_[28] ),
        .I1(\slv_reg30_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg28_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_11 
       (.I0(slv_reg19_r1[28]),
        .I1(slv_reg18_r1[28]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg17_r1[28]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg16_r1[28]),
        .O(\axi_rdata[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_12 
       (.I0(\slv_reg23_reg_n_0_[28] ),
        .I1(slv_reg22_r1[28]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg21_r1[28]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg20_r1[28]),
        .O(\axi_rdata[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_13 
       (.I0(\slv_reg11_reg_n_0_[28] ),
        .I1(\slv_reg10_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_14 
       (.I0(slv_reg15_r1[28]),
        .I1(slv_reg14_r1[28]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_15 
       (.I0(\slv_reg59_reg_n_0_[28] ),
        .I1(\slv_reg58_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg57_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_triggen_gen_polarity[0]),
        .O(\axi_rdata[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_16 
       (.I0(\slv_reg63_reg_n_0_[28] ),
        .I1(\slv_reg62_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg61_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg60_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(\axi_rdata_reg[28]_i_4_n_0 ),
        .I1(\axi_rdata_reg[28]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[28]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[28]_i_3 
       (.I0(\axi_rdata_reg[28]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg55_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[28]_i_7 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\slv_reg5_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg6_reg_n_0_[28] ),
        .I4(\slv_reg7_reg_n_0_[28] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_9 
       (.I0(host_syncgen_vbporch[12]),
        .I1(host_syncgen_vfporch[12]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(host_syncgen_hbporch[12]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_syncgen_hfporch[12]),
        .O(\axi_rdata[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[29]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[29]_i_10 
       (.I0(\slv_reg31_reg_n_0_[29] ),
        .I1(\slv_reg30_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg28_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_11 
       (.I0(slv_reg19_r1[29]),
        .I1(slv_reg18_r1[29]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg17_r1[29]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg16_r1[29]),
        .O(\axi_rdata[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_12 
       (.I0(\slv_reg23_reg_n_0_[29] ),
        .I1(slv_reg22_r1[29]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg21_r1[29]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg20_r1[29]),
        .O(\axi_rdata[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_13 
       (.I0(\slv_reg11_reg_n_0_[29] ),
        .I1(\slv_reg10_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_14 
       (.I0(slv_reg15_r1[29]),
        .I1(slv_reg14_r1[29]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_15 
       (.I0(\slv_reg59_reg_n_0_[29] ),
        .I1(\slv_reg58_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg57_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_triggen_gen_polarity[1]),
        .O(\axi_rdata[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_16 
       (.I0(\slv_reg63_reg_n_0_[29] ),
        .I1(\slv_reg62_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg61_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg60_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(\axi_rdata_reg[29]_i_4_n_0 ),
        .I1(\axi_rdata_reg[29]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[29]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[29]_i_3 
       (.I0(\axi_rdata_reg[29]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg55_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDAD5D0D00000000)) 
    \axi_rdata[29]_i_7 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\slv_reg5_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg6_reg_n_0_[29] ),
        .I4(\slv_reg7_reg_n_0_[29] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_9 
       (.I0(host_syncgen_vbporch[13]),
        .I1(host_syncgen_vfporch[13]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(host_syncgen_hbporch[13]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_syncgen_hfporch[13]),
        .O(\axi_rdata[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_11 
       (.I0(slv_reg19_r1[2]),
        .I1(slv_reg18_r1[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[2]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[2]),
        .O(\axi_rdata[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_12 
       (.I0(\slv_reg23_reg_n_0_[2] ),
        .I1(slv_reg22_r1[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[2]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[2]),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_13 
       (.I0(\slv_reg27_reg_n_0_[2] ),
        .I1(\slv_reg26_reg_n_0_[2] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_14 
       (.I0(\slv_reg31_reg_n_0_[2] ),
        .I1(\slv_reg30_reg_n_0_[2] ),
        .I2(axi_araddr[3]),
        .I3(host_crc_status[2]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_15 
       (.I0(\slv_reg59_reg_n_0_[2] ),
        .I1(\slv_reg58_reg_n_0_[2] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_16 
       (.I0(\slv_reg63_reg_n_0_[2] ),
        .I1(\slv_reg62_reg_n_0_[2] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(\axi_rdata[2]_i_5_n_0 ),
        .I1(\axi_rdata[2]_i_6_n_0 ),
        .I2(axi_araddr[5]),
        .I3(\axi_rdata[2]_i_7_n_0 ),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[2]_i_4 
       (.I0(\axi_rdata_reg[2]_i_10_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_5 
       (.I0(slv_reg15_r1[2]),
        .I1(slv_reg14_r1[2]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_6 
       (.I0(\slv_reg11_reg_n_0_[2] ),
        .I1(\slv_reg10_reg_n_0_[2] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_7 
       (.I0(\slv_reg7_reg_n_0_[2] ),
        .I1(\slv_reg6_reg_n_0_[2] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[2] ),
        .I4(axi_araddr[2]),
        .I5(host_iserdes_align_start),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[30]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[30]_i_10 
       (.I0(\slv_reg31_reg_n_0_[30] ),
        .I1(\slv_reg30_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg28_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_11 
       (.I0(slv_reg19_r1[30]),
        .I1(slv_reg18_r1[30]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg17_r1[30]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg16_r1[30]),
        .O(\axi_rdata[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_12 
       (.I0(\slv_reg23_reg_n_0_[30] ),
        .I1(slv_reg22_r1[30]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg21_r1[30]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg20_r1[30]),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_13 
       (.I0(\slv_reg11_reg_n_0_[30] ),
        .I1(\slv_reg10_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_14 
       (.I0(slv_reg15_r1[30]),
        .I1(slv_reg14_r1[30]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_15 
       (.I0(\slv_reg59_reg_n_0_[30] ),
        .I1(\slv_reg58_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg57_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_triggen_gen_polarity[2]),
        .O(\axi_rdata[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_16 
       (.I0(\slv_reg63_reg_n_0_[30] ),
        .I1(\slv_reg62_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg61_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg60_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(\axi_rdata_reg[30]_i_4_n_0 ),
        .I1(\axi_rdata_reg[30]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[30]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[30]_i_7_n_0 ),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[30]_i_3 
       (.I0(\axi_rdata_reg[30]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg55_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FFFF00)) 
    \axi_rdata[30]_i_7 
       (.I0(\slv_reg7_reg_n_0_[30] ),
        .I1(\slv_reg6_reg_n_0_[30] ),
        .I2(\slv_reg5_reg_n_0_[30] ),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_9 
       (.I0(host_syncgen_vbporch[14]),
        .I1(host_syncgen_vfporch[14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(host_syncgen_hbporch[14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_syncgen_hfporch[14]),
        .O(\axi_rdata[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(s00_axi_arready),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(\axi_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_11 
       (.I0(host_syncgen_vbporch[15]),
        .I1(host_syncgen_vfporch[15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(host_syncgen_hbporch[15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(host_syncgen_hfporch[15]),
        .O(\axi_rdata[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[31]_i_12 
       (.I0(\slv_reg31_reg_n_0_[31] ),
        .I1(\slv_reg30_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg28_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_13 
       (.I0(slv_reg19_r1[31]),
        .I1(slv_reg18_r1[31]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg17_r1[31]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg16_r1[31]),
        .O(\axi_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_14 
       (.I0(\slv_reg23_reg_n_0_[31] ),
        .I1(slv_reg22_r1[31]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(slv_reg21_r1[31]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(slv_reg20_r1[31]),
        .O(\axi_rdata[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_15 
       (.I0(\slv_reg11_reg_n_0_[31] ),
        .I1(\slv_reg10_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_16 
       (.I0(slv_reg15_r1[31]),
        .I1(slv_reg14_r1[31]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_17 
       (.I0(\slv_reg59_reg_n_0_[31] ),
        .I1(\slv_reg58_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg57_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg56_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_18 
       (.I0(\slv_reg63_reg_n_0_[31] ),
        .I1(\slv_reg62_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg61_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg60_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_3 
       (.I0(\axi_rdata_reg[31]_i_6_n_0 ),
        .I1(\axi_rdata_reg[31]_i_7_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[31]_i_8_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[31]_i_9_n_0 ),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[31]_i_4 
       (.I0(\axi_rdata_reg[31]_i_10_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg55_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \axi_rdata[31]_i_5 
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_arready),
        .I3(s00_axi_aresetn),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[31]_i_9 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\slv_reg5_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg6_reg_n_0_[31] ),
        .I4(\slv_reg7_reg_n_0_[31] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_11 
       (.I0(slv_reg19_r1[3]),
        .I1(slv_reg18_r1[3]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[3]),
        .O(\axi_rdata[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_12 
       (.I0(\slv_reg23_reg_n_0_[3] ),
        .I1(slv_reg22_r1[3]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[3]),
        .O(\axi_rdata[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_13 
       (.I0(\slv_reg27_reg_n_0_[3] ),
        .I1(\slv_reg26_reg_n_0_[3] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_14 
       (.I0(\slv_reg31_reg_n_0_[3] ),
        .I1(\slv_reg30_reg_n_0_[3] ),
        .I2(axi_araddr[3]),
        .I3(host_crc_status[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_15 
       (.I0(\slv_reg59_reg_n_0_[3] ),
        .I1(\slv_reg58_reg_n_0_[3] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_16 
       (.I0(\slv_reg63_reg_n_0_[3] ),
        .I1(\slv_reg62_reg_n_0_[3] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(\axi_rdata[3]_i_5_n_0 ),
        .I1(\axi_rdata[3]_i_6_n_0 ),
        .I2(axi_araddr[5]),
        .I3(\axi_rdata[3]_i_7_n_0 ),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[3]_i_4 
       (.I0(\axi_rdata_reg[3]_i_10_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_5 
       (.I0(slv_reg15_r1[3]),
        .I1(slv_reg14_r1[3]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_6 
       (.I0(\slv_reg11_reg_n_0_[3] ),
        .I1(\slv_reg10_reg_n_0_[3] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_7 
       (.I0(\slv_reg7_reg_n_0_[3] ),
        .I1(\slv_reg6_reg_n_0_[3] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[3] ),
        .I4(axi_araddr[2]),
        .I5(host_iserdes_fifo_enable),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata[4]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[4]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[4]_i_10 
       (.I0(\slv_reg31_reg_n_0_[4] ),
        .I1(host_remapper_mode[0]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_11 
       (.I0(slv_reg19_r1[4]),
        .I1(slv_reg18_r1[4]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[4]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[4]),
        .O(\axi_rdata[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_12 
       (.I0(\slv_reg23_reg_n_0_[4] ),
        .I1(slv_reg22_r1[4]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[4]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[4]),
        .O(\axi_rdata[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_13 
       (.I0(\slv_reg11_reg_n_0_[4] ),
        .I1(\slv_reg10_reg_n_0_[4] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_14 
       (.I0(slv_reg15_r1[4]),
        .I1(slv_reg14_r1[4]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_15 
       (.I0(\slv_reg59_reg_n_0_[4] ),
        .I1(\slv_reg58_reg_n_0_[4] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .I5(host_triggen_sync2readout[0]),
        .O(\axi_rdata[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_16 
       (.I0(\slv_reg63_reg_n_0_[4] ),
        .I1(\slv_reg62_reg_n_0_[4] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(\axi_rdata_reg[4]_i_4_n_0 ),
        .I1(\axi_rdata_reg[4]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[4]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[4]_i_7_n_0 ),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[4]_i_3 
       (.I0(\axi_rdata_reg[4]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[4]_i_7 
       (.I0(axi_araddr[2]),
        .I1(\slv_reg5_reg_n_0_[4] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg6_reg_n_0_[4] ),
        .I4(\slv_reg7_reg_n_0_[4] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_9 
       (.I0(\slv_reg27_reg_n_0_[4] ),
        .I1(\slv_reg26_reg_n_0_[4] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[4] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata[5]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[5]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[5]_i_10 
       (.I0(\slv_reg31_reg_n_0_[5] ),
        .I1(host_remapper_mode[1]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_11 
       (.I0(slv_reg19_r1[5]),
        .I1(slv_reg18_r1[5]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[5]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[5]),
        .O(\axi_rdata[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_12 
       (.I0(\slv_reg23_reg_n_0_[5] ),
        .I1(slv_reg22_r1[5]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[5]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[5]),
        .O(\axi_rdata[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_13 
       (.I0(\slv_reg11_reg_n_0_[5] ),
        .I1(\slv_reg10_reg_n_0_[5] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_14 
       (.I0(slv_reg15_r1[5]),
        .I1(slv_reg14_r1[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_15 
       (.I0(\slv_reg59_reg_n_0_[5] ),
        .I1(\slv_reg58_reg_n_0_[5] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .I5(host_triggen_sync2readout[1]),
        .O(\axi_rdata[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_16 
       (.I0(\slv_reg63_reg_n_0_[5] ),
        .I1(\slv_reg62_reg_n_0_[5] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_2 
       (.I0(\axi_rdata_reg[5]_i_4_n_0 ),
        .I1(\axi_rdata_reg[5]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[5]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[5]_i_7_n_0 ),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[5]_i_3 
       (.I0(\axi_rdata_reg[5]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[5]_i_7 
       (.I0(axi_araddr[2]),
        .I1(\slv_reg5_reg_n_0_[5] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg6_reg_n_0_[5] ),
        .I4(\slv_reg7_reg_n_0_[5] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_9 
       (.I0(\slv_reg27_reg_n_0_[5] ),
        .I1(\slv_reg26_reg_n_0_[5] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[5] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[6]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[6]_i_10 
       (.I0(\slv_reg31_reg_n_0_[6] ),
        .I1(host_remapper_mode[2]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_11 
       (.I0(slv_reg19_r1[6]),
        .I1(slv_reg18_r1[6]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[6]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[6]),
        .O(\axi_rdata[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_12 
       (.I0(\slv_reg23_reg_n_0_[6] ),
        .I1(slv_reg22_r1[6]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[6]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[6]),
        .O(\axi_rdata[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_13 
       (.I0(\slv_reg11_reg_n_0_[6] ),
        .I1(\slv_reg10_reg_n_0_[6] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_14 
       (.I0(slv_reg15_r1[6]),
        .I1(slv_reg14_r1[6]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_15 
       (.I0(\slv_reg59_reg_n_0_[6] ),
        .I1(\slv_reg58_reg_n_0_[6] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .I5(host_triggen_sync2readout[2]),
        .O(\axi_rdata[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_16 
       (.I0(\slv_reg63_reg_n_0_[6] ),
        .I1(\slv_reg62_reg_n_0_[6] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_2 
       (.I0(\axi_rdata_reg[6]_i_4_n_0 ),
        .I1(\axi_rdata_reg[6]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[6]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[6]_i_7_n_0 ),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[6]_i_3 
       (.I0(\axi_rdata_reg[6]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00F0FF0000)) 
    \axi_rdata[6]_i_7 
       (.I0(\slv_reg7_reg_n_0_[6] ),
        .I1(\slv_reg6_reg_n_0_[6] ),
        .I2(\slv_reg5_reg_n_0_[6] ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[3]),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_9 
       (.I0(\slv_reg27_reg_n_0_[6] ),
        .I1(\slv_reg26_reg_n_0_[6] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[6] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata[7]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata[7]_i_3_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[7]_i_10 
       (.I0(\slv_reg31_reg_n_0_[7] ),
        .I1(\slv_reg30_reg_n_0_[7] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_11 
       (.I0(slv_reg19_r1[7]),
        .I1(slv_reg18_r1[7]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[7]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[7]),
        .O(\axi_rdata[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_12 
       (.I0(\slv_reg23_reg_n_0_[7] ),
        .I1(slv_reg22_r1[7]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[7]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[7]),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_13 
       (.I0(\slv_reg11_reg_n_0_[7] ),
        .I1(\slv_reg10_reg_n_0_[7] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_14 
       (.I0(slv_reg15_r1[7]),
        .I1(slv_reg14_r1[7]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_15 
       (.I0(\slv_reg59_reg_n_0_[7] ),
        .I1(\slv_reg58_reg_n_0_[7] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_16 
       (.I0(\slv_reg63_reg_n_0_[7] ),
        .I1(\slv_reg62_reg_n_0_[7] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_2 
       (.I0(\axi_rdata_reg[7]_i_4_n_0 ),
        .I1(\axi_rdata_reg[7]_i_5_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[7]_i_6_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[7]_i_7_n_0 ),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[7]_i_3 
       (.I0(\axi_rdata_reg[7]_i_8_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \axi_rdata[7]_i_7 
       (.I0(axi_araddr[2]),
        .I1(\slv_reg5_reg_n_0_[7] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg6_reg_n_0_[7] ),
        .I4(\slv_reg7_reg_n_0_[7] ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_9 
       (.I0(\slv_reg27_reg_n_0_[7] ),
        .I1(\slv_reg26_reg_n_0_[7] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[7] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_11 
       (.I0(slv_reg19_r1[8]),
        .I1(slv_reg18_r1[8]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[8]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[8]),
        .O(\axi_rdata[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_12 
       (.I0(\slv_reg23_reg_n_0_[8] ),
        .I1(slv_reg22_r1[8]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[8]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[8]),
        .O(\axi_rdata[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_13 
       (.I0(\slv_reg27_reg_n_0_[8] ),
        .I1(\slv_reg26_reg_n_0_[8] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[8]_i_14 
       (.I0(\slv_reg31_reg_n_0_[8] ),
        .I1(\slv_reg30_reg_n_0_[8] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_15 
       (.I0(\slv_reg59_reg_n_0_[8] ),
        .I1(\slv_reg58_reg_n_0_[8] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(host_triggen_readouttrigger),
        .O(\axi_rdata[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_16 
       (.I0(\slv_reg63_reg_n_0_[8] ),
        .I1(\slv_reg62_reg_n_0_[8] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \axi_rdata[8]_i_2 
       (.I0(\axi_rdata[8]_i_5_n_0 ),
        .I1(\axi_rdata[8]_i_6_n_0 ),
        .I2(axi_araddr[5]),
        .I3(\axi_rdata[8]_i_7_n_0 ),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[8]_i_4 
       (.I0(\axi_rdata_reg[8]_i_10_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_5 
       (.I0(slv_reg15_r1[8]),
        .I1(slv_reg14_r1[8]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_6 
       (.I0(\slv_reg11_reg_n_0_[8] ),
        .I1(\slv_reg10_reg_n_0_[8] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_7 
       (.I0(\slv_reg7_reg_n_0_[8] ),
        .I1(\slv_reg6_reg_n_0_[8] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[8] ),
        .I4(axi_araddr[2]),
        .I5(host_iserdes_clk_ready),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_10 
       (.I0(\slv_reg11_reg_n_0_[9] ),
        .I1(\slv_reg10_reg_n_0_[9] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_11 
       (.I0(slv_reg15_r1[9]),
        .I1(slv_reg14_r1[9]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_12 
       (.I0(slv_reg19_r1[9]),
        .I1(slv_reg18_r1[9]),
        .I2(axi_araddr[3]),
        .I3(slv_reg17_r1[9]),
        .I4(axi_araddr[2]),
        .I5(slv_reg16_r1[9]),
        .O(\axi_rdata[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_13 
       (.I0(\slv_reg23_reg_n_0_[9] ),
        .I1(slv_reg22_r1[9]),
        .I2(axi_araddr[3]),
        .I3(slv_reg21_r1[9]),
        .I4(axi_araddr[2]),
        .I5(slv_reg20_r1[9]),
        .O(\axi_rdata[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_14 
       (.I0(\slv_reg27_reg_n_0_[9] ),
        .I1(\slv_reg26_reg_n_0_[9] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[9]_i_15 
       (.I0(\slv_reg31_reg_n_0_[9] ),
        .I1(\slv_reg30_reg_n_0_[9] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg28_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .O(\axi_rdata[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_16 
       (.I0(\slv_reg59_reg_n_0_[9] ),
        .I1(\slv_reg58_reg_n_0_[9] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg57_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg56_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_17 
       (.I0(\slv_reg63_reg_n_0_[9] ),
        .I1(\slv_reg62_reg_n_0_[9] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg61_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg60_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \axi_rdata[9]_i_2 
       (.I0(\axi_rdata_reg[9]_i_5_n_0 ),
        .I1(axi_araddr[5]),
        .I2(\axi_rdata[9]_i_6_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[3]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \axi_rdata[9]_i_4 
       (.I0(\axi_rdata_reg[9]_i_9_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg55_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_6 
       (.I0(\slv_reg7_reg_n_0_[9] ),
        .I1(\slv_reg6_reg_n_0_[9] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[9] ),
        .I4(axi_araddr[2]),
        .I5(host_iserdes_align_busy),
        .O(\axi_rdata[9]_i_6_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(onsemi_vita_cam_core_inst_n_286),
        .Q(s00_axi_rdata[0]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[0]_i_10 
       (.I0(\axi_rdata[0]_i_14_n_0 ),
        .I1(\axi_rdata[0]_i_15_n_0 ),
        .O(\axi_rdata_reg[0]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[0]_i_11 
       (.I0(\axi_rdata[0]_i_16_n_0 ),
        .I1(\axi_rdata[0]_i_17_n_0 ),
        .O(\axi_rdata_reg[0]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[0]_i_3 
       (.I0(\axi_rdata_reg[0]_i_9_n_0 ),
        .I1(\axi_rdata_reg[0]_i_10_n_0 ),
        .O(\axi_rdata_reg[0]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[0]_i_9 
       (.I0(\axi_rdata[0]_i_12_n_0 ),
        .I1(\axi_rdata[0]_i_13_n_0 ),
        .O(\axi_rdata_reg[0]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[10]_i_1_n_0 ),
        .Q(s00_axi_rdata[10]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[10]_i_4 
       (.I0(\axi_rdata[10]_i_9_n_0 ),
        .I1(\axi_rdata[10]_i_10_n_0 ),
        .O(\axi_rdata_reg[10]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_5 
       (.I0(\axi_rdata[10]_i_11_n_0 ),
        .I1(\axi_rdata[10]_i_12_n_0 ),
        .O(\axi_rdata_reg[10]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_6 
       (.I0(\axi_rdata[10]_i_13_n_0 ),
        .I1(\axi_rdata[10]_i_14_n_0 ),
        .O(\axi_rdata_reg[10]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_8 
       (.I0(\axi_rdata[10]_i_15_n_0 ),
        .I1(\axi_rdata[10]_i_16_n_0 ),
        .O(\axi_rdata_reg[10]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[11]_i_1_n_0 ),
        .Q(s00_axi_rdata[11]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[11]_i_4 
       (.I0(\axi_rdata[11]_i_9_n_0 ),
        .I1(\axi_rdata[11]_i_10_n_0 ),
        .O(\axi_rdata_reg[11]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_5 
       (.I0(\axi_rdata[11]_i_11_n_0 ),
        .I1(\axi_rdata[11]_i_12_n_0 ),
        .O(\axi_rdata_reg[11]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_6 
       (.I0(\axi_rdata[11]_i_13_n_0 ),
        .I1(\axi_rdata[11]_i_14_n_0 ),
        .O(\axi_rdata_reg[11]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_8 
       (.I0(\axi_rdata[11]_i_15_n_0 ),
        .I1(\axi_rdata[11]_i_16_n_0 ),
        .O(\axi_rdata_reg[11]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[12]_i_1_n_0 ),
        .Q(s00_axi_rdata[12]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[12]_i_4 
       (.I0(\axi_rdata[12]_i_9_n_0 ),
        .I1(\axi_rdata[12]_i_10_n_0 ),
        .O(\axi_rdata_reg[12]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_5 
       (.I0(\axi_rdata[12]_i_11_n_0 ),
        .I1(\axi_rdata[12]_i_12_n_0 ),
        .O(\axi_rdata_reg[12]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_6 
       (.I0(\axi_rdata[12]_i_13_n_0 ),
        .I1(\axi_rdata[12]_i_14_n_0 ),
        .O(\axi_rdata_reg[12]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_8 
       (.I0(\axi_rdata[12]_i_15_n_0 ),
        .I1(\axi_rdata[12]_i_16_n_0 ),
        .O(\axi_rdata_reg[12]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[13]_i_1_n_0 ),
        .Q(s00_axi_rdata[13]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[13]_i_4 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata_reg[13]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_5 
       (.I0(\axi_rdata[13]_i_11_n_0 ),
        .I1(\axi_rdata[13]_i_12_n_0 ),
        .O(\axi_rdata_reg[13]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_6 
       (.I0(\axi_rdata[13]_i_13_n_0 ),
        .I1(\axi_rdata[13]_i_14_n_0 ),
        .O(\axi_rdata_reg[13]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_8 
       (.I0(\axi_rdata[13]_i_15_n_0 ),
        .I1(\axi_rdata[13]_i_16_n_0 ),
        .O(\axi_rdata_reg[13]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[14]_i_1_n_0 ),
        .Q(s00_axi_rdata[14]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[14]_i_4 
       (.I0(\axi_rdata[14]_i_9_n_0 ),
        .I1(\axi_rdata[14]_i_10_n_0 ),
        .O(\axi_rdata_reg[14]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_5 
       (.I0(\axi_rdata[14]_i_11_n_0 ),
        .I1(\axi_rdata[14]_i_12_n_0 ),
        .O(\axi_rdata_reg[14]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_6 
       (.I0(\axi_rdata[14]_i_13_n_0 ),
        .I1(\axi_rdata[14]_i_14_n_0 ),
        .O(\axi_rdata_reg[14]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_8 
       (.I0(\axi_rdata[14]_i_15_n_0 ),
        .I1(\axi_rdata[14]_i_16_n_0 ),
        .O(\axi_rdata_reg[14]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[15]_i_1_n_0 ),
        .Q(s00_axi_rdata[15]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[15]_i_4 
       (.I0(\axi_rdata[15]_i_9_n_0 ),
        .I1(\axi_rdata[15]_i_10_n_0 ),
        .O(\axi_rdata_reg[15]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_5 
       (.I0(\axi_rdata[15]_i_11_n_0 ),
        .I1(\axi_rdata[15]_i_12_n_0 ),
        .O(\axi_rdata_reg[15]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_6 
       (.I0(\axi_rdata[15]_i_13_n_0 ),
        .I1(\axi_rdata[15]_i_14_n_0 ),
        .O(\axi_rdata_reg[15]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_8 
       (.I0(\axi_rdata[15]_i_15_n_0 ),
        .I1(\axi_rdata[15]_i_16_n_0 ),
        .O(\axi_rdata_reg[15]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(onsemi_vita_cam_core_inst_n_282),
        .Q(s00_axi_rdata[16]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[16]_i_3 
       (.I0(\axi_rdata_reg[16]_i_7_n_0 ),
        .I1(\axi_rdata_reg[16]_i_8_n_0 ),
        .O(\axi_rdata_reg[16]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[16]_i_5 
       (.I0(\axi_rdata[16]_i_10_n_0 ),
        .I1(\axi_rdata[16]_i_11_n_0 ),
        .O(\axi_rdata_reg[16]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_7 
       (.I0(\axi_rdata[16]_i_12_n_0 ),
        .I1(\axi_rdata[16]_i_13_n_0 ),
        .O(\axi_rdata_reg[16]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_8 
       (.I0(\axi_rdata[16]_i_14_n_0 ),
        .I1(\axi_rdata[16]_i_15_n_0 ),
        .O(\axi_rdata_reg[16]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_9 
       (.I0(\axi_rdata[16]_i_16_n_0 ),
        .I1(\axi_rdata[16]_i_17_n_0 ),
        .O(\axi_rdata_reg[16]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[17]_i_1_n_0 ),
        .Q(s00_axi_rdata[17]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[17]_i_4 
       (.I0(\axi_rdata[17]_i_9_n_0 ),
        .I1(\axi_rdata[17]_i_10_n_0 ),
        .O(\axi_rdata_reg[17]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_5 
       (.I0(\axi_rdata[17]_i_11_n_0 ),
        .I1(\axi_rdata[17]_i_12_n_0 ),
        .O(\axi_rdata_reg[17]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_6 
       (.I0(\axi_rdata[17]_i_13_n_0 ),
        .I1(\axi_rdata[17]_i_14_n_0 ),
        .O(\axi_rdata_reg[17]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_8 
       (.I0(\axi_rdata[17]_i_15_n_0 ),
        .I1(\axi_rdata[17]_i_16_n_0 ),
        .O(\axi_rdata_reg[17]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[18]_i_1_n_0 ),
        .Q(s00_axi_rdata[18]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[18]_i_4 
       (.I0(\axi_rdata[18]_i_9_n_0 ),
        .I1(\axi_rdata[18]_i_10_n_0 ),
        .O(\axi_rdata_reg[18]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_5 
       (.I0(\axi_rdata[18]_i_11_n_0 ),
        .I1(\axi_rdata[18]_i_12_n_0 ),
        .O(\axi_rdata_reg[18]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_6 
       (.I0(\axi_rdata[18]_i_13_n_0 ),
        .I1(\axi_rdata[18]_i_14_n_0 ),
        .O(\axi_rdata_reg[18]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_8 
       (.I0(\axi_rdata[18]_i_15_n_0 ),
        .I1(\axi_rdata[18]_i_16_n_0 ),
        .O(\axi_rdata_reg[18]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[19]_i_1_n_0 ),
        .Q(s00_axi_rdata[19]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[19]_i_4 
       (.I0(\axi_rdata[19]_i_9_n_0 ),
        .I1(\axi_rdata[19]_i_10_n_0 ),
        .O(\axi_rdata_reg[19]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_5 
       (.I0(\axi_rdata[19]_i_11_n_0 ),
        .I1(\axi_rdata[19]_i_12_n_0 ),
        .O(\axi_rdata_reg[19]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_6 
       (.I0(\axi_rdata[19]_i_13_n_0 ),
        .I1(\axi_rdata[19]_i_14_n_0 ),
        .O(\axi_rdata_reg[19]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_8 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(\axi_rdata[19]_i_16_n_0 ),
        .O(\axi_rdata_reg[19]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(onsemi_vita_cam_core_inst_n_280),
        .Q(s00_axi_rdata[1]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata_reg[1]_i_7_n_0 ),
        .I1(\axi_rdata_reg[1]_i_8_n_0 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[1]_i_5 
       (.I0(\axi_rdata[1]_i_10_n_0 ),
        .I1(\axi_rdata[1]_i_11_n_0 ),
        .O(\axi_rdata_reg[1]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_7 
       (.I0(\axi_rdata[1]_i_12_n_0 ),
        .I1(\axi_rdata[1]_i_13_n_0 ),
        .O(\axi_rdata_reg[1]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_8 
       (.I0(\axi_rdata[1]_i_14_n_0 ),
        .I1(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata_reg[1]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_9 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata_reg[1]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[20]_i_1_n_0 ),
        .Q(s00_axi_rdata[20]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[20]_i_4 
       (.I0(\axi_rdata[20]_i_9_n_0 ),
        .I1(\axi_rdata[20]_i_10_n_0 ),
        .O(\axi_rdata_reg[20]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[20]_i_5 
       (.I0(\axi_rdata[20]_i_11_n_0 ),
        .I1(\axi_rdata[20]_i_12_n_0 ),
        .O(\axi_rdata_reg[20]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[20]_i_6 
       (.I0(\axi_rdata[20]_i_13_n_0 ),
        .I1(\axi_rdata[20]_i_14_n_0 ),
        .O(\axi_rdata_reg[20]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[20]_i_8 
       (.I0(\axi_rdata[20]_i_15_n_0 ),
        .I1(\axi_rdata[20]_i_16_n_0 ),
        .O(\axi_rdata_reg[20]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[21]_i_1_n_0 ),
        .Q(s00_axi_rdata[21]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[21]_i_4 
       (.I0(\axi_rdata[21]_i_9_n_0 ),
        .I1(\axi_rdata[21]_i_10_n_0 ),
        .O(\axi_rdata_reg[21]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[21]_i_5 
       (.I0(\axi_rdata[21]_i_11_n_0 ),
        .I1(\axi_rdata[21]_i_12_n_0 ),
        .O(\axi_rdata_reg[21]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[21]_i_6 
       (.I0(\axi_rdata[21]_i_13_n_0 ),
        .I1(\axi_rdata[21]_i_14_n_0 ),
        .O(\axi_rdata_reg[21]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[21]_i_8 
       (.I0(\axi_rdata[21]_i_15_n_0 ),
        .I1(\axi_rdata[21]_i_16_n_0 ),
        .O(\axi_rdata_reg[21]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[22]_i_1_n_0 ),
        .Q(s00_axi_rdata[22]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[22]_i_4 
       (.I0(\axi_rdata[22]_i_9_n_0 ),
        .I1(\axi_rdata[22]_i_10_n_0 ),
        .O(\axi_rdata_reg[22]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[22]_i_5 
       (.I0(\axi_rdata[22]_i_11_n_0 ),
        .I1(\axi_rdata[22]_i_12_n_0 ),
        .O(\axi_rdata_reg[22]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[22]_i_6 
       (.I0(\axi_rdata[22]_i_13_n_0 ),
        .I1(\axi_rdata[22]_i_14_n_0 ),
        .O(\axi_rdata_reg[22]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[22]_i_8 
       (.I0(\axi_rdata[22]_i_15_n_0 ),
        .I1(\axi_rdata[22]_i_16_n_0 ),
        .O(\axi_rdata_reg[22]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[23]_i_1_n_0 ),
        .Q(s00_axi_rdata[23]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[23]_i_4 
       (.I0(\axi_rdata[23]_i_9_n_0 ),
        .I1(\axi_rdata[23]_i_10_n_0 ),
        .O(\axi_rdata_reg[23]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[23]_i_5 
       (.I0(\axi_rdata[23]_i_11_n_0 ),
        .I1(\axi_rdata[23]_i_12_n_0 ),
        .O(\axi_rdata_reg[23]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[23]_i_6 
       (.I0(\axi_rdata[23]_i_13_n_0 ),
        .I1(\axi_rdata[23]_i_14_n_0 ),
        .O(\axi_rdata_reg[23]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[23]_i_8 
       (.I0(\axi_rdata[23]_i_15_n_0 ),
        .I1(\axi_rdata[23]_i_16_n_0 ),
        .O(\axi_rdata_reg[23]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(onsemi_vita_cam_core_inst_n_281),
        .Q(s00_axi_rdata[24]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[24]_i_10 
       (.I0(\axi_rdata[24]_i_15_n_0 ),
        .I1(\axi_rdata[24]_i_16_n_0 ),
        .O(\axi_rdata_reg[24]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[24]_i_3 
       (.I0(\axi_rdata_reg[24]_i_8_n_0 ),
        .I1(\axi_rdata_reg[24]_i_9_n_0 ),
        .O(\axi_rdata_reg[24]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[24]_i_8 
       (.I0(\axi_rdata[24]_i_11_n_0 ),
        .I1(\axi_rdata[24]_i_12_n_0 ),
        .O(\axi_rdata_reg[24]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[24]_i_9 
       (.I0(\axi_rdata[24]_i_13_n_0 ),
        .I1(\axi_rdata[24]_i_14_n_0 ),
        .O(\axi_rdata_reg[24]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[25]_i_1_n_0 ),
        .Q(s00_axi_rdata[25]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[25]_i_4 
       (.I0(\axi_rdata[25]_i_9_n_0 ),
        .I1(\axi_rdata[25]_i_10_n_0 ),
        .O(\axi_rdata_reg[25]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[25]_i_5 
       (.I0(\axi_rdata[25]_i_11_n_0 ),
        .I1(\axi_rdata[25]_i_12_n_0 ),
        .O(\axi_rdata_reg[25]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[25]_i_6 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(\axi_rdata[25]_i_14_n_0 ),
        .O(\axi_rdata_reg[25]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[25]_i_8 
       (.I0(\axi_rdata[25]_i_15_n_0 ),
        .I1(\axi_rdata[25]_i_16_n_0 ),
        .O(\axi_rdata_reg[25]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[26]_i_1_n_0 ),
        .Q(s00_axi_rdata[26]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[26]_i_4 
       (.I0(\axi_rdata[26]_i_9_n_0 ),
        .I1(\axi_rdata[26]_i_10_n_0 ),
        .O(\axi_rdata_reg[26]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[26]_i_5 
       (.I0(\axi_rdata[26]_i_11_n_0 ),
        .I1(\axi_rdata[26]_i_12_n_0 ),
        .O(\axi_rdata_reg[26]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[26]_i_6 
       (.I0(\axi_rdata[26]_i_13_n_0 ),
        .I1(\axi_rdata[26]_i_14_n_0 ),
        .O(\axi_rdata_reg[26]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[26]_i_8 
       (.I0(\axi_rdata[26]_i_15_n_0 ),
        .I1(\axi_rdata[26]_i_16_n_0 ),
        .O(\axi_rdata_reg[26]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[27]_i_1_n_0 ),
        .Q(s00_axi_rdata[27]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[27]_i_4 
       (.I0(\axi_rdata[27]_i_9_n_0 ),
        .I1(\axi_rdata[27]_i_10_n_0 ),
        .O(\axi_rdata_reg[27]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[27]_i_5 
       (.I0(\axi_rdata[27]_i_11_n_0 ),
        .I1(\axi_rdata[27]_i_12_n_0 ),
        .O(\axi_rdata_reg[27]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[27]_i_6 
       (.I0(\axi_rdata[27]_i_13_n_0 ),
        .I1(\axi_rdata[27]_i_14_n_0 ),
        .O(\axi_rdata_reg[27]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[27]_i_8 
       (.I0(\axi_rdata[27]_i_15_n_0 ),
        .I1(\axi_rdata[27]_i_16_n_0 ),
        .O(\axi_rdata_reg[27]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[28]_i_1_n_0 ),
        .Q(s00_axi_rdata[28]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[28]_i_4 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata_reg[28]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[28]_i_5 
       (.I0(\axi_rdata[28]_i_11_n_0 ),
        .I1(\axi_rdata[28]_i_12_n_0 ),
        .O(\axi_rdata_reg[28]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[28]_i_6 
       (.I0(\axi_rdata[28]_i_13_n_0 ),
        .I1(\axi_rdata[28]_i_14_n_0 ),
        .O(\axi_rdata_reg[28]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[28]_i_8 
       (.I0(\axi_rdata[28]_i_15_n_0 ),
        .I1(\axi_rdata[28]_i_16_n_0 ),
        .O(\axi_rdata_reg[28]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[29]_i_1_n_0 ),
        .Q(s00_axi_rdata[29]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[29]_i_4 
       (.I0(\axi_rdata[29]_i_9_n_0 ),
        .I1(\axi_rdata[29]_i_10_n_0 ),
        .O(\axi_rdata_reg[29]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[29]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[29]_i_12_n_0 ),
        .O(\axi_rdata_reg[29]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[29]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[29]_i_14_n_0 ),
        .O(\axi_rdata_reg[29]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[29]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[29]_i_16_n_0 ),
        .O(\axi_rdata_reg[29]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(onsemi_vita_cam_core_inst_n_285),
        .Q(s00_axi_rdata[2]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[2]_i_10 
       (.I0(\axi_rdata[2]_i_15_n_0 ),
        .I1(\axi_rdata[2]_i_16_n_0 ),
        .O(\axi_rdata_reg[2]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata_reg[2]_i_8_n_0 ),
        .I1(\axi_rdata_reg[2]_i_9_n_0 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[2]_i_8 
       (.I0(\axi_rdata[2]_i_11_n_0 ),
        .I1(\axi_rdata[2]_i_12_n_0 ),
        .O(\axi_rdata_reg[2]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_9 
       (.I0(\axi_rdata[2]_i_13_n_0 ),
        .I1(\axi_rdata[2]_i_14_n_0 ),
        .O(\axi_rdata_reg[2]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[30]_i_1_n_0 ),
        .Q(s00_axi_rdata[30]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[30]_i_4 
       (.I0(\axi_rdata[30]_i_9_n_0 ),
        .I1(\axi_rdata[30]_i_10_n_0 ),
        .O(\axi_rdata_reg[30]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[30]_i_5 
       (.I0(\axi_rdata[30]_i_11_n_0 ),
        .I1(\axi_rdata[30]_i_12_n_0 ),
        .O(\axi_rdata_reg[30]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[30]_i_6 
       (.I0(\axi_rdata[30]_i_13_n_0 ),
        .I1(\axi_rdata[30]_i_14_n_0 ),
        .O(\axi_rdata_reg[30]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[30]_i_8 
       (.I0(\axi_rdata[30]_i_15_n_0 ),
        .I1(\axi_rdata[30]_i_16_n_0 ),
        .O(\axi_rdata_reg[30]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[31]_i_2_n_0 ),
        .Q(s00_axi_rdata[31]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[31]_i_10 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata_reg[31]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[31]_i_6 
       (.I0(\axi_rdata[31]_i_11_n_0 ),
        .I1(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata_reg[31]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[31]_i_7 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata_reg[31]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[31]_i_8 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata_reg[31]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(onsemi_vita_cam_core_inst_n_284),
        .Q(s00_axi_rdata[3]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[3]_i_10 
       (.I0(\axi_rdata[3]_i_15_n_0 ),
        .I1(\axi_rdata[3]_i_16_n_0 ),
        .O(\axi_rdata_reg[3]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[3]_i_3 
       (.I0(\axi_rdata_reg[3]_i_8_n_0 ),
        .I1(\axi_rdata_reg[3]_i_9_n_0 ),
        .O(\axi_rdata_reg[3]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[3]_i_8 
       (.I0(\axi_rdata[3]_i_11_n_0 ),
        .I1(\axi_rdata[3]_i_12_n_0 ),
        .O(\axi_rdata_reg[3]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_9 
       (.I0(\axi_rdata[3]_i_13_n_0 ),
        .I1(\axi_rdata[3]_i_14_n_0 ),
        .O(\axi_rdata_reg[3]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[4]_i_1_n_0 ),
        .Q(s00_axi_rdata[4]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[4]_i_4 
       (.I0(\axi_rdata[4]_i_9_n_0 ),
        .I1(\axi_rdata[4]_i_10_n_0 ),
        .O(\axi_rdata_reg[4]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_5 
       (.I0(\axi_rdata[4]_i_11_n_0 ),
        .I1(\axi_rdata[4]_i_12_n_0 ),
        .O(\axi_rdata_reg[4]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_6 
       (.I0(\axi_rdata[4]_i_13_n_0 ),
        .I1(\axi_rdata[4]_i_14_n_0 ),
        .O(\axi_rdata_reg[4]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_8 
       (.I0(\axi_rdata[4]_i_15_n_0 ),
        .I1(\axi_rdata[4]_i_16_n_0 ),
        .O(\axi_rdata_reg[4]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[5]_i_1_n_0 ),
        .Q(s00_axi_rdata[5]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[5]_i_4 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\axi_rdata[5]_i_10_n_0 ),
        .O(\axi_rdata_reg[5]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_5 
       (.I0(\axi_rdata[5]_i_11_n_0 ),
        .I1(\axi_rdata[5]_i_12_n_0 ),
        .O(\axi_rdata_reg[5]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_6 
       (.I0(\axi_rdata[5]_i_13_n_0 ),
        .I1(\axi_rdata[5]_i_14_n_0 ),
        .O(\axi_rdata_reg[5]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_8 
       (.I0(\axi_rdata[5]_i_15_n_0 ),
        .I1(\axi_rdata[5]_i_16_n_0 ),
        .O(\axi_rdata_reg[5]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[6]_i_1_n_0 ),
        .Q(s00_axi_rdata[6]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[6]_i_4 
       (.I0(\axi_rdata[6]_i_9_n_0 ),
        .I1(\axi_rdata[6]_i_10_n_0 ),
        .O(\axi_rdata_reg[6]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_5 
       (.I0(\axi_rdata[6]_i_11_n_0 ),
        .I1(\axi_rdata[6]_i_12_n_0 ),
        .O(\axi_rdata_reg[6]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_6 
       (.I0(\axi_rdata[6]_i_13_n_0 ),
        .I1(\axi_rdata[6]_i_14_n_0 ),
        .O(\axi_rdata_reg[6]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_8 
       (.I0(\axi_rdata[6]_i_15_n_0 ),
        .I1(\axi_rdata[6]_i_16_n_0 ),
        .O(\axi_rdata_reg[6]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(\axi_rdata[7]_i_1_n_0 ),
        .Q(s00_axi_rdata[7]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[7]_i_4 
       (.I0(\axi_rdata[7]_i_9_n_0 ),
        .I1(\axi_rdata[7]_i_10_n_0 ),
        .O(\axi_rdata_reg[7]_i_4_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_5 
       (.I0(\axi_rdata[7]_i_11_n_0 ),
        .I1(\axi_rdata[7]_i_12_n_0 ),
        .O(\axi_rdata_reg[7]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_6 
       (.I0(\axi_rdata[7]_i_13_n_0 ),
        .I1(\axi_rdata[7]_i_14_n_0 ),
        .O(\axi_rdata_reg[7]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_8 
       (.I0(\axi_rdata[7]_i_15_n_0 ),
        .I1(\axi_rdata[7]_i_16_n_0 ),
        .O(\axi_rdata_reg[7]_i_8_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(onsemi_vita_cam_core_inst_n_283),
        .Q(s00_axi_rdata[8]),
        .R(s00_axi_aresetn_0));
  MUXF7 \axi_rdata_reg[8]_i_10 
       (.I0(\axi_rdata[8]_i_15_n_0 ),
        .I1(\axi_rdata[8]_i_16_n_0 ),
        .O(\axi_rdata_reg[8]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[8]_i_3 
       (.I0(\axi_rdata_reg[8]_i_8_n_0 ),
        .I1(\axi_rdata_reg[8]_i_9_n_0 ),
        .O(\axi_rdata_reg[8]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[8]_i_8 
       (.I0(\axi_rdata[8]_i_11_n_0 ),
        .I1(\axi_rdata[8]_i_12_n_0 ),
        .O(\axi_rdata_reg[8]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_9 
       (.I0(\axi_rdata[8]_i_13_n_0 ),
        .I1(\axi_rdata[8]_i_14_n_0 ),
        .O(\axi_rdata_reg[8]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\axi_rdata[31]_i_1_n_0 ),
        .D(onsemi_vita_cam_core_inst_n_279),
        .Q(s00_axi_rdata[9]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[9]_i_3 
       (.I0(\axi_rdata_reg[9]_i_7_n_0 ),
        .I1(\axi_rdata_reg[9]_i_8_n_0 ),
        .O(\axi_rdata_reg[9]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[9]_i_5 
       (.I0(\axi_rdata[9]_i_10_n_0 ),
        .I1(\axi_rdata[9]_i_11_n_0 ),
        .O(\axi_rdata_reg[9]_i_5_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_7 
       (.I0(\axi_rdata[9]_i_12_n_0 ),
        .I1(\axi_rdata[9]_i_13_n_0 ),
        .O(\axi_rdata_reg[9]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_8 
       (.I0(\axi_rdata[9]_i_14_n_0 ),
        .I1(\axi_rdata[9]_i_15_n_0 ),
        .O(\axi_rdata_reg[9]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_9 
       (.I0(\axi_rdata[9]_i_16_n_0 ),
        .I1(\axi_rdata[9]_i_17_n_0 ),
        .O(\axi_rdata_reg[9]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_reg_0),
        .Q(s00_axi_rvalid),
        .R(s00_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wready),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(s00_axi_wready),
        .R(s00_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_14
       (.I0(\slv_reg23_reg_n_0_[15] ),
        .O(framestart2_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_15
       (.I0(\slv_reg23_reg_n_0_[14] ),
        .O(framestart2_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_16
       (.I0(\slv_reg23_reg_n_0_[13] ),
        .O(framestart2_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_17
       (.I0(\slv_reg23_reg_n_0_[12] ),
        .O(framestart2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_18
       (.I0(\slv_reg23_reg_n_0_[11] ),
        .O(framestart2_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_19
       (.I0(\slv_reg23_reg_n_0_[10] ),
        .O(framestart2_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_20
       (.I0(\slv_reg23_reg_n_0_[9] ),
        .O(framestart2_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_21
       (.I0(\slv_reg23_reg_n_0_[8] ),
        .O(framestart2_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_22
       (.I0(\slv_reg23_reg_n_0_[7] ),
        .O(framestart2_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_23
       (.I0(\slv_reg23_reg_n_0_[6] ),
        .O(framestart2_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_24
       (.I0(\slv_reg23_reg_n_0_[5] ),
        .O(framestart2_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_25
       (.I0(\slv_reg23_reg_n_0_[4] ),
        .O(framestart2_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_26
       (.I0(\slv_reg23_reg_n_0_[3] ),
        .O(framestart2_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_27
       (.I0(\slv_reg23_reg_n_0_[2] ),
        .O(framestart2_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    framestart2_i_28
       (.I0(\slv_reg23_reg_n_0_[1] ),
        .O(framestart2_i_28_n_0));
  CARRY4 framestart2_reg_i_10
       (.CI(framestart2_reg_i_11_n_0),
        .CO({NLW_framestart2_reg_i_10_CO_UNCONNECTED[3:2],framestart2_reg_i_10_n_2,framestart2_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\slv_reg23_reg_n_0_[14] ,\slv_reg23_reg_n_0_[13] }),
        .O({NLW_framestart2_reg_i_10_O_UNCONNECTED[3],R[15:13]}),
        .S({1'b0,framestart2_i_14_n_0,framestart2_i_15_n_0,framestart2_i_16_n_0}));
  CARRY4 framestart2_reg_i_11
       (.CI(framestart2_reg_i_12_n_0),
        .CO({framestart2_reg_i_11_n_0,framestart2_reg_i_11_n_1,framestart2_reg_i_11_n_2,framestart2_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({\slv_reg23_reg_n_0_[12] ,\slv_reg23_reg_n_0_[11] ,\slv_reg23_reg_n_0_[10] ,\slv_reg23_reg_n_0_[9] }),
        .O(R[12:9]),
        .S({framestart2_i_17_n_0,framestart2_i_18_n_0,framestart2_i_19_n_0,framestart2_i_20_n_0}));
  CARRY4 framestart2_reg_i_12
       (.CI(framestart2_reg_i_13_n_0),
        .CO({framestart2_reg_i_12_n_0,framestart2_reg_i_12_n_1,framestart2_reg_i_12_n_2,framestart2_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({\slv_reg23_reg_n_0_[8] ,\slv_reg23_reg_n_0_[7] ,\slv_reg23_reg_n_0_[6] ,\slv_reg23_reg_n_0_[5] }),
        .O(R[8:5]),
        .S({framestart2_i_21_n_0,framestart2_i_22_n_0,framestart2_i_23_n_0,framestart2_i_24_n_0}));
  CARRY4 framestart2_reg_i_13
       (.CI(1'b0),
        .CO({framestart2_reg_i_13_n_0,framestart2_reg_i_13_n_1,framestart2_reg_i_13_n_2,framestart2_reg_i_13_n_3}),
        .CYINIT(\slv_reg23_reg_n_0_[0] ),
        .DI({\slv_reg23_reg_n_0_[4] ,\slv_reg23_reg_n_0_[3] ,\slv_reg23_reg_n_0_[2] ,\slv_reg23_reg_n_0_[1] }),
        .O(R[4:1]),
        .S({framestart2_i_25_n_0,framestart2_i_26_n_0,framestart2_i_27_n_0,framestart2_i_28_n_0}));
  FDRE \host_triggen_cnt_trigger0high_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[0] ),
        .Q(host_triggen_cnt_trigger0high[0]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[10] ),
        .Q(host_triggen_cnt_trigger0high[10]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[11] ),
        .Q(host_triggen_cnt_trigger0high[11]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[12] ),
        .Q(host_triggen_cnt_trigger0high[12]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[13] ),
        .Q(host_triggen_cnt_trigger0high[13]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[14] ),
        .Q(host_triggen_cnt_trigger0high[14]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[15] ),
        .Q(host_triggen_cnt_trigger0high[15]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[16] ),
        .Q(host_triggen_cnt_trigger0high[16]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[17] ),
        .Q(host_triggen_cnt_trigger0high[17]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[18] ),
        .Q(host_triggen_cnt_trigger0high[18]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[19] ),
        .Q(host_triggen_cnt_trigger0high[19]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[1] ),
        .Q(host_triggen_cnt_trigger0high[1]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[20] ),
        .Q(host_triggen_cnt_trigger0high[20]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[21] ),
        .Q(host_triggen_cnt_trigger0high[21]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[22] ),
        .Q(host_triggen_cnt_trigger0high[22]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[23] ),
        .Q(host_triggen_cnt_trigger0high[23]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[24] ),
        .Q(host_triggen_cnt_trigger0high[24]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[25] ),
        .Q(host_triggen_cnt_trigger0high[25]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[26] ),
        .Q(host_triggen_cnt_trigger0high[26]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[27] ),
        .Q(host_triggen_cnt_trigger0high[27]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[28] ),
        .Q(host_triggen_cnt_trigger0high[28]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[29] ),
        .Q(host_triggen_cnt_trigger0high[29]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[2] ),
        .Q(host_triggen_cnt_trigger0high[2]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[30] ),
        .Q(host_triggen_cnt_trigger0high[30]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[31] ),
        .Q(host_triggen_cnt_trigger0high[31]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[3] ),
        .Q(host_triggen_cnt_trigger0high[3]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[4] ),
        .Q(host_triggen_cnt_trigger0high[4]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[5] ),
        .Q(host_triggen_cnt_trigger0high[5]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[6] ),
        .Q(host_triggen_cnt_trigger0high[6]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[7] ),
        .Q(host_triggen_cnt_trigger0high[7]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[8] ),
        .Q(host_triggen_cnt_trigger0high[8]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0high_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg58_reg_n_0_[9] ),
        .Q(host_triggen_cnt_trigger0high[9]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[0] ),
        .Q(host_triggen_cnt_trigger0low[0]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[10] ),
        .Q(host_triggen_cnt_trigger0low[10]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[11] ),
        .Q(host_triggen_cnt_trigger0low[11]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[12] ),
        .Q(host_triggen_cnt_trigger0low[12]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[13] ),
        .Q(host_triggen_cnt_trigger0low[13]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[14] ),
        .Q(host_triggen_cnt_trigger0low[14]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[15] ),
        .Q(host_triggen_cnt_trigger0low[15]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[16] ),
        .Q(host_triggen_cnt_trigger0low[16]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[17] ),
        .Q(host_triggen_cnt_trigger0low[17]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[18] ),
        .Q(host_triggen_cnt_trigger0low[18]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[19] ),
        .Q(host_triggen_cnt_trigger0low[19]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[1] ),
        .Q(host_triggen_cnt_trigger0low[1]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[20] ),
        .Q(host_triggen_cnt_trigger0low[20]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[21] ),
        .Q(host_triggen_cnt_trigger0low[21]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[22] ),
        .Q(host_triggen_cnt_trigger0low[22]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[23] ),
        .Q(host_triggen_cnt_trigger0low[23]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[24] ),
        .Q(host_triggen_cnt_trigger0low[24]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[25] ),
        .Q(host_triggen_cnt_trigger0low[25]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[26] ),
        .Q(host_triggen_cnt_trigger0low[26]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[27] ),
        .Q(host_triggen_cnt_trigger0low[27]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[28] ),
        .Q(host_triggen_cnt_trigger0low[28]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[29] ),
        .Q(host_triggen_cnt_trigger0low[29]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[2] ),
        .Q(host_triggen_cnt_trigger0low[2]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[30] ),
        .Q(host_triggen_cnt_trigger0low[30]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[31] ),
        .Q(host_triggen_cnt_trigger0low[31]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[3] ),
        .Q(host_triggen_cnt_trigger0low[3]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[4] ),
        .Q(host_triggen_cnt_trigger0low[4]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[5] ),
        .Q(host_triggen_cnt_trigger0low[5]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[6] ),
        .Q(host_triggen_cnt_trigger0low[6]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[7] ),
        .Q(host_triggen_cnt_trigger0low[7]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[8] ),
        .Q(host_triggen_cnt_trigger0low[8]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger0low_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg59_reg_n_0_[9] ),
        .Q(host_triggen_cnt_trigger0low[9]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[0] ),
        .Q(host_triggen_cnt_trigger1high[0]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[10] ),
        .Q(host_triggen_cnt_trigger1high[10]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[11] ),
        .Q(host_triggen_cnt_trigger1high[11]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[12] ),
        .Q(host_triggen_cnt_trigger1high[12]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[13] ),
        .Q(host_triggen_cnt_trigger1high[13]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[14] ),
        .Q(host_triggen_cnt_trigger1high[14]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[15] ),
        .Q(host_triggen_cnt_trigger1high[15]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[16] ),
        .Q(host_triggen_cnt_trigger1high[16]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[17] ),
        .Q(host_triggen_cnt_trigger1high[17]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[18] ),
        .Q(host_triggen_cnt_trigger1high[18]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[19] ),
        .Q(host_triggen_cnt_trigger1high[19]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[1] ),
        .Q(host_triggen_cnt_trigger1high[1]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[20] ),
        .Q(host_triggen_cnt_trigger1high[20]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[21] ),
        .Q(host_triggen_cnt_trigger1high[21]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[22] ),
        .Q(host_triggen_cnt_trigger1high[22]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[23] ),
        .Q(host_triggen_cnt_trigger1high[23]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[24] ),
        .Q(host_triggen_cnt_trigger1high[24]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[25] ),
        .Q(host_triggen_cnt_trigger1high[25]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[26] ),
        .Q(host_triggen_cnt_trigger1high[26]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[27] ),
        .Q(host_triggen_cnt_trigger1high[27]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[28] ),
        .Q(host_triggen_cnt_trigger1high[28]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[29] ),
        .Q(host_triggen_cnt_trigger1high[29]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[2] ),
        .Q(host_triggen_cnt_trigger1high[2]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[30] ),
        .Q(host_triggen_cnt_trigger1high[30]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[31] ),
        .Q(host_triggen_cnt_trigger1high[31]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[3] ),
        .Q(host_triggen_cnt_trigger1high[3]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[4] ),
        .Q(host_triggen_cnt_trigger1high[4]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[5] ),
        .Q(host_triggen_cnt_trigger1high[5]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[6] ),
        .Q(host_triggen_cnt_trigger1high[6]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[7] ),
        .Q(host_triggen_cnt_trigger1high[7]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[8] ),
        .Q(host_triggen_cnt_trigger1high[8]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1high_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg60_reg_n_0_[9] ),
        .Q(host_triggen_cnt_trigger1high[9]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[0] ),
        .Q(host_triggen_cnt_trigger1low[0]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[10] ),
        .Q(host_triggen_cnt_trigger1low[10]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[11] ),
        .Q(host_triggen_cnt_trigger1low[11]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[12] ),
        .Q(host_triggen_cnt_trigger1low[12]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[13] ),
        .Q(host_triggen_cnt_trigger1low[13]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[14] ),
        .Q(host_triggen_cnt_trigger1low[14]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[15] ),
        .Q(host_triggen_cnt_trigger1low[15]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[16] ),
        .Q(host_triggen_cnt_trigger1low[16]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[17] ),
        .Q(host_triggen_cnt_trigger1low[17]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[18] ),
        .Q(host_triggen_cnt_trigger1low[18]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[19] ),
        .Q(host_triggen_cnt_trigger1low[19]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[1] ),
        .Q(host_triggen_cnt_trigger1low[1]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[20] ),
        .Q(host_triggen_cnt_trigger1low[20]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[21] ),
        .Q(host_triggen_cnt_trigger1low[21]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[22] ),
        .Q(host_triggen_cnt_trigger1low[22]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[23] ),
        .Q(host_triggen_cnt_trigger1low[23]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[24] ),
        .Q(host_triggen_cnt_trigger1low[24]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[25] ),
        .Q(host_triggen_cnt_trigger1low[25]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[26] ),
        .Q(host_triggen_cnt_trigger1low[26]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[27] ),
        .Q(host_triggen_cnt_trigger1low[27]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[28] ),
        .Q(host_triggen_cnt_trigger1low[28]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[29] ),
        .Q(host_triggen_cnt_trigger1low[29]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[2] ),
        .Q(host_triggen_cnt_trigger1low[2]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[30] ),
        .Q(host_triggen_cnt_trigger1low[30]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[31] ),
        .Q(host_triggen_cnt_trigger1low[31]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[3] ),
        .Q(host_triggen_cnt_trigger1low[3]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[4] ),
        .Q(host_triggen_cnt_trigger1low[4]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[5] ),
        .Q(host_triggen_cnt_trigger1low[5]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[6] ),
        .Q(host_triggen_cnt_trigger1low[6]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[7] ),
        .Q(host_triggen_cnt_trigger1low[7]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[8] ),
        .Q(host_triggen_cnt_trigger1low[8]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger1low_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg61_reg_n_0_[9] ),
        .Q(host_triggen_cnt_trigger1low[9]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[0] ),
        .Q(host_triggen_cnt_trigger2high[0]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[10] ),
        .Q(host_triggen_cnt_trigger2high[10]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[11] ),
        .Q(host_triggen_cnt_trigger2high[11]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[12] ),
        .Q(host_triggen_cnt_trigger2high[12]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[13] ),
        .Q(host_triggen_cnt_trigger2high[13]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[14] ),
        .Q(host_triggen_cnt_trigger2high[14]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[15] ),
        .Q(host_triggen_cnt_trigger2high[15]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[16] ),
        .Q(host_triggen_cnt_trigger2high[16]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[17] ),
        .Q(host_triggen_cnt_trigger2high[17]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[18] ),
        .Q(host_triggen_cnt_trigger2high[18]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[19] ),
        .Q(host_triggen_cnt_trigger2high[19]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[1] ),
        .Q(host_triggen_cnt_trigger2high[1]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[20] ),
        .Q(host_triggen_cnt_trigger2high[20]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[21] ),
        .Q(host_triggen_cnt_trigger2high[21]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[22] ),
        .Q(host_triggen_cnt_trigger2high[22]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[23] ),
        .Q(host_triggen_cnt_trigger2high[23]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[24] ),
        .Q(host_triggen_cnt_trigger2high[24]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[25] ),
        .Q(host_triggen_cnt_trigger2high[25]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[26] ),
        .Q(host_triggen_cnt_trigger2high[26]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[27] ),
        .Q(host_triggen_cnt_trigger2high[27]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[28] ),
        .Q(host_triggen_cnt_trigger2high[28]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[29] ),
        .Q(host_triggen_cnt_trigger2high[29]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[2] ),
        .Q(host_triggen_cnt_trigger2high[2]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[30] ),
        .Q(host_triggen_cnt_trigger2high[30]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[31] ),
        .Q(host_triggen_cnt_trigger2high[31]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[3] ),
        .Q(host_triggen_cnt_trigger2high[3]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[4] ),
        .Q(host_triggen_cnt_trigger2high[4]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[5] ),
        .Q(host_triggen_cnt_trigger2high[5]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[6] ),
        .Q(host_triggen_cnt_trigger2high[6]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[7] ),
        .Q(host_triggen_cnt_trigger2high[7]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[8] ),
        .Q(host_triggen_cnt_trigger2high[8]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2high_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg62_reg_n_0_[9] ),
        .Q(host_triggen_cnt_trigger2high[9]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[0] ),
        .Q(host_triggen_cnt_trigger2low[0]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[10] ),
        .Q(host_triggen_cnt_trigger2low[10]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[11] ),
        .Q(host_triggen_cnt_trigger2low[11]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[12] ),
        .Q(host_triggen_cnt_trigger2low[12]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[13] ),
        .Q(host_triggen_cnt_trigger2low[13]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[14] ),
        .Q(host_triggen_cnt_trigger2low[14]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[15] ),
        .Q(host_triggen_cnt_trigger2low[15]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[16] ),
        .Q(host_triggen_cnt_trigger2low[16]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[17] ),
        .Q(host_triggen_cnt_trigger2low[17]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[18] ),
        .Q(host_triggen_cnt_trigger2low[18]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[19] ),
        .Q(host_triggen_cnt_trigger2low[19]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[1] ),
        .Q(host_triggen_cnt_trigger2low[1]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[20] ),
        .Q(host_triggen_cnt_trigger2low[20]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[21] ),
        .Q(host_triggen_cnt_trigger2low[21]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[22] ),
        .Q(host_triggen_cnt_trigger2low[22]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[23] ),
        .Q(host_triggen_cnt_trigger2low[23]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[24] ),
        .Q(host_triggen_cnt_trigger2low[24]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[25] ),
        .Q(host_triggen_cnt_trigger2low[25]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[26] ),
        .Q(host_triggen_cnt_trigger2low[26]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[27] ),
        .Q(host_triggen_cnt_trigger2low[27]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[28] ),
        .Q(host_triggen_cnt_trigger2low[28]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[29] ),
        .Q(host_triggen_cnt_trigger2low[29]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[2] ),
        .Q(host_triggen_cnt_trigger2low[2]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[30] ),
        .Q(host_triggen_cnt_trigger2low[30]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[31] ),
        .Q(host_triggen_cnt_trigger2low[31]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[3] ),
        .Q(host_triggen_cnt_trigger2low[3]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[4] ),
        .Q(host_triggen_cnt_trigger2low[4]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[5] ),
        .Q(host_triggen_cnt_trigger2low[5]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[6] ),
        .Q(host_triggen_cnt_trigger2low[6]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[7] ),
        .Q(host_triggen_cnt_trigger2low[7]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[8] ),
        .Q(host_triggen_cnt_trigger2low[8]),
        .R(s00_axi_aresetn_0));
  FDRE \host_triggen_cnt_trigger2low_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_triggen_cnt_update),
        .D(\slv_reg63_reg_n_0_[9] ),
        .Q(host_triggen_cnt_trigger2low[9]),
        .R(s00_axi_aresetn_0));
  FDRE host_vita_reset_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\slv_reg3_reg_n_0_[0] ),
        .Q(host_vita_reset),
        .R(s00_axi_aresetn_0));
  design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_core onsemi_vita_cam_core_inst
       (.AR(\slv_reg8_reg[0]_rep__3_n_0 ),
        .AS(\slv_reg4_reg[0]_rep__0_n_0 ),
        .BlackLinesCnt(host_decoder_cnt_black_lines),
        .BlackPixelCnt(host_decoder_cnt_black_pixels),
        .CLK(CLK),
        .CLKB(CLKB),
        .ClocksCnt(host_decoder_cnt_clocks),
        .EndLineCnt(host_decoder_cnt_end_lines),
        .FramesCnt(host_decoder_cnt_frames),
        .O({\HSyncState_s_reg[0]_i_27_n_4 ,\HSyncState_s_reg[0]_i_27_n_5 ,\HSyncState_s_reg[0]_i_27_n_6 ,\HSyncState_s_reg[0]_i_27_n_7 }),
        .O288(host_decoder_cnt_image_lines),
        .O289(host_decoder_cnt_image_pixels),
        .Q({host_iserdes_fifo_enable,host_iserdes_align_start,host_iserdes_auto_align,\slv_reg4_reg_n_0_[0] }),
        .R(R),
        .StartLineCnt(host_decoder_cnt_start_lines),
        .WindowsCnt(host_decoder_cnt_windows),
        .\axi_araddr_reg[5] (\axi_rdata[9]_i_2_n_0 ),
        .\axi_araddr_reg[5]_0 (\axi_rdata_reg[9]_i_3_n_0 ),
        .\axi_araddr_reg[5]_1 (\axi_rdata[9]_i_4_n_0 ),
        .\axi_araddr_reg[5]_10 (\axi_rdata[16]_i_4_n_0 ),
        .\axi_araddr_reg[5]_11 (\axi_rdata[8]_i_2_n_0 ),
        .\axi_araddr_reg[5]_12 (\axi_rdata_reg[8]_i_3_n_0 ),
        .\axi_araddr_reg[5]_13 (\axi_rdata[8]_i_4_n_0 ),
        .\axi_araddr_reg[5]_14 (\axi_rdata[3]_i_2_n_0 ),
        .\axi_araddr_reg[5]_15 (\axi_rdata_reg[3]_i_3_n_0 ),
        .\axi_araddr_reg[5]_16 (\axi_rdata[3]_i_4_n_0 ),
        .\axi_araddr_reg[5]_17 (\axi_rdata[2]_i_2_n_0 ),
        .\axi_araddr_reg[5]_18 (\axi_rdata_reg[2]_i_3_n_0 ),
        .\axi_araddr_reg[5]_19 (\axi_rdata[2]_i_4_n_0 ),
        .\axi_araddr_reg[5]_2 (\axi_rdata[1]_i_2_n_0 ),
        .\axi_araddr_reg[5]_20 (\axi_rdata[0]_i_2_n_0 ),
        .\axi_araddr_reg[5]_21 (\axi_rdata_reg[0]_i_3_n_0 ),
        .\axi_araddr_reg[5]_22 (\axi_rdata[0]_i_4_n_0 ),
        .\axi_araddr_reg[5]_3 (\axi_rdata_reg[1]_i_3_n_0 ),
        .\axi_araddr_reg[5]_4 (\axi_rdata[1]_i_4_n_0 ),
        .\axi_araddr_reg[5]_5 (\axi_rdata[24]_i_2_n_0 ),
        .\axi_araddr_reg[5]_6 (\axi_rdata_reg[24]_i_3_n_0 ),
        .\axi_araddr_reg[5]_7 (\axi_rdata[24]_i_4_n_0 ),
        .\axi_araddr_reg[5]_8 (\axi_rdata[16]_i_2_n_0 ),
        .\axi_araddr_reg[5]_9 (\axi_rdata_reg[16]_i_3_n_0 ),
        .\axi_araddr_reg[7] (axi_araddr[7:6]),
        .\axi_rdata_reg[0] (onsemi_vita_cam_core_inst_n_286),
        .\axi_rdata_reg[16] (onsemi_vita_cam_core_inst_n_282),
        .\axi_rdata_reg[1] (onsemi_vita_cam_core_inst_n_280),
        .\axi_rdata_reg[24] (onsemi_vita_cam_core_inst_n_281),
        .\axi_rdata_reg[2] (onsemi_vita_cam_core_inst_n_285),
        .\axi_rdata_reg[3] (onsemi_vita_cam_core_inst_n_284),
        .\axi_rdata_reg[8] (onsemi_vita_cam_core_inst_n_283),
        .\axi_rdata_reg[9] (onsemi_vita_cam_core_inst_n_279),
        .axi_rvalid_reg(\axi_rdata[31]_i_5_n_0 ),
        .clk(clk),
        .clk200(clk200),
        .framestart(host_decoder_frame_start),
        .fsync(fsync),
        .host_crc_status(host_crc_status),
        .host_iserdes_align_busy(host_iserdes_align_busy),
        .host_iserdes_clk_ready(host_iserdes_clk_ready),
        .host_iserdes_clk_status({host_iserdes_clk_status[8],host_iserdes_clk_status[0]}),
        .\host_triggen_cnt_trigger0high_reg[31] (host_triggen_cnt_trigger0high),
        .\host_triggen_cnt_trigger0low_reg[31] (host_triggen_cnt_trigger0low),
        .\host_triggen_cnt_trigger1high_reg[31] (host_triggen_cnt_trigger1high),
        .\host_triggen_cnt_trigger1low_reg[31] (host_triggen_cnt_trigger1low),
        .\host_triggen_cnt_trigger2high_reg[31] (host_triggen_cnt_trigger2high),
        .\host_triggen_cnt_trigger2low_reg[31] (host_triggen_cnt_trigger2low),
        .host_vita_reset(host_vita_reset),
        .io_vita_clk_out_n(io_vita_clk_out_n),
        .io_vita_clk_out_p(io_vita_clk_out_p),
        .io_vita_clk_pll(io_vita_clk_pll),
        .io_vita_data_n(io_vita_data_n),
        .io_vita_data_p(io_vita_data_p),
        .io_vita_reset_n(io_vita_reset_n),
        .io_vita_sync_n(io_vita_sync_n),
        .io_vita_sync_p(io_vita_sync_p),
        .io_vita_trigger(io_vita_trigger),
        .minusOp(\syncgen_l/minusOp ),
        .oe(oe),
        .reset(reset),
        .\slv_reg10_reg[25] ({host_decoder_code_le,\slv_reg10_reg_n_0_[9] ,\slv_reg10_reg_n_0_[8] ,\slv_reg10_reg_n_0_[7] ,\slv_reg10_reg_n_0_[6] ,\slv_reg10_reg_n_0_[5] ,\slv_reg10_reg_n_0_[4] ,\slv_reg10_reg_n_0_[3] ,\slv_reg10_reg_n_0_[2] ,\slv_reg10_reg_n_0_[1] ,\slv_reg10_reg_n_0_[0] }),
        .\slv_reg11_reg[9] ({\slv_reg11_reg_n_0_[9] ,\slv_reg11_reg_n_0_[8] ,\slv_reg11_reg_n_0_[7] ,\slv_reg11_reg_n_0_[6] ,\slv_reg11_reg_n_0_[5] ,\slv_reg11_reg_n_0_[4] ,\slv_reg11_reg_n_0_[3] ,\slv_reg11_reg_n_0_[2] ,\slv_reg11_reg_n_0_[1] ,\slv_reg11_reg_n_0_[0] }),
        .\slv_reg12_reg[25] ({host_decoder_code_img,\slv_reg12_reg_n_0_[9] ,\slv_reg12_reg_n_0_[8] ,\slv_reg12_reg_n_0_[7] ,\slv_reg12_reg_n_0_[6] ,\slv_reg12_reg_n_0_[5] ,\slv_reg12_reg_n_0_[4] ,\slv_reg12_reg_n_0_[3] ,\slv_reg12_reg_n_0_[2] ,\slv_reg12_reg_n_0_[1] ,\slv_reg12_reg_n_0_[0] }),
        .\slv_reg13_reg[25] (host_decoder_code_crc),
        .\slv_reg23_reg[0] (\slv_reg23_reg_n_0_[0] ),
        .\slv_reg24_reg[31] ({host_syncgen_hfporch,\slv_reg24_reg_n_0_[0] }),
        .\slv_reg25_reg[16] ({host_syncgen_hbporch[0],\slv_reg25_reg_n_0_[15] ,\slv_reg25_reg_n_0_[14] ,\slv_reg25_reg_n_0_[13] ,\slv_reg25_reg_n_0_[12] ,\slv_reg25_reg_n_0_[11] ,\slv_reg25_reg_n_0_[10] ,\slv_reg25_reg_n_0_[9] ,\slv_reg25_reg_n_0_[8] ,\slv_reg25_reg_n_0_[7] ,\slv_reg25_reg_n_0_[6] ,\slv_reg25_reg_n_0_[5] ,\slv_reg25_reg_n_0_[4] ,\slv_reg25_reg_n_0_[3] ,\slv_reg25_reg_n_0_[2] ,\slv_reg25_reg_n_0_[1] ,\slv_reg25_reg_n_0_[0] }),
        .\slv_reg25_reg[24] ({\HSyncState_s_reg[0]_i_26_n_4 ,\HSyncState_s_reg[0]_i_26_n_5 ,\HSyncState_s_reg[0]_i_26_n_6 ,\HSyncState_s_reg[0]_i_26_n_7 }),
        .\slv_reg25_reg[28] ({\HSyncState_s_reg[0]_i_25_n_4 ,\HSyncState_s_reg[0]_i_25_n_5 ,\HSyncState_s_reg[0]_i_25_n_6 ,\HSyncState_s_reg[0]_i_25_n_7 }),
        .\slv_reg25_reg[30] ({\HSyncState_s_reg[0]_i_24_n_5 ,\HSyncState_s_reg[0]_i_24_n_6 ,\HSyncState_s_reg[0]_i_24_n_7 }),
        .\slv_reg26_reg[0] ({VBlankA1_s_reg_i_26_n_4,VBlankA1_s_reg_i_26_n_5,VBlankA1_s_reg_i_26_n_6,VBlankA1_s_reg_i_26_n_7}),
        .\slv_reg26_reg[12] ({VBlankA1_s_reg_i_24_n_4,VBlankA1_s_reg_i_24_n_5,VBlankA1_s_reg_i_24_n_6,VBlankA1_s_reg_i_24_n_7}),
        .\slv_reg26_reg[14] ({VBlankA1_s_reg_i_23_n_5,VBlankA1_s_reg_i_23_n_6,VBlankA1_s_reg_i_23_n_7}),
        .\slv_reg26_reg[16] ({host_syncgen_vfporch[0],\slv_reg26_reg_n_0_[0] }),
        .\slv_reg26_reg[16]_0 ({\VSyncState_s_reg[1]_i_28_n_4 ,\VSyncState_s_reg[1]_i_28_n_5 ,\VSyncState_s_reg[1]_i_28_n_6 ,\VSyncState_s_reg[1]_i_28_n_7 }),
        .\slv_reg26_reg[24] ({\VSyncState_s_reg[1]_i_27_n_4 ,\VSyncState_s_reg[1]_i_27_n_5 ,\VSyncState_s_reg[1]_i_27_n_6 ,\VSyncState_s_reg[1]_i_27_n_7 }),
        .\slv_reg26_reg[28] ({\VSyncState_s_reg[1]_i_26_n_4 ,\VSyncState_s_reg[1]_i_26_n_5 ,\VSyncState_s_reg[1]_i_26_n_6 ,\VSyncState_s_reg[1]_i_26_n_7 }),
        .\slv_reg26_reg[30] ({\VSyncState_s_reg[1]_i_25_n_5 ,\VSyncState_s_reg[1]_i_25_n_6 ,\VSyncState_s_reg[1]_i_25_n_7 }),
        .\slv_reg26_reg[8] ({VBlankA1_s_reg_i_25_n_4,VBlankA1_s_reg_i_25_n_5,VBlankA1_s_reg_i_25_n_6,VBlankA1_s_reg_i_25_n_7}),
        .\slv_reg27_reg[0] ({\v_VSyncCount_s_reg[17]_i_30_n_4 ,\v_VSyncCount_s_reg[17]_i_30_n_5 ,\v_VSyncCount_s_reg[17]_i_30_n_6 ,\v_VSyncCount_s_reg[17]_i_30_n_7 }),
        .\slv_reg27_reg[12] ({\v_VSyncCount_s_reg[17]_i_28_n_4 ,\v_VSyncCount_s_reg[17]_i_28_n_5 ,\v_VSyncCount_s_reg[17]_i_28_n_6 ,\v_VSyncCount_s_reg[17]_i_28_n_7 }),
        .\slv_reg27_reg[13] ({\v_VSyncCount_s_reg[17]_i_27_n_6 ,\v_VSyncCount_s_reg[17]_i_27_n_7 }),
        .\slv_reg27_reg[15] ({\slv_reg27_reg_n_0_[15] ,\slv_reg27_reg_n_0_[0] }),
        .\slv_reg27_reg[8] ({\v_VSyncCount_s_reg[17]_i_29_n_4 ,\v_VSyncCount_s_reg[17]_i_29_n_5 ,\v_VSyncCount_s_reg[17]_i_29_n_6 ,\v_VSyncCount_s_reg[17]_i_29_n_7 }),
        .\slv_reg28_reg[1] (host_crc_initvalue),
        .\slv_reg30_reg[6] ({host_remapper_mode,\slv_reg30_reg_n_0_[1] ,\slv_reg30_reg_n_0_[0] }),
        .\slv_reg4_reg[0]_rep (\slv_reg4_reg[0]_rep_n_0 ),
        .\slv_reg4_reg[0]_rep__2 ({\slv_reg4_reg[0]_rep__2_n_0 ,\slv_reg4_reg[0]_rep__1_n_0 }),
        .\slv_reg4_reg[0]_rep__3 (\slv_reg4_reg[0]_rep__3_n_0 ),
        .\slv_reg4_reg[0]_rep__5 ({\slv_reg4_reg[0]_rep__5_n_0 ,\slv_reg4_reg[0]_rep__4_n_0 }),
        .\slv_reg4_reg[0]_rep__6 (\slv_reg4_reg[0]_rep__6_n_0 ),
        .\slv_reg55_reg[31] ({\slv_reg55_reg_n_0_[31] ,\slv_reg55_reg_n_0_[30] ,\slv_reg55_reg_n_0_[29] ,\slv_reg55_reg_n_0_[28] ,\slv_reg55_reg_n_0_[27] ,\slv_reg55_reg_n_0_[26] ,\slv_reg55_reg_n_0_[25] ,\slv_reg55_reg_n_0_[24] ,\slv_reg55_reg_n_0_[23] ,\slv_reg55_reg_n_0_[22] ,\slv_reg55_reg_n_0_[21] ,\slv_reg55_reg_n_0_[20] ,\slv_reg55_reg_n_0_[19] ,\slv_reg55_reg_n_0_[18] ,\slv_reg55_reg_n_0_[17] ,\slv_reg55_reg_n_0_[16] ,\slv_reg55_reg_n_0_[15] ,\slv_reg55_reg_n_0_[14] ,\slv_reg55_reg_n_0_[13] ,\slv_reg55_reg_n_0_[12] ,\slv_reg55_reg_n_0_[11] ,\slv_reg55_reg_n_0_[10] ,\slv_reg55_reg_n_0_[9] ,\slv_reg55_reg_n_0_[8] ,\slv_reg55_reg_n_0_[7] ,\slv_reg55_reg_n_0_[6] ,\slv_reg55_reg_n_0_[5] ,\slv_reg55_reg_n_0_[4] ,\slv_reg55_reg_n_0_[3] ,\slv_reg55_reg_n_0_[2] ,\slv_reg55_reg_n_0_[1] ,\slv_reg55_reg_n_0_[0] }),
        .\slv_reg56_reg[30] ({host_triggen_gen_polarity,host_triggen_ext_polarity,host_triggen_readouttrigger,host_triggen_sync2readout,\slv_reg56_reg_n_0_[2] ,\slv_reg56_reg_n_0_[1] ,\slv_reg56_reg_n_0_[0] }),
        .\slv_reg57_reg[31] ({\slv_reg57_reg_n_0_[31] ,\slv_reg57_reg_n_0_[30] ,\slv_reg57_reg_n_0_[29] ,\slv_reg57_reg_n_0_[28] ,\slv_reg57_reg_n_0_[27] ,\slv_reg57_reg_n_0_[26] ,\slv_reg57_reg_n_0_[25] ,\slv_reg57_reg_n_0_[24] ,\slv_reg57_reg_n_0_[23] ,\slv_reg57_reg_n_0_[22] ,\slv_reg57_reg_n_0_[21] ,\slv_reg57_reg_n_0_[20] ,\slv_reg57_reg_n_0_[19] ,\slv_reg57_reg_n_0_[18] ,\slv_reg57_reg_n_0_[17] ,\slv_reg57_reg_n_0_[16] ,\slv_reg57_reg_n_0_[15] ,\slv_reg57_reg_n_0_[14] ,\slv_reg57_reg_n_0_[13] ,\slv_reg57_reg_n_0_[12] ,\slv_reg57_reg_n_0_[11] ,\slv_reg57_reg_n_0_[10] ,\slv_reg57_reg_n_0_[9] ,\slv_reg57_reg_n_0_[8] ,\slv_reg57_reg_n_0_[7] ,\slv_reg57_reg_n_0_[6] ,\slv_reg57_reg_n_0_[5] ,\slv_reg57_reg_n_0_[4] ,\slv_reg57_reg_n_0_[3] ,\slv_reg57_reg_n_0_[2] ,\slv_reg57_reg_n_0_[1] ,\slv_reg57_reg_n_0_[0] }),
        .\slv_reg5_reg[9] ({\slv_reg5_reg_n_0_[9] ,\slv_reg5_reg_n_0_[8] ,\slv_reg5_reg_n_0_[7] ,\slv_reg5_reg_n_0_[6] ,\slv_reg5_reg_n_0_[5] ,\slv_reg5_reg_n_0_[4] ,\slv_reg5_reg_n_0_[3] ,\slv_reg5_reg_n_0_[2] ,\slv_reg5_reg_n_0_[1] ,\slv_reg5_reg_n_0_[0] }),
        .\slv_reg6_reg[9] ({\slv_reg6_reg_n_0_[9] ,\slv_reg6_reg_n_0_[8] ,\slv_reg6_reg_n_0_[7] ,\slv_reg6_reg_n_0_[6] ,\slv_reg6_reg_n_0_[5] ,\slv_reg6_reg_n_0_[4] ,\slv_reg6_reg_n_0_[3] ,\slv_reg6_reg_n_0_[2] ,\slv_reg6_reg_n_0_[1] ,\slv_reg6_reg_n_0_[0] }),
        .\slv_reg8_reg[0]_rep (\slv_reg8_reg[0]_rep_n_0 ),
        .\slv_reg8_reg[0]_rep__0 (\slv_reg8_reg[0]_rep__0_n_0 ),
        .\slv_reg8_reg[0]_rep__1 (\slv_reg8_reg[0]_rep__1_n_0 ),
        .\slv_reg8_reg[0]_rep__2 (\slv_reg8_reg[0]_rep__2_n_0 ),
        .\slv_reg8_reg[1] ({host_decoder_enable,\slv_reg8_reg_n_0_[0] }),
        .\slv_reg9_reg[31] ({\slv_reg9_reg_n_0_[31] ,\slv_reg9_reg_n_0_[30] ,\slv_reg9_reg_n_0_[29] ,\slv_reg9_reg_n_0_[28] ,\slv_reg9_reg_n_0_[27] ,\slv_reg9_reg_n_0_[26] ,\slv_reg9_reg_n_0_[25] ,\slv_reg9_reg_n_0_[24] ,\slv_reg9_reg_n_0_[23] ,\slv_reg9_reg_n_0_[22] ,\slv_reg9_reg_n_0_[21] ,\slv_reg9_reg_n_0_[20] ,\slv_reg9_reg_n_0_[19] ,\slv_reg9_reg_n_0_[18] ,\slv_reg9_reg_n_0_[17] ,\slv_reg9_reg_n_0_[16] ,\slv_reg9_reg_n_0_[15] ,\slv_reg9_reg_n_0_[14] ,\slv_reg9_reg_n_0_[13] ,\slv_reg9_reg_n_0_[12] ,\slv_reg9_reg_n_0_[11] ,\slv_reg9_reg_n_0_[10] ,\slv_reg9_reg_n_0_[9] ,\slv_reg9_reg_n_0_[8] ,\slv_reg9_reg_n_0_[7] ,\slv_reg9_reg_n_0_[6] ,\slv_reg9_reg_n_0_[5] ,\slv_reg9_reg_n_0_[4] ,\slv_reg9_reg_n_0_[3] ,\slv_reg9_reg_n_0_[2] ,\slv_reg9_reg_n_0_[1] ,\slv_reg9_reg_n_0_[0] }),
        .trigger1(trigger1),
        .video_active_video(video_active_video),
        .video_data(video_data),
        .video_hblank(video_hblank),
        .video_hsync(video_hsync),
        .video_vblank(video_vblank),
        .video_vsync(video_vsync),
        .vita_clk(vita_clk));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg10[15]_i_1 
       (.I0(\slv_reg8[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg10[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg10[23]_i_1 
       (.I0(\slv_reg8[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg10[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg10[31]_i_1 
       (.I0(\slv_reg8[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg10[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg10[7]_i_1 
       (.I0(\slv_reg8[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg10[7]_i_1_n_0 ));
  FDRE \slv_reg10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg10_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg10_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg10_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg10_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg10_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg10_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg10_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_decoder_code_le[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(host_decoder_code_le[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(host_decoder_code_le[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(host_decoder_code_le[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg10_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(host_decoder_code_le[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(host_decoder_code_le[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(host_decoder_code_le[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(host_decoder_code_le[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_decoder_code_le[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(host_decoder_code_le[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg10_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg10_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg10_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg10_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg10_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg10_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg10_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg10_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg10_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg10_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg10_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg10_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg10_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg10_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg11[15]_i_1 
       (.I0(\slv_reg8[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg11[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg11[23]_i_1 
       (.I0(\slv_reg8[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg11[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg11[31]_i_1 
       (.I0(\slv_reg8[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg11[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg11[7]_i_1 
       (.I0(\slv_reg8[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg11[7]_i_1_n_0 ));
  FDRE \slv_reg11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg11_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg11_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg11_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg11_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg11_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg11_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg11_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_decoder_code_fe[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(host_decoder_code_fe[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(host_decoder_code_fe[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(host_decoder_code_fe[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg11_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(host_decoder_code_fe[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(host_decoder_code_fe[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(host_decoder_code_fe[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(host_decoder_code_fe[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_decoder_code_fe[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(host_decoder_code_fe[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg11_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg11_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg11_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg11_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg11_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg11_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg11_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg11_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg11_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg11_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg11_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg11_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg11_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg11_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg12[15]_i_1 
       (.I0(\slv_reg8[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg12[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg12[23]_i_1 
       (.I0(\slv_reg8[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg12[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg12[31]_i_1 
       (.I0(\slv_reg8[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg12[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg12[7]_i_1 
       (.I0(\slv_reg8[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg12[7]_i_1_n_0 ));
  FDRE \slv_reg12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg12_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg12_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg12_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg12_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg12_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg12_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg12_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_decoder_code_img[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(host_decoder_code_img[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(host_decoder_code_img[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(host_decoder_code_img[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg12_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(host_decoder_code_img[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(host_decoder_code_img[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(host_decoder_code_img[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(host_decoder_code_img[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_decoder_code_img[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(host_decoder_code_img[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg12_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg12_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg12_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg12_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg12_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg12_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg12_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg12_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg12_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg12_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg12_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg12_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg12_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg12_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg13[15]_i_1 
       (.I0(\slv_reg8[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg13[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg13[23]_i_1 
       (.I0(\slv_reg8[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg13[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg13[31]_i_1 
       (.I0(\slv_reg8[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg13[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg13[7]_i_1 
       (.I0(\slv_reg8[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg13[7]_i_1_n_0 ));
  FDRE \slv_reg13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg13_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg13_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg13_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg13_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg13_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg13_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg13_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_decoder_code_crc[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(host_decoder_code_crc[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(host_decoder_code_crc[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(host_decoder_code_crc[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg13_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(host_decoder_code_crc[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(host_decoder_code_crc[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(host_decoder_code_crc[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(host_decoder_code_crc[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_decoder_code_crc[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(host_decoder_code_crc[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg13_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg13_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg13_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg13_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg13_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg13_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg13_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg13_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg13_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg13_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg13_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg13_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg13_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg13_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[0]),
        .Q(slv_reg14_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[10]),
        .Q(slv_reg14_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[11]),
        .Q(slv_reg14_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[12]),
        .Q(slv_reg14_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[13]),
        .Q(slv_reg14_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[14]),
        .Q(slv_reg14_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[15]),
        .Q(slv_reg14_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[16]),
        .Q(slv_reg14_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[17]),
        .Q(slv_reg14_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[18]),
        .Q(slv_reg14_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[19]),
        .Q(slv_reg14_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[1]),
        .Q(slv_reg14_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[20]),
        .Q(slv_reg14_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[21]),
        .Q(slv_reg14_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[22]),
        .Q(slv_reg14_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[23]),
        .Q(slv_reg14_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[24]),
        .Q(slv_reg14_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[25]),
        .Q(slv_reg14_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[26]),
        .Q(slv_reg14_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[27]),
        .Q(slv_reg14_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[28]),
        .Q(slv_reg14_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[29]),
        .Q(slv_reg14_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[2]),
        .Q(slv_reg14_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[30]),
        .Q(slv_reg14_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[31]),
        .Q(slv_reg14_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[3]),
        .Q(slv_reg14_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[4]),
        .Q(slv_reg14_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[5]),
        .Q(slv_reg14_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[6]),
        .Q(slv_reg14_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[7]),
        .Q(slv_reg14_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[8]),
        .Q(slv_reg14_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg14_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_lines[9]),
        .Q(slv_reg14_r1[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[0]),
        .Q(slv_reg15_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[10]),
        .Q(slv_reg15_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[11]),
        .Q(slv_reg15_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[12]),
        .Q(slv_reg15_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[13]),
        .Q(slv_reg15_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[14]),
        .Q(slv_reg15_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[15]),
        .Q(slv_reg15_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[16]),
        .Q(slv_reg15_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[17]),
        .Q(slv_reg15_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[18]),
        .Q(slv_reg15_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[19]),
        .Q(slv_reg15_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[1]),
        .Q(slv_reg15_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[20]),
        .Q(slv_reg15_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[21]),
        .Q(slv_reg15_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[22]),
        .Q(slv_reg15_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[23]),
        .Q(slv_reg15_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[24]),
        .Q(slv_reg15_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[25]),
        .Q(slv_reg15_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[26]),
        .Q(slv_reg15_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[27]),
        .Q(slv_reg15_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[28]),
        .Q(slv_reg15_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[29]),
        .Q(slv_reg15_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[2]),
        .Q(slv_reg15_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[30]),
        .Q(slv_reg15_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[31]),
        .Q(slv_reg15_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[3]),
        .Q(slv_reg15_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[4]),
        .Q(slv_reg15_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[5]),
        .Q(slv_reg15_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[6]),
        .Q(slv_reg15_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[7]),
        .Q(slv_reg15_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[8]),
        .Q(slv_reg15_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg15_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_lines[9]),
        .Q(slv_reg15_r1[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[0]),
        .Q(slv_reg16_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[10]),
        .Q(slv_reg16_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[11]),
        .Q(slv_reg16_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[12]),
        .Q(slv_reg16_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[13]),
        .Q(slv_reg16_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[14]),
        .Q(slv_reg16_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[15]),
        .Q(slv_reg16_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[16]),
        .Q(slv_reg16_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[17]),
        .Q(slv_reg16_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[18]),
        .Q(slv_reg16_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[19]),
        .Q(slv_reg16_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[1]),
        .Q(slv_reg16_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[20]),
        .Q(slv_reg16_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[21]),
        .Q(slv_reg16_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[22]),
        .Q(slv_reg16_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[23]),
        .Q(slv_reg16_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[24]),
        .Q(slv_reg16_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[25]),
        .Q(slv_reg16_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[26]),
        .Q(slv_reg16_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[27]),
        .Q(slv_reg16_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[28]),
        .Q(slv_reg16_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[29]),
        .Q(slv_reg16_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[2]),
        .Q(slv_reg16_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[30]),
        .Q(slv_reg16_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[31]),
        .Q(slv_reg16_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[3]),
        .Q(slv_reg16_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[4]),
        .Q(slv_reg16_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[5]),
        .Q(slv_reg16_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[6]),
        .Q(slv_reg16_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[7]),
        .Q(slv_reg16_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[8]),
        .Q(slv_reg16_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg16_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_black_pixels[9]),
        .Q(slv_reg16_r1[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[0]),
        .Q(slv_reg17_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[10]),
        .Q(slv_reg17_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[11]),
        .Q(slv_reg17_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[12]),
        .Q(slv_reg17_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[13]),
        .Q(slv_reg17_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[14]),
        .Q(slv_reg17_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[15]),
        .Q(slv_reg17_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[16]),
        .Q(slv_reg17_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[17]),
        .Q(slv_reg17_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[18]),
        .Q(slv_reg17_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[19]),
        .Q(slv_reg17_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[1]),
        .Q(slv_reg17_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[20]),
        .Q(slv_reg17_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[21]),
        .Q(slv_reg17_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[22]),
        .Q(slv_reg17_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[23]),
        .Q(slv_reg17_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[24]),
        .Q(slv_reg17_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[25]),
        .Q(slv_reg17_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[26]),
        .Q(slv_reg17_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[27]),
        .Q(slv_reg17_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[28]),
        .Q(slv_reg17_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[29]),
        .Q(slv_reg17_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[2]),
        .Q(slv_reg17_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[30]),
        .Q(slv_reg17_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[31]),
        .Q(slv_reg17_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[3]),
        .Q(slv_reg17_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[4]),
        .Q(slv_reg17_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[5]),
        .Q(slv_reg17_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[6]),
        .Q(slv_reg17_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[7]),
        .Q(slv_reg17_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[8]),
        .Q(slv_reg17_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg17_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_image_pixels[9]),
        .Q(slv_reg17_r1[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[0]),
        .Q(slv_reg18_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[10]),
        .Q(slv_reg18_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[11]),
        .Q(slv_reg18_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[12]),
        .Q(slv_reg18_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[13]),
        .Q(slv_reg18_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[14]),
        .Q(slv_reg18_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[15]),
        .Q(slv_reg18_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[16]),
        .Q(slv_reg18_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[17]),
        .Q(slv_reg18_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[18]),
        .Q(slv_reg18_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[19]),
        .Q(slv_reg18_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[1]),
        .Q(slv_reg18_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[20]),
        .Q(slv_reg18_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[21]),
        .Q(slv_reg18_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[22]),
        .Q(slv_reg18_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[23]),
        .Q(slv_reg18_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[24]),
        .Q(slv_reg18_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[25]),
        .Q(slv_reg18_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[26]),
        .Q(slv_reg18_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[27]),
        .Q(slv_reg18_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[28]),
        .Q(slv_reg18_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[29]),
        .Q(slv_reg18_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[2]),
        .Q(slv_reg18_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[30]),
        .Q(slv_reg18_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[31]),
        .Q(slv_reg18_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[3]),
        .Q(slv_reg18_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[4]),
        .Q(slv_reg18_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[5]),
        .Q(slv_reg18_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[6]),
        .Q(slv_reg18_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[7]),
        .Q(slv_reg18_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[8]),
        .Q(slv_reg18_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg18_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_frames[9]),
        .Q(slv_reg18_r1[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[0]),
        .Q(slv_reg19_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[10]),
        .Q(slv_reg19_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[11]),
        .Q(slv_reg19_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[12]),
        .Q(slv_reg19_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[13]),
        .Q(slv_reg19_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[14]),
        .Q(slv_reg19_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[15]),
        .Q(slv_reg19_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[16]),
        .Q(slv_reg19_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[17]),
        .Q(slv_reg19_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[18]),
        .Q(slv_reg19_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[19]),
        .Q(slv_reg19_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[1]),
        .Q(slv_reg19_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[20]),
        .Q(slv_reg19_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[21]),
        .Q(slv_reg19_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[22]),
        .Q(slv_reg19_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[23]),
        .Q(slv_reg19_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[24]),
        .Q(slv_reg19_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[25]),
        .Q(slv_reg19_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[26]),
        .Q(slv_reg19_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[27]),
        .Q(slv_reg19_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[28]),
        .Q(slv_reg19_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[29]),
        .Q(slv_reg19_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[2]),
        .Q(slv_reg19_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[30]),
        .Q(slv_reg19_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[31]),
        .Q(slv_reg19_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[3]),
        .Q(slv_reg19_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[4]),
        .Q(slv_reg19_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[5]),
        .Q(slv_reg19_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[6]),
        .Q(slv_reg19_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[7]),
        .Q(slv_reg19_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[8]),
        .Q(slv_reg19_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg19_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_windows[9]),
        .Q(slv_reg19_r1[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[0]),
        .Q(slv_reg20_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[10]),
        .Q(slv_reg20_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[11]),
        .Q(slv_reg20_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[12]),
        .Q(slv_reg20_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[13]),
        .Q(slv_reg20_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[14]),
        .Q(slv_reg20_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[15]),
        .Q(slv_reg20_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[16]),
        .Q(slv_reg20_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[17]),
        .Q(slv_reg20_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[18]),
        .Q(slv_reg20_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[19]),
        .Q(slv_reg20_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[1]),
        .Q(slv_reg20_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[20]),
        .Q(slv_reg20_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[21]),
        .Q(slv_reg20_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[22]),
        .Q(slv_reg20_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[23]),
        .Q(slv_reg20_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[24]),
        .Q(slv_reg20_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[25]),
        .Q(slv_reg20_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[26]),
        .Q(slv_reg20_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[27]),
        .Q(slv_reg20_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[28]),
        .Q(slv_reg20_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[29]),
        .Q(slv_reg20_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[2]),
        .Q(slv_reg20_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[30]),
        .Q(slv_reg20_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[31]),
        .Q(slv_reg20_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[3]),
        .Q(slv_reg20_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[4]),
        .Q(slv_reg20_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[5]),
        .Q(slv_reg20_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[6]),
        .Q(slv_reg20_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[7]),
        .Q(slv_reg20_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[8]),
        .Q(slv_reg20_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg20_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_clocks[9]),
        .Q(slv_reg20_r1[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[0]),
        .Q(slv_reg21_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[10]),
        .Q(slv_reg21_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[11]),
        .Q(slv_reg21_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[12]),
        .Q(slv_reg21_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[13]),
        .Q(slv_reg21_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[14]),
        .Q(slv_reg21_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[15]),
        .Q(slv_reg21_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[16]),
        .Q(slv_reg21_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[17]),
        .Q(slv_reg21_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[18]),
        .Q(slv_reg21_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[19]),
        .Q(slv_reg21_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[1]),
        .Q(slv_reg21_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[20]),
        .Q(slv_reg21_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[21]),
        .Q(slv_reg21_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[22]),
        .Q(slv_reg21_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[23]),
        .Q(slv_reg21_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[24]),
        .Q(slv_reg21_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[25]),
        .Q(slv_reg21_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[26]),
        .Q(slv_reg21_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[27]),
        .Q(slv_reg21_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[28]),
        .Q(slv_reg21_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[29]),
        .Q(slv_reg21_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[2]),
        .Q(slv_reg21_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[30]),
        .Q(slv_reg21_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[31]),
        .Q(slv_reg21_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[3]),
        .Q(slv_reg21_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[4]),
        .Q(slv_reg21_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[5]),
        .Q(slv_reg21_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[6]),
        .Q(slv_reg21_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[7]),
        .Q(slv_reg21_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[8]),
        .Q(slv_reg21_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg21_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_start_lines[9]),
        .Q(slv_reg21_r1[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[0]),
        .Q(slv_reg22_r1[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[10]),
        .Q(slv_reg22_r1[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[11]),
        .Q(slv_reg22_r1[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[12]),
        .Q(slv_reg22_r1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[13]),
        .Q(slv_reg22_r1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[14]),
        .Q(slv_reg22_r1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[15]),
        .Q(slv_reg22_r1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[16]),
        .Q(slv_reg22_r1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[17]),
        .Q(slv_reg22_r1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[18]),
        .Q(slv_reg22_r1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[19]),
        .Q(slv_reg22_r1[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[1]),
        .Q(slv_reg22_r1[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[20]),
        .Q(slv_reg22_r1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[21]),
        .Q(slv_reg22_r1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[22]),
        .Q(slv_reg22_r1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[23]),
        .Q(slv_reg22_r1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[24]),
        .Q(slv_reg22_r1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[25]),
        .Q(slv_reg22_r1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[26]),
        .Q(slv_reg22_r1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[27]),
        .Q(slv_reg22_r1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[28]),
        .Q(slv_reg22_r1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[29]),
        .Q(slv_reg22_r1[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[2]),
        .Q(slv_reg22_r1[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[30]),
        .Q(slv_reg22_r1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[31]),
        .Q(slv_reg22_r1[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[3]),
        .Q(slv_reg22_r1[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[4]),
        .Q(slv_reg22_r1[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[5]),
        .Q(slv_reg22_r1[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[6]),
        .Q(slv_reg22_r1[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[7]),
        .Q(slv_reg22_r1[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[8]),
        .Q(slv_reg22_r1[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg22_r1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(host_decoder_frame_start),
        .D(host_decoder_cnt_end_lines[9]),
        .Q(slv_reg22_r1[9]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg23[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_2_n_0 ),
        .I4(\slv_reg23[31]_i_3_n_0 ),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg23[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg23[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_2_n_0 ),
        .I4(\slv_reg23[31]_i_3_n_0 ),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg23[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg23[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_2_n_0 ),
        .I4(\slv_reg23[31]_i_3_n_0 ),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg23[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \slv_reg23[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .O(\slv_reg23[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg23[31]_i_3 
       (.I0(s00_axi_awready),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_wready),
        .O(\slv_reg23[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg23[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_2_n_0 ),
        .I4(\slv_reg23[31]_i_3_n_0 ),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg23[7]_i_1_n_0 ));
  FDRE \slv_reg23_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg23_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg23_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg23_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg23_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg23_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg23_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg23_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg23_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg23_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg23_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg23_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg23_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg23_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg23_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg23_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg23_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg23_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg23_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg23_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg23_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg23_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg23_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg23_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg23_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg23_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg23_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg23_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg23_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg23_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg23_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg23_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg23_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg23_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg24[15]_i_1 
       (.I0(\slv_reg24[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg24[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \slv_reg24[15]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg24[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg24[23]_i_1 
       (.I0(\slv_reg24[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg24[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \slv_reg24[23]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg24[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg24[31]_i_1 
       (.I0(\slv_reg24[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg24[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \slv_reg24[31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg24[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg24[7]_i_1 
       (.I0(\slv_reg24[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg24[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \slv_reg24[7]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg24[7]_i_2_n_0 ));
  FDRE \slv_reg24_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg24_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg24_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg24_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg24_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg24_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg24_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg24_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_syncgen_hfporch[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(host_syncgen_hfporch[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(host_syncgen_hfporch[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(host_syncgen_hfporch[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg24_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(host_syncgen_hfporch[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(host_syncgen_hfporch[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(host_syncgen_hfporch[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(host_syncgen_hfporch[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_syncgen_hfporch[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(host_syncgen_hfporch[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(host_syncgen_hfporch[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(host_syncgen_hfporch[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(host_syncgen_hfporch[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(host_syncgen_hfporch[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg24_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(host_syncgen_hfporch[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(host_syncgen_hfporch[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg24_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg24_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg24_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg24_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg24_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg24_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg24_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg24_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg25[15]_i_1 
       (.I0(\slv_reg24[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg25[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg25[23]_i_1 
       (.I0(\slv_reg24[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg25[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg25[31]_i_1 
       (.I0(\slv_reg24[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg25[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg25[7]_i_1 
       (.I0(\slv_reg24[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg25[7]_i_1_n_0 ));
  FDRE \slv_reg25_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg25_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg25_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg25_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg25_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg25_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg25_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg25_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_syncgen_hbporch[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(host_syncgen_hbporch[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(host_syncgen_hbporch[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(host_syncgen_hbporch[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg25_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(host_syncgen_hbporch[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(host_syncgen_hbporch[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(host_syncgen_hbporch[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(host_syncgen_hbporch[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_syncgen_hbporch[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(host_syncgen_hbporch[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(host_syncgen_hbporch[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(host_syncgen_hbporch[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(host_syncgen_hbporch[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(host_syncgen_hbporch[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg25_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(host_syncgen_hbporch[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(host_syncgen_hbporch[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg25_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg25_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg25_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg25_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg25_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg25_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg25_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg25_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg26[15]_i_1 
       (.I0(\slv_reg24[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg26[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg26[23]_i_1 
       (.I0(\slv_reg24[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg26[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg26[31]_i_1 
       (.I0(\slv_reg24[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg26[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg26[7]_i_1 
       (.I0(\slv_reg24[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg26[7]_i_1_n_0 ));
  FDRE \slv_reg26_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg26_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg26_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg26_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg26_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg26_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg26_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg26_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_syncgen_vfporch[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(host_syncgen_vfporch[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(host_syncgen_vfporch[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(host_syncgen_vfporch[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg26_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(host_syncgen_vfporch[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(host_syncgen_vfporch[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(host_syncgen_vfporch[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(host_syncgen_vfporch[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_syncgen_vfporch[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(host_syncgen_vfporch[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(host_syncgen_vfporch[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(host_syncgen_vfporch[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(host_syncgen_vfporch[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(host_syncgen_vfporch[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg26_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(host_syncgen_vfporch[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(host_syncgen_vfporch[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg26_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg26_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg26_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg26_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg26_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg26_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg26_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg26_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg27[15]_i_1 
       (.I0(\slv_reg24[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg27[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg27[23]_i_1 
       (.I0(\slv_reg24[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg27[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg27[31]_i_1 
       (.I0(\slv_reg24[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg27[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg27[7]_i_1 
       (.I0(\slv_reg24[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg27[7]_i_1_n_0 ));
  FDRE \slv_reg27_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg27_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg27_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg27_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg27_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg27_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg27_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg27_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_syncgen_vbporch[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(host_syncgen_vbporch[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(host_syncgen_vbporch[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(host_syncgen_vbporch[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg27_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(host_syncgen_vbporch[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(host_syncgen_vbporch[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(host_syncgen_vbporch[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(host_syncgen_vbporch[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_syncgen_vbporch[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(host_syncgen_vbporch[9]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(host_syncgen_vbporch[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(host_syncgen_vbporch[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(host_syncgen_vbporch[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(host_syncgen_vbporch[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg27_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(host_syncgen_vbporch[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(host_syncgen_vbporch[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg27_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg27_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg27_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg27_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg27_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg27_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg27_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg27_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg28[15]_i_1 
       (.I0(\slv_reg24[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg28[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg28[23]_i_1 
       (.I0(\slv_reg24[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg28[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg28[31]_i_1 
       (.I0(\slv_reg24[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg28[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg28[7]_i_1 
       (.I0(\slv_reg24[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg28[7]_i_1_n_0 ));
  FDRE \slv_reg28_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg28_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg28_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg28_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg28_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg28_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg28_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg28_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg28_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg28_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg28_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg28_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(host_crc_initvalue),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg28_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg28_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg28_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg28_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg28_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg28_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg28_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg28_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg28_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg28_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg28_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg28_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg28_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg28_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg28_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg28_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg28_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg28_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg28_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg28_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg28_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg30[15]_i_1 
       (.I0(\slv_reg24[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg30[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg30[23]_i_1 
       (.I0(\slv_reg24[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg30[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg30[31]_i_1 
       (.I0(\slv_reg24[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg30[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg30[7]_i_1 
       (.I0(\slv_reg24[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg30[7]_i_1_n_0 ));
  FDRE \slv_reg30_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg30_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg30_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg30_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg30_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg30_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg30_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg30_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg30_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg30_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg30_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg30_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg30_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg30_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg30_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg30_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg30_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg30_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg30_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg30_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg30_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg30_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg30_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg30_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg30_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg30_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg30_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(host_remapper_mode[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(host_remapper_mode[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(host_remapper_mode[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg30_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg30_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg30_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg30_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg31[15]_i_1 
       (.I0(\slv_reg24[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg31[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg31[23]_i_1 
       (.I0(\slv_reg24[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg31[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg31[31]_i_1 
       (.I0(\slv_reg24[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg31[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg31[7]_i_1 
       (.I0(\slv_reg24[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg31[7]_i_1_n_0 ));
  FDRE \slv_reg31_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg31_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg31_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg31_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg31_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg31_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg31_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg31_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg31_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg31_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg31_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg31_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg31_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg31_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg31_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg31_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg31_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg31_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg31_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg31_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg31_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg31_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg31_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg31_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg31_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg31_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg31_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg31_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg31_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg31_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg31_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg31_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg31_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg31_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \slv_reg3[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(s00_axi_wstrb[0]),
        .I2(\slv_reg3[0]_i_2_n_0 ),
        .I3(\slv_reg3[0]_i_3_n_0 ),
        .I4(\slv_reg3_reg_n_0_[0] ),
        .O(\slv_reg3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_reg3[0]_i_2 
       (.I0(\slv_reg23[31]_i_3_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .O(\slv_reg3[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \slv_reg3[0]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .O(\slv_reg3[0]_i_3_n_0 ));
  FDRE \slv_reg3_r1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(host_vita_reset),
        .Q(slv_reg3_r1),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\slv_reg3[0]_i_1_n_0 ),
        .Q(\slv_reg3_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \slv_reg4[3]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(\slv_reg3[0]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\slv_reg4[3]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[0]_rep_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[0]_rep__0_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[0]_rep__1_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0]_rep__2 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[0]_rep__2_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0]_rep__3 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[0]_rep__3_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0]_rep__4 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[0]_rep__4_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0]_rep__5 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[0]_rep__5_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg4_reg[0]" *) 
  FDRE \slv_reg4_reg[0]_rep__6 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[0]_rep__6_n_0 ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(host_iserdes_auto_align),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(host_iserdes_align_start),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[3]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(host_iserdes_fifo_enable),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg55[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_2_n_0 ),
        .I4(\slv_reg23[31]_i_3_n_0 ),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg55[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg55[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_2_n_0 ),
        .I4(\slv_reg23[31]_i_3_n_0 ),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg55[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg55[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_2_n_0 ),
        .I4(\slv_reg23[31]_i_3_n_0 ),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg55[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg55[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_2_n_0 ),
        .I4(\slv_reg23[31]_i_3_n_0 ),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg55[7]_i_1_n_0 ));
  FDRE \slv_reg55_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg55_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg55_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg55_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg55_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg55_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg55_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg55_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg55_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg55_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg55_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg55_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg55_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg55_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg55_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg55_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg55_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg55_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg55_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg55_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg55_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg55_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg55_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg55_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg55_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg55_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg55_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg55_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg55_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg55_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg55_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg55_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg55_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg55[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg55_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg56[15]_i_1 
       (.I0(\slv_reg56[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg56[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_reg56[15]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg56[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg56[23]_i_1 
       (.I0(\slv_reg56[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg56[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_reg56[23]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg56[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg56[31]_i_1 
       (.I0(\slv_reg56[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg56[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_reg56[31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg56[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg56[7]_i_1 
       (.I0(\slv_reg56[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg56[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_reg56[7]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg56[7]_i_2_n_0 ));
  FDRE \slv_reg56_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg56_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg56_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg56_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg56_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg56_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg56_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg56_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(host_triggen_ext_polarity),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg56_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg56_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg56_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg56_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg56_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg56_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg56_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg56_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(host_triggen_cnt_update),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg56_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg56_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg56_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(host_triggen_gen_polarity[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(host_triggen_gen_polarity[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg56_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(host_triggen_gen_polarity[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg56_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg56_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(host_triggen_sync2readout[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(host_triggen_sync2readout[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(host_triggen_sync2readout[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg56_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(host_triggen_readouttrigger),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg56_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg56[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg56_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg57[15]_i_1 
       (.I0(\slv_reg56[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg57[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg57[23]_i_1 
       (.I0(\slv_reg56[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg57[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg57[31]_i_1 
       (.I0(\slv_reg56[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg57[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg57[7]_i_1 
       (.I0(\slv_reg56[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg57[7]_i_1_n_0 ));
  FDRE \slv_reg57_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg57_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg57_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg57_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg57_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg57_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg57_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg57_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg57_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg57_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg57_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg57_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg57_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg57_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg57_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg57_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg57_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg57_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg57_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg57_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg57_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg57_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg57_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg57_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg57_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg57_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg57_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg57_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg57_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg57_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg57_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg57_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg57_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg57[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg57_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg58[15]_i_1 
       (.I0(\slv_reg56[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg58[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg58[23]_i_1 
       (.I0(\slv_reg56[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg58[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg58[31]_i_1 
       (.I0(\slv_reg56[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg58[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg58[7]_i_1 
       (.I0(\slv_reg56[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg58[7]_i_1_n_0 ));
  FDRE \slv_reg58_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg58_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg58_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg58_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg58_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg58_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg58_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg58_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg58_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg58_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg58_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg58_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg58_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg58_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg58_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg58_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg58_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg58_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg58_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg58_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg58_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg58_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg58_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg58_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg58_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg58_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg58_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg58_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg58_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg58_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg58_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg58_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg58_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg58[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg58_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg59[15]_i_1 
       (.I0(\slv_reg56[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg59[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg59[23]_i_1 
       (.I0(\slv_reg56[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg59[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg59[31]_i_1 
       (.I0(\slv_reg56[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg59[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg59[7]_i_1 
       (.I0(\slv_reg56[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg59[7]_i_1_n_0 ));
  FDRE \slv_reg59_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg59_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg59_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg59_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg59_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg59_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg59_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg59_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg59_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg59_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg59_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg59_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg59_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg59_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg59_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg59_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg59_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg59_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg59_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg59_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg59_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg59_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg59_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg59_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg59_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg59_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg59_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg59_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg59_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg59_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg59_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg59_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg59_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg59[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg59_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[15]_i_1 
       (.I0(s00_axi_wstrb[1]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[23]_i_1 
       (.I0(s00_axi_wstrb[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[31]_i_1 
       (.I0(s00_axi_wstrb[3]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \slv_reg5[7]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(\slv_reg3[0]_i_2_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg5_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg5_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg5_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg5_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg5_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg5_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg5_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg5_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg5_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg5_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg5_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg5_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg5_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg5_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg5_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg5_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg5_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg5_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg5_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg5_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg5_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg5_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg5_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg5_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg5_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg5_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg5_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg5_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg5_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg5_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg5_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg5_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg60[15]_i_1 
       (.I0(\slv_reg56[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg60[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg60[23]_i_1 
       (.I0(\slv_reg56[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg60[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg60[31]_i_1 
       (.I0(\slv_reg56[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg60[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg60[7]_i_1 
       (.I0(\slv_reg56[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg60[7]_i_1_n_0 ));
  FDRE \slv_reg60_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg60_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg60_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg60_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg60_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg60_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg60_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg60_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg60_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg60_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg60_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg60_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg60_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg60_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg60_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg60_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg60_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg60_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg60_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg60_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg60_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg60_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg60_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg60_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg60_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg60_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg60_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg60_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg60_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg60_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg60_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg60_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg60_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg60[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg60_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg61[15]_i_1 
       (.I0(\slv_reg56[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg61[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg61[23]_i_1 
       (.I0(\slv_reg56[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg61[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg61[31]_i_1 
       (.I0(\slv_reg56[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg61[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg61[7]_i_1 
       (.I0(\slv_reg56[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg61[7]_i_1_n_0 ));
  FDRE \slv_reg61_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg61_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg61_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg61_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg61_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg61_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg61_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg61_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg61_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg61_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg61_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg61_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg61_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg61_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg61_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg61_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg61_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg61_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg61_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg61_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg61_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg61_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg61_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg61_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg61_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg61_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg61_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg61_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg61_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg61_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg61_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg61_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg61_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg61[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg61_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg62[15]_i_1 
       (.I0(\slv_reg56[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg62[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg62[23]_i_1 
       (.I0(\slv_reg56[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg62[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg62[31]_i_1 
       (.I0(\slv_reg56[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg62[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg62[7]_i_1 
       (.I0(\slv_reg56[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg62[7]_i_1_n_0 ));
  FDRE \slv_reg62_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg62_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg62_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg62_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg62_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg62_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg62_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg62_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg62_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg62_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg62_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg62_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg62_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg62_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg62_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg62_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg62_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg62_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg62_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg62_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg62_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg62_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg62_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg62_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg62_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg62_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg62_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg62_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg62_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg62_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg62_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg62_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg62_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg62[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg62_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg63[15]_i_1 
       (.I0(\slv_reg56[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg63[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg63[23]_i_1 
       (.I0(\slv_reg56[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg63[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg63[31]_i_1 
       (.I0(\slv_reg56[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg63[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg63[7]_i_1 
       (.I0(\slv_reg56[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg63[7]_i_1_n_0 ));
  FDRE \slv_reg63_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg63_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg63_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg63_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg63_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg63_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg63_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg63_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg63_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg63_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg63_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg63_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg63_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg63_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg63_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg63_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg63_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg63_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg63_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg63_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg63_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg63_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg63_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg63_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg63_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg63_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg63_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg63_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg63_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg63_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg63_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg63_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg63_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg63[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg63_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_reg6[15]_i_1 
       (.I0(s00_axi_wstrb[1]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_reg6[23]_i_1 
       (.I0(s00_axi_wstrb[2]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_reg6[31]_i_1 
       (.I0(s00_axi_wstrb[3]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \slv_reg6[7]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(\slv_reg3[0]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg6_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg6_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg6_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg6_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg6_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg6_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg6_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg6_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg6_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg6_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg6_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg6_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg6_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg6_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg6_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg6_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg6_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg6_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg6_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg6_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg6_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg6_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg6_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg6_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg6_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg6_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg6_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg6_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg6_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg6_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg6_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg6_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[15]_i_1 
       (.I0(s00_axi_wstrb[1]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[23]_i_1 
       (.I0(s00_axi_wstrb[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[31]_i_1 
       (.I0(s00_axi_wstrb[3]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(\slv_reg3[0]_i_2_n_0 ),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[7]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(\slv_reg3[0]_i_2_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg7_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg7_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg7_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg7_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg7_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg7_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg7_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg7_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg7_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg7_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg7_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg7_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg7_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg7_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg7_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg7_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg7_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg7_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg7_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg7_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg7_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg7_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg7_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg7_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg7_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg7_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg7_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg7_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg7_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg7_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg7_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg7_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg8[15]_i_1 
       (.I0(\slv_reg8[15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg8[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \slv_reg8[15]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg8[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg8[23]_i_1 
       (.I0(\slv_reg8[23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg8[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \slv_reg8[23]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg8[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg8[31]_i_1 
       (.I0(\slv_reg8[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg8[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \slv_reg8[31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg8[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_reg8[7]_i_1 
       (.I0(\slv_reg8[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\slv_reg8[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \slv_reg8[7]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_reg23[31]_i_3_n_0 ),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg8[7]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg8_reg[0]" *) 
  FDRE \slv_reg8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg8_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg8_reg[0]" *) 
  FDRE \slv_reg8_reg[0]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg8_reg[0]_rep_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg8_reg[0]" *) 
  FDRE \slv_reg8_reg[0]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg8_reg[0]_rep__0_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg8_reg[0]" *) 
  FDRE \slv_reg8_reg[0]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg8_reg[0]_rep__1_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg8_reg[0]" *) 
  FDRE \slv_reg8_reg[0]_rep__2 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg8_reg[0]_rep__2_n_0 ),
        .R(s00_axi_aresetn_0));
  (* ORIG_CELL_NAME = "slv_reg8_reg[0]" *) 
  FDRE \slv_reg8_reg[0]_rep__3 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg8_reg[0]_rep__3_n_0 ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg8_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg8_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg8_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg8_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg8_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg8_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg8_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg8_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg8_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg8_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(host_decoder_enable),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg8_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg8_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg8_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg8_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg8_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg8_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg8_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg8_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg8_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg8_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg8_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg8_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg8_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg8_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg8_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg8_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg8_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg8_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg8_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg8_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg9[15]_i_1 
       (.I0(\slv_reg8[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg9[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg9[23]_i_1 
       (.I0(\slv_reg8[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg9[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg9[31]_i_1 
       (.I0(\slv_reg8[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg9[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg9[7]_i_1 
       (.I0(\slv_reg8[7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg9[7]_i_1_n_0 ));
  FDRE \slv_reg9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg9_reg_n_0_[0] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg9_reg_n_0_[10] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg9_reg_n_0_[11] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg9_reg_n_0_[12] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg9_reg_n_0_[13] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg9_reg_n_0_[14] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg9_reg_n_0_[15] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg9_reg_n_0_[16] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg9_reg_n_0_[17] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg9_reg_n_0_[18] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg9_reg_n_0_[19] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg9_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg9_reg_n_0_[20] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg9_reg_n_0_[21] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg9_reg_n_0_[22] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg9_reg_n_0_[23] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg9_reg_n_0_[24] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg9_reg_n_0_[25] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg9_reg_n_0_[26] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg9_reg_n_0_[27] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg9_reg_n_0_[28] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg9_reg_n_0_[29] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg9_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg9_reg_n_0_[30] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg9_reg_n_0_[31] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg9_reg_n_0_[3] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg9_reg_n_0_[4] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg9_reg_n_0_[5] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg9_reg_n_0_[6] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg9_reg_n_0_[7] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg9_reg_n_0_[8] ),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg9_reg_n_0_[9] ),
        .R(s00_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_31 
       (.I0(\slv_reg27_reg_n_0_[14] ),
        .O(\v_VSyncCount_s[17]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_32 
       (.I0(\slv_reg27_reg_n_0_[13] ),
        .O(\v_VSyncCount_s[17]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_33 
       (.I0(\slv_reg27_reg_n_0_[12] ),
        .O(\v_VSyncCount_s[17]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_34 
       (.I0(\slv_reg27_reg_n_0_[11] ),
        .O(\v_VSyncCount_s[17]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_35 
       (.I0(\slv_reg27_reg_n_0_[10] ),
        .O(\v_VSyncCount_s[17]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_36 
       (.I0(\slv_reg27_reg_n_0_[9] ),
        .O(\v_VSyncCount_s[17]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_37 
       (.I0(\slv_reg27_reg_n_0_[8] ),
        .O(\v_VSyncCount_s[17]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_38 
       (.I0(\slv_reg27_reg_n_0_[7] ),
        .O(\v_VSyncCount_s[17]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_39 
       (.I0(\slv_reg27_reg_n_0_[6] ),
        .O(\v_VSyncCount_s[17]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_40 
       (.I0(\slv_reg27_reg_n_0_[5] ),
        .O(\v_VSyncCount_s[17]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_41 
       (.I0(\slv_reg27_reg_n_0_[4] ),
        .O(\v_VSyncCount_s[17]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_42 
       (.I0(\slv_reg27_reg_n_0_[3] ),
        .O(\v_VSyncCount_s[17]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_43 
       (.I0(\slv_reg27_reg_n_0_[2] ),
        .O(\v_VSyncCount_s[17]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_VSyncCount_s[17]_i_44 
       (.I0(\slv_reg27_reg_n_0_[1] ),
        .O(\v_VSyncCount_s[17]_i_44_n_0 ));
  CARRY4 \v_VSyncCount_s_reg[17]_i_27 
       (.CI(\v_VSyncCount_s_reg[17]_i_28_n_0 ),
        .CO({\NLW_v_VSyncCount_s_reg[17]_i_27_CO_UNCONNECTED [3:1],\v_VSyncCount_s_reg[17]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\slv_reg27_reg_n_0_[13] }),
        .O({\NLW_v_VSyncCount_s_reg[17]_i_27_O_UNCONNECTED [3:2],\v_VSyncCount_s_reg[17]_i_27_n_6 ,\v_VSyncCount_s_reg[17]_i_27_n_7 }),
        .S({1'b0,1'b0,\v_VSyncCount_s[17]_i_31_n_0 ,\v_VSyncCount_s[17]_i_32_n_0 }));
  CARRY4 \v_VSyncCount_s_reg[17]_i_28 
       (.CI(\v_VSyncCount_s_reg[17]_i_29_n_0 ),
        .CO({\v_VSyncCount_s_reg[17]_i_28_n_0 ,\v_VSyncCount_s_reg[17]_i_28_n_1 ,\v_VSyncCount_s_reg[17]_i_28_n_2 ,\v_VSyncCount_s_reg[17]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\slv_reg27_reg_n_0_[12] ,\slv_reg27_reg_n_0_[11] ,\slv_reg27_reg_n_0_[10] ,\slv_reg27_reg_n_0_[9] }),
        .O({\v_VSyncCount_s_reg[17]_i_28_n_4 ,\v_VSyncCount_s_reg[17]_i_28_n_5 ,\v_VSyncCount_s_reg[17]_i_28_n_6 ,\v_VSyncCount_s_reg[17]_i_28_n_7 }),
        .S({\v_VSyncCount_s[17]_i_33_n_0 ,\v_VSyncCount_s[17]_i_34_n_0 ,\v_VSyncCount_s[17]_i_35_n_0 ,\v_VSyncCount_s[17]_i_36_n_0 }));
  CARRY4 \v_VSyncCount_s_reg[17]_i_29 
       (.CI(\v_VSyncCount_s_reg[17]_i_30_n_0 ),
        .CO({\v_VSyncCount_s_reg[17]_i_29_n_0 ,\v_VSyncCount_s_reg[17]_i_29_n_1 ,\v_VSyncCount_s_reg[17]_i_29_n_2 ,\v_VSyncCount_s_reg[17]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\slv_reg27_reg_n_0_[8] ,\slv_reg27_reg_n_0_[7] ,\slv_reg27_reg_n_0_[6] ,\slv_reg27_reg_n_0_[5] }),
        .O({\v_VSyncCount_s_reg[17]_i_29_n_4 ,\v_VSyncCount_s_reg[17]_i_29_n_5 ,\v_VSyncCount_s_reg[17]_i_29_n_6 ,\v_VSyncCount_s_reg[17]_i_29_n_7 }),
        .S({\v_VSyncCount_s[17]_i_37_n_0 ,\v_VSyncCount_s[17]_i_38_n_0 ,\v_VSyncCount_s[17]_i_39_n_0 ,\v_VSyncCount_s[17]_i_40_n_0 }));
  CARRY4 \v_VSyncCount_s_reg[17]_i_30 
       (.CI(1'b0),
        .CO({\v_VSyncCount_s_reg[17]_i_30_n_0 ,\v_VSyncCount_s_reg[17]_i_30_n_1 ,\v_VSyncCount_s_reg[17]_i_30_n_2 ,\v_VSyncCount_s_reg[17]_i_30_n_3 }),
        .CYINIT(\slv_reg27_reg_n_0_[0] ),
        .DI({\slv_reg27_reg_n_0_[4] ,\slv_reg27_reg_n_0_[3] ,\slv_reg27_reg_n_0_[2] ,\slv_reg27_reg_n_0_[1] }),
        .O({\v_VSyncCount_s_reg[17]_i_30_n_4 ,\v_VSyncCount_s_reg[17]_i_30_n_5 ,\v_VSyncCount_s_reg[17]_i_30_n_6 ,\v_VSyncCount_s_reg[17]_i_30_n_7 }),
        .S({\v_VSyncCount_s[17]_i_41_n_0 ,\v_VSyncCount_s[17]_i_42_n_0 ,\v_VSyncCount_s[17]_i_43_n_0 ,\v_VSyncCount_s[17]_i_44_n_0 }));
  (* box_type = "PRIMITIVE" *) 
  BUFR #(
    .BUFR_DIVIDE("4"),
    .SIM_DEVICE("7SERIES")) 
    vita_clk_div4_l
       (.CE(1'b1),
        .CLR(1'b0),
        .I(clk),
        .O(vita_clk));
endmodule

(* ORIG_REF_NAME = "pulse_regen" *) 
module design_1_onsemi_vita_cam_0_0_pulse_regen
   (empty,
    framestart2_regen,
    VBlank_s_reg,
    reset,
    vita_clk,
    wr_en,
    clk,
    VBlankA1_s);
  output empty;
  output framestart2_regen;
  output VBlank_s_reg;
  input reset;
  input vita_clk;
  input wr_en;
  input clk;
  input VBlankA1_s;

  wire VBlankA1_s;
  wire VBlank_s_reg;
  wire clk;
  wire empty;
  wire framestart2_regen;
  wire reset;
  wire vita_clk;
  wire wr_en;

  design_1_onsemi_vita_cam_0_0_xpm_fifo_async pulse_regen_l
       (.VBlankA1_s(VBlankA1_s),
        .VBlank_s_reg(VBlank_s_reg),
        .clk(clk),
        .empty(empty),
        .framestart2_regen(framestart2_regen),
        .reset(reset),
        .vita_clk(vita_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "remapper" *) 
module design_1_onsemi_vita_cam_0_0_remapper
   (din,
    E,
    CRC_PAR_DATA_IMGVALID_OUT,
    vita_clk,
    enpipe_reg_c_1,
    AR,
    \slv_reg8_reg[1] ,
    \slv_reg30_reg[6] ,
    CRC_PAR_DATA_BLACKVALID_OUT,
    \slv_reg8_reg[0]_rep ,
    D,
    \PAR_DATA_OUT_reg[39]_0 ,
    CRC_START_KERNEL,
    CRC_KERNEL_ODD_EVEN);
  output [40:0]din;
  output [0:0]E;
  input CRC_PAR_DATA_IMGVALID_OUT;
  input vita_clk;
  input enpipe_reg_c_1;
  input [0:0]AR;
  input [1:0]\slv_reg8_reg[1] ;
  input [4:0]\slv_reg30_reg[6] ;
  input CRC_PAR_DATA_BLACKVALID_OUT;
  input [0:0]\slv_reg8_reg[0]_rep ;
  input [9:0]D;
  input [39:0]\PAR_DATA_OUT_reg[39]_0 ;
  input CRC_START_KERNEL;
  input CRC_KERNEL_ODD_EVEN;

  wire [0:0]AR;
  wire CRC_KERNEL_ODD_EVEN;
  wire CRC_PAR_DATA_BLACKVALID_OUT;
  wire CRC_PAR_DATA_IMGVALID_OUT;
  wire CRC_START_KERNEL;
  wire [9:0]D;
  wire \DATA[0]_i_1_n_0 ;
  wire \DATA[10]_i_1_n_0 ;
  wire \DATA[10]_i_2_n_0 ;
  wire \DATA[11]_i_1_n_0 ;
  wire \DATA[11]_i_2_n_0 ;
  wire \DATA[12]_i_1_n_0 ;
  wire \DATA[12]_i_2_n_0 ;
  wire \DATA[13]_i_1_n_0 ;
  wire \DATA[13]_i_2_n_0 ;
  wire \DATA[14]_i_1_n_0 ;
  wire \DATA[14]_i_2_n_0 ;
  wire \DATA[15]_i_1_n_0 ;
  wire \DATA[15]_i_2_n_0 ;
  wire \DATA[16]_i_1_n_0 ;
  wire \DATA[16]_i_2_n_0 ;
  wire \DATA[17]_i_1_n_0 ;
  wire \DATA[17]_i_2_n_0 ;
  wire \DATA[18]_i_1_n_0 ;
  wire \DATA[18]_i_2_n_0 ;
  wire \DATA[19]_i_1_n_0 ;
  wire \DATA[19]_i_2_n_0 ;
  wire \DATA[19]_i_3_n_0 ;
  wire \DATA[19]_i_4_n_0 ;
  wire \DATA[1]_i_1_n_0 ;
  wire \DATA[20]_i_1_n_0 ;
  wire \DATA[21]_i_1_n_0 ;
  wire \DATA[22]_i_1_n_0 ;
  wire \DATA[23]_i_1_n_0 ;
  wire \DATA[24]_i_1_n_0 ;
  wire \DATA[25]_i_1_n_0 ;
  wire \DATA[26]_i_1_n_0 ;
  wire \DATA[27]_i_1_n_0 ;
  wire \DATA[28]_i_1_n_0 ;
  wire \DATA[29]_i_1_n_0 ;
  wire \DATA[29]_i_2_n_0 ;
  wire \DATA[29]_i_3_n_0 ;
  wire \DATA[29]_i_4_n_0 ;
  wire \DATA[2]_i_1_n_0 ;
  wire \DATA[30]_i_1_n_0 ;
  wire \DATA[30]_i_2_n_0 ;
  wire \DATA[30]_i_3_n_0 ;
  wire \DATA[31]_i_1_n_0 ;
  wire \DATA[31]_i_2_n_0 ;
  wire \DATA[31]_i_3_n_0 ;
  wire \DATA[32]_i_1_n_0 ;
  wire \DATA[32]_i_2_n_0 ;
  wire \DATA[32]_i_3_n_0 ;
  wire \DATA[33]_i_1_n_0 ;
  wire \DATA[33]_i_2_n_0 ;
  wire \DATA[33]_i_3_n_0 ;
  wire \DATA[34]_i_1_n_0 ;
  wire \DATA[34]_i_2_n_0 ;
  wire \DATA[34]_i_3_n_0 ;
  wire \DATA[35]_i_1_n_0 ;
  wire \DATA[35]_i_2_n_0 ;
  wire \DATA[35]_i_3_n_0 ;
  wire \DATA[36]_i_1_n_0 ;
  wire \DATA[36]_i_2_n_0 ;
  wire \DATA[36]_i_3_n_0 ;
  wire \DATA[37]_i_1_n_0 ;
  wire \DATA[37]_i_2_n_0 ;
  wire \DATA[37]_i_3_n_0 ;
  wire \DATA[38]_i_1_n_0 ;
  wire \DATA[38]_i_2_n_0 ;
  wire \DATA[38]_i_3_n_0 ;
  wire \DATA[39]_i_1_n_0 ;
  wire \DATA[39]_i_2_n_0 ;
  wire \DATA[39]_i_3_n_0 ;
  wire \DATA[39]_i_4_n_0 ;
  wire \DATA[39]_i_5_n_0 ;
  wire \DATA[39]_i_6_n_0 ;
  wire \DATA[3]_i_1_n_0 ;
  wire \DATA[40]_i_1_n_0 ;
  wire \DATA[40]_i_2_n_0 ;
  wire \DATA[41]_i_1_n_0 ;
  wire \DATA[41]_i_2_n_0 ;
  wire \DATA[42]_i_1_n_0 ;
  wire \DATA[42]_i_2_n_0 ;
  wire \DATA[43]_i_1_n_0 ;
  wire \DATA[43]_i_2_n_0 ;
  wire \DATA[44]_i_1_n_0 ;
  wire \DATA[44]_i_2_n_0 ;
  wire \DATA[45]_i_1_n_0 ;
  wire \DATA[45]_i_2_n_0 ;
  wire \DATA[46]_i_1_n_0 ;
  wire \DATA[46]_i_2_n_0 ;
  wire \DATA[47]_i_1_n_0 ;
  wire \DATA[47]_i_2_n_0 ;
  wire \DATA[48]_i_1_n_0 ;
  wire \DATA[48]_i_2_n_0 ;
  wire \DATA[49]_i_1_n_0 ;
  wire \DATA[49]_i_2_n_0 ;
  wire \DATA[49]_i_3_n_0 ;
  wire \DATA[4]_i_1_n_0 ;
  wire \DATA[50]_i_1_n_0 ;
  wire \DATA[50]_i_2_n_0 ;
  wire \DATA[51]_i_1_n_0 ;
  wire \DATA[51]_i_2_n_0 ;
  wire \DATA[52]_i_1_n_0 ;
  wire \DATA[52]_i_2_n_0 ;
  wire \DATA[53]_i_1_n_0 ;
  wire \DATA[53]_i_2_n_0 ;
  wire \DATA[54]_i_1_n_0 ;
  wire \DATA[54]_i_2_n_0 ;
  wire \DATA[55]_i_1_n_0 ;
  wire \DATA[55]_i_2_n_0 ;
  wire \DATA[56]_i_1_n_0 ;
  wire \DATA[56]_i_2_n_0 ;
  wire \DATA[57]_i_1_n_0 ;
  wire \DATA[57]_i_2_n_0 ;
  wire \DATA[58]_i_1_n_0 ;
  wire \DATA[58]_i_2_n_0 ;
  wire \DATA[59]_i_1_n_0 ;
  wire \DATA[59]_i_2_n_0 ;
  wire \DATA[59]_i_3_n_0 ;
  wire \DATA[59]_i_4_n_0 ;
  wire \DATA[5]_i_1_n_0 ;
  wire \DATA[60]_i_1_n_0 ;
  wire \DATA[60]_i_2_n_0 ;
  wire \DATA[61]_i_1_n_0 ;
  wire \DATA[61]_i_2_n_0 ;
  wire \DATA[62]_i_1_n_0 ;
  wire \DATA[62]_i_2_n_0 ;
  wire \DATA[63]_i_1_n_0 ;
  wire \DATA[63]_i_2_n_0 ;
  wire \DATA[64]_i_1_n_0 ;
  wire \DATA[64]_i_2_n_0 ;
  wire \DATA[65]_i_1_n_0 ;
  wire \DATA[65]_i_2_n_0 ;
  wire \DATA[66]_i_1_n_0 ;
  wire \DATA[66]_i_2_n_0 ;
  wire \DATA[67]_i_1_n_0 ;
  wire \DATA[67]_i_2_n_0 ;
  wire \DATA[68]_i_1_n_0 ;
  wire \DATA[68]_i_2_n_0 ;
  wire \DATA[69]_i_1_n_0 ;
  wire \DATA[69]_i_2_n_0 ;
  wire \DATA[69]_i_3_n_0 ;
  wire \DATA[69]_i_4_n_0 ;
  wire \DATA[69]_i_5_n_0 ;
  wire \DATA[69]_i_6_n_0 ;
  wire \DATA[69]_i_7_n_0 ;
  wire \DATA[6]_i_1_n_0 ;
  wire \DATA[70]_i_1_n_0 ;
  wire \DATA[70]_i_2_n_0 ;
  wire \DATA[71]_i_1_n_0 ;
  wire \DATA[71]_i_2_n_0 ;
  wire \DATA[72]_i_1_n_0 ;
  wire \DATA[72]_i_2_n_0 ;
  wire \DATA[73]_i_1_n_0 ;
  wire \DATA[73]_i_2_n_0 ;
  wire \DATA[74]_i_1_n_0 ;
  wire \DATA[74]_i_2_n_0 ;
  wire \DATA[75]_i_1_n_0 ;
  wire \DATA[75]_i_2_n_0 ;
  wire \DATA[76]_i_1_n_0 ;
  wire \DATA[76]_i_2_n_0 ;
  wire \DATA[77]_i_1_n_0 ;
  wire \DATA[77]_i_2_n_0 ;
  wire \DATA[78]_i_1_n_0 ;
  wire \DATA[78]_i_2_n_0 ;
  wire \DATA[79]_i_1_n_0 ;
  wire \DATA[79]_i_2_n_0 ;
  wire \DATA[79]_i_3_n_0 ;
  wire \DATA[79]_i_4_n_0 ;
  wire \DATA[79]_i_5_n_0 ;
  wire \DATA[79]_i_6_n_0 ;
  wire \DATA[7]_i_1_n_0 ;
  wire \DATA[8]_i_1_n_0 ;
  wire \DATA[9]_i_1_n_0 ;
  wire \DATA[9]_i_2_n_0 ;
  wire \DATA[9]_i_3_n_0 ;
  wire DATA_BUS_VALID;
  wire DATA_BUS_VALID0__0;
  wire \DATA_BUS_reg_n_0_[10] ;
  wire \DATA_BUS_reg_n_0_[11] ;
  wire \DATA_BUS_reg_n_0_[12] ;
  wire \DATA_BUS_reg_n_0_[13] ;
  wire \DATA_BUS_reg_n_0_[14] ;
  wire \DATA_BUS_reg_n_0_[15] ;
  wire \DATA_BUS_reg_n_0_[16] ;
  wire \DATA_BUS_reg_n_0_[17] ;
  wire \DATA_BUS_reg_n_0_[18] ;
  wire \DATA_BUS_reg_n_0_[19] ;
  wire \DATA_BUS_reg_n_0_[20] ;
  wire \DATA_BUS_reg_n_0_[21] ;
  wire \DATA_BUS_reg_n_0_[22] ;
  wire \DATA_BUS_reg_n_0_[23] ;
  wire \DATA_BUS_reg_n_0_[24] ;
  wire \DATA_BUS_reg_n_0_[25] ;
  wire \DATA_BUS_reg_n_0_[26] ;
  wire \DATA_BUS_reg_n_0_[27] ;
  wire \DATA_BUS_reg_n_0_[28] ;
  wire \DATA_BUS_reg_n_0_[29] ;
  wire [79:40]DATA_r;
  wire \DATA_reg_n_0_[0] ;
  wire \DATA_reg_n_0_[10] ;
  wire \DATA_reg_n_0_[11] ;
  wire \DATA_reg_n_0_[12] ;
  wire \DATA_reg_n_0_[13] ;
  wire \DATA_reg_n_0_[14] ;
  wire \DATA_reg_n_0_[15] ;
  wire \DATA_reg_n_0_[16] ;
  wire \DATA_reg_n_0_[17] ;
  wire \DATA_reg_n_0_[18] ;
  wire \DATA_reg_n_0_[19] ;
  wire \DATA_reg_n_0_[1] ;
  wire \DATA_reg_n_0_[20] ;
  wire \DATA_reg_n_0_[21] ;
  wire \DATA_reg_n_0_[22] ;
  wire \DATA_reg_n_0_[23] ;
  wire \DATA_reg_n_0_[24] ;
  wire \DATA_reg_n_0_[25] ;
  wire \DATA_reg_n_0_[26] ;
  wire \DATA_reg_n_0_[27] ;
  wire \DATA_reg_n_0_[28] ;
  wire \DATA_reg_n_0_[29] ;
  wire \DATA_reg_n_0_[2] ;
  wire \DATA_reg_n_0_[30] ;
  wire \DATA_reg_n_0_[31] ;
  wire \DATA_reg_n_0_[32] ;
  wire \DATA_reg_n_0_[33] ;
  wire \DATA_reg_n_0_[34] ;
  wire \DATA_reg_n_0_[35] ;
  wire \DATA_reg_n_0_[36] ;
  wire \DATA_reg_n_0_[37] ;
  wire \DATA_reg_n_0_[38] ;
  wire \DATA_reg_n_0_[39] ;
  wire \DATA_reg_n_0_[3] ;
  wire \DATA_reg_n_0_[40] ;
  wire \DATA_reg_n_0_[41] ;
  wire \DATA_reg_n_0_[42] ;
  wire \DATA_reg_n_0_[43] ;
  wire \DATA_reg_n_0_[44] ;
  wire \DATA_reg_n_0_[45] ;
  wire \DATA_reg_n_0_[46] ;
  wire \DATA_reg_n_0_[47] ;
  wire \DATA_reg_n_0_[48] ;
  wire \DATA_reg_n_0_[49] ;
  wire \DATA_reg_n_0_[4] ;
  wire \DATA_reg_n_0_[50] ;
  wire \DATA_reg_n_0_[51] ;
  wire \DATA_reg_n_0_[52] ;
  wire \DATA_reg_n_0_[53] ;
  wire \DATA_reg_n_0_[54] ;
  wire \DATA_reg_n_0_[55] ;
  wire \DATA_reg_n_0_[56] ;
  wire \DATA_reg_n_0_[57] ;
  wire \DATA_reg_n_0_[58] ;
  wire \DATA_reg_n_0_[59] ;
  wire \DATA_reg_n_0_[5] ;
  wire \DATA_reg_n_0_[60] ;
  wire \DATA_reg_n_0_[61] ;
  wire \DATA_reg_n_0_[62] ;
  wire \DATA_reg_n_0_[63] ;
  wire \DATA_reg_n_0_[64] ;
  wire \DATA_reg_n_0_[65] ;
  wire \DATA_reg_n_0_[66] ;
  wire \DATA_reg_n_0_[67] ;
  wire \DATA_reg_n_0_[68] ;
  wire \DATA_reg_n_0_[69] ;
  wire \DATA_reg_n_0_[6] ;
  wire \DATA_reg_n_0_[70] ;
  wire \DATA_reg_n_0_[71] ;
  wire \DATA_reg_n_0_[72] ;
  wire \DATA_reg_n_0_[73] ;
  wire \DATA_reg_n_0_[74] ;
  wire \DATA_reg_n_0_[75] ;
  wire \DATA_reg_n_0_[76] ;
  wire \DATA_reg_n_0_[77] ;
  wire \DATA_reg_n_0_[78] ;
  wire \DATA_reg_n_0_[79] ;
  wire \DATA_reg_n_0_[7] ;
  wire \DATA_reg_n_0_[8] ;
  wire \DATA_reg_n_0_[9] ;
  wire [0:0]E;
  wire \PAR_DATA_OUT[0]_i_1_n_0 ;
  wire \PAR_DATA_OUT[10]_i_1_n_0 ;
  wire \PAR_DATA_OUT[11]_i_1_n_0 ;
  wire \PAR_DATA_OUT[12]_i_1_n_0 ;
  wire \PAR_DATA_OUT[13]_i_1_n_0 ;
  wire \PAR_DATA_OUT[14]_i_1_n_0 ;
  wire \PAR_DATA_OUT[15]_i_1_n_0 ;
  wire \PAR_DATA_OUT[16]_i_1_n_0 ;
  wire \PAR_DATA_OUT[17]_i_1_n_0 ;
  wire \PAR_DATA_OUT[18]_i_1_n_0 ;
  wire \PAR_DATA_OUT[19]_i_1_n_0 ;
  wire \PAR_DATA_OUT[1]_i_1_n_0 ;
  wire \PAR_DATA_OUT[20]_i_1_n_0 ;
  wire \PAR_DATA_OUT[21]_i_1_n_0 ;
  wire \PAR_DATA_OUT[22]_i_1_n_0 ;
  wire \PAR_DATA_OUT[23]_i_1_n_0 ;
  wire \PAR_DATA_OUT[24]_i_1_n_0 ;
  wire \PAR_DATA_OUT[25]_i_1_n_0 ;
  wire \PAR_DATA_OUT[26]_i_1_n_0 ;
  wire \PAR_DATA_OUT[27]_i_1_n_0 ;
  wire \PAR_DATA_OUT[28]_i_1_n_0 ;
  wire \PAR_DATA_OUT[29]_i_1_n_0 ;
  wire \PAR_DATA_OUT[2]_i_1_n_0 ;
  wire \PAR_DATA_OUT[30]_i_1_n_0 ;
  wire \PAR_DATA_OUT[31]_i_1_n_0 ;
  wire \PAR_DATA_OUT[32]_i_1_n_0 ;
  wire \PAR_DATA_OUT[33]_i_1_n_0 ;
  wire \PAR_DATA_OUT[34]_i_1_n_0 ;
  wire \PAR_DATA_OUT[35]_i_1_n_0 ;
  wire \PAR_DATA_OUT[36]_i_1_n_0 ;
  wire \PAR_DATA_OUT[37]_i_1_n_0 ;
  wire \PAR_DATA_OUT[38]_i_1_n_0 ;
  wire \PAR_DATA_OUT[39]_i_1_n_0 ;
  wire \PAR_DATA_OUT[39]_i_2_n_0 ;
  wire \PAR_DATA_OUT[3]_i_1_n_0 ;
  wire \PAR_DATA_OUT[4]_i_1_n_0 ;
  wire \PAR_DATA_OUT[5]_i_1_n_0 ;
  wire \PAR_DATA_OUT[6]_i_1_n_0 ;
  wire \PAR_DATA_OUT[7]_i_1_n_0 ;
  wire \PAR_DATA_OUT[8]_i_1_n_0 ;
  wire \PAR_DATA_OUT[9]_i_1_n_0 ;
  wire [39:0]\PAR_DATA_OUT_reg[39]_0 ;
  wire [9:0]SYNC_BUS;
  wire VALID;
  wire VALID0;
  wire VALID_r;
  wire \VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0_n_0 ;
  wire \VIDEO_SYNC_r3_reg[0]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_1_n_0 ;
  wire VIDEO_SYNC_r3_reg_gate_n_0;
  wire [40:0]din;
  wire enpipe_reg_c_1;
  wire \index[0]_i_1_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire kernel;
  wire kernel_i_1_n_0;
  wire [19:10]p_0_in0_in;
  wire [19:10]p_4_in;
  wire resetindex;
  wire resetindex_i_1_n_0;
  wire [4:0]\slv_reg30_reg[6] ;
  wire [0:0]\slv_reg8_reg[0]_rep ;
  wire [1:0]\slv_reg8_reg[1] ;
  wire vita_clk;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[0]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[10]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[0]),
        .I4(p_0_in0_in[10]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[10]_i_1 
       (.I0(\DATA[10]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[10] ),
        .I3(\DATA[30]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[10]),
        .O(\DATA[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[10]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[10]),
        .O(\DATA[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[11]_i_1 
       (.I0(\DATA[11]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[11] ),
        .I3(\DATA[31]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[11]),
        .O(\DATA[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[11]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[11]),
        .O(\DATA[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[12]_i_1 
       (.I0(\DATA[12]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[12] ),
        .I3(\DATA[32]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[12]),
        .O(\DATA[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[12]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[12]),
        .O(\DATA[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[13]_i_1 
       (.I0(\DATA[13]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[13] ),
        .I3(\DATA[33]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[13]),
        .O(\DATA[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[13]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[13]),
        .O(\DATA[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[14]_i_1 
       (.I0(\DATA[14]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[14] ),
        .I3(\DATA[34]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[14]),
        .O(\DATA[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[14]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[14]),
        .O(\DATA[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[15]_i_1 
       (.I0(\DATA[15]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[15] ),
        .I3(\DATA[35]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[15]),
        .O(\DATA[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[15]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[15]),
        .O(\DATA[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[16]_i_1 
       (.I0(\DATA[16]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[16] ),
        .I3(\DATA[36]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[16]),
        .O(\DATA[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[16]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[16]),
        .O(\DATA[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[17]_i_1 
       (.I0(\DATA[17]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[17] ),
        .I3(\DATA[37]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[17]),
        .O(\DATA[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[17]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[17]),
        .O(\DATA[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[18]_i_1 
       (.I0(\DATA[18]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[18] ),
        .I3(\DATA[38]_i_3_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[18]),
        .O(\DATA[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[18]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[18]),
        .O(\DATA[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[19]_i_1 
       (.I0(\DATA[19]_i_2_n_0 ),
        .I1(\DATA[19]_i_3_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[19] ),
        .I3(\DATA[39]_i_5_n_0 ),
        .I4(\DATA[19]_i_4_n_0 ),
        .I5(p_0_in0_in[19]),
        .O(\DATA[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \DATA[19]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[19]),
        .O(\DATA[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h2F00)) 
    \DATA[19]_i_3 
       (.I0(\slv_reg30_reg[6] [3]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\slv_reg30_reg[6] [2]),
        .O(\DATA[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \DATA[19]_i_4 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [2]),
        .O(\DATA[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[1]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[11]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[1]),
        .I4(p_0_in0_in[11]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[20]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[0]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[10] ),
        .I4(\DATA_BUS_reg_n_0_[20] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[21]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[1]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[11] ),
        .I4(\DATA_BUS_reg_n_0_[21] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[22]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[2]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[12] ),
        .I4(\DATA_BUS_reg_n_0_[22] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[23]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[3]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[13] ),
        .I4(\DATA_BUS_reg_n_0_[23] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[24]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[4]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[14] ),
        .I4(\DATA_BUS_reg_n_0_[24] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[25]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[5]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[15] ),
        .I4(\DATA_BUS_reg_n_0_[25] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[26]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[6]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[16] ),
        .I4(\DATA_BUS_reg_n_0_[26] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[27]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[7]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[17] ),
        .I4(\DATA_BUS_reg_n_0_[27] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[28]_i_1 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[8]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[18] ),
        .I4(\DATA_BUS_reg_n_0_[28] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0300330003003900)) 
    \DATA[29]_i_1 
       (.I0(kernel),
        .I1(\index_reg_n_0_[0] ),
        .I2(\slv_reg30_reg[6] [3]),
        .I3(\DATA[79]_i_3_n_0 ),
        .I4(\slv_reg30_reg[6] [4]),
        .I5(\slv_reg30_reg[6] [2]),
        .O(\DATA[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[29]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[9]),
        .I2(\DATA[69]_i_4_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[19] ),
        .I4(\DATA_BUS_reg_n_0_[29] ),
        .I5(\DATA[29]_i_4_n_0 ),
        .O(\DATA[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DATA[29]_i_3 
       (.I0(\slv_reg30_reg[6] [4]),
        .I1(\slv_reg30_reg[6] [2]),
        .O(\DATA[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h0C0CFF2E)) 
    \DATA[29]_i_4 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\slv_reg30_reg[6] [4]),
        .O(\DATA[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[2]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[12]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[2]),
        .I4(p_0_in0_in[12]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[30]_i_1 
       (.I0(\DATA[30]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[20] ),
        .I3(\DATA[30]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[10]),
        .O(\DATA[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[30]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[10] ),
        .O(\DATA[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[30]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[0]),
        .O(\DATA[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[31]_i_1 
       (.I0(\DATA[31]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[21] ),
        .I3(\DATA[31]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[11]),
        .O(\DATA[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[31]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[11] ),
        .O(\DATA[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[31]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[1]),
        .O(\DATA[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[32]_i_1 
       (.I0(\DATA[32]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[22] ),
        .I3(\DATA[32]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[12]),
        .O(\DATA[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[32]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[12] ),
        .O(\DATA[32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[32]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[2]),
        .O(\DATA[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[33]_i_1 
       (.I0(\DATA[33]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[23] ),
        .I3(\DATA[33]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[13]),
        .O(\DATA[33]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[33]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[13] ),
        .O(\DATA[33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[33]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[3]),
        .O(\DATA[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[34]_i_1 
       (.I0(\DATA[34]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[24] ),
        .I3(\DATA[34]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[14]),
        .O(\DATA[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[34]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[14] ),
        .O(\DATA[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[34]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[4]),
        .O(\DATA[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[35]_i_1 
       (.I0(\DATA[35]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[25] ),
        .I3(\DATA[35]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[15]),
        .O(\DATA[35]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[35]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[15] ),
        .O(\DATA[35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[35]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[5]),
        .O(\DATA[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[36]_i_1 
       (.I0(\DATA[36]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[26] ),
        .I3(\DATA[36]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[16]),
        .O(\DATA[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[36]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[16] ),
        .O(\DATA[36]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[36]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[6]),
        .O(\DATA[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[37]_i_1 
       (.I0(\DATA[37]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[27] ),
        .I3(\DATA[37]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[17]),
        .O(\DATA[37]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[37]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[17] ),
        .O(\DATA[37]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[37]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[7]),
        .O(\DATA[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[38]_i_1 
       (.I0(\DATA[38]_i_2_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[28] ),
        .I3(\DATA[38]_i_3_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[18]),
        .O(\DATA[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[38]_i_2 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[18] ),
        .O(\DATA[38]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[38]_i_3 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[8]),
        .O(\DATA[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h005000A050505060)) 
    \DATA[39]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(kernel),
        .I2(\DATA[79]_i_3_n_0 ),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .I5(\slv_reg30_reg[6] [3]),
        .O(\DATA[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \DATA[39]_i_2 
       (.I0(\DATA[39]_i_3_n_0 ),
        .I1(\DATA[39]_i_4_n_0 ),
        .I2(\DATA_BUS_reg_n_0_[29] ),
        .I3(\DATA[39]_i_5_n_0 ),
        .I4(\DATA[39]_i_6_n_0 ),
        .I5(p_4_in[19]),
        .O(\DATA[39]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \DATA[39]_i_3 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(\DATA_BUS_reg_n_0_[19] ),
        .O(\DATA[39]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \DATA[39]_i_4 
       (.I0(kernel),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [2]),
        .O(\DATA[39]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DATA[39]_i_5 
       (.I0(\slv_reg30_reg[6] [2]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(SYNC_BUS[9]),
        .O(\DATA[39]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \DATA[39]_i_6 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(\slv_reg30_reg[6] [2]),
        .O(\DATA[39]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[3]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[13]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[3]),
        .I4(p_0_in0_in[13]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[40]_i_1 
       (.I0(\DATA[40]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[10]),
        .I5(p_0_in0_in[10]),
        .O(\DATA[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[40]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[20] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[10] ),
        .I4(SYNC_BUS[0]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[41]_i_1 
       (.I0(\DATA[41]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[11]),
        .I5(p_0_in0_in[11]),
        .O(\DATA[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[41]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[21] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[11] ),
        .I4(SYNC_BUS[1]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[42]_i_1 
       (.I0(\DATA[42]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[12]),
        .I5(p_0_in0_in[12]),
        .O(\DATA[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[42]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[22] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[12] ),
        .I4(SYNC_BUS[2]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[43]_i_1 
       (.I0(\DATA[43]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[13]),
        .I5(p_0_in0_in[13]),
        .O(\DATA[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[43]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[23] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[13] ),
        .I4(SYNC_BUS[3]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[44]_i_1 
       (.I0(\DATA[44]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[14]),
        .I5(p_0_in0_in[14]),
        .O(\DATA[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[44]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[24] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[14] ),
        .I4(SYNC_BUS[4]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[45]_i_1 
       (.I0(\DATA[45]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[15]),
        .I5(p_0_in0_in[15]),
        .O(\DATA[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[45]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[25] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[15] ),
        .I4(SYNC_BUS[5]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[46]_i_1 
       (.I0(\DATA[46]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[16]),
        .I5(p_0_in0_in[16]),
        .O(\DATA[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[46]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[26] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[16] ),
        .I4(SYNC_BUS[6]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[47]_i_1 
       (.I0(\DATA[47]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[17]),
        .I5(p_0_in0_in[17]),
        .O(\DATA[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[47]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[27] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[17] ),
        .I4(SYNC_BUS[7]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[48]_i_1 
       (.I0(\DATA[48]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[18]),
        .I5(p_0_in0_in[18]),
        .O(\DATA[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[48]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[28] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[18] ),
        .I4(SYNC_BUS[8]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAAABAEAAAA)) 
    \DATA[49]_i_1 
       (.I0(\DATA[49]_i_2_n_0 ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [3]),
        .I4(p_4_in[19]),
        .I5(p_0_in0_in[19]),
        .O(\DATA[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[49]_i_2 
       (.I0(\DATA[69]_i_4_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[29] ),
        .I2(\DATA[69]_i_5_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[19] ),
        .I4(SYNC_BUS[9]),
        .I5(\DATA[49]_i_3_n_0 ),
        .O(\DATA[49]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \DATA[49]_i_3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .O(\DATA[49]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[4]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[14]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[4]),
        .I4(p_0_in0_in[14]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[50]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[20] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[10] ),
        .I4(\DATA[50]_i_2_n_0 ),
        .O(\DATA[50]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[50]_i_2 
       (.I0(p_4_in[10]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[0]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[51]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[21] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[11] ),
        .I4(\DATA[51]_i_2_n_0 ),
        .O(\DATA[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[51]_i_2 
       (.I0(p_4_in[11]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[1]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[52]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[22] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[12] ),
        .I4(\DATA[52]_i_2_n_0 ),
        .O(\DATA[52]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[52]_i_2 
       (.I0(p_4_in[12]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[2]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[53]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[23] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[13] ),
        .I4(\DATA[53]_i_2_n_0 ),
        .O(\DATA[53]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[53]_i_2 
       (.I0(p_4_in[13]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[3]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[54]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[24] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[14] ),
        .I4(\DATA[54]_i_2_n_0 ),
        .O(\DATA[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[54]_i_2 
       (.I0(p_4_in[14]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[4]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[55]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[25] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[15] ),
        .I4(\DATA[55]_i_2_n_0 ),
        .O(\DATA[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[55]_i_2 
       (.I0(p_4_in[15]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[5]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[56]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[26] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[16] ),
        .I4(\DATA[56]_i_2_n_0 ),
        .O(\DATA[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[56]_i_2 
       (.I0(p_4_in[16]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[6]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[57]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[27] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[17] ),
        .I4(\DATA[57]_i_2_n_0 ),
        .O(\DATA[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[57]_i_2 
       (.I0(p_4_in[17]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[7]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[58]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[28] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[18] ),
        .I4(\DATA[58]_i_2_n_0 ),
        .O(\DATA[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[58]_i_2 
       (.I0(p_4_in[18]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[8]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[59]_i_1 
       (.I0(\DATA[59]_i_2_n_0 ),
        .I1(\DATA_BUS_reg_n_0_[29] ),
        .I2(\DATA[59]_i_3_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[19] ),
        .I4(\DATA[59]_i_4_n_0 ),
        .O(\DATA[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h000000A3)) 
    \DATA[59]_i_2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(kernel),
        .I2(\slv_reg30_reg[6] [2]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [3]),
        .O(\DATA[59]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hA0F0A00C)) 
    \DATA[59]_i_3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(kernel),
        .I2(\slv_reg30_reg[6] [2]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [3]),
        .O(\DATA[59]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[59]_i_4 
       (.I0(p_4_in[19]),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[9]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[59]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[5]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[15]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[5]),
        .I4(p_0_in0_in[15]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[60]_i_1 
       (.I0(\DATA[60]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[10]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[10]),
        .O(\DATA[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[60]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[0]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[20] ),
        .I4(\DATA_BUS_reg_n_0_[10] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[61]_i_1 
       (.I0(\DATA[61]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[11]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[11]),
        .O(\DATA[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[61]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[1]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[21] ),
        .I4(\DATA_BUS_reg_n_0_[11] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[62]_i_1 
       (.I0(\DATA[62]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[12]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[12]),
        .O(\DATA[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[62]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[2]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[22] ),
        .I4(\DATA_BUS_reg_n_0_[12] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[63]_i_1 
       (.I0(\DATA[63]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[13]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[13]),
        .O(\DATA[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[63]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[3]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[23] ),
        .I4(\DATA_BUS_reg_n_0_[13] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[64]_i_1 
       (.I0(\DATA[64]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[14]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[14]),
        .O(\DATA[64]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[64]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[4]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[24] ),
        .I4(\DATA_BUS_reg_n_0_[14] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[64]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[65]_i_1 
       (.I0(\DATA[65]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[15]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[15]),
        .O(\DATA[65]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[65]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[5]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[25] ),
        .I4(\DATA_BUS_reg_n_0_[15] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[66]_i_1 
       (.I0(\DATA[66]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[16]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[16]),
        .O(\DATA[66]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[66]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[6]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[26] ),
        .I4(\DATA_BUS_reg_n_0_[16] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[66]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[67]_i_1 
       (.I0(\DATA[67]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[17]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[17]),
        .O(\DATA[67]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[67]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[7]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[27] ),
        .I4(\DATA_BUS_reg_n_0_[17] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[67]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[68]_i_1 
       (.I0(\DATA[68]_i_2_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[18]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[18]),
        .O(\DATA[68]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[68]_i_2 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[8]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[28] ),
        .I4(\DATA_BUS_reg_n_0_[18] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[68]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00CC000C00C900)) 
    \DATA[69]_i_1 
       (.I0(kernel),
        .I1(\index_reg_n_0_[0] ),
        .I2(\slv_reg30_reg[6] [3]),
        .I3(\DATA[79]_i_3_n_0 ),
        .I4(\slv_reg30_reg[6] [4]),
        .I5(\slv_reg30_reg[6] [2]),
        .O(\DATA[69]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DATA[69]_i_2 
       (.I0(\DATA[69]_i_3_n_0 ),
        .I1(\DATA[69]_i_4_n_0 ),
        .I2(p_4_in[19]),
        .I3(\DATA[69]_i_5_n_0 ),
        .I4(p_0_in0_in[19]),
        .O(\DATA[69]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[69]_i_3 
       (.I0(\DATA[29]_i_3_n_0 ),
        .I1(SYNC_BUS[9]),
        .I2(\DATA[69]_i_6_n_0 ),
        .I3(\DATA_BUS_reg_n_0_[29] ),
        .I4(\DATA_BUS_reg_n_0_[19] ),
        .I5(\DATA[69]_i_7_n_0 ),
        .O(\DATA[69]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \DATA[69]_i_4 
       (.I0(\slv_reg30_reg[6] [3]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(\slv_reg30_reg[6] [2]),
        .I3(kernel),
        .O(\DATA[69]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \DATA[69]_i_5 
       (.I0(\slv_reg30_reg[6] [3]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(\slv_reg30_reg[6] [2]),
        .I3(kernel),
        .O(\DATA[69]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \DATA[69]_i_6 
       (.I0(\slv_reg30_reg[6] [3]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\slv_reg30_reg[6] [2]),
        .O(\DATA[69]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h020C)) 
    \DATA[69]_i_7 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(\slv_reg30_reg[6] [4]),
        .I3(\slv_reg30_reg[6] [2]),
        .O(\DATA[69]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[6]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[16]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[6]),
        .I4(p_0_in0_in[16]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[70]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[10]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[10]),
        .I4(\DATA[70]_i_2_n_0 ),
        .O(\DATA[70]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[70]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[10] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[0]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[70]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[71]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[11]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[11]),
        .I4(\DATA[71]_i_2_n_0 ),
        .O(\DATA[71]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[71]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[11] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[1]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[71]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[72]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[12]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[12]),
        .I4(\DATA[72]_i_2_n_0 ),
        .O(\DATA[72]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[72]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[12] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[2]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[72]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[73]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[13]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[13]),
        .I4(\DATA[73]_i_2_n_0 ),
        .O(\DATA[73]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[73]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[13] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[3]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[73]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[74]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[14]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[14]),
        .I4(\DATA[74]_i_2_n_0 ),
        .O(\DATA[74]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[74]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[14] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[4]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[74]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[75]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[15]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[15]),
        .I4(\DATA[75]_i_2_n_0 ),
        .O(\DATA[75]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[75]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[15] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[5]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[75]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[76]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[16]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[16]),
        .I4(\DATA[76]_i_2_n_0 ),
        .O(\DATA[76]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[76]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[16] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[6]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[76]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[77]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[17]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[17]),
        .I4(\DATA[77]_i_2_n_0 ),
        .O(\DATA[77]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[77]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[17] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[7]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[77]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[78]_i_1 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[18]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[18]),
        .I4(\DATA[78]_i_2_n_0 ),
        .O(\DATA[78]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[78]_i_2 
       (.I0(\DATA_BUS_reg_n_0_[18] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[8]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[78]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A00050A0A0A060)) 
    \DATA[79]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(kernel),
        .I2(\DATA[79]_i_3_n_0 ),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .I5(\slv_reg30_reg[6] [3]),
        .O(\DATA[79]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \DATA[79]_i_2 
       (.I0(\DATA[79]_i_4_n_0 ),
        .I1(p_4_in[19]),
        .I2(\DATA[79]_i_5_n_0 ),
        .I3(p_0_in0_in[19]),
        .I4(\DATA[79]_i_6_n_0 ),
        .O(\DATA[79]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \DATA[79]_i_3 
       (.I0(\slv_reg8_reg[0]_rep ),
        .I1(resetindex),
        .I2(DATA_BUS_VALID),
        .O(\DATA[79]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hA0F0A003)) 
    \DATA[79]_i_4 
       (.I0(\index_reg_n_0_[0] ),
        .I1(kernel),
        .I2(\slv_reg30_reg[6] [2]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [3]),
        .O(\DATA[79]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h000000AC)) 
    \DATA[79]_i_5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(kernel),
        .I2(\slv_reg30_reg[6] [2]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [3]),
        .O(\DATA[79]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \DATA[79]_i_6 
       (.I0(\DATA_BUS_reg_n_0_[19] ),
        .I1(\slv_reg30_reg[6] [3]),
        .I2(SYNC_BUS[9]),
        .I3(\slv_reg30_reg[6] [4]),
        .I4(\slv_reg30_reg[6] [2]),
        .O(\DATA[79]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[7]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[17]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[7]),
        .I4(p_0_in0_in[17]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[8]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[18]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[8]),
        .I4(p_0_in0_in[18]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DATA[9]_i_1 
       (.I0(\DATA[69]_i_5_n_0 ),
        .I1(p_4_in[19]),
        .I2(\DATA[9]_i_2_n_0 ),
        .I3(SYNC_BUS[9]),
        .I4(p_0_in0_in[19]),
        .I5(\DATA[9]_i_3_n_0 ),
        .O(\DATA[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \DATA[9]_i_2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\slv_reg30_reg[6] [2]),
        .I2(\slv_reg30_reg[6] [4]),
        .O(\DATA[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h22322333)) 
    \DATA[9]_i_3 
       (.I0(\slv_reg30_reg[6] [3]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(\slv_reg30_reg[6] [2]),
        .I3(\index_reg_n_0_[0] ),
        .I4(kernel),
        .O(\DATA[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    DATA_BUS_VALID0
       (.I0(CRC_PAR_DATA_IMGVALID_OUT),
        .I1(\slv_reg30_reg[6] [0]),
        .I2(CRC_PAR_DATA_BLACKVALID_OUT),
        .I3(\slv_reg30_reg[6] [1]),
        .O(DATA_BUS_VALID0__0));
  FDRE DATA_BUS_VALID_reg
       (.C(vita_clk),
        .CE(E),
        .D(DATA_BUS_VALID0__0),
        .Q(DATA_BUS_VALID),
        .R(1'b0));
  FDRE \DATA_BUS_reg[0] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [0]),
        .Q(p_0_in0_in[10]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[10] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [10]),
        .Q(\DATA_BUS_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[11] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [11]),
        .Q(\DATA_BUS_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[12] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [12]),
        .Q(\DATA_BUS_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[13] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [13]),
        .Q(\DATA_BUS_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[14] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [14]),
        .Q(\DATA_BUS_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[15] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [15]),
        .Q(\DATA_BUS_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[16] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [16]),
        .Q(\DATA_BUS_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[17] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [17]),
        .Q(\DATA_BUS_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[18] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [18]),
        .Q(\DATA_BUS_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[19] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [19]),
        .Q(\DATA_BUS_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[1] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [1]),
        .Q(p_0_in0_in[11]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[20] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [20]),
        .Q(\DATA_BUS_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[21] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [21]),
        .Q(\DATA_BUS_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[22] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [22]),
        .Q(\DATA_BUS_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[23] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [23]),
        .Q(\DATA_BUS_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[24] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [24]),
        .Q(\DATA_BUS_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[25] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [25]),
        .Q(\DATA_BUS_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[26] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [26]),
        .Q(\DATA_BUS_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[27] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [27]),
        .Q(\DATA_BUS_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[28] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [28]),
        .Q(\DATA_BUS_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[29] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [29]),
        .Q(\DATA_BUS_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \DATA_BUS_reg[2] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [2]),
        .Q(p_0_in0_in[12]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[30] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [30]),
        .Q(p_4_in[10]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[31] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [31]),
        .Q(p_4_in[11]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[32] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [32]),
        .Q(p_4_in[12]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[33] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [33]),
        .Q(p_4_in[13]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[34] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [34]),
        .Q(p_4_in[14]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[35] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [35]),
        .Q(p_4_in[15]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[36] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [36]),
        .Q(p_4_in[16]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[37] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [37]),
        .Q(p_4_in[17]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[38] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [38]),
        .Q(p_4_in[18]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[39] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [39]),
        .Q(p_4_in[19]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[3] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [3]),
        .Q(p_0_in0_in[13]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[4] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [4]),
        .Q(p_0_in0_in[14]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[5] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [5]),
        .Q(p_0_in0_in[15]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[6] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [6]),
        .Q(p_0_in0_in[16]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[7] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [7]),
        .Q(p_0_in0_in[17]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[8] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [8]),
        .Q(p_0_in0_in[18]),
        .R(1'b0));
  FDRE \DATA_BUS_reg[9] 
       (.C(vita_clk),
        .CE(E),
        .D(\PAR_DATA_OUT_reg[39]_0 [9]),
        .Q(p_0_in0_in[19]),
        .R(1'b0));
  FDRE \DATA_r_reg[40] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[40] ),
        .Q(DATA_r[40]),
        .R(1'b0));
  FDRE \DATA_r_reg[41] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[41] ),
        .Q(DATA_r[41]),
        .R(1'b0));
  FDRE \DATA_r_reg[42] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[42] ),
        .Q(DATA_r[42]),
        .R(1'b0));
  FDRE \DATA_r_reg[43] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[43] ),
        .Q(DATA_r[43]),
        .R(1'b0));
  FDRE \DATA_r_reg[44] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[44] ),
        .Q(DATA_r[44]),
        .R(1'b0));
  FDRE \DATA_r_reg[45] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[45] ),
        .Q(DATA_r[45]),
        .R(1'b0));
  FDRE \DATA_r_reg[46] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[46] ),
        .Q(DATA_r[46]),
        .R(1'b0));
  FDRE \DATA_r_reg[47] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[47] ),
        .Q(DATA_r[47]),
        .R(1'b0));
  FDRE \DATA_r_reg[48] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[48] ),
        .Q(DATA_r[48]),
        .R(1'b0));
  FDRE \DATA_r_reg[49] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[49] ),
        .Q(DATA_r[49]),
        .R(1'b0));
  FDRE \DATA_r_reg[50] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[50] ),
        .Q(DATA_r[50]),
        .R(1'b0));
  FDRE \DATA_r_reg[51] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[51] ),
        .Q(DATA_r[51]),
        .R(1'b0));
  FDRE \DATA_r_reg[52] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[52] ),
        .Q(DATA_r[52]),
        .R(1'b0));
  FDRE \DATA_r_reg[53] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[53] ),
        .Q(DATA_r[53]),
        .R(1'b0));
  FDRE \DATA_r_reg[54] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[54] ),
        .Q(DATA_r[54]),
        .R(1'b0));
  FDRE \DATA_r_reg[55] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[55] ),
        .Q(DATA_r[55]),
        .R(1'b0));
  FDRE \DATA_r_reg[56] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[56] ),
        .Q(DATA_r[56]),
        .R(1'b0));
  FDRE \DATA_r_reg[57] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[57] ),
        .Q(DATA_r[57]),
        .R(1'b0));
  FDRE \DATA_r_reg[58] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[58] ),
        .Q(DATA_r[58]),
        .R(1'b0));
  FDRE \DATA_r_reg[59] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[59] ),
        .Q(DATA_r[59]),
        .R(1'b0));
  FDRE \DATA_r_reg[60] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[60] ),
        .Q(DATA_r[60]),
        .R(1'b0));
  FDRE \DATA_r_reg[61] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[61] ),
        .Q(DATA_r[61]),
        .R(1'b0));
  FDRE \DATA_r_reg[62] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[62] ),
        .Q(DATA_r[62]),
        .R(1'b0));
  FDRE \DATA_r_reg[63] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[63] ),
        .Q(DATA_r[63]),
        .R(1'b0));
  FDRE \DATA_r_reg[64] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[64] ),
        .Q(DATA_r[64]),
        .R(1'b0));
  FDRE \DATA_r_reg[65] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[65] ),
        .Q(DATA_r[65]),
        .R(1'b0));
  FDRE \DATA_r_reg[66] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[66] ),
        .Q(DATA_r[66]),
        .R(1'b0));
  FDRE \DATA_r_reg[67] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[67] ),
        .Q(DATA_r[67]),
        .R(1'b0));
  FDRE \DATA_r_reg[68] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[68] ),
        .Q(DATA_r[68]),
        .R(1'b0));
  FDRE \DATA_r_reg[69] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[69] ),
        .Q(DATA_r[69]),
        .R(1'b0));
  FDRE \DATA_r_reg[70] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[70] ),
        .Q(DATA_r[70]),
        .R(1'b0));
  FDRE \DATA_r_reg[71] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[71] ),
        .Q(DATA_r[71]),
        .R(1'b0));
  FDRE \DATA_r_reg[72] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[72] ),
        .Q(DATA_r[72]),
        .R(1'b0));
  FDRE \DATA_r_reg[73] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[73] ),
        .Q(DATA_r[73]),
        .R(1'b0));
  FDRE \DATA_r_reg[74] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[74] ),
        .Q(DATA_r[74]),
        .R(1'b0));
  FDRE \DATA_r_reg[75] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[75] ),
        .Q(DATA_r[75]),
        .R(1'b0));
  FDRE \DATA_r_reg[76] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[76] ),
        .Q(DATA_r[76]),
        .R(1'b0));
  FDRE \DATA_r_reg[77] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[77] ),
        .Q(DATA_r[77]),
        .R(1'b0));
  FDRE \DATA_r_reg[78] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[78] ),
        .Q(DATA_r[78]),
        .R(1'b0));
  FDRE \DATA_r_reg[79] 
       (.C(vita_clk),
        .CE(E),
        .D(\DATA_reg_n_0_[79] ),
        .Q(DATA_r[79]),
        .R(1'b0));
  FDRE \DATA_reg[0] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[0]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \DATA_reg[10] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[10]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \DATA_reg[11] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[11]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \DATA_reg[12] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[12]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \DATA_reg[13] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[13]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \DATA_reg[14] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[14]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \DATA_reg[15] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[15]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \DATA_reg[16] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[16]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \DATA_reg[17] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[17]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \DATA_reg[18] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[18]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \DATA_reg[19] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[19]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \DATA_reg[1] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[1]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \DATA_reg[20] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[20]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \DATA_reg[21] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[21]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \DATA_reg[22] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[22]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \DATA_reg[23] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[23]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \DATA_reg[24] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[24]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \DATA_reg[25] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[25]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \DATA_reg[26] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[26]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \DATA_reg[27] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[27]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \DATA_reg[28] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[28]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \DATA_reg[29] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[29]_i_2_n_0 ),
        .Q(\DATA_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \DATA_reg[2] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[2]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \DATA_reg[30] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[30]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \DATA_reg[31] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[31]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \DATA_reg[32] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[32]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \DATA_reg[33] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[33]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \DATA_reg[34] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[34]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \DATA_reg[35] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[35]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \DATA_reg[36] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[36]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \DATA_reg[37] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[37]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \DATA_reg[38] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[38]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \DATA_reg[39] 
       (.C(vita_clk),
        .CE(\DATA[39]_i_1_n_0 ),
        .D(\DATA[39]_i_2_n_0 ),
        .Q(\DATA_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \DATA_reg[3] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[3]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \DATA_reg[40] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[40]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \DATA_reg[41] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[41]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \DATA_reg[42] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[42]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \DATA_reg[43] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[43]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \DATA_reg[44] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[44]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \DATA_reg[45] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[45]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \DATA_reg[46] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[46]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \DATA_reg[47] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[47]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \DATA_reg[48] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[48]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \DATA_reg[49] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[49]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \DATA_reg[4] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[4]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \DATA_reg[50] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[50]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \DATA_reg[51] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[51]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \DATA_reg[52] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[52]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \DATA_reg[53] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[53]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \DATA_reg[54] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[54]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \DATA_reg[55] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[55]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \DATA_reg[56] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[56]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \DATA_reg[57] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[57]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \DATA_reg[58] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[58]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \DATA_reg[59] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[59]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \DATA_reg[5] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[5]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \DATA_reg[60] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[60]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \DATA_reg[61] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[61]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \DATA_reg[62] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[62]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \DATA_reg[63] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[63]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \DATA_reg[64] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[64]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \DATA_reg[65] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[65]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \DATA_reg[66] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[66]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \DATA_reg[67] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[67]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \DATA_reg[68] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[68]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \DATA_reg[69] 
       (.C(vita_clk),
        .CE(\DATA[69]_i_1_n_0 ),
        .D(\DATA[69]_i_2_n_0 ),
        .Q(\DATA_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \DATA_reg[6] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[6]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \DATA_reg[70] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[70]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \DATA_reg[71] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[71]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \DATA_reg[72] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[72]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \DATA_reg[73] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[73]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \DATA_reg[74] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[74]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \DATA_reg[75] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[75]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \DATA_reg[76] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[76]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \DATA_reg[77] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[77]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \DATA_reg[78] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[78]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \DATA_reg[79] 
       (.C(vita_clk),
        .CE(\DATA[79]_i_1_n_0 ),
        .D(\DATA[79]_i_2_n_0 ),
        .Q(\DATA_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \DATA_reg[7] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[7]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \DATA_reg[8] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[8]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \DATA_reg[9] 
       (.C(vita_clk),
        .CE(\DATA[29]_i_1_n_0 ),
        .D(\DATA[9]_i_1_n_0 ),
        .Q(\DATA_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PAR_DATAOUT[39]_i_1 
       (.I0(\slv_reg8_reg[1] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[0]_i_1 
       (.I0(\DATA_reg_n_0_[0] ),
        .I1(VALID),
        .I2(DATA_r[40]),
        .O(\PAR_DATA_OUT[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[10]_i_1 
       (.I0(\DATA_reg_n_0_[10] ),
        .I1(VALID),
        .I2(DATA_r[50]),
        .O(\PAR_DATA_OUT[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[11]_i_1 
       (.I0(\DATA_reg_n_0_[11] ),
        .I1(VALID),
        .I2(DATA_r[51]),
        .O(\PAR_DATA_OUT[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[12]_i_1 
       (.I0(\DATA_reg_n_0_[12] ),
        .I1(VALID),
        .I2(DATA_r[52]),
        .O(\PAR_DATA_OUT[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[13]_i_1 
       (.I0(\DATA_reg_n_0_[13] ),
        .I1(VALID),
        .I2(DATA_r[53]),
        .O(\PAR_DATA_OUT[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[14]_i_1 
       (.I0(\DATA_reg_n_0_[14] ),
        .I1(VALID),
        .I2(DATA_r[54]),
        .O(\PAR_DATA_OUT[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[15]_i_1 
       (.I0(\DATA_reg_n_0_[15] ),
        .I1(VALID),
        .I2(DATA_r[55]),
        .O(\PAR_DATA_OUT[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[16]_i_1 
       (.I0(\DATA_reg_n_0_[16] ),
        .I1(VALID),
        .I2(DATA_r[56]),
        .O(\PAR_DATA_OUT[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[17]_i_1 
       (.I0(\DATA_reg_n_0_[17] ),
        .I1(VALID),
        .I2(DATA_r[57]),
        .O(\PAR_DATA_OUT[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[18]_i_1 
       (.I0(\DATA_reg_n_0_[18] ),
        .I1(VALID),
        .I2(DATA_r[58]),
        .O(\PAR_DATA_OUT[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[19]_i_1 
       (.I0(\DATA_reg_n_0_[19] ),
        .I1(VALID),
        .I2(DATA_r[59]),
        .O(\PAR_DATA_OUT[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[1]_i_1 
       (.I0(\DATA_reg_n_0_[1] ),
        .I1(VALID),
        .I2(DATA_r[41]),
        .O(\PAR_DATA_OUT[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[20]_i_1 
       (.I0(\DATA_reg_n_0_[20] ),
        .I1(VALID),
        .I2(DATA_r[60]),
        .O(\PAR_DATA_OUT[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[21]_i_1 
       (.I0(\DATA_reg_n_0_[21] ),
        .I1(VALID),
        .I2(DATA_r[61]),
        .O(\PAR_DATA_OUT[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[22]_i_1 
       (.I0(\DATA_reg_n_0_[22] ),
        .I1(VALID),
        .I2(DATA_r[62]),
        .O(\PAR_DATA_OUT[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[23]_i_1 
       (.I0(\DATA_reg_n_0_[23] ),
        .I1(VALID),
        .I2(DATA_r[63]),
        .O(\PAR_DATA_OUT[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[24]_i_1 
       (.I0(\DATA_reg_n_0_[24] ),
        .I1(VALID),
        .I2(DATA_r[64]),
        .O(\PAR_DATA_OUT[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[25]_i_1 
       (.I0(\DATA_reg_n_0_[25] ),
        .I1(VALID),
        .I2(DATA_r[65]),
        .O(\PAR_DATA_OUT[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[26]_i_1 
       (.I0(\DATA_reg_n_0_[26] ),
        .I1(VALID),
        .I2(DATA_r[66]),
        .O(\PAR_DATA_OUT[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[27]_i_1 
       (.I0(\DATA_reg_n_0_[27] ),
        .I1(VALID),
        .I2(DATA_r[67]),
        .O(\PAR_DATA_OUT[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[28]_i_1 
       (.I0(\DATA_reg_n_0_[28] ),
        .I1(VALID),
        .I2(DATA_r[68]),
        .O(\PAR_DATA_OUT[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[29]_i_1 
       (.I0(\DATA_reg_n_0_[29] ),
        .I1(VALID),
        .I2(DATA_r[69]),
        .O(\PAR_DATA_OUT[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[2]_i_1 
       (.I0(\DATA_reg_n_0_[2] ),
        .I1(VALID),
        .I2(DATA_r[42]),
        .O(\PAR_DATA_OUT[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[30]_i_1 
       (.I0(\DATA_reg_n_0_[30] ),
        .I1(VALID),
        .I2(DATA_r[70]),
        .O(\PAR_DATA_OUT[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[31]_i_1 
       (.I0(\DATA_reg_n_0_[31] ),
        .I1(VALID),
        .I2(DATA_r[71]),
        .O(\PAR_DATA_OUT[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[32]_i_1 
       (.I0(\DATA_reg_n_0_[32] ),
        .I1(VALID),
        .I2(DATA_r[72]),
        .O(\PAR_DATA_OUT[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[33]_i_1 
       (.I0(\DATA_reg_n_0_[33] ),
        .I1(VALID),
        .I2(DATA_r[73]),
        .O(\PAR_DATA_OUT[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[34]_i_1 
       (.I0(\DATA_reg_n_0_[34] ),
        .I1(VALID),
        .I2(DATA_r[74]),
        .O(\PAR_DATA_OUT[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[35]_i_1 
       (.I0(\DATA_reg_n_0_[35] ),
        .I1(VALID),
        .I2(DATA_r[75]),
        .O(\PAR_DATA_OUT[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[36]_i_1 
       (.I0(\DATA_reg_n_0_[36] ),
        .I1(VALID),
        .I2(DATA_r[76]),
        .O(\PAR_DATA_OUT[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[37]_i_1 
       (.I0(\DATA_reg_n_0_[37] ),
        .I1(VALID),
        .I2(DATA_r[77]),
        .O(\PAR_DATA_OUT[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[38]_i_1 
       (.I0(\DATA_reg_n_0_[38] ),
        .I1(VALID),
        .I2(DATA_r[78]),
        .O(\PAR_DATA_OUT[38]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \PAR_DATA_OUT[39]_i_1 
       (.I0(VALID),
        .I1(VALID_r),
        .O(\PAR_DATA_OUT[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[39]_i_2 
       (.I0(\DATA_reg_n_0_[39] ),
        .I1(VALID),
        .I2(DATA_r[79]),
        .O(\PAR_DATA_OUT[39]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[3]_i_1 
       (.I0(\DATA_reg_n_0_[3] ),
        .I1(VALID),
        .I2(DATA_r[43]),
        .O(\PAR_DATA_OUT[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[4]_i_1 
       (.I0(\DATA_reg_n_0_[4] ),
        .I1(VALID),
        .I2(DATA_r[44]),
        .O(\PAR_DATA_OUT[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[5]_i_1 
       (.I0(\DATA_reg_n_0_[5] ),
        .I1(VALID),
        .I2(DATA_r[45]),
        .O(\PAR_DATA_OUT[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[6]_i_1 
       (.I0(\DATA_reg_n_0_[6] ),
        .I1(VALID),
        .I2(DATA_r[46]),
        .O(\PAR_DATA_OUT[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[7]_i_1 
       (.I0(\DATA_reg_n_0_[7] ),
        .I1(VALID),
        .I2(DATA_r[47]),
        .O(\PAR_DATA_OUT[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[8]_i_1 
       (.I0(\DATA_reg_n_0_[8] ),
        .I1(VALID),
        .I2(DATA_r[48]),
        .O(\PAR_DATA_OUT[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PAR_DATA_OUT[9]_i_1 
       (.I0(\DATA_reg_n_0_[9] ),
        .I1(VALID),
        .I2(DATA_r[49]),
        .O(\PAR_DATA_OUT[9]_i_1_n_0 ));
  FDCE \PAR_DATA_OUT_reg[0] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[0]_i_1_n_0 ),
        .Q(din[0]));
  FDCE \PAR_DATA_OUT_reg[10] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[10]_i_1_n_0 ),
        .Q(din[10]));
  FDCE \PAR_DATA_OUT_reg[11] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[11]_i_1_n_0 ),
        .Q(din[11]));
  FDCE \PAR_DATA_OUT_reg[12] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[12]_i_1_n_0 ),
        .Q(din[12]));
  FDCE \PAR_DATA_OUT_reg[13] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[13]_i_1_n_0 ),
        .Q(din[13]));
  FDCE \PAR_DATA_OUT_reg[14] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[14]_i_1_n_0 ),
        .Q(din[14]));
  FDCE \PAR_DATA_OUT_reg[15] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[15]_i_1_n_0 ),
        .Q(din[15]));
  FDCE \PAR_DATA_OUT_reg[16] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[16]_i_1_n_0 ),
        .Q(din[16]));
  FDCE \PAR_DATA_OUT_reg[17] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[17]_i_1_n_0 ),
        .Q(din[17]));
  FDCE \PAR_DATA_OUT_reg[18] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[18]_i_1_n_0 ),
        .Q(din[18]));
  FDCE \PAR_DATA_OUT_reg[19] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[19]_i_1_n_0 ),
        .Q(din[19]));
  FDCE \PAR_DATA_OUT_reg[1] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[1]_i_1_n_0 ),
        .Q(din[1]));
  FDCE \PAR_DATA_OUT_reg[20] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[20]_i_1_n_0 ),
        .Q(din[20]));
  FDCE \PAR_DATA_OUT_reg[21] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[21]_i_1_n_0 ),
        .Q(din[21]));
  FDCE \PAR_DATA_OUT_reg[22] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[22]_i_1_n_0 ),
        .Q(din[22]));
  FDCE \PAR_DATA_OUT_reg[23] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[23]_i_1_n_0 ),
        .Q(din[23]));
  FDCE \PAR_DATA_OUT_reg[24] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[24]_i_1_n_0 ),
        .Q(din[24]));
  FDCE \PAR_DATA_OUT_reg[25] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[25]_i_1_n_0 ),
        .Q(din[25]));
  FDCE \PAR_DATA_OUT_reg[26] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[26]_i_1_n_0 ),
        .Q(din[26]));
  FDCE \PAR_DATA_OUT_reg[27] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[27]_i_1_n_0 ),
        .Q(din[27]));
  FDCE \PAR_DATA_OUT_reg[28] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[28]_i_1_n_0 ),
        .Q(din[28]));
  FDCE \PAR_DATA_OUT_reg[29] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[29]_i_1_n_0 ),
        .Q(din[29]));
  FDCE \PAR_DATA_OUT_reg[2] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[2]_i_1_n_0 ),
        .Q(din[2]));
  FDCE \PAR_DATA_OUT_reg[30] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[30]_i_1_n_0 ),
        .Q(din[30]));
  FDCE \PAR_DATA_OUT_reg[31] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[31]_i_1_n_0 ),
        .Q(din[31]));
  FDCE \PAR_DATA_OUT_reg[32] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[32]_i_1_n_0 ),
        .Q(din[32]));
  FDCE \PAR_DATA_OUT_reg[33] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[33]_i_1_n_0 ),
        .Q(din[33]));
  FDCE \PAR_DATA_OUT_reg[34] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[34]_i_1_n_0 ),
        .Q(din[34]));
  FDCE \PAR_DATA_OUT_reg[35] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[35]_i_1_n_0 ),
        .Q(din[35]));
  FDCE \PAR_DATA_OUT_reg[36] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[36]_i_1_n_0 ),
        .Q(din[36]));
  FDCE \PAR_DATA_OUT_reg[37] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[37]_i_1_n_0 ),
        .Q(din[37]));
  FDCE \PAR_DATA_OUT_reg[38] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[38]_i_1_n_0 ),
        .Q(din[38]));
  FDCE \PAR_DATA_OUT_reg[39] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[39]_i_2_n_0 ),
        .Q(din[39]));
  FDCE \PAR_DATA_OUT_reg[3] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[3]_i_1_n_0 ),
        .Q(din[3]));
  FDCE \PAR_DATA_OUT_reg[4] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[4]_i_1_n_0 ),
        .Q(din[4]));
  FDCE \PAR_DATA_OUT_reg[5] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[5]_i_1_n_0 ),
        .Q(din[5]));
  FDCE \PAR_DATA_OUT_reg[6] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[6]_i_1_n_0 ),
        .Q(din[6]));
  FDCE \PAR_DATA_OUT_reg[7] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[7]_i_1_n_0 ),
        .Q(din[7]));
  FDCE \PAR_DATA_OUT_reg[8] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[8]_i_1_n_0 ),
        .Q(din[8]));
  FDCE \PAR_DATA_OUT_reg[9] 
       (.C(vita_clk),
        .CE(\PAR_DATA_OUT[39]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\PAR_DATA_OUT[9]_i_1_n_0 ),
        .Q(din[9]));
  FDRE \SYNC_BUS_reg[0] 
       (.C(vita_clk),
        .CE(E),
        .D(D[0]),
        .Q(SYNC_BUS[0]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[1] 
       (.C(vita_clk),
        .CE(E),
        .D(D[1]),
        .Q(SYNC_BUS[1]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[2] 
       (.C(vita_clk),
        .CE(E),
        .D(D[2]),
        .Q(SYNC_BUS[2]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[3] 
       (.C(vita_clk),
        .CE(E),
        .D(D[3]),
        .Q(SYNC_BUS[3]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[4] 
       (.C(vita_clk),
        .CE(E),
        .D(D[4]),
        .Q(SYNC_BUS[4]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[5] 
       (.C(vita_clk),
        .CE(E),
        .D(D[5]),
        .Q(SYNC_BUS[5]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[6] 
       (.C(vita_clk),
        .CE(E),
        .D(D[6]),
        .Q(SYNC_BUS[6]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[7] 
       (.C(vita_clk),
        .CE(E),
        .D(D[7]),
        .Q(SYNC_BUS[7]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[8] 
       (.C(vita_clk),
        .CE(E),
        .D(D[8]),
        .Q(SYNC_BUS[8]),
        .R(1'b0));
  FDRE \SYNC_BUS_reg[9] 
       (.C(vita_clk),
        .CE(E),
        .D(D[9]),
        .Q(SYNC_BUS[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    VALID_i_1
       (.I0(\index_reg_n_0_[0] ),
        .I1(DATA_BUS_VALID),
        .O(VALID0));
  FDCE VALID_r_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(VALID),
        .Q(VALID_r));
  FDCE VALID_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(VALID0),
        .Q(VALID));
  FDCE \VIDEO_SYNC_OUT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(VIDEO_SYNC_r3_reg_gate_n_0),
        .Q(din[40]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0 " *) 
  SRL16E \VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(vita_clk),
        .D(CRC_PAR_DATA_IMGVALID_OUT),
        .Q(\VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0_n_0 ));
  FDRE \VIDEO_SYNC_r3_reg[0]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_1 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0_n_0 ),
        .Q(\VIDEO_SYNC_r3_reg[0]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_1_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    VIDEO_SYNC_r3_reg_gate
       (.I0(\VIDEO_SYNC_r3_reg[0]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_1_n_0 ),
        .I1(enpipe_reg_c_1),
        .O(VIDEO_SYNC_r3_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h888F0700)) 
    \index[0]_i_1 
       (.I0(\slv_reg30_reg[6] [3]),
        .I1(\slv_reg30_reg[6] [4]),
        .I2(resetindex),
        .I3(DATA_BUS_VALID),
        .I4(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1_n_0 ));
  FDCE \index_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\index[0]_i_1_n_0 ),
        .Q(\index_reg_n_0_[0] ));
  LUT5 #(
    .INIT(32'hAA3FAAC0)) 
    kernel_i_1
       (.I0(CRC_START_KERNEL),
        .I1(DATA_BUS_VALID),
        .I2(\index_reg_n_0_[0] ),
        .I3(CRC_KERNEL_ODD_EVEN),
        .I4(kernel),
        .O(kernel_i_1_n_0));
  FDCE kernel_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(kernel_i_1_n_0),
        .Q(kernel));
  LUT1 #(
    .INIT(2'h1)) 
    resetindex_i_1
       (.I0(\slv_reg8_reg[1] [1]),
        .O(resetindex_i_1_n_0));
  FDCE resetindex_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(resetindex_i_1_n_0),
        .Q(resetindex));
endmodule

(* ORIG_REF_NAME = "syncchanneldecoder" *) 
module design_1_onsemi_vita_cam_0_0_syncchanneldecoder
   (enpipe_reg_c_2_0,
    Q,
    din,
    START_KERNEL,
    FramesCnt,
    O288,
    BlackPixelCnt,
    O289,
    StartLineCnt,
    EndLineCnt,
    SYNC_KERNEL_ODD_EVEN,
    framestart_active_reg,
    init_reg,
    WindowsCnt,
    BlackLinesCnt,
    \framestart_cnt_reg[0] ,
    SYNC_PAR_DATA_IMGVALID,
    SYNC_PAR_DATA_BLACKVALID,
    validcrc,
    \PAR_SYNC_int_reg[9] ,
    \PAR_DATA_int_reg[39] ,
    ClocksCnt,
    \slv_reg8_reg[0] ,
    PAR_DATAIN,
    vita_clk,
    \slv_reg8_reg[0]_rep__0 ,
    AR,
    \slv_reg8_reg[0]_rep__1 ,
    CO,
    framestart_active,
    \slv_reg8_reg[1] ,
    \slv_reg10_reg[25] ,
    \slv_reg13_reg[25] ,
    \slv_reg11_reg[9] ,
    \slv_reg12_reg[25] ,
    \slv_reg9_reg[31] ,
    E,
    \slv_reg8_reg[0]_rep ,
    \slv_reg8_reg[0]_0 );
  output enpipe_reg_c_2_0;
  output [0:0]Q;
  output [0:0]din;
  output START_KERNEL;
  output [31:0]FramesCnt;
  output [31:0]O288;
  output [31:0]BlackPixelCnt;
  output [31:0]O289;
  output [31:0]StartLineCnt;
  output [31:0]EndLineCnt;
  output SYNC_KERNEL_ODD_EVEN;
  output framestart_active_reg;
  output init_reg;
  output [31:0]WindowsCnt;
  output [31:0]BlackLinesCnt;
  output \framestart_cnt_reg[0] ;
  output SYNC_PAR_DATA_IMGVALID;
  output SYNC_PAR_DATA_BLACKVALID;
  output validcrc;
  output [9:0]\PAR_SYNC_int_reg[9] ;
  output [39:0]\PAR_DATA_int_reg[39] ;
  output [31:0]ClocksCnt;
  input \slv_reg8_reg[0] ;
  input [49:0]PAR_DATAIN;
  input vita_clk;
  input \slv_reg8_reg[0]_rep__0 ;
  input [1:0]AR;
  input \slv_reg8_reg[0]_rep__1 ;
  input [0:0]CO;
  input framestart_active;
  input [0:0]\slv_reg8_reg[1] ;
  input [19:0]\slv_reg10_reg[25] ;
  input [9:0]\slv_reg13_reg[25] ;
  input [9:0]\slv_reg11_reg[9] ;
  input [19:0]\slv_reg12_reg[25] ;
  input [31:0]\slv_reg9_reg[31] ;
  input [0:0]E;
  input [0:0]\slv_reg8_reg[0]_rep ;
  input [0:0]\slv_reg8_reg[0]_0 ;

  wire [1:0]AR;
  wire BlackDataState_i_1_n_0;
  wire BlackDataState_reg_n_0;
  wire [31:0]BlackLinesCnt;
  wire \BlackLinesCntr[0]_i_1_n_0 ;
  wire \BlackLinesCntr[10]_i_1_n_0 ;
  wire \BlackLinesCntr[11]_i_1_n_0 ;
  wire \BlackLinesCntr[12]_i_1_n_0 ;
  wire \BlackLinesCntr[12]_i_3_n_0 ;
  wire \BlackLinesCntr[12]_i_4_n_0 ;
  wire \BlackLinesCntr[12]_i_5_n_0 ;
  wire \BlackLinesCntr[12]_i_6_n_0 ;
  wire \BlackLinesCntr[13]_i_1_n_0 ;
  wire \BlackLinesCntr[14]_i_1_n_0 ;
  wire \BlackLinesCntr[15]_i_1_n_0 ;
  wire \BlackLinesCntr[16]_i_1_n_0 ;
  wire \BlackLinesCntr[16]_i_3_n_0 ;
  wire \BlackLinesCntr[16]_i_4_n_0 ;
  wire \BlackLinesCntr[16]_i_5_n_0 ;
  wire \BlackLinesCntr[16]_i_6_n_0 ;
  wire \BlackLinesCntr[17]_i_1_n_0 ;
  wire \BlackLinesCntr[18]_i_1_n_0 ;
  wire \BlackLinesCntr[19]_i_1_n_0 ;
  wire \BlackLinesCntr[1]_i_1_n_0 ;
  wire \BlackLinesCntr[20]_i_1_n_0 ;
  wire \BlackLinesCntr[20]_i_3_n_0 ;
  wire \BlackLinesCntr[20]_i_4_n_0 ;
  wire \BlackLinesCntr[20]_i_5_n_0 ;
  wire \BlackLinesCntr[20]_i_6_n_0 ;
  wire \BlackLinesCntr[21]_i_1_n_0 ;
  wire \BlackLinesCntr[22]_i_1_n_0 ;
  wire \BlackLinesCntr[23]_i_1_n_0 ;
  wire \BlackLinesCntr[24]_i_1_n_0 ;
  wire \BlackLinesCntr[24]_i_3_n_0 ;
  wire \BlackLinesCntr[24]_i_4_n_0 ;
  wire \BlackLinesCntr[24]_i_5_n_0 ;
  wire \BlackLinesCntr[24]_i_6_n_0 ;
  wire \BlackLinesCntr[25]_i_1_n_0 ;
  wire \BlackLinesCntr[26]_i_1_n_0 ;
  wire \BlackLinesCntr[27]_i_1_n_0 ;
  wire \BlackLinesCntr[28]_i_1_n_0 ;
  wire \BlackLinesCntr[28]_i_3_n_0 ;
  wire \BlackLinesCntr[28]_i_4_n_0 ;
  wire \BlackLinesCntr[28]_i_5_n_0 ;
  wire \BlackLinesCntr[28]_i_6_n_0 ;
  wire \BlackLinesCntr[29]_i_1_n_0 ;
  wire \BlackLinesCntr[2]_i_1_n_0 ;
  wire \BlackLinesCntr[30]_i_1_n_0 ;
  wire \BlackLinesCntr[31]_i_1_n_0 ;
  wire \BlackLinesCntr[31]_i_2_n_0 ;
  wire \BlackLinesCntr[31]_i_4_n_0 ;
  wire \BlackLinesCntr[31]_i_5_n_0 ;
  wire \BlackLinesCntr[31]_i_6_n_0 ;
  wire \BlackLinesCntr[3]_i_1_n_0 ;
  wire \BlackLinesCntr[4]_i_1_n_0 ;
  wire \BlackLinesCntr[4]_i_3_n_0 ;
  wire \BlackLinesCntr[4]_i_4_n_0 ;
  wire \BlackLinesCntr[4]_i_5_n_0 ;
  wire \BlackLinesCntr[4]_i_6_n_0 ;
  wire \BlackLinesCntr[5]_i_1_n_0 ;
  wire \BlackLinesCntr[6]_i_1_n_0 ;
  wire \BlackLinesCntr[7]_i_1_n_0 ;
  wire \BlackLinesCntr[8]_i_1_n_0 ;
  wire \BlackLinesCntr[8]_i_3_n_0 ;
  wire \BlackLinesCntr[8]_i_4_n_0 ;
  wire \BlackLinesCntr[8]_i_5_n_0 ;
  wire \BlackLinesCntr[8]_i_6_n_0 ;
  wire \BlackLinesCntr[9]_i_1_n_0 ;
  wire \BlackLinesCntr_reg[12]_i_2_n_0 ;
  wire \BlackLinesCntr_reg[12]_i_2_n_1 ;
  wire \BlackLinesCntr_reg[12]_i_2_n_2 ;
  wire \BlackLinesCntr_reg[12]_i_2_n_3 ;
  wire \BlackLinesCntr_reg[16]_i_2_n_0 ;
  wire \BlackLinesCntr_reg[16]_i_2_n_1 ;
  wire \BlackLinesCntr_reg[16]_i_2_n_2 ;
  wire \BlackLinesCntr_reg[16]_i_2_n_3 ;
  wire \BlackLinesCntr_reg[20]_i_2_n_0 ;
  wire \BlackLinesCntr_reg[20]_i_2_n_1 ;
  wire \BlackLinesCntr_reg[20]_i_2_n_2 ;
  wire \BlackLinesCntr_reg[20]_i_2_n_3 ;
  wire \BlackLinesCntr_reg[24]_i_2_n_0 ;
  wire \BlackLinesCntr_reg[24]_i_2_n_1 ;
  wire \BlackLinesCntr_reg[24]_i_2_n_2 ;
  wire \BlackLinesCntr_reg[24]_i_2_n_3 ;
  wire \BlackLinesCntr_reg[28]_i_2_n_0 ;
  wire \BlackLinesCntr_reg[28]_i_2_n_1 ;
  wire \BlackLinesCntr_reg[28]_i_2_n_2 ;
  wire \BlackLinesCntr_reg[28]_i_2_n_3 ;
  wire \BlackLinesCntr_reg[31]_i_3_n_2 ;
  wire \BlackLinesCntr_reg[31]_i_3_n_3 ;
  wire \BlackLinesCntr_reg[4]_i_2_n_0 ;
  wire \BlackLinesCntr_reg[4]_i_2_n_1 ;
  wire \BlackLinesCntr_reg[4]_i_2_n_2 ;
  wire \BlackLinesCntr_reg[4]_i_2_n_3 ;
  wire \BlackLinesCntr_reg[8]_i_2_n_0 ;
  wire \BlackLinesCntr_reg[8]_i_2_n_1 ;
  wire \BlackLinesCntr_reg[8]_i_2_n_2 ;
  wire \BlackLinesCntr_reg[8]_i_2_n_3 ;
  wire [31:0]BlackPixelCnt;
  wire \BlackPixelCntr[0]_i_1_n_0 ;
  wire \BlackPixelCntr[0]_i_3_n_0 ;
  wire \BlackPixelCntr[0]_i_4_n_0 ;
  wire \BlackPixelCntr[0]_i_5_n_0 ;
  wire \BlackPixelCntr[0]_i_6_n_0 ;
  wire \BlackPixelCntr[0]_i_7_n_0 ;
  wire \BlackPixelCntr[12]_i_2_n_0 ;
  wire \BlackPixelCntr[12]_i_3_n_0 ;
  wire \BlackPixelCntr[12]_i_4_n_0 ;
  wire \BlackPixelCntr[12]_i_5_n_0 ;
  wire \BlackPixelCntr[16]_i_2_n_0 ;
  wire \BlackPixelCntr[16]_i_3_n_0 ;
  wire \BlackPixelCntr[16]_i_4_n_0 ;
  wire \BlackPixelCntr[16]_i_5_n_0 ;
  wire \BlackPixelCntr[20]_i_2_n_0 ;
  wire \BlackPixelCntr[20]_i_3_n_0 ;
  wire \BlackPixelCntr[20]_i_4_n_0 ;
  wire \BlackPixelCntr[20]_i_5_n_0 ;
  wire \BlackPixelCntr[24]_i_2_n_0 ;
  wire \BlackPixelCntr[24]_i_3_n_0 ;
  wire \BlackPixelCntr[24]_i_4_n_0 ;
  wire \BlackPixelCntr[24]_i_5_n_0 ;
  wire \BlackPixelCntr[28]_i_2_n_0 ;
  wire \BlackPixelCntr[28]_i_3_n_0 ;
  wire \BlackPixelCntr[28]_i_4_n_0 ;
  wire \BlackPixelCntr[28]_i_5_n_0 ;
  wire \BlackPixelCntr[4]_i_2_n_0 ;
  wire \BlackPixelCntr[4]_i_3_n_0 ;
  wire \BlackPixelCntr[4]_i_4_n_0 ;
  wire \BlackPixelCntr[4]_i_5_n_0 ;
  wire \BlackPixelCntr[8]_i_2_n_0 ;
  wire \BlackPixelCntr[8]_i_3_n_0 ;
  wire \BlackPixelCntr[8]_i_4_n_0 ;
  wire \BlackPixelCntr[8]_i_5_n_0 ;
  wire \BlackPixelCntr_reg[0]_i_2_n_0 ;
  wire \BlackPixelCntr_reg[0]_i_2_n_1 ;
  wire \BlackPixelCntr_reg[0]_i_2_n_2 ;
  wire \BlackPixelCntr_reg[0]_i_2_n_3 ;
  wire \BlackPixelCntr_reg[0]_i_2_n_4 ;
  wire \BlackPixelCntr_reg[0]_i_2_n_5 ;
  wire \BlackPixelCntr_reg[0]_i_2_n_6 ;
  wire \BlackPixelCntr_reg[0]_i_2_n_7 ;
  wire \BlackPixelCntr_reg[12]_i_1_n_0 ;
  wire \BlackPixelCntr_reg[12]_i_1_n_1 ;
  wire \BlackPixelCntr_reg[12]_i_1_n_2 ;
  wire \BlackPixelCntr_reg[12]_i_1_n_3 ;
  wire \BlackPixelCntr_reg[12]_i_1_n_4 ;
  wire \BlackPixelCntr_reg[12]_i_1_n_5 ;
  wire \BlackPixelCntr_reg[12]_i_1_n_6 ;
  wire \BlackPixelCntr_reg[12]_i_1_n_7 ;
  wire \BlackPixelCntr_reg[16]_i_1_n_0 ;
  wire \BlackPixelCntr_reg[16]_i_1_n_1 ;
  wire \BlackPixelCntr_reg[16]_i_1_n_2 ;
  wire \BlackPixelCntr_reg[16]_i_1_n_3 ;
  wire \BlackPixelCntr_reg[16]_i_1_n_4 ;
  wire \BlackPixelCntr_reg[16]_i_1_n_5 ;
  wire \BlackPixelCntr_reg[16]_i_1_n_6 ;
  wire \BlackPixelCntr_reg[16]_i_1_n_7 ;
  wire \BlackPixelCntr_reg[20]_i_1_n_0 ;
  wire \BlackPixelCntr_reg[20]_i_1_n_1 ;
  wire \BlackPixelCntr_reg[20]_i_1_n_2 ;
  wire \BlackPixelCntr_reg[20]_i_1_n_3 ;
  wire \BlackPixelCntr_reg[20]_i_1_n_4 ;
  wire \BlackPixelCntr_reg[20]_i_1_n_5 ;
  wire \BlackPixelCntr_reg[20]_i_1_n_6 ;
  wire \BlackPixelCntr_reg[20]_i_1_n_7 ;
  wire \BlackPixelCntr_reg[24]_i_1_n_0 ;
  wire \BlackPixelCntr_reg[24]_i_1_n_1 ;
  wire \BlackPixelCntr_reg[24]_i_1_n_2 ;
  wire \BlackPixelCntr_reg[24]_i_1_n_3 ;
  wire \BlackPixelCntr_reg[24]_i_1_n_4 ;
  wire \BlackPixelCntr_reg[24]_i_1_n_5 ;
  wire \BlackPixelCntr_reg[24]_i_1_n_6 ;
  wire \BlackPixelCntr_reg[24]_i_1_n_7 ;
  wire \BlackPixelCntr_reg[28]_i_1_n_1 ;
  wire \BlackPixelCntr_reg[28]_i_1_n_2 ;
  wire \BlackPixelCntr_reg[28]_i_1_n_3 ;
  wire \BlackPixelCntr_reg[28]_i_1_n_4 ;
  wire \BlackPixelCntr_reg[28]_i_1_n_5 ;
  wire \BlackPixelCntr_reg[28]_i_1_n_6 ;
  wire \BlackPixelCntr_reg[28]_i_1_n_7 ;
  wire \BlackPixelCntr_reg[4]_i_1_n_0 ;
  wire \BlackPixelCntr_reg[4]_i_1_n_1 ;
  wire \BlackPixelCntr_reg[4]_i_1_n_2 ;
  wire \BlackPixelCntr_reg[4]_i_1_n_3 ;
  wire \BlackPixelCntr_reg[4]_i_1_n_4 ;
  wire \BlackPixelCntr_reg[4]_i_1_n_5 ;
  wire \BlackPixelCntr_reg[4]_i_1_n_6 ;
  wire \BlackPixelCntr_reg[4]_i_1_n_7 ;
  wire \BlackPixelCntr_reg[8]_i_1_n_0 ;
  wire \BlackPixelCntr_reg[8]_i_1_n_1 ;
  wire \BlackPixelCntr_reg[8]_i_1_n_2 ;
  wire \BlackPixelCntr_reg[8]_i_1_n_3 ;
  wire \BlackPixelCntr_reg[8]_i_1_n_4 ;
  wire \BlackPixelCntr_reg[8]_i_1_n_5 ;
  wire \BlackPixelCntr_reg[8]_i_1_n_6 ;
  wire \BlackPixelCntr_reg[8]_i_1_n_7 ;
  wire [0:0]CO;
  wire [31:0]ClocksCnt;
  wire \ClocksCntr[0]_i_2_n_0 ;
  wire \ClocksCntr[0]_i_3_n_0 ;
  wire \ClocksCntr[0]_i_4_n_0 ;
  wire \ClocksCntr[0]_i_5_n_0 ;
  wire \ClocksCntr[0]_i_6_n_0 ;
  wire \ClocksCntr[12]_i_2_n_0 ;
  wire \ClocksCntr[12]_i_3_n_0 ;
  wire \ClocksCntr[12]_i_4_n_0 ;
  wire \ClocksCntr[12]_i_5_n_0 ;
  wire \ClocksCntr[16]_i_2_n_0 ;
  wire \ClocksCntr[16]_i_3_n_0 ;
  wire \ClocksCntr[16]_i_4_n_0 ;
  wire \ClocksCntr[16]_i_5_n_0 ;
  wire \ClocksCntr[20]_i_2_n_0 ;
  wire \ClocksCntr[20]_i_3_n_0 ;
  wire \ClocksCntr[20]_i_4_n_0 ;
  wire \ClocksCntr[20]_i_5_n_0 ;
  wire \ClocksCntr[24]_i_2_n_0 ;
  wire \ClocksCntr[24]_i_3_n_0 ;
  wire \ClocksCntr[24]_i_4_n_0 ;
  wire \ClocksCntr[24]_i_5_n_0 ;
  wire \ClocksCntr[28]_i_2_n_0 ;
  wire \ClocksCntr[28]_i_3_n_0 ;
  wire \ClocksCntr[28]_i_4_n_0 ;
  wire \ClocksCntr[28]_i_5_n_0 ;
  wire \ClocksCntr[4]_i_2_n_0 ;
  wire \ClocksCntr[4]_i_3_n_0 ;
  wire \ClocksCntr[4]_i_4_n_0 ;
  wire \ClocksCntr[4]_i_5_n_0 ;
  wire \ClocksCntr[8]_i_2_n_0 ;
  wire \ClocksCntr[8]_i_3_n_0 ;
  wire \ClocksCntr[8]_i_4_n_0 ;
  wire \ClocksCntr[8]_i_5_n_0 ;
  wire [31:0]ClocksCntr_reg;
  wire \ClocksCntr_reg[0]_i_1_n_0 ;
  wire \ClocksCntr_reg[0]_i_1_n_1 ;
  wire \ClocksCntr_reg[0]_i_1_n_2 ;
  wire \ClocksCntr_reg[0]_i_1_n_3 ;
  wire \ClocksCntr_reg[0]_i_1_n_4 ;
  wire \ClocksCntr_reg[0]_i_1_n_5 ;
  wire \ClocksCntr_reg[0]_i_1_n_6 ;
  wire \ClocksCntr_reg[0]_i_1_n_7 ;
  wire \ClocksCntr_reg[12]_i_1_n_0 ;
  wire \ClocksCntr_reg[12]_i_1_n_1 ;
  wire \ClocksCntr_reg[12]_i_1_n_2 ;
  wire \ClocksCntr_reg[12]_i_1_n_3 ;
  wire \ClocksCntr_reg[12]_i_1_n_4 ;
  wire \ClocksCntr_reg[12]_i_1_n_5 ;
  wire \ClocksCntr_reg[12]_i_1_n_6 ;
  wire \ClocksCntr_reg[12]_i_1_n_7 ;
  wire \ClocksCntr_reg[16]_i_1_n_0 ;
  wire \ClocksCntr_reg[16]_i_1_n_1 ;
  wire \ClocksCntr_reg[16]_i_1_n_2 ;
  wire \ClocksCntr_reg[16]_i_1_n_3 ;
  wire \ClocksCntr_reg[16]_i_1_n_4 ;
  wire \ClocksCntr_reg[16]_i_1_n_5 ;
  wire \ClocksCntr_reg[16]_i_1_n_6 ;
  wire \ClocksCntr_reg[16]_i_1_n_7 ;
  wire \ClocksCntr_reg[20]_i_1_n_0 ;
  wire \ClocksCntr_reg[20]_i_1_n_1 ;
  wire \ClocksCntr_reg[20]_i_1_n_2 ;
  wire \ClocksCntr_reg[20]_i_1_n_3 ;
  wire \ClocksCntr_reg[20]_i_1_n_4 ;
  wire \ClocksCntr_reg[20]_i_1_n_5 ;
  wire \ClocksCntr_reg[20]_i_1_n_6 ;
  wire \ClocksCntr_reg[20]_i_1_n_7 ;
  wire \ClocksCntr_reg[24]_i_1_n_0 ;
  wire \ClocksCntr_reg[24]_i_1_n_1 ;
  wire \ClocksCntr_reg[24]_i_1_n_2 ;
  wire \ClocksCntr_reg[24]_i_1_n_3 ;
  wire \ClocksCntr_reg[24]_i_1_n_4 ;
  wire \ClocksCntr_reg[24]_i_1_n_5 ;
  wire \ClocksCntr_reg[24]_i_1_n_6 ;
  wire \ClocksCntr_reg[24]_i_1_n_7 ;
  wire \ClocksCntr_reg[28]_i_1_n_1 ;
  wire \ClocksCntr_reg[28]_i_1_n_2 ;
  wire \ClocksCntr_reg[28]_i_1_n_3 ;
  wire \ClocksCntr_reg[28]_i_1_n_4 ;
  wire \ClocksCntr_reg[28]_i_1_n_5 ;
  wire \ClocksCntr_reg[28]_i_1_n_6 ;
  wire \ClocksCntr_reg[28]_i_1_n_7 ;
  wire \ClocksCntr_reg[4]_i_1_n_0 ;
  wire \ClocksCntr_reg[4]_i_1_n_1 ;
  wire \ClocksCntr_reg[4]_i_1_n_2 ;
  wire \ClocksCntr_reg[4]_i_1_n_3 ;
  wire \ClocksCntr_reg[4]_i_1_n_4 ;
  wire \ClocksCntr_reg[4]_i_1_n_5 ;
  wire \ClocksCntr_reg[4]_i_1_n_6 ;
  wire \ClocksCntr_reg[4]_i_1_n_7 ;
  wire \ClocksCntr_reg[8]_i_1_n_0 ;
  wire \ClocksCntr_reg[8]_i_1_n_1 ;
  wire \ClocksCntr_reg[8]_i_1_n_2 ;
  wire \ClocksCntr_reg[8]_i_1_n_3 ;
  wire \ClocksCntr_reg[8]_i_1_n_4 ;
  wire \ClocksCntr_reg[8]_i_1_n_5 ;
  wire \ClocksCntr_reg[8]_i_1_n_6 ;
  wire \ClocksCntr_reg[8]_i_1_n_7 ;
  wire [39:0]\DataDelayPipe_reg[3]_10 ;
  wire [1:0]DecoderEnablerState;
  wire \DecoderEnablerState[0]_i_1_n_0 ;
  wire \DecoderEnablerState[1]_i_1_n_0 ;
  wire \DecoderEnablerState[1]_i_2_n_0 ;
  wire [0:0]E;
  wire [31:0]EndLineCnt;
  wire \EndLineCntr[0]_i_1_n_0 ;
  wire \EndLineCntr[0]_i_3_n_0 ;
  wire \EndLineCntr[0]_i_4_n_0 ;
  wire \EndLineCntr[0]_i_5_n_0 ;
  wire \EndLineCntr[0]_i_6_n_0 ;
  wire \EndLineCntr[0]_i_7_n_0 ;
  wire \EndLineCntr[12]_i_2_n_0 ;
  wire \EndLineCntr[12]_i_3_n_0 ;
  wire \EndLineCntr[12]_i_4_n_0 ;
  wire \EndLineCntr[12]_i_5_n_0 ;
  wire \EndLineCntr[16]_i_2_n_0 ;
  wire \EndLineCntr[16]_i_3_n_0 ;
  wire \EndLineCntr[16]_i_4_n_0 ;
  wire \EndLineCntr[16]_i_5_n_0 ;
  wire \EndLineCntr[20]_i_2_n_0 ;
  wire \EndLineCntr[20]_i_3_n_0 ;
  wire \EndLineCntr[20]_i_4_n_0 ;
  wire \EndLineCntr[20]_i_5_n_0 ;
  wire \EndLineCntr[24]_i_2_n_0 ;
  wire \EndLineCntr[24]_i_3_n_0 ;
  wire \EndLineCntr[24]_i_4_n_0 ;
  wire \EndLineCntr[24]_i_5_n_0 ;
  wire \EndLineCntr[28]_i_2_n_0 ;
  wire \EndLineCntr[28]_i_3_n_0 ;
  wire \EndLineCntr[28]_i_4_n_0 ;
  wire \EndLineCntr[28]_i_5_n_0 ;
  wire \EndLineCntr[4]_i_2_n_0 ;
  wire \EndLineCntr[4]_i_3_n_0 ;
  wire \EndLineCntr[4]_i_4_n_0 ;
  wire \EndLineCntr[4]_i_5_n_0 ;
  wire \EndLineCntr[8]_i_2_n_0 ;
  wire \EndLineCntr[8]_i_3_n_0 ;
  wire \EndLineCntr[8]_i_4_n_0 ;
  wire \EndLineCntr[8]_i_5_n_0 ;
  wire \EndLineCntr_reg[0]_i_2_n_0 ;
  wire \EndLineCntr_reg[0]_i_2_n_1 ;
  wire \EndLineCntr_reg[0]_i_2_n_2 ;
  wire \EndLineCntr_reg[0]_i_2_n_3 ;
  wire \EndLineCntr_reg[0]_i_2_n_4 ;
  wire \EndLineCntr_reg[0]_i_2_n_5 ;
  wire \EndLineCntr_reg[0]_i_2_n_6 ;
  wire \EndLineCntr_reg[0]_i_2_n_7 ;
  wire \EndLineCntr_reg[12]_i_1_n_0 ;
  wire \EndLineCntr_reg[12]_i_1_n_1 ;
  wire \EndLineCntr_reg[12]_i_1_n_2 ;
  wire \EndLineCntr_reg[12]_i_1_n_3 ;
  wire \EndLineCntr_reg[12]_i_1_n_4 ;
  wire \EndLineCntr_reg[12]_i_1_n_5 ;
  wire \EndLineCntr_reg[12]_i_1_n_6 ;
  wire \EndLineCntr_reg[12]_i_1_n_7 ;
  wire \EndLineCntr_reg[16]_i_1_n_0 ;
  wire \EndLineCntr_reg[16]_i_1_n_1 ;
  wire \EndLineCntr_reg[16]_i_1_n_2 ;
  wire \EndLineCntr_reg[16]_i_1_n_3 ;
  wire \EndLineCntr_reg[16]_i_1_n_4 ;
  wire \EndLineCntr_reg[16]_i_1_n_5 ;
  wire \EndLineCntr_reg[16]_i_1_n_6 ;
  wire \EndLineCntr_reg[16]_i_1_n_7 ;
  wire \EndLineCntr_reg[20]_i_1_n_0 ;
  wire \EndLineCntr_reg[20]_i_1_n_1 ;
  wire \EndLineCntr_reg[20]_i_1_n_2 ;
  wire \EndLineCntr_reg[20]_i_1_n_3 ;
  wire \EndLineCntr_reg[20]_i_1_n_4 ;
  wire \EndLineCntr_reg[20]_i_1_n_5 ;
  wire \EndLineCntr_reg[20]_i_1_n_6 ;
  wire \EndLineCntr_reg[20]_i_1_n_7 ;
  wire \EndLineCntr_reg[24]_i_1_n_0 ;
  wire \EndLineCntr_reg[24]_i_1_n_1 ;
  wire \EndLineCntr_reg[24]_i_1_n_2 ;
  wire \EndLineCntr_reg[24]_i_1_n_3 ;
  wire \EndLineCntr_reg[24]_i_1_n_4 ;
  wire \EndLineCntr_reg[24]_i_1_n_5 ;
  wire \EndLineCntr_reg[24]_i_1_n_6 ;
  wire \EndLineCntr_reg[24]_i_1_n_7 ;
  wire \EndLineCntr_reg[28]_i_1_n_1 ;
  wire \EndLineCntr_reg[28]_i_1_n_2 ;
  wire \EndLineCntr_reg[28]_i_1_n_3 ;
  wire \EndLineCntr_reg[28]_i_1_n_4 ;
  wire \EndLineCntr_reg[28]_i_1_n_5 ;
  wire \EndLineCntr_reg[28]_i_1_n_6 ;
  wire \EndLineCntr_reg[28]_i_1_n_7 ;
  wire \EndLineCntr_reg[4]_i_1_n_0 ;
  wire \EndLineCntr_reg[4]_i_1_n_1 ;
  wire \EndLineCntr_reg[4]_i_1_n_2 ;
  wire \EndLineCntr_reg[4]_i_1_n_3 ;
  wire \EndLineCntr_reg[4]_i_1_n_4 ;
  wire \EndLineCntr_reg[4]_i_1_n_5 ;
  wire \EndLineCntr_reg[4]_i_1_n_6 ;
  wire \EndLineCntr_reg[4]_i_1_n_7 ;
  wire \EndLineCntr_reg[8]_i_1_n_0 ;
  wire \EndLineCntr_reg[8]_i_1_n_1 ;
  wire \EndLineCntr_reg[8]_i_1_n_2 ;
  wire \EndLineCntr_reg[8]_i_1_n_3 ;
  wire \EndLineCntr_reg[8]_i_1_n_4 ;
  wire \EndLineCntr_reg[8]_i_1_n_5 ;
  wire \EndLineCntr_reg[8]_i_1_n_6 ;
  wire \EndLineCntr_reg[8]_i_1_n_7 ;
  wire [31:0]FramesCnt;
  wire \FramesCntr[0]_i_1_n_0 ;
  wire \FramesCntr[0]_i_3_n_0 ;
  wire \FramesCntr[0]_i_4_n_0 ;
  wire \FramesCntr[0]_i_5_n_0 ;
  wire \FramesCntr[0]_i_6_n_0 ;
  wire \FramesCntr[0]_i_7_n_0 ;
  wire \FramesCntr[12]_i_2_n_0 ;
  wire \FramesCntr[12]_i_3_n_0 ;
  wire \FramesCntr[12]_i_4_n_0 ;
  wire \FramesCntr[12]_i_5_n_0 ;
  wire \FramesCntr[16]_i_2_n_0 ;
  wire \FramesCntr[16]_i_3_n_0 ;
  wire \FramesCntr[16]_i_4_n_0 ;
  wire \FramesCntr[16]_i_5_n_0 ;
  wire \FramesCntr[20]_i_2_n_0 ;
  wire \FramesCntr[20]_i_3_n_0 ;
  wire \FramesCntr[20]_i_4_n_0 ;
  wire \FramesCntr[20]_i_5_n_0 ;
  wire \FramesCntr[24]_i_2_n_0 ;
  wire \FramesCntr[24]_i_3_n_0 ;
  wire \FramesCntr[24]_i_4_n_0 ;
  wire \FramesCntr[24]_i_5_n_0 ;
  wire \FramesCntr[28]_i_2_n_0 ;
  wire \FramesCntr[28]_i_3_n_0 ;
  wire \FramesCntr[28]_i_4_n_0 ;
  wire \FramesCntr[28]_i_5_n_0 ;
  wire \FramesCntr[4]_i_2_n_0 ;
  wire \FramesCntr[4]_i_3_n_0 ;
  wire \FramesCntr[4]_i_4_n_0 ;
  wire \FramesCntr[4]_i_5_n_0 ;
  wire \FramesCntr[8]_i_2_n_0 ;
  wire \FramesCntr[8]_i_3_n_0 ;
  wire \FramesCntr[8]_i_4_n_0 ;
  wire \FramesCntr[8]_i_5_n_0 ;
  wire \FramesCntr_reg[0]_i_2_n_0 ;
  wire \FramesCntr_reg[0]_i_2_n_1 ;
  wire \FramesCntr_reg[0]_i_2_n_2 ;
  wire \FramesCntr_reg[0]_i_2_n_3 ;
  wire \FramesCntr_reg[0]_i_2_n_4 ;
  wire \FramesCntr_reg[0]_i_2_n_5 ;
  wire \FramesCntr_reg[0]_i_2_n_6 ;
  wire \FramesCntr_reg[0]_i_2_n_7 ;
  wire \FramesCntr_reg[12]_i_1_n_0 ;
  wire \FramesCntr_reg[12]_i_1_n_1 ;
  wire \FramesCntr_reg[12]_i_1_n_2 ;
  wire \FramesCntr_reg[12]_i_1_n_3 ;
  wire \FramesCntr_reg[12]_i_1_n_4 ;
  wire \FramesCntr_reg[12]_i_1_n_5 ;
  wire \FramesCntr_reg[12]_i_1_n_6 ;
  wire \FramesCntr_reg[12]_i_1_n_7 ;
  wire \FramesCntr_reg[16]_i_1_n_0 ;
  wire \FramesCntr_reg[16]_i_1_n_1 ;
  wire \FramesCntr_reg[16]_i_1_n_2 ;
  wire \FramesCntr_reg[16]_i_1_n_3 ;
  wire \FramesCntr_reg[16]_i_1_n_4 ;
  wire \FramesCntr_reg[16]_i_1_n_5 ;
  wire \FramesCntr_reg[16]_i_1_n_6 ;
  wire \FramesCntr_reg[16]_i_1_n_7 ;
  wire \FramesCntr_reg[20]_i_1_n_0 ;
  wire \FramesCntr_reg[20]_i_1_n_1 ;
  wire \FramesCntr_reg[20]_i_1_n_2 ;
  wire \FramesCntr_reg[20]_i_1_n_3 ;
  wire \FramesCntr_reg[20]_i_1_n_4 ;
  wire \FramesCntr_reg[20]_i_1_n_5 ;
  wire \FramesCntr_reg[20]_i_1_n_6 ;
  wire \FramesCntr_reg[20]_i_1_n_7 ;
  wire \FramesCntr_reg[24]_i_1_n_0 ;
  wire \FramesCntr_reg[24]_i_1_n_1 ;
  wire \FramesCntr_reg[24]_i_1_n_2 ;
  wire \FramesCntr_reg[24]_i_1_n_3 ;
  wire \FramesCntr_reg[24]_i_1_n_4 ;
  wire \FramesCntr_reg[24]_i_1_n_5 ;
  wire \FramesCntr_reg[24]_i_1_n_6 ;
  wire \FramesCntr_reg[24]_i_1_n_7 ;
  wire \FramesCntr_reg[28]_i_1_n_1 ;
  wire \FramesCntr_reg[28]_i_1_n_2 ;
  wire \FramesCntr_reg[28]_i_1_n_3 ;
  wire \FramesCntr_reg[28]_i_1_n_4 ;
  wire \FramesCntr_reg[28]_i_1_n_5 ;
  wire \FramesCntr_reg[28]_i_1_n_6 ;
  wire \FramesCntr_reg[28]_i_1_n_7 ;
  wire \FramesCntr_reg[4]_i_1_n_0 ;
  wire \FramesCntr_reg[4]_i_1_n_1 ;
  wire \FramesCntr_reg[4]_i_1_n_2 ;
  wire \FramesCntr_reg[4]_i_1_n_3 ;
  wire \FramesCntr_reg[4]_i_1_n_4 ;
  wire \FramesCntr_reg[4]_i_1_n_5 ;
  wire \FramesCntr_reg[4]_i_1_n_6 ;
  wire \FramesCntr_reg[4]_i_1_n_7 ;
  wire \FramesCntr_reg[8]_i_1_n_0 ;
  wire \FramesCntr_reg[8]_i_1_n_1 ;
  wire \FramesCntr_reg[8]_i_1_n_2 ;
  wire \FramesCntr_reg[8]_i_1_n_3 ;
  wire \FramesCntr_reg[8]_i_1_n_4 ;
  wire \FramesCntr_reg[8]_i_1_n_5 ;
  wire \FramesCntr_reg[8]_i_1_n_6 ;
  wire \FramesCntr_reg[8]_i_1_n_7 ;
  wire ImgDataState_i_1_n_0;
  wire ImgDataState_reg_n_0;
  wire \ImgLinesCntr[0]_i_1_n_0 ;
  wire \ImgLinesCntr[0]_i_3_n_0 ;
  wire \ImgLinesCntr[0]_i_4_n_0 ;
  wire \ImgLinesCntr[0]_i_5_n_0 ;
  wire \ImgLinesCntr[0]_i_6_n_0 ;
  wire \ImgLinesCntr[0]_i_7_n_0 ;
  wire \ImgLinesCntr[12]_i_2_n_0 ;
  wire \ImgLinesCntr[12]_i_3_n_0 ;
  wire \ImgLinesCntr[12]_i_4_n_0 ;
  wire \ImgLinesCntr[12]_i_5_n_0 ;
  wire \ImgLinesCntr[16]_i_2_n_0 ;
  wire \ImgLinesCntr[16]_i_3_n_0 ;
  wire \ImgLinesCntr[16]_i_4_n_0 ;
  wire \ImgLinesCntr[16]_i_5_n_0 ;
  wire \ImgLinesCntr[20]_i_2_n_0 ;
  wire \ImgLinesCntr[20]_i_3_n_0 ;
  wire \ImgLinesCntr[20]_i_4_n_0 ;
  wire \ImgLinesCntr[20]_i_5_n_0 ;
  wire \ImgLinesCntr[24]_i_2_n_0 ;
  wire \ImgLinesCntr[24]_i_3_n_0 ;
  wire \ImgLinesCntr[24]_i_4_n_0 ;
  wire \ImgLinesCntr[24]_i_5_n_0 ;
  wire \ImgLinesCntr[28]_i_2_n_0 ;
  wire \ImgLinesCntr[28]_i_3_n_0 ;
  wire \ImgLinesCntr[28]_i_4_n_0 ;
  wire \ImgLinesCntr[28]_i_5_n_0 ;
  wire \ImgLinesCntr[4]_i_2_n_0 ;
  wire \ImgLinesCntr[4]_i_3_n_0 ;
  wire \ImgLinesCntr[4]_i_4_n_0 ;
  wire \ImgLinesCntr[4]_i_5_n_0 ;
  wire \ImgLinesCntr[8]_i_2_n_0 ;
  wire \ImgLinesCntr[8]_i_3_n_0 ;
  wire \ImgLinesCntr[8]_i_4_n_0 ;
  wire \ImgLinesCntr[8]_i_5_n_0 ;
  wire \ImgLinesCntr_reg[0]_i_2_n_0 ;
  wire \ImgLinesCntr_reg[0]_i_2_n_1 ;
  wire \ImgLinesCntr_reg[0]_i_2_n_2 ;
  wire \ImgLinesCntr_reg[0]_i_2_n_3 ;
  wire \ImgLinesCntr_reg[0]_i_2_n_4 ;
  wire \ImgLinesCntr_reg[0]_i_2_n_5 ;
  wire \ImgLinesCntr_reg[0]_i_2_n_6 ;
  wire \ImgLinesCntr_reg[0]_i_2_n_7 ;
  wire \ImgLinesCntr_reg[12]_i_1_n_0 ;
  wire \ImgLinesCntr_reg[12]_i_1_n_1 ;
  wire \ImgLinesCntr_reg[12]_i_1_n_2 ;
  wire \ImgLinesCntr_reg[12]_i_1_n_3 ;
  wire \ImgLinesCntr_reg[12]_i_1_n_4 ;
  wire \ImgLinesCntr_reg[12]_i_1_n_5 ;
  wire \ImgLinesCntr_reg[12]_i_1_n_6 ;
  wire \ImgLinesCntr_reg[12]_i_1_n_7 ;
  wire \ImgLinesCntr_reg[16]_i_1_n_0 ;
  wire \ImgLinesCntr_reg[16]_i_1_n_1 ;
  wire \ImgLinesCntr_reg[16]_i_1_n_2 ;
  wire \ImgLinesCntr_reg[16]_i_1_n_3 ;
  wire \ImgLinesCntr_reg[16]_i_1_n_4 ;
  wire \ImgLinesCntr_reg[16]_i_1_n_5 ;
  wire \ImgLinesCntr_reg[16]_i_1_n_6 ;
  wire \ImgLinesCntr_reg[16]_i_1_n_7 ;
  wire \ImgLinesCntr_reg[20]_i_1_n_0 ;
  wire \ImgLinesCntr_reg[20]_i_1_n_1 ;
  wire \ImgLinesCntr_reg[20]_i_1_n_2 ;
  wire \ImgLinesCntr_reg[20]_i_1_n_3 ;
  wire \ImgLinesCntr_reg[20]_i_1_n_4 ;
  wire \ImgLinesCntr_reg[20]_i_1_n_5 ;
  wire \ImgLinesCntr_reg[20]_i_1_n_6 ;
  wire \ImgLinesCntr_reg[20]_i_1_n_7 ;
  wire \ImgLinesCntr_reg[24]_i_1_n_0 ;
  wire \ImgLinesCntr_reg[24]_i_1_n_1 ;
  wire \ImgLinesCntr_reg[24]_i_1_n_2 ;
  wire \ImgLinesCntr_reg[24]_i_1_n_3 ;
  wire \ImgLinesCntr_reg[24]_i_1_n_4 ;
  wire \ImgLinesCntr_reg[24]_i_1_n_5 ;
  wire \ImgLinesCntr_reg[24]_i_1_n_6 ;
  wire \ImgLinesCntr_reg[24]_i_1_n_7 ;
  wire \ImgLinesCntr_reg[28]_i_1_n_1 ;
  wire \ImgLinesCntr_reg[28]_i_1_n_2 ;
  wire \ImgLinesCntr_reg[28]_i_1_n_3 ;
  wire \ImgLinesCntr_reg[28]_i_1_n_4 ;
  wire \ImgLinesCntr_reg[28]_i_1_n_5 ;
  wire \ImgLinesCntr_reg[28]_i_1_n_6 ;
  wire \ImgLinesCntr_reg[28]_i_1_n_7 ;
  wire \ImgLinesCntr_reg[4]_i_1_n_0 ;
  wire \ImgLinesCntr_reg[4]_i_1_n_1 ;
  wire \ImgLinesCntr_reg[4]_i_1_n_2 ;
  wire \ImgLinesCntr_reg[4]_i_1_n_3 ;
  wire \ImgLinesCntr_reg[4]_i_1_n_4 ;
  wire \ImgLinesCntr_reg[4]_i_1_n_5 ;
  wire \ImgLinesCntr_reg[4]_i_1_n_6 ;
  wire \ImgLinesCntr_reg[4]_i_1_n_7 ;
  wire \ImgLinesCntr_reg[8]_i_1_n_0 ;
  wire \ImgLinesCntr_reg[8]_i_1_n_1 ;
  wire \ImgLinesCntr_reg[8]_i_1_n_2 ;
  wire \ImgLinesCntr_reg[8]_i_1_n_3 ;
  wire \ImgLinesCntr_reg[8]_i_1_n_4 ;
  wire \ImgLinesCntr_reg[8]_i_1_n_5 ;
  wire \ImgLinesCntr_reg[8]_i_1_n_6 ;
  wire \ImgLinesCntr_reg[8]_i_1_n_7 ;
  wire \ImgPixelCntr[0]_i_1_n_0 ;
  wire \ImgPixelCntr[0]_i_3_n_0 ;
  wire \ImgPixelCntr[0]_i_4_n_0 ;
  wire \ImgPixelCntr[0]_i_5_n_0 ;
  wire \ImgPixelCntr[0]_i_6_n_0 ;
  wire \ImgPixelCntr[0]_i_7_n_0 ;
  wire \ImgPixelCntr[12]_i_2_n_0 ;
  wire \ImgPixelCntr[12]_i_3_n_0 ;
  wire \ImgPixelCntr[12]_i_4_n_0 ;
  wire \ImgPixelCntr[12]_i_5_n_0 ;
  wire \ImgPixelCntr[16]_i_2_n_0 ;
  wire \ImgPixelCntr[16]_i_3_n_0 ;
  wire \ImgPixelCntr[16]_i_4_n_0 ;
  wire \ImgPixelCntr[16]_i_5_n_0 ;
  wire \ImgPixelCntr[20]_i_2_n_0 ;
  wire \ImgPixelCntr[20]_i_3_n_0 ;
  wire \ImgPixelCntr[20]_i_4_n_0 ;
  wire \ImgPixelCntr[20]_i_5_n_0 ;
  wire \ImgPixelCntr[24]_i_2_n_0 ;
  wire \ImgPixelCntr[24]_i_3_n_0 ;
  wire \ImgPixelCntr[24]_i_4_n_0 ;
  wire \ImgPixelCntr[24]_i_5_n_0 ;
  wire \ImgPixelCntr[28]_i_2_n_0 ;
  wire \ImgPixelCntr[28]_i_3_n_0 ;
  wire \ImgPixelCntr[28]_i_4_n_0 ;
  wire \ImgPixelCntr[28]_i_5_n_0 ;
  wire \ImgPixelCntr[4]_i_2_n_0 ;
  wire \ImgPixelCntr[4]_i_3_n_0 ;
  wire \ImgPixelCntr[4]_i_4_n_0 ;
  wire \ImgPixelCntr[4]_i_5_n_0 ;
  wire \ImgPixelCntr[8]_i_2_n_0 ;
  wire \ImgPixelCntr[8]_i_3_n_0 ;
  wire \ImgPixelCntr[8]_i_4_n_0 ;
  wire \ImgPixelCntr[8]_i_5_n_0 ;
  wire \ImgPixelCntr_reg[0]_i_2_n_0 ;
  wire \ImgPixelCntr_reg[0]_i_2_n_1 ;
  wire \ImgPixelCntr_reg[0]_i_2_n_2 ;
  wire \ImgPixelCntr_reg[0]_i_2_n_3 ;
  wire \ImgPixelCntr_reg[0]_i_2_n_4 ;
  wire \ImgPixelCntr_reg[0]_i_2_n_5 ;
  wire \ImgPixelCntr_reg[0]_i_2_n_6 ;
  wire \ImgPixelCntr_reg[0]_i_2_n_7 ;
  wire \ImgPixelCntr_reg[12]_i_1_n_0 ;
  wire \ImgPixelCntr_reg[12]_i_1_n_1 ;
  wire \ImgPixelCntr_reg[12]_i_1_n_2 ;
  wire \ImgPixelCntr_reg[12]_i_1_n_3 ;
  wire \ImgPixelCntr_reg[12]_i_1_n_4 ;
  wire \ImgPixelCntr_reg[12]_i_1_n_5 ;
  wire \ImgPixelCntr_reg[12]_i_1_n_6 ;
  wire \ImgPixelCntr_reg[12]_i_1_n_7 ;
  wire \ImgPixelCntr_reg[16]_i_1_n_0 ;
  wire \ImgPixelCntr_reg[16]_i_1_n_1 ;
  wire \ImgPixelCntr_reg[16]_i_1_n_2 ;
  wire \ImgPixelCntr_reg[16]_i_1_n_3 ;
  wire \ImgPixelCntr_reg[16]_i_1_n_4 ;
  wire \ImgPixelCntr_reg[16]_i_1_n_5 ;
  wire \ImgPixelCntr_reg[16]_i_1_n_6 ;
  wire \ImgPixelCntr_reg[16]_i_1_n_7 ;
  wire \ImgPixelCntr_reg[20]_i_1_n_0 ;
  wire \ImgPixelCntr_reg[20]_i_1_n_1 ;
  wire \ImgPixelCntr_reg[20]_i_1_n_2 ;
  wire \ImgPixelCntr_reg[20]_i_1_n_3 ;
  wire \ImgPixelCntr_reg[20]_i_1_n_4 ;
  wire \ImgPixelCntr_reg[20]_i_1_n_5 ;
  wire \ImgPixelCntr_reg[20]_i_1_n_6 ;
  wire \ImgPixelCntr_reg[20]_i_1_n_7 ;
  wire \ImgPixelCntr_reg[24]_i_1_n_0 ;
  wire \ImgPixelCntr_reg[24]_i_1_n_1 ;
  wire \ImgPixelCntr_reg[24]_i_1_n_2 ;
  wire \ImgPixelCntr_reg[24]_i_1_n_3 ;
  wire \ImgPixelCntr_reg[24]_i_1_n_4 ;
  wire \ImgPixelCntr_reg[24]_i_1_n_5 ;
  wire \ImgPixelCntr_reg[24]_i_1_n_6 ;
  wire \ImgPixelCntr_reg[24]_i_1_n_7 ;
  wire \ImgPixelCntr_reg[28]_i_1_n_1 ;
  wire \ImgPixelCntr_reg[28]_i_1_n_2 ;
  wire \ImgPixelCntr_reg[28]_i_1_n_3 ;
  wire \ImgPixelCntr_reg[28]_i_1_n_4 ;
  wire \ImgPixelCntr_reg[28]_i_1_n_5 ;
  wire \ImgPixelCntr_reg[28]_i_1_n_6 ;
  wire \ImgPixelCntr_reg[28]_i_1_n_7 ;
  wire \ImgPixelCntr_reg[4]_i_1_n_0 ;
  wire \ImgPixelCntr_reg[4]_i_1_n_1 ;
  wire \ImgPixelCntr_reg[4]_i_1_n_2 ;
  wire \ImgPixelCntr_reg[4]_i_1_n_3 ;
  wire \ImgPixelCntr_reg[4]_i_1_n_4 ;
  wire \ImgPixelCntr_reg[4]_i_1_n_5 ;
  wire \ImgPixelCntr_reg[4]_i_1_n_6 ;
  wire \ImgPixelCntr_reg[4]_i_1_n_7 ;
  wire \ImgPixelCntr_reg[8]_i_1_n_0 ;
  wire \ImgPixelCntr_reg[8]_i_1_n_1 ;
  wire \ImgPixelCntr_reg[8]_i_1_n_2 ;
  wire \ImgPixelCntr_reg[8]_i_1_n_3 ;
  wire \ImgPixelCntr_reg[8]_i_1_n_4 ;
  wire \ImgPixelCntr_reg[8]_i_1_n_5 ;
  wire \ImgPixelCntr_reg[8]_i_1_n_6 ;
  wire \ImgPixelCntr_reg[8]_i_1_n_7 ;
  wire KERNEL_ODD_EVEN_i_10_n_0;
  wire KERNEL_ODD_EVEN_i_11_n_0;
  wire KERNEL_ODD_EVEN_i_12_n_0;
  wire KERNEL_ODD_EVEN_i_13_n_0;
  wire KERNEL_ODD_EVEN_i_14_n_0;
  wire KERNEL_ODD_EVEN_i_15_n_0;
  wire KERNEL_ODD_EVEN_i_1_n_0;
  wire KERNEL_ODD_EVEN_i_8_n_0;
  wire KERNEL_ODD_EVEN_i_9_n_0;
  wire KERNEL_ODD_EVEN_reg_i_2_n_0;
  wire KERNEL_ODD_EVEN_reg_i_3_n_0;
  wire KERNEL_ODD_EVEN_reg_i_4_n_0;
  wire KERNEL_ODD_EVEN_reg_i_5_n_0;
  wire KERNEL_ODD_EVEN_reg_i_6_n_0;
  wire KERNEL_ODD_EVEN_reg_i_7_n_0;
  wire [31:0]O288;
  wire [31:0]O289;
  wire [49:0]PAR_DATAIN;
  wire PAR_DATA_FRAME0;
  wire [39:0]\PAR_DATA_int_reg[39] ;
  wire [9:0]\PAR_SYNC_int_reg[9] ;
  wire [0:0]Q;
  wire START_KERNEL;
  wire SYNC_KERNEL_ODD_EVEN;
  wire SYNC_PAR_DATA_BLACKVALID;
  wire SYNC_PAR_DATA_IMGVALID;
  wire [31:0]StartLineCnt;
  wire \StartLineCntr[0]_i_1_n_0 ;
  wire \StartLineCntr[0]_i_3_n_0 ;
  wire \StartLineCntr[0]_i_4_n_0 ;
  wire \StartLineCntr[0]_i_5_n_0 ;
  wire \StartLineCntr[0]_i_6_n_0 ;
  wire \StartLineCntr[0]_i_7_n_0 ;
  wire \StartLineCntr[12]_i_2_n_0 ;
  wire \StartLineCntr[12]_i_3_n_0 ;
  wire \StartLineCntr[12]_i_4_n_0 ;
  wire \StartLineCntr[12]_i_5_n_0 ;
  wire \StartLineCntr[16]_i_2_n_0 ;
  wire \StartLineCntr[16]_i_3_n_0 ;
  wire \StartLineCntr[16]_i_4_n_0 ;
  wire \StartLineCntr[16]_i_5_n_0 ;
  wire \StartLineCntr[20]_i_2_n_0 ;
  wire \StartLineCntr[20]_i_3_n_0 ;
  wire \StartLineCntr[20]_i_4_n_0 ;
  wire \StartLineCntr[20]_i_5_n_0 ;
  wire \StartLineCntr[24]_i_2_n_0 ;
  wire \StartLineCntr[24]_i_3_n_0 ;
  wire \StartLineCntr[24]_i_4_n_0 ;
  wire \StartLineCntr[24]_i_5_n_0 ;
  wire \StartLineCntr[28]_i_2_n_0 ;
  wire \StartLineCntr[28]_i_3_n_0 ;
  wire \StartLineCntr[28]_i_4_n_0 ;
  wire \StartLineCntr[28]_i_5_n_0 ;
  wire \StartLineCntr[4]_i_2_n_0 ;
  wire \StartLineCntr[4]_i_3_n_0 ;
  wire \StartLineCntr[4]_i_4_n_0 ;
  wire \StartLineCntr[4]_i_5_n_0 ;
  wire \StartLineCntr[8]_i_2_n_0 ;
  wire \StartLineCntr[8]_i_3_n_0 ;
  wire \StartLineCntr[8]_i_4_n_0 ;
  wire \StartLineCntr[8]_i_5_n_0 ;
  wire \StartLineCntr_reg[0]_i_2_n_0 ;
  wire \StartLineCntr_reg[0]_i_2_n_1 ;
  wire \StartLineCntr_reg[0]_i_2_n_2 ;
  wire \StartLineCntr_reg[0]_i_2_n_3 ;
  wire \StartLineCntr_reg[0]_i_2_n_4 ;
  wire \StartLineCntr_reg[0]_i_2_n_5 ;
  wire \StartLineCntr_reg[0]_i_2_n_6 ;
  wire \StartLineCntr_reg[0]_i_2_n_7 ;
  wire \StartLineCntr_reg[12]_i_1_n_0 ;
  wire \StartLineCntr_reg[12]_i_1_n_1 ;
  wire \StartLineCntr_reg[12]_i_1_n_2 ;
  wire \StartLineCntr_reg[12]_i_1_n_3 ;
  wire \StartLineCntr_reg[12]_i_1_n_4 ;
  wire \StartLineCntr_reg[12]_i_1_n_5 ;
  wire \StartLineCntr_reg[12]_i_1_n_6 ;
  wire \StartLineCntr_reg[12]_i_1_n_7 ;
  wire \StartLineCntr_reg[16]_i_1_n_0 ;
  wire \StartLineCntr_reg[16]_i_1_n_1 ;
  wire \StartLineCntr_reg[16]_i_1_n_2 ;
  wire \StartLineCntr_reg[16]_i_1_n_3 ;
  wire \StartLineCntr_reg[16]_i_1_n_4 ;
  wire \StartLineCntr_reg[16]_i_1_n_5 ;
  wire \StartLineCntr_reg[16]_i_1_n_6 ;
  wire \StartLineCntr_reg[16]_i_1_n_7 ;
  wire \StartLineCntr_reg[20]_i_1_n_0 ;
  wire \StartLineCntr_reg[20]_i_1_n_1 ;
  wire \StartLineCntr_reg[20]_i_1_n_2 ;
  wire \StartLineCntr_reg[20]_i_1_n_3 ;
  wire \StartLineCntr_reg[20]_i_1_n_4 ;
  wire \StartLineCntr_reg[20]_i_1_n_5 ;
  wire \StartLineCntr_reg[20]_i_1_n_6 ;
  wire \StartLineCntr_reg[20]_i_1_n_7 ;
  wire \StartLineCntr_reg[24]_i_1_n_0 ;
  wire \StartLineCntr_reg[24]_i_1_n_1 ;
  wire \StartLineCntr_reg[24]_i_1_n_2 ;
  wire \StartLineCntr_reg[24]_i_1_n_3 ;
  wire \StartLineCntr_reg[24]_i_1_n_4 ;
  wire \StartLineCntr_reg[24]_i_1_n_5 ;
  wire \StartLineCntr_reg[24]_i_1_n_6 ;
  wire \StartLineCntr_reg[24]_i_1_n_7 ;
  wire \StartLineCntr_reg[28]_i_1_n_1 ;
  wire \StartLineCntr_reg[28]_i_1_n_2 ;
  wire \StartLineCntr_reg[28]_i_1_n_3 ;
  wire \StartLineCntr_reg[28]_i_1_n_4 ;
  wire \StartLineCntr_reg[28]_i_1_n_5 ;
  wire \StartLineCntr_reg[28]_i_1_n_6 ;
  wire \StartLineCntr_reg[28]_i_1_n_7 ;
  wire \StartLineCntr_reg[4]_i_1_n_0 ;
  wire \StartLineCntr_reg[4]_i_1_n_1 ;
  wire \StartLineCntr_reg[4]_i_1_n_2 ;
  wire \StartLineCntr_reg[4]_i_1_n_3 ;
  wire \StartLineCntr_reg[4]_i_1_n_4 ;
  wire \StartLineCntr_reg[4]_i_1_n_5 ;
  wire \StartLineCntr_reg[4]_i_1_n_6 ;
  wire \StartLineCntr_reg[4]_i_1_n_7 ;
  wire \StartLineCntr_reg[8]_i_1_n_0 ;
  wire \StartLineCntr_reg[8]_i_1_n_1 ;
  wire \StartLineCntr_reg[8]_i_1_n_2 ;
  wire \StartLineCntr_reg[8]_i_1_n_3 ;
  wire \StartLineCntr_reg[8]_i_1_n_4 ;
  wire \StartLineCntr_reg[8]_i_1_n_5 ;
  wire \StartLineCntr_reg[8]_i_1_n_6 ;
  wire \StartLineCntr_reg[8]_i_1_n_7 ;
  wire [9:0]\SyncDelayPipe_reg[0]_21 ;
  wire [9:0]\SyncDelayPipe_reg[2]_22 ;
  wire [9:0]\SyncDelayPipe_reg[3]_23 ;
  wire [9:0]\SyncDelayPipe_reg[4]_24 ;
  wire [9:0]\SyncDelayPipe_reg[5]_25 ;
  wire \SyncDelayPipe_reg_n_0_[1][0] ;
  wire \SyncDelayPipe_reg_n_0_[1][1] ;
  wire \SyncDelayPipe_reg_n_0_[1][2] ;
  wire \SyncDelayPipe_reg_n_0_[1][3] ;
  wire \SyncDelayPipe_reg_n_0_[1][4] ;
  wire \SyncDelayPipe_reg_n_0_[1][5] ;
  wire \SyncDelayPipe_reg_n_0_[1][6] ;
  wire \SyncDelayPipe_reg_n_0_[1][7] ;
  wire \SyncDelayPipe_reg_n_0_[1][8] ;
  wire \SyncDelayPipe_reg_n_0_[1][9] ;
  wire [31:0]WindowsCnt;
  wire \WindowsCntr[0]_i_1_n_0 ;
  wire \WindowsCntr[10]_i_1_n_0 ;
  wire \WindowsCntr[11]_i_1_n_0 ;
  wire \WindowsCntr[12]_i_1_n_0 ;
  wire \WindowsCntr[12]_i_3_n_0 ;
  wire \WindowsCntr[12]_i_4_n_0 ;
  wire \WindowsCntr[12]_i_5_n_0 ;
  wire \WindowsCntr[12]_i_6_n_0 ;
  wire \WindowsCntr[13]_i_1_n_0 ;
  wire \WindowsCntr[14]_i_1_n_0 ;
  wire \WindowsCntr[15]_i_1_n_0 ;
  wire \WindowsCntr[16]_i_1_n_0 ;
  wire \WindowsCntr[16]_i_3_n_0 ;
  wire \WindowsCntr[16]_i_4_n_0 ;
  wire \WindowsCntr[16]_i_5_n_0 ;
  wire \WindowsCntr[16]_i_6_n_0 ;
  wire \WindowsCntr[17]_i_1_n_0 ;
  wire \WindowsCntr[18]_i_1_n_0 ;
  wire \WindowsCntr[19]_i_1_n_0 ;
  wire \WindowsCntr[1]_i_1_n_0 ;
  wire \WindowsCntr[20]_i_1_n_0 ;
  wire \WindowsCntr[20]_i_3_n_0 ;
  wire \WindowsCntr[20]_i_4_n_0 ;
  wire \WindowsCntr[20]_i_5_n_0 ;
  wire \WindowsCntr[20]_i_6_n_0 ;
  wire \WindowsCntr[21]_i_1_n_0 ;
  wire \WindowsCntr[22]_i_1_n_0 ;
  wire \WindowsCntr[23]_i_1_n_0 ;
  wire \WindowsCntr[24]_i_1_n_0 ;
  wire \WindowsCntr[24]_i_3_n_0 ;
  wire \WindowsCntr[24]_i_4_n_0 ;
  wire \WindowsCntr[24]_i_5_n_0 ;
  wire \WindowsCntr[24]_i_6_n_0 ;
  wire \WindowsCntr[25]_i_1_n_0 ;
  wire \WindowsCntr[26]_i_1_n_0 ;
  wire \WindowsCntr[27]_i_1_n_0 ;
  wire \WindowsCntr[28]_i_1_n_0 ;
  wire \WindowsCntr[28]_i_3_n_0 ;
  wire \WindowsCntr[28]_i_4_n_0 ;
  wire \WindowsCntr[28]_i_5_n_0 ;
  wire \WindowsCntr[28]_i_6_n_0 ;
  wire \WindowsCntr[29]_i_1_n_0 ;
  wire \WindowsCntr[2]_i_1_n_0 ;
  wire \WindowsCntr[30]_i_1_n_0 ;
  wire \WindowsCntr[31]_i_1_n_0 ;
  wire \WindowsCntr[31]_i_2_n_0 ;
  wire \WindowsCntr[31]_i_4_n_0 ;
  wire \WindowsCntr[31]_i_5_n_0 ;
  wire \WindowsCntr[31]_i_6_n_0 ;
  wire \WindowsCntr[3]_i_1_n_0 ;
  wire \WindowsCntr[4]_i_1_n_0 ;
  wire \WindowsCntr[4]_i_3_n_0 ;
  wire \WindowsCntr[4]_i_4_n_0 ;
  wire \WindowsCntr[4]_i_5_n_0 ;
  wire \WindowsCntr[4]_i_6_n_0 ;
  wire \WindowsCntr[5]_i_1_n_0 ;
  wire \WindowsCntr[6]_i_1_n_0 ;
  wire \WindowsCntr[7]_i_1_n_0 ;
  wire \WindowsCntr[8]_i_1_n_0 ;
  wire \WindowsCntr[8]_i_3_n_0 ;
  wire \WindowsCntr[8]_i_4_n_0 ;
  wire \WindowsCntr[8]_i_5_n_0 ;
  wire \WindowsCntr[8]_i_6_n_0 ;
  wire \WindowsCntr[9]_i_1_n_0 ;
  wire \WindowsCntr_reg[12]_i_2_n_0 ;
  wire \WindowsCntr_reg[12]_i_2_n_1 ;
  wire \WindowsCntr_reg[12]_i_2_n_2 ;
  wire \WindowsCntr_reg[12]_i_2_n_3 ;
  wire \WindowsCntr_reg[12]_i_2_n_4 ;
  wire \WindowsCntr_reg[12]_i_2_n_5 ;
  wire \WindowsCntr_reg[12]_i_2_n_6 ;
  wire \WindowsCntr_reg[12]_i_2_n_7 ;
  wire \WindowsCntr_reg[16]_i_2_n_0 ;
  wire \WindowsCntr_reg[16]_i_2_n_1 ;
  wire \WindowsCntr_reg[16]_i_2_n_2 ;
  wire \WindowsCntr_reg[16]_i_2_n_3 ;
  wire \WindowsCntr_reg[16]_i_2_n_4 ;
  wire \WindowsCntr_reg[16]_i_2_n_5 ;
  wire \WindowsCntr_reg[16]_i_2_n_6 ;
  wire \WindowsCntr_reg[16]_i_2_n_7 ;
  wire \WindowsCntr_reg[20]_i_2_n_0 ;
  wire \WindowsCntr_reg[20]_i_2_n_1 ;
  wire \WindowsCntr_reg[20]_i_2_n_2 ;
  wire \WindowsCntr_reg[20]_i_2_n_3 ;
  wire \WindowsCntr_reg[20]_i_2_n_4 ;
  wire \WindowsCntr_reg[20]_i_2_n_5 ;
  wire \WindowsCntr_reg[20]_i_2_n_6 ;
  wire \WindowsCntr_reg[20]_i_2_n_7 ;
  wire \WindowsCntr_reg[24]_i_2_n_0 ;
  wire \WindowsCntr_reg[24]_i_2_n_1 ;
  wire \WindowsCntr_reg[24]_i_2_n_2 ;
  wire \WindowsCntr_reg[24]_i_2_n_3 ;
  wire \WindowsCntr_reg[24]_i_2_n_4 ;
  wire \WindowsCntr_reg[24]_i_2_n_5 ;
  wire \WindowsCntr_reg[24]_i_2_n_6 ;
  wire \WindowsCntr_reg[24]_i_2_n_7 ;
  wire \WindowsCntr_reg[28]_i_2_n_0 ;
  wire \WindowsCntr_reg[28]_i_2_n_1 ;
  wire \WindowsCntr_reg[28]_i_2_n_2 ;
  wire \WindowsCntr_reg[28]_i_2_n_3 ;
  wire \WindowsCntr_reg[28]_i_2_n_4 ;
  wire \WindowsCntr_reg[28]_i_2_n_5 ;
  wire \WindowsCntr_reg[28]_i_2_n_6 ;
  wire \WindowsCntr_reg[28]_i_2_n_7 ;
  wire \WindowsCntr_reg[31]_i_3_n_2 ;
  wire \WindowsCntr_reg[31]_i_3_n_3 ;
  wire \WindowsCntr_reg[31]_i_3_n_5 ;
  wire \WindowsCntr_reg[31]_i_3_n_6 ;
  wire \WindowsCntr_reg[31]_i_3_n_7 ;
  wire \WindowsCntr_reg[4]_i_2_n_0 ;
  wire \WindowsCntr_reg[4]_i_2_n_1 ;
  wire \WindowsCntr_reg[4]_i_2_n_2 ;
  wire \WindowsCntr_reg[4]_i_2_n_3 ;
  wire \WindowsCntr_reg[4]_i_2_n_4 ;
  wire \WindowsCntr_reg[4]_i_2_n_5 ;
  wire \WindowsCntr_reg[4]_i_2_n_6 ;
  wire \WindowsCntr_reg[4]_i_2_n_7 ;
  wire \WindowsCntr_reg[8]_i_2_n_0 ;
  wire \WindowsCntr_reg[8]_i_2_n_1 ;
  wire \WindowsCntr_reg[8]_i_2_n_2 ;
  wire \WindowsCntr_reg[8]_i_2_n_3 ;
  wire \WindowsCntr_reg[8]_i_2_n_4 ;
  wire \WindowsCntr_reg[8]_i_2_n_5 ;
  wire \WindowsCntr_reg[8]_i_2_n_6 ;
  wire \WindowsCntr_reg[8]_i_2_n_7 ;
  wire blackdatavalid11_out;
  wire blackdatavalid_reg_n_0;
  wire blacklinecntstate_i_1_n_0;
  wire blacklinecntstate_reg_n_0;
  wire crcvalid;
  wire crcvalid_i_3_n_0;
  wire crcvalid_i_4_n_0;
  wire crcvalid_i_5_n_0;
  wire crcvalid_i_6_n_0;
  wire crcvalid_reg_i_2_n_0;
  wire crcvalid_reg_i_2_n_1;
  wire crcvalid_reg_i_2_n_2;
  wire crcvalid_reg_i_2_n_3;
  wire crcvalid_reg_n_0;
  wire decode;
  wire decode_i_1_n_0;
  wire decode_i_3_n_0;
  wire decode_i_4_n_0;
  wire decode_i_5_n_0;
  wire decode_i_6_n_0;
  wire decode_reg_i_2_n_1;
  wire decode_reg_i_2_n_2;
  wire decode_reg_i_2_n_3;
  wire [0:0]din;
  wire endblackline;
  wire endblackline_i_10_n_0;
  wire endblackline_i_11_n_0;
  wire endblackline_i_4_n_0;
  wire endblackline_i_5_n_0;
  wire endblackline_i_6_n_0;
  wire endblackline_i_7_n_0;
  wire endblackline_i_8_n_0;
  wire endblackline_i_9_n_0;
  wire endblackline_reg_i_2_n_0;
  wire endblackline_reg_i_2_n_1;
  wire endblackline_reg_i_2_n_2;
  wire endblackline_reg_i_2_n_3;
  wire endblackline_reg_i_3_n_0;
  wire endblackline_reg_i_3_n_1;
  wire endblackline_reg_i_3_n_2;
  wire endblackline_reg_i_3_n_3;
  wire endblackline_reg_n_0;
  wire endimageline;
  wire endimageline_i_10_n_0;
  wire endimageline_i_11_n_0;
  wire endimageline_i_12_n_0;
  wire endimageline_i_13_n_0;
  wire endimageline_i_14_n_0;
  wire endimageline_i_5_n_0;
  wire endimageline_i_6_n_0;
  wire endimageline_i_7_n_0;
  wire endimageline_i_8_n_0;
  wire endimageline_i_9_n_0;
  wire endimageline_reg_i_2_n_2;
  wire endimageline_reg_i_2_n_3;
  wire endimageline_reg_i_3_n_0;
  wire endimageline_reg_i_3_n_1;
  wire endimageline_reg_i_3_n_2;
  wire endimageline_reg_i_3_n_3;
  wire endimageline_reg_i_4_n_2;
  wire endimageline_reg_i_4_n_3;
  wire endimageline_reg_n_0;
  wire endline5_out;
  wire endline_reg_n_0;
  wire \enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7_n_0 ;
  wire \enpipe_reg[14]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_8_n_0 ;
  wire enpipe_reg_c_0_n_0;
  wire enpipe_reg_c_2_0;
  wire enpipe_reg_c_2_n_0;
  wire enpipe_reg_c_3_n_0;
  wire enpipe_reg_c_4_n_0;
  wire enpipe_reg_c_5_n_0;
  wire enpipe_reg_c_6_n_0;
  wire enpipe_reg_c_7_n_0;
  wire enpipe_reg_c_8_n_0;
  wire enpipe_reg_c_n_0;
  wire enpipe_reg_gate_n_0;
  wire \enpipe_reg_n_0_[0] ;
  wire eqOp;
  wire eqOp0_out;
  wire eqOp1_out;
  wire eqOp2_out;
  wire eqOp3_out;
  wire eqOp5_out;
  wire eqOp6_out;
  wire eqOp7_out;
  wire eqOp8_out;
  wire framestart_active;
  wire framestart_active_reg;
  wire \framestart_cnt_reg[0] ;
  wire imgdatavalid15_out;
  wire imgdatavalid_reg_n_0;
  wire init_reg;
  wire p_0_in;
  wire p_0_in36_in;
  wire p_2_in;
  wire [4:3]p_2_out;
  wire [31:1]plusOp;
  wire rst_cntrs;
  wire rst_cntrs_i_1_n_0;
  wire rst_cntrs_reg_rep__0_n_0;
  wire rst_cntrs_reg_rep_n_0;
  wire rst_cntrs_rep_i_1__0_n_0;
  wire rst_cntrs_rep_i_1_n_0;
  wire [19:0]\slv_reg10_reg[25] ;
  wire [9:0]\slv_reg11_reg[9] ;
  wire [19:0]\slv_reg12_reg[25] ;
  wire [9:0]\slv_reg13_reg[25] ;
  wire \slv_reg8_reg[0] ;
  wire [0:0]\slv_reg8_reg[0]_0 ;
  wire [0:0]\slv_reg8_reg[0]_rep ;
  wire \slv_reg8_reg[0]_rep__0 ;
  wire \slv_reg8_reg[0]_rep__1 ;
  wire [0:0]\slv_reg8_reg[1] ;
  wire [31:0]\slv_reg9_reg[31] ;
  wire startblackline;
  wire startblackline_i_10_n_0;
  wire startblackline_i_11_n_0;
  wire startblackline_i_4_n_0;
  wire startblackline_i_5_n_0;
  wire startblackline_i_6_n_0;
  wire startblackline_i_7_n_0;
  wire startblackline_i_8_n_0;
  wire startblackline_i_9_n_0;
  wire startblackline_reg_i_2_n_1;
  wire startblackline_reg_i_2_n_2;
  wire startblackline_reg_i_2_n_3;
  wire startblackline_reg_i_3_n_1;
  wire startblackline_reg_i_3_n_2;
  wire startblackline_reg_i_3_n_3;
  wire startblackline_reg_n_0;
  wire startframe;
  wire startframe_i_3_n_0;
  wire startframe_i_4_n_0;
  wire startframe_i_5_n_0;
  wire startframe_i_6_n_0;
  wire startframe_i_7_n_0;
  wire startframe_i_8_n_0;
  wire startframe_reg_i_2_n_1;
  wire startframe_reg_i_2_n_2;
  wire startframe_reg_i_2_n_3;
  wire startimageline18_out;
  wire startimageline_i_10_n_0;
  wire startimageline_i_11_n_0;
  wire startimageline_i_12_n_0;
  wire startimageline_i_13_n_0;
  wire startimageline_i_14_n_0;
  wire startimageline_i_15_n_0;
  wire startimageline_i_16_n_0;
  wire startimageline_i_17_n_0;
  wire startimageline_i_18_n_0;
  wire startimageline_i_6_n_0;
  wire startimageline_i_7_n_0;
  wire startimageline_i_8_n_0;
  wire startimageline_i_9_n_0;
  wire startimageline_reg_i_2_n_2;
  wire startimageline_reg_i_2_n_3;
  wire startimageline_reg_i_3_n_2;
  wire startimageline_reg_i_3_n_3;
  wire startimageline_reg_i_4_n_0;
  wire startimageline_reg_i_4_n_1;
  wire startimageline_reg_i_4_n_2;
  wire startimageline_reg_i_4_n_3;
  wire startimageline_reg_i_5_n_2;
  wire startimageline_reg_i_5_n_3;
  wire startimageline_reg_n_0;
  wire startline7_out;
  wire startline_reg_n_0;
  wire startwindow;
  wire startwindow_reg_n_0;
  wire syncvalid_r;
  wire validcrc;
  wire vita_clk;
  wire \windowid_reg_n_0_[0] ;
  wire \windowid_reg_n_0_[1] ;
  wire \windowid_reg_n_0_[2] ;
  wire \windowid_reg_n_0_[3] ;
  wire \windowid_reg_n_0_[4] ;
  wire [3:2]\NLW_BlackLinesCntr_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_BlackLinesCntr_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_BlackPixelCntr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ClocksCntr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_EndLineCntr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_FramesCntr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ImgLinesCntr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ImgPixelCntr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_StartLineCntr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_WindowsCntr_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_WindowsCntr_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_crcvalid_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_decode_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_endblackline_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_endblackline_reg_i_3_O_UNCONNECTED;
  wire [3:3]NLW_endimageline_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_endimageline_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_endimageline_reg_i_3_O_UNCONNECTED;
  wire [3:3]NLW_endimageline_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_endimageline_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_startblackline_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_startblackline_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_startframe_reg_i_2_O_UNCONNECTED;
  wire [3:3]NLW_startimageline_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_startimageline_reg_i_2_O_UNCONNECTED;
  wire [3:3]NLW_startimageline_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_startimageline_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_startimageline_reg_i_4_O_UNCONNECTED;
  wire [3:3]NLW_startimageline_reg_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_startimageline_reg_i_5_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h58F80000)) 
    BlackDataState_i_1
       (.I0(syncvalid_r),
        .I1(startblackline_reg_n_0),
        .I2(BlackDataState_reg_n_0),
        .I3(endblackline_reg_n_0),
        .I4(decode),
        .O(BlackDataState_i_1_n_0));
  FDCE BlackDataState_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(BlackDataState_i_1_n_0),
        .Q(BlackDataState_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \BlackLinesCntr[0]_i_1 
       (.I0(blacklinecntstate_reg_n_0),
        .I1(BlackLinesCnt[0]),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[10]_i_1 
       (.I0(plusOp[10]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[11]_i_1 
       (.I0(plusOp[11]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[12]_i_1 
       (.I0(plusOp[12]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[12]_i_3 
       (.I0(BlackLinesCnt[12]),
        .O(\BlackLinesCntr[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[12]_i_4 
       (.I0(BlackLinesCnt[11]),
        .O(\BlackLinesCntr[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[12]_i_5 
       (.I0(BlackLinesCnt[10]),
        .O(\BlackLinesCntr[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[12]_i_6 
       (.I0(BlackLinesCnt[9]),
        .O(\BlackLinesCntr[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[13]_i_1 
       (.I0(plusOp[13]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[14]_i_1 
       (.I0(plusOp[14]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[15]_i_1 
       (.I0(plusOp[15]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[16]_i_1 
       (.I0(plusOp[16]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[16]_i_3 
       (.I0(BlackLinesCnt[16]),
        .O(\BlackLinesCntr[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[16]_i_4 
       (.I0(BlackLinesCnt[15]),
        .O(\BlackLinesCntr[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[16]_i_5 
       (.I0(BlackLinesCnt[14]),
        .O(\BlackLinesCntr[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[16]_i_6 
       (.I0(BlackLinesCnt[13]),
        .O(\BlackLinesCntr[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[17]_i_1 
       (.I0(plusOp[17]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[18]_i_1 
       (.I0(plusOp[18]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[19]_i_1 
       (.I0(plusOp[19]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[1]_i_1 
       (.I0(plusOp[1]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[20]_i_1 
       (.I0(plusOp[20]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[20]_i_3 
       (.I0(BlackLinesCnt[20]),
        .O(\BlackLinesCntr[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[20]_i_4 
       (.I0(BlackLinesCnt[19]),
        .O(\BlackLinesCntr[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[20]_i_5 
       (.I0(BlackLinesCnt[18]),
        .O(\BlackLinesCntr[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[20]_i_6 
       (.I0(BlackLinesCnt[17]),
        .O(\BlackLinesCntr[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[21]_i_1 
       (.I0(plusOp[21]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[22]_i_1 
       (.I0(plusOp[22]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[23]_i_1 
       (.I0(plusOp[23]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[24]_i_1 
       (.I0(plusOp[24]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[24]_i_3 
       (.I0(BlackLinesCnt[24]),
        .O(\BlackLinesCntr[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[24]_i_4 
       (.I0(BlackLinesCnt[23]),
        .O(\BlackLinesCntr[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[24]_i_5 
       (.I0(BlackLinesCnt[22]),
        .O(\BlackLinesCntr[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[24]_i_6 
       (.I0(BlackLinesCnt[21]),
        .O(\BlackLinesCntr[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[25]_i_1 
       (.I0(plusOp[25]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[26]_i_1 
       (.I0(plusOp[26]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[27]_i_1 
       (.I0(plusOp[27]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[28]_i_1 
       (.I0(plusOp[28]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[28]_i_3 
       (.I0(BlackLinesCnt[28]),
        .O(\BlackLinesCntr[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[28]_i_4 
       (.I0(BlackLinesCnt[27]),
        .O(\BlackLinesCntr[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[28]_i_5 
       (.I0(BlackLinesCnt[26]),
        .O(\BlackLinesCntr[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[28]_i_6 
       (.I0(BlackLinesCnt[25]),
        .O(\BlackLinesCntr[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[29]_i_1 
       (.I0(plusOp[29]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[2]_i_1 
       (.I0(plusOp[2]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[30]_i_1 
       (.I0(plusOp[30]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \BlackLinesCntr[31]_i_1 
       (.I0(rst_cntrs_reg_rep__0_n_0),
        .I1(startblackline_reg_n_0),
        .I2(syncvalid_r),
        .O(\BlackLinesCntr[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[31]_i_2 
       (.I0(plusOp[31]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[31]_i_4 
       (.I0(BlackLinesCnt[31]),
        .O(\BlackLinesCntr[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[31]_i_5 
       (.I0(BlackLinesCnt[30]),
        .O(\BlackLinesCntr[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[31]_i_6 
       (.I0(BlackLinesCnt[29]),
        .O(\BlackLinesCntr[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[3]_i_1 
       (.I0(plusOp[3]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[4]_i_1 
       (.I0(plusOp[4]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[4]_i_3 
       (.I0(BlackLinesCnt[4]),
        .O(\BlackLinesCntr[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[4]_i_4 
       (.I0(BlackLinesCnt[3]),
        .O(\BlackLinesCntr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[4]_i_5 
       (.I0(BlackLinesCnt[2]),
        .O(\BlackLinesCntr[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[4]_i_6 
       (.I0(BlackLinesCnt[1]),
        .O(\BlackLinesCntr[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[5]_i_1 
       (.I0(plusOp[5]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[6]_i_1 
       (.I0(plusOp[6]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[7]_i_1 
       (.I0(plusOp[7]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[8]_i_1 
       (.I0(plusOp[8]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[8]_i_3 
       (.I0(BlackLinesCnt[8]),
        .O(\BlackLinesCntr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[8]_i_4 
       (.I0(BlackLinesCnt[7]),
        .O(\BlackLinesCntr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[8]_i_5 
       (.I0(BlackLinesCnt[6]),
        .O(\BlackLinesCntr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BlackLinesCntr[8]_i_6 
       (.I0(BlackLinesCnt[5]),
        .O(\BlackLinesCntr[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BlackLinesCntr[9]_i_1 
       (.I0(plusOp[9]),
        .I1(blacklinecntstate_reg_n_0),
        .I2(rst_cntrs_reg_rep__0_n_0),
        .O(\BlackLinesCntr[9]_i_1_n_0 ));
  FDCE \BlackLinesCntr_reg[0] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[0]_i_1_n_0 ),
        .Q(BlackLinesCnt[0]));
  FDCE \BlackLinesCntr_reg[10] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[10]_i_1_n_0 ),
        .Q(BlackLinesCnt[10]));
  FDCE \BlackLinesCntr_reg[11] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[11]_i_1_n_0 ),
        .Q(BlackLinesCnt[11]));
  FDCE \BlackLinesCntr_reg[12] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[12]_i_1_n_0 ),
        .Q(BlackLinesCnt[12]));
  CARRY4 \BlackLinesCntr_reg[12]_i_2 
       (.CI(\BlackLinesCntr_reg[8]_i_2_n_0 ),
        .CO({\BlackLinesCntr_reg[12]_i_2_n_0 ,\BlackLinesCntr_reg[12]_i_2_n_1 ,\BlackLinesCntr_reg[12]_i_2_n_2 ,\BlackLinesCntr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\BlackLinesCntr[12]_i_3_n_0 ,\BlackLinesCntr[12]_i_4_n_0 ,\BlackLinesCntr[12]_i_5_n_0 ,\BlackLinesCntr[12]_i_6_n_0 }));
  FDCE \BlackLinesCntr_reg[13] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[13]_i_1_n_0 ),
        .Q(BlackLinesCnt[13]));
  FDCE \BlackLinesCntr_reg[14] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[14]_i_1_n_0 ),
        .Q(BlackLinesCnt[14]));
  FDCE \BlackLinesCntr_reg[15] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[15]_i_1_n_0 ),
        .Q(BlackLinesCnt[15]));
  FDCE \BlackLinesCntr_reg[16] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[16]_i_1_n_0 ),
        .Q(BlackLinesCnt[16]));
  CARRY4 \BlackLinesCntr_reg[16]_i_2 
       (.CI(\BlackLinesCntr_reg[12]_i_2_n_0 ),
        .CO({\BlackLinesCntr_reg[16]_i_2_n_0 ,\BlackLinesCntr_reg[16]_i_2_n_1 ,\BlackLinesCntr_reg[16]_i_2_n_2 ,\BlackLinesCntr_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\BlackLinesCntr[16]_i_3_n_0 ,\BlackLinesCntr[16]_i_4_n_0 ,\BlackLinesCntr[16]_i_5_n_0 ,\BlackLinesCntr[16]_i_6_n_0 }));
  FDCE \BlackLinesCntr_reg[17] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[17]_i_1_n_0 ),
        .Q(BlackLinesCnt[17]));
  FDCE \BlackLinesCntr_reg[18] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[18]_i_1_n_0 ),
        .Q(BlackLinesCnt[18]));
  FDCE \BlackLinesCntr_reg[19] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[19]_i_1_n_0 ),
        .Q(BlackLinesCnt[19]));
  FDCE \BlackLinesCntr_reg[1] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[1]_i_1_n_0 ),
        .Q(BlackLinesCnt[1]));
  FDCE \BlackLinesCntr_reg[20] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[20]_i_1_n_0 ),
        .Q(BlackLinesCnt[20]));
  CARRY4 \BlackLinesCntr_reg[20]_i_2 
       (.CI(\BlackLinesCntr_reg[16]_i_2_n_0 ),
        .CO({\BlackLinesCntr_reg[20]_i_2_n_0 ,\BlackLinesCntr_reg[20]_i_2_n_1 ,\BlackLinesCntr_reg[20]_i_2_n_2 ,\BlackLinesCntr_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S({\BlackLinesCntr[20]_i_3_n_0 ,\BlackLinesCntr[20]_i_4_n_0 ,\BlackLinesCntr[20]_i_5_n_0 ,\BlackLinesCntr[20]_i_6_n_0 }));
  FDCE \BlackLinesCntr_reg[21] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[21]_i_1_n_0 ),
        .Q(BlackLinesCnt[21]));
  FDCE \BlackLinesCntr_reg[22] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[22]_i_1_n_0 ),
        .Q(BlackLinesCnt[22]));
  FDCE \BlackLinesCntr_reg[23] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[23]_i_1_n_0 ),
        .Q(BlackLinesCnt[23]));
  FDCE \BlackLinesCntr_reg[24] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[24]_i_1_n_0 ),
        .Q(BlackLinesCnt[24]));
  CARRY4 \BlackLinesCntr_reg[24]_i_2 
       (.CI(\BlackLinesCntr_reg[20]_i_2_n_0 ),
        .CO({\BlackLinesCntr_reg[24]_i_2_n_0 ,\BlackLinesCntr_reg[24]_i_2_n_1 ,\BlackLinesCntr_reg[24]_i_2_n_2 ,\BlackLinesCntr_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S({\BlackLinesCntr[24]_i_3_n_0 ,\BlackLinesCntr[24]_i_4_n_0 ,\BlackLinesCntr[24]_i_5_n_0 ,\BlackLinesCntr[24]_i_6_n_0 }));
  FDCE \BlackLinesCntr_reg[25] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[25]_i_1_n_0 ),
        .Q(BlackLinesCnt[25]));
  FDCE \BlackLinesCntr_reg[26] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[26]_i_1_n_0 ),
        .Q(BlackLinesCnt[26]));
  FDCE \BlackLinesCntr_reg[27] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[27]_i_1_n_0 ),
        .Q(BlackLinesCnt[27]));
  FDCE \BlackLinesCntr_reg[28] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[28]_i_1_n_0 ),
        .Q(BlackLinesCnt[28]));
  CARRY4 \BlackLinesCntr_reg[28]_i_2 
       (.CI(\BlackLinesCntr_reg[24]_i_2_n_0 ),
        .CO({\BlackLinesCntr_reg[28]_i_2_n_0 ,\BlackLinesCntr_reg[28]_i_2_n_1 ,\BlackLinesCntr_reg[28]_i_2_n_2 ,\BlackLinesCntr_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S({\BlackLinesCntr[28]_i_3_n_0 ,\BlackLinesCntr[28]_i_4_n_0 ,\BlackLinesCntr[28]_i_5_n_0 ,\BlackLinesCntr[28]_i_6_n_0 }));
  FDCE \BlackLinesCntr_reg[29] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[29]_i_1_n_0 ),
        .Q(BlackLinesCnt[29]));
  FDCE \BlackLinesCntr_reg[2] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[2]_i_1_n_0 ),
        .Q(BlackLinesCnt[2]));
  FDCE \BlackLinesCntr_reg[30] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[30]_i_1_n_0 ),
        .Q(BlackLinesCnt[30]));
  FDCE \BlackLinesCntr_reg[31] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[31]_i_2_n_0 ),
        .Q(BlackLinesCnt[31]));
  CARRY4 \BlackLinesCntr_reg[31]_i_3 
       (.CI(\BlackLinesCntr_reg[28]_i_2_n_0 ),
        .CO({\NLW_BlackLinesCntr_reg[31]_i_3_CO_UNCONNECTED [3:2],\BlackLinesCntr_reg[31]_i_3_n_2 ,\BlackLinesCntr_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BlackLinesCntr_reg[31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\BlackLinesCntr[31]_i_4_n_0 ,\BlackLinesCntr[31]_i_5_n_0 ,\BlackLinesCntr[31]_i_6_n_0 }));
  FDCE \BlackLinesCntr_reg[3] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[3]_i_1_n_0 ),
        .Q(BlackLinesCnt[3]));
  FDCE \BlackLinesCntr_reg[4] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[4]_i_1_n_0 ),
        .Q(BlackLinesCnt[4]));
  CARRY4 \BlackLinesCntr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\BlackLinesCntr_reg[4]_i_2_n_0 ,\BlackLinesCntr_reg[4]_i_2_n_1 ,\BlackLinesCntr_reg[4]_i_2_n_2 ,\BlackLinesCntr_reg[4]_i_2_n_3 }),
        .CYINIT(BlackLinesCnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\BlackLinesCntr[4]_i_3_n_0 ,\BlackLinesCntr[4]_i_4_n_0 ,\BlackLinesCntr[4]_i_5_n_0 ,\BlackLinesCntr[4]_i_6_n_0 }));
  FDCE \BlackLinesCntr_reg[5] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[5]_i_1_n_0 ),
        .Q(BlackLinesCnt[5]));
  FDCE \BlackLinesCntr_reg[6] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[6]_i_1_n_0 ),
        .Q(BlackLinesCnt[6]));
  FDCE \BlackLinesCntr_reg[7] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[7]_i_1_n_0 ),
        .Q(BlackLinesCnt[7]));
  FDCE \BlackLinesCntr_reg[8] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[8]_i_1_n_0 ),
        .Q(BlackLinesCnt[8]));
  CARRY4 \BlackLinesCntr_reg[8]_i_2 
       (.CI(\BlackLinesCntr_reg[4]_i_2_n_0 ),
        .CO({\BlackLinesCntr_reg[8]_i_2_n_0 ,\BlackLinesCntr_reg[8]_i_2_n_1 ,\BlackLinesCntr_reg[8]_i_2_n_2 ,\BlackLinesCntr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\BlackLinesCntr[8]_i_3_n_0 ,\BlackLinesCntr[8]_i_4_n_0 ,\BlackLinesCntr[8]_i_5_n_0 ,\BlackLinesCntr[8]_i_6_n_0 }));
  FDCE \BlackLinesCntr_reg[9] 
       (.C(vita_clk),
        .CE(\BlackLinesCntr[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(\BlackLinesCntr[9]_i_1_n_0 ),
        .Q(BlackLinesCnt[9]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \BlackPixelCntr[0]_i_1 
       (.I0(startblackline_reg_n_0),
        .I1(rst_cntrs_reg_rep_n_0),
        .I2(blackdatavalid_reg_n_0),
        .I3(syncvalid_r),
        .O(\BlackPixelCntr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[0]_i_3 
       (.I0(BlackPixelCnt[0]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[0]_i_4 
       (.I0(BlackPixelCnt[3]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[0]_i_5 
       (.I0(BlackPixelCnt[2]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[0]_i_6 
       (.I0(BlackPixelCnt[1]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \BlackPixelCntr[0]_i_7 
       (.I0(BlackPixelCnt[0]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[12]_i_2 
       (.I0(BlackPixelCnt[15]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[12]_i_3 
       (.I0(BlackPixelCnt[14]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[12]_i_4 
       (.I0(BlackPixelCnt[13]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[12]_i_5 
       (.I0(BlackPixelCnt[12]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[16]_i_2 
       (.I0(BlackPixelCnt[19]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[16]_i_3 
       (.I0(BlackPixelCnt[18]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[16]_i_4 
       (.I0(BlackPixelCnt[17]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[16]_i_5 
       (.I0(BlackPixelCnt[16]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[20]_i_2 
       (.I0(BlackPixelCnt[23]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[20]_i_3 
       (.I0(BlackPixelCnt[22]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[20]_i_4 
       (.I0(BlackPixelCnt[21]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[20]_i_5 
       (.I0(BlackPixelCnt[20]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[24]_i_2 
       (.I0(BlackPixelCnt[27]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[24]_i_3 
       (.I0(BlackPixelCnt[26]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[24]_i_4 
       (.I0(BlackPixelCnt[25]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[24]_i_5 
       (.I0(BlackPixelCnt[24]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[28]_i_2 
       (.I0(BlackPixelCnt[31]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[28]_i_3 
       (.I0(BlackPixelCnt[30]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[28]_i_4 
       (.I0(BlackPixelCnt[29]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[28]_i_5 
       (.I0(BlackPixelCnt[28]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[4]_i_2 
       (.I0(BlackPixelCnt[7]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[4]_i_3 
       (.I0(BlackPixelCnt[6]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[4]_i_4 
       (.I0(BlackPixelCnt[5]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[4]_i_5 
       (.I0(BlackPixelCnt[4]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[8]_i_2 
       (.I0(BlackPixelCnt[11]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[8]_i_3 
       (.I0(BlackPixelCnt[10]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[8]_i_4 
       (.I0(BlackPixelCnt[9]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \BlackPixelCntr[8]_i_5 
       (.I0(BlackPixelCnt[8]),
        .I1(startblackline_reg_n_0),
        .I2(rst_cntrs_reg_rep_n_0),
        .O(\BlackPixelCntr[8]_i_5_n_0 ));
  FDCE \BlackPixelCntr_reg[0] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[0]_i_2_n_7 ),
        .Q(BlackPixelCnt[0]));
  CARRY4 \BlackPixelCntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\BlackPixelCntr_reg[0]_i_2_n_0 ,\BlackPixelCntr_reg[0]_i_2_n_1 ,\BlackPixelCntr_reg[0]_i_2_n_2 ,\BlackPixelCntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\BlackPixelCntr[0]_i_3_n_0 }),
        .O({\BlackPixelCntr_reg[0]_i_2_n_4 ,\BlackPixelCntr_reg[0]_i_2_n_5 ,\BlackPixelCntr_reg[0]_i_2_n_6 ,\BlackPixelCntr_reg[0]_i_2_n_7 }),
        .S({\BlackPixelCntr[0]_i_4_n_0 ,\BlackPixelCntr[0]_i_5_n_0 ,\BlackPixelCntr[0]_i_6_n_0 ,\BlackPixelCntr[0]_i_7_n_0 }));
  FDCE \BlackPixelCntr_reg[10] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[8]_i_1_n_5 ),
        .Q(BlackPixelCnt[10]));
  FDCE \BlackPixelCntr_reg[11] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[8]_i_1_n_4 ),
        .Q(BlackPixelCnt[11]));
  FDCE \BlackPixelCntr_reg[12] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[12]_i_1_n_7 ),
        .Q(BlackPixelCnt[12]));
  CARRY4 \BlackPixelCntr_reg[12]_i_1 
       (.CI(\BlackPixelCntr_reg[8]_i_1_n_0 ),
        .CO({\BlackPixelCntr_reg[12]_i_1_n_0 ,\BlackPixelCntr_reg[12]_i_1_n_1 ,\BlackPixelCntr_reg[12]_i_1_n_2 ,\BlackPixelCntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BlackPixelCntr_reg[12]_i_1_n_4 ,\BlackPixelCntr_reg[12]_i_1_n_5 ,\BlackPixelCntr_reg[12]_i_1_n_6 ,\BlackPixelCntr_reg[12]_i_1_n_7 }),
        .S({\BlackPixelCntr[12]_i_2_n_0 ,\BlackPixelCntr[12]_i_3_n_0 ,\BlackPixelCntr[12]_i_4_n_0 ,\BlackPixelCntr[12]_i_5_n_0 }));
  FDCE \BlackPixelCntr_reg[13] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[12]_i_1_n_6 ),
        .Q(BlackPixelCnt[13]));
  FDCE \BlackPixelCntr_reg[14] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[12]_i_1_n_5 ),
        .Q(BlackPixelCnt[14]));
  FDCE \BlackPixelCntr_reg[15] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[12]_i_1_n_4 ),
        .Q(BlackPixelCnt[15]));
  FDCE \BlackPixelCntr_reg[16] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[16]_i_1_n_7 ),
        .Q(BlackPixelCnt[16]));
  CARRY4 \BlackPixelCntr_reg[16]_i_1 
       (.CI(\BlackPixelCntr_reg[12]_i_1_n_0 ),
        .CO({\BlackPixelCntr_reg[16]_i_1_n_0 ,\BlackPixelCntr_reg[16]_i_1_n_1 ,\BlackPixelCntr_reg[16]_i_1_n_2 ,\BlackPixelCntr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BlackPixelCntr_reg[16]_i_1_n_4 ,\BlackPixelCntr_reg[16]_i_1_n_5 ,\BlackPixelCntr_reg[16]_i_1_n_6 ,\BlackPixelCntr_reg[16]_i_1_n_7 }),
        .S({\BlackPixelCntr[16]_i_2_n_0 ,\BlackPixelCntr[16]_i_3_n_0 ,\BlackPixelCntr[16]_i_4_n_0 ,\BlackPixelCntr[16]_i_5_n_0 }));
  FDCE \BlackPixelCntr_reg[17] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[16]_i_1_n_6 ),
        .Q(BlackPixelCnt[17]));
  FDCE \BlackPixelCntr_reg[18] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[16]_i_1_n_5 ),
        .Q(BlackPixelCnt[18]));
  FDCE \BlackPixelCntr_reg[19] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[16]_i_1_n_4 ),
        .Q(BlackPixelCnt[19]));
  FDCE \BlackPixelCntr_reg[1] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[0]_i_2_n_6 ),
        .Q(BlackPixelCnt[1]));
  FDCE \BlackPixelCntr_reg[20] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[20]_i_1_n_7 ),
        .Q(BlackPixelCnt[20]));
  CARRY4 \BlackPixelCntr_reg[20]_i_1 
       (.CI(\BlackPixelCntr_reg[16]_i_1_n_0 ),
        .CO({\BlackPixelCntr_reg[20]_i_1_n_0 ,\BlackPixelCntr_reg[20]_i_1_n_1 ,\BlackPixelCntr_reg[20]_i_1_n_2 ,\BlackPixelCntr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BlackPixelCntr_reg[20]_i_1_n_4 ,\BlackPixelCntr_reg[20]_i_1_n_5 ,\BlackPixelCntr_reg[20]_i_1_n_6 ,\BlackPixelCntr_reg[20]_i_1_n_7 }),
        .S({\BlackPixelCntr[20]_i_2_n_0 ,\BlackPixelCntr[20]_i_3_n_0 ,\BlackPixelCntr[20]_i_4_n_0 ,\BlackPixelCntr[20]_i_5_n_0 }));
  FDCE \BlackPixelCntr_reg[21] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[20]_i_1_n_6 ),
        .Q(BlackPixelCnt[21]));
  FDCE \BlackPixelCntr_reg[22] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[20]_i_1_n_5 ),
        .Q(BlackPixelCnt[22]));
  FDCE \BlackPixelCntr_reg[23] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[20]_i_1_n_4 ),
        .Q(BlackPixelCnt[23]));
  FDCE \BlackPixelCntr_reg[24] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[24]_i_1_n_7 ),
        .Q(BlackPixelCnt[24]));
  CARRY4 \BlackPixelCntr_reg[24]_i_1 
       (.CI(\BlackPixelCntr_reg[20]_i_1_n_0 ),
        .CO({\BlackPixelCntr_reg[24]_i_1_n_0 ,\BlackPixelCntr_reg[24]_i_1_n_1 ,\BlackPixelCntr_reg[24]_i_1_n_2 ,\BlackPixelCntr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BlackPixelCntr_reg[24]_i_1_n_4 ,\BlackPixelCntr_reg[24]_i_1_n_5 ,\BlackPixelCntr_reg[24]_i_1_n_6 ,\BlackPixelCntr_reg[24]_i_1_n_7 }),
        .S({\BlackPixelCntr[24]_i_2_n_0 ,\BlackPixelCntr[24]_i_3_n_0 ,\BlackPixelCntr[24]_i_4_n_0 ,\BlackPixelCntr[24]_i_5_n_0 }));
  FDCE \BlackPixelCntr_reg[25] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[24]_i_1_n_6 ),
        .Q(BlackPixelCnt[25]));
  FDCE \BlackPixelCntr_reg[26] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[24]_i_1_n_5 ),
        .Q(BlackPixelCnt[26]));
  FDCE \BlackPixelCntr_reg[27] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[24]_i_1_n_4 ),
        .Q(BlackPixelCnt[27]));
  FDCE \BlackPixelCntr_reg[28] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[28]_i_1_n_7 ),
        .Q(BlackPixelCnt[28]));
  CARRY4 \BlackPixelCntr_reg[28]_i_1 
       (.CI(\BlackPixelCntr_reg[24]_i_1_n_0 ),
        .CO({\NLW_BlackPixelCntr_reg[28]_i_1_CO_UNCONNECTED [3],\BlackPixelCntr_reg[28]_i_1_n_1 ,\BlackPixelCntr_reg[28]_i_1_n_2 ,\BlackPixelCntr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BlackPixelCntr_reg[28]_i_1_n_4 ,\BlackPixelCntr_reg[28]_i_1_n_5 ,\BlackPixelCntr_reg[28]_i_1_n_6 ,\BlackPixelCntr_reg[28]_i_1_n_7 }),
        .S({\BlackPixelCntr[28]_i_2_n_0 ,\BlackPixelCntr[28]_i_3_n_0 ,\BlackPixelCntr[28]_i_4_n_0 ,\BlackPixelCntr[28]_i_5_n_0 }));
  FDCE \BlackPixelCntr_reg[29] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[28]_i_1_n_6 ),
        .Q(BlackPixelCnt[29]));
  FDCE \BlackPixelCntr_reg[2] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[0]_i_2_n_5 ),
        .Q(BlackPixelCnt[2]));
  FDCE \BlackPixelCntr_reg[30] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[28]_i_1_n_5 ),
        .Q(BlackPixelCnt[30]));
  FDCE \BlackPixelCntr_reg[31] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[28]_i_1_n_4 ),
        .Q(BlackPixelCnt[31]));
  FDCE \BlackPixelCntr_reg[3] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[0]_i_2_n_4 ),
        .Q(BlackPixelCnt[3]));
  FDCE \BlackPixelCntr_reg[4] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[4]_i_1_n_7 ),
        .Q(BlackPixelCnt[4]));
  CARRY4 \BlackPixelCntr_reg[4]_i_1 
       (.CI(\BlackPixelCntr_reg[0]_i_2_n_0 ),
        .CO({\BlackPixelCntr_reg[4]_i_1_n_0 ,\BlackPixelCntr_reg[4]_i_1_n_1 ,\BlackPixelCntr_reg[4]_i_1_n_2 ,\BlackPixelCntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BlackPixelCntr_reg[4]_i_1_n_4 ,\BlackPixelCntr_reg[4]_i_1_n_5 ,\BlackPixelCntr_reg[4]_i_1_n_6 ,\BlackPixelCntr_reg[4]_i_1_n_7 }),
        .S({\BlackPixelCntr[4]_i_2_n_0 ,\BlackPixelCntr[4]_i_3_n_0 ,\BlackPixelCntr[4]_i_4_n_0 ,\BlackPixelCntr[4]_i_5_n_0 }));
  FDCE \BlackPixelCntr_reg[5] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[4]_i_1_n_6 ),
        .Q(BlackPixelCnt[5]));
  FDCE \BlackPixelCntr_reg[6] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[4]_i_1_n_5 ),
        .Q(BlackPixelCnt[6]));
  FDCE \BlackPixelCntr_reg[7] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[4]_i_1_n_4 ),
        .Q(BlackPixelCnt[7]));
  FDCE \BlackPixelCntr_reg[8] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[8]_i_1_n_7 ),
        .Q(BlackPixelCnt[8]));
  CARRY4 \BlackPixelCntr_reg[8]_i_1 
       (.CI(\BlackPixelCntr_reg[4]_i_1_n_0 ),
        .CO({\BlackPixelCntr_reg[8]_i_1_n_0 ,\BlackPixelCntr_reg[8]_i_1_n_1 ,\BlackPixelCntr_reg[8]_i_1_n_2 ,\BlackPixelCntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BlackPixelCntr_reg[8]_i_1_n_4 ,\BlackPixelCntr_reg[8]_i_1_n_5 ,\BlackPixelCntr_reg[8]_i_1_n_6 ,\BlackPixelCntr_reg[8]_i_1_n_7 }),
        .S({\BlackPixelCntr[8]_i_2_n_0 ,\BlackPixelCntr[8]_i_3_n_0 ,\BlackPixelCntr[8]_i_4_n_0 ,\BlackPixelCntr[8]_i_5_n_0 }));
  FDCE \BlackPixelCntr_reg[9] 
       (.C(vita_clk),
        .CE(\BlackPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\BlackPixelCntr_reg[8]_i_1_n_6 ),
        .Q(BlackPixelCnt[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \ClocksCnt[31]_i_1 
       (.I0(syncvalid_r),
        .I1(din),
        .O(PAR_DATA_FRAME0));
  FDCE \ClocksCnt_reg[0] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[0]),
        .Q(ClocksCnt[0]));
  FDCE \ClocksCnt_reg[10] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[10]),
        .Q(ClocksCnt[10]));
  FDCE \ClocksCnt_reg[11] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[11]),
        .Q(ClocksCnt[11]));
  FDCE \ClocksCnt_reg[12] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[12]),
        .Q(ClocksCnt[12]));
  FDCE \ClocksCnt_reg[13] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[13]),
        .Q(ClocksCnt[13]));
  FDCE \ClocksCnt_reg[14] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[14]),
        .Q(ClocksCnt[14]));
  FDCE \ClocksCnt_reg[15] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[15]),
        .Q(ClocksCnt[15]));
  FDCE \ClocksCnt_reg[16] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[16]),
        .Q(ClocksCnt[16]));
  FDCE \ClocksCnt_reg[17] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[17]),
        .Q(ClocksCnt[17]));
  FDCE \ClocksCnt_reg[18] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[18]),
        .Q(ClocksCnt[18]));
  FDCE \ClocksCnt_reg[19] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[19]),
        .Q(ClocksCnt[19]));
  FDCE \ClocksCnt_reg[1] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[1]),
        .Q(ClocksCnt[1]));
  FDCE \ClocksCnt_reg[20] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[20]),
        .Q(ClocksCnt[20]));
  FDCE \ClocksCnt_reg[21] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[21]),
        .Q(ClocksCnt[21]));
  FDCE \ClocksCnt_reg[22] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[22]),
        .Q(ClocksCnt[22]));
  FDCE \ClocksCnt_reg[23] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[23]),
        .Q(ClocksCnt[23]));
  FDCE \ClocksCnt_reg[24] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[24]),
        .Q(ClocksCnt[24]));
  FDCE \ClocksCnt_reg[25] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[25]),
        .Q(ClocksCnt[25]));
  FDCE \ClocksCnt_reg[26] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[26]),
        .Q(ClocksCnt[26]));
  FDCE \ClocksCnt_reg[27] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[27]),
        .Q(ClocksCnt[27]));
  FDCE \ClocksCnt_reg[28] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[28]),
        .Q(ClocksCnt[28]));
  FDCE \ClocksCnt_reg[29] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[29]),
        .Q(ClocksCnt[29]));
  FDCE \ClocksCnt_reg[2] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[2]),
        .Q(ClocksCnt[2]));
  FDCE \ClocksCnt_reg[30] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[30]),
        .Q(ClocksCnt[30]));
  FDCE \ClocksCnt_reg[31] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[31]),
        .Q(ClocksCnt[31]));
  FDCE \ClocksCnt_reg[3] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[3]),
        .Q(ClocksCnt[3]));
  FDCE \ClocksCnt_reg[4] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[4]),
        .Q(ClocksCnt[4]));
  FDCE \ClocksCnt_reg[5] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[5]),
        .Q(ClocksCnt[5]));
  FDCE \ClocksCnt_reg[6] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[6]),
        .Q(ClocksCnt[6]));
  FDCE \ClocksCnt_reg[7] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[7]),
        .Q(ClocksCnt[7]));
  FDCE \ClocksCnt_reg[8] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[8]),
        .Q(ClocksCnt[8]));
  FDCE \ClocksCnt_reg[9] 
       (.C(vita_clk),
        .CE(PAR_DATA_FRAME0),
        .CLR(AR[0]),
        .D(ClocksCntr_reg[9]),
        .Q(ClocksCnt[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[0]_i_2 
       (.I0(ClocksCntr_reg[0]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[0]_i_3 
       (.I0(ClocksCntr_reg[3]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[0]_i_4 
       (.I0(ClocksCntr_reg[2]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[0]_i_5 
       (.I0(ClocksCntr_reg[1]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \ClocksCntr[0]_i_6 
       (.I0(ClocksCntr_reg[0]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[12]_i_2 
       (.I0(ClocksCntr_reg[15]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[12]_i_3 
       (.I0(ClocksCntr_reg[14]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[12]_i_4 
       (.I0(ClocksCntr_reg[13]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[12]_i_5 
       (.I0(ClocksCntr_reg[12]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[16]_i_2 
       (.I0(ClocksCntr_reg[19]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[16]_i_3 
       (.I0(ClocksCntr_reg[18]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[16]_i_4 
       (.I0(ClocksCntr_reg[17]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[16]_i_5 
       (.I0(ClocksCntr_reg[16]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[20]_i_2 
       (.I0(ClocksCntr_reg[23]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[20]_i_3 
       (.I0(ClocksCntr_reg[22]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[20]_i_4 
       (.I0(ClocksCntr_reg[21]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[20]_i_5 
       (.I0(ClocksCntr_reg[20]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[24]_i_2 
       (.I0(ClocksCntr_reg[27]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[24]_i_3 
       (.I0(ClocksCntr_reg[26]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[24]_i_4 
       (.I0(ClocksCntr_reg[25]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[24]_i_5 
       (.I0(ClocksCntr_reg[24]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[28]_i_2 
       (.I0(ClocksCntr_reg[31]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[28]_i_3 
       (.I0(ClocksCntr_reg[30]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[28]_i_4 
       (.I0(ClocksCntr_reg[29]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[28]_i_5 
       (.I0(ClocksCntr_reg[28]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[4]_i_2 
       (.I0(ClocksCntr_reg[7]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[4]_i_3 
       (.I0(ClocksCntr_reg[6]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[4]_i_4 
       (.I0(ClocksCntr_reg[5]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[4]_i_5 
       (.I0(ClocksCntr_reg[4]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[8]_i_2 
       (.I0(ClocksCntr_reg[11]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[8]_i_3 
       (.I0(ClocksCntr_reg[10]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[8]_i_4 
       (.I0(ClocksCntr_reg[9]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ClocksCntr[8]_i_5 
       (.I0(ClocksCntr_reg[8]),
        .I1(din),
        .I2(syncvalid_r),
        .O(\ClocksCntr[8]_i_5_n_0 ));
  FDCE \ClocksCntr_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[0]_i_1_n_7 ),
        .Q(ClocksCntr_reg[0]));
  CARRY4 \ClocksCntr_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\ClocksCntr_reg[0]_i_1_n_0 ,\ClocksCntr_reg[0]_i_1_n_1 ,\ClocksCntr_reg[0]_i_1_n_2 ,\ClocksCntr_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ClocksCntr[0]_i_2_n_0 }),
        .O({\ClocksCntr_reg[0]_i_1_n_4 ,\ClocksCntr_reg[0]_i_1_n_5 ,\ClocksCntr_reg[0]_i_1_n_6 ,\ClocksCntr_reg[0]_i_1_n_7 }),
        .S({\ClocksCntr[0]_i_3_n_0 ,\ClocksCntr[0]_i_4_n_0 ,\ClocksCntr[0]_i_5_n_0 ,\ClocksCntr[0]_i_6_n_0 }));
  FDCE \ClocksCntr_reg[10] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[8]_i_1_n_5 ),
        .Q(ClocksCntr_reg[10]));
  FDCE \ClocksCntr_reg[11] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[8]_i_1_n_4 ),
        .Q(ClocksCntr_reg[11]));
  FDCE \ClocksCntr_reg[12] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[12]_i_1_n_7 ),
        .Q(ClocksCntr_reg[12]));
  CARRY4 \ClocksCntr_reg[12]_i_1 
       (.CI(\ClocksCntr_reg[8]_i_1_n_0 ),
        .CO({\ClocksCntr_reg[12]_i_1_n_0 ,\ClocksCntr_reg[12]_i_1_n_1 ,\ClocksCntr_reg[12]_i_1_n_2 ,\ClocksCntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ClocksCntr_reg[12]_i_1_n_4 ,\ClocksCntr_reg[12]_i_1_n_5 ,\ClocksCntr_reg[12]_i_1_n_6 ,\ClocksCntr_reg[12]_i_1_n_7 }),
        .S({\ClocksCntr[12]_i_2_n_0 ,\ClocksCntr[12]_i_3_n_0 ,\ClocksCntr[12]_i_4_n_0 ,\ClocksCntr[12]_i_5_n_0 }));
  FDCE \ClocksCntr_reg[13] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[12]_i_1_n_6 ),
        .Q(ClocksCntr_reg[13]));
  FDCE \ClocksCntr_reg[14] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[12]_i_1_n_5 ),
        .Q(ClocksCntr_reg[14]));
  FDCE \ClocksCntr_reg[15] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[12]_i_1_n_4 ),
        .Q(ClocksCntr_reg[15]));
  FDCE \ClocksCntr_reg[16] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[16]_i_1_n_7 ),
        .Q(ClocksCntr_reg[16]));
  CARRY4 \ClocksCntr_reg[16]_i_1 
       (.CI(\ClocksCntr_reg[12]_i_1_n_0 ),
        .CO({\ClocksCntr_reg[16]_i_1_n_0 ,\ClocksCntr_reg[16]_i_1_n_1 ,\ClocksCntr_reg[16]_i_1_n_2 ,\ClocksCntr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ClocksCntr_reg[16]_i_1_n_4 ,\ClocksCntr_reg[16]_i_1_n_5 ,\ClocksCntr_reg[16]_i_1_n_6 ,\ClocksCntr_reg[16]_i_1_n_7 }),
        .S({\ClocksCntr[16]_i_2_n_0 ,\ClocksCntr[16]_i_3_n_0 ,\ClocksCntr[16]_i_4_n_0 ,\ClocksCntr[16]_i_5_n_0 }));
  FDCE \ClocksCntr_reg[17] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[16]_i_1_n_6 ),
        .Q(ClocksCntr_reg[17]));
  FDCE \ClocksCntr_reg[18] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[16]_i_1_n_5 ),
        .Q(ClocksCntr_reg[18]));
  FDCE \ClocksCntr_reg[19] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[16]_i_1_n_4 ),
        .Q(ClocksCntr_reg[19]));
  FDCE \ClocksCntr_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[0]_i_1_n_6 ),
        .Q(ClocksCntr_reg[1]));
  FDCE \ClocksCntr_reg[20] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[20]_i_1_n_7 ),
        .Q(ClocksCntr_reg[20]));
  CARRY4 \ClocksCntr_reg[20]_i_1 
       (.CI(\ClocksCntr_reg[16]_i_1_n_0 ),
        .CO({\ClocksCntr_reg[20]_i_1_n_0 ,\ClocksCntr_reg[20]_i_1_n_1 ,\ClocksCntr_reg[20]_i_1_n_2 ,\ClocksCntr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ClocksCntr_reg[20]_i_1_n_4 ,\ClocksCntr_reg[20]_i_1_n_5 ,\ClocksCntr_reg[20]_i_1_n_6 ,\ClocksCntr_reg[20]_i_1_n_7 }),
        .S({\ClocksCntr[20]_i_2_n_0 ,\ClocksCntr[20]_i_3_n_0 ,\ClocksCntr[20]_i_4_n_0 ,\ClocksCntr[20]_i_5_n_0 }));
  FDCE \ClocksCntr_reg[21] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[20]_i_1_n_6 ),
        .Q(ClocksCntr_reg[21]));
  FDCE \ClocksCntr_reg[22] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[20]_i_1_n_5 ),
        .Q(ClocksCntr_reg[22]));
  FDCE \ClocksCntr_reg[23] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[20]_i_1_n_4 ),
        .Q(ClocksCntr_reg[23]));
  FDCE \ClocksCntr_reg[24] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[24]_i_1_n_7 ),
        .Q(ClocksCntr_reg[24]));
  CARRY4 \ClocksCntr_reg[24]_i_1 
       (.CI(\ClocksCntr_reg[20]_i_1_n_0 ),
        .CO({\ClocksCntr_reg[24]_i_1_n_0 ,\ClocksCntr_reg[24]_i_1_n_1 ,\ClocksCntr_reg[24]_i_1_n_2 ,\ClocksCntr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ClocksCntr_reg[24]_i_1_n_4 ,\ClocksCntr_reg[24]_i_1_n_5 ,\ClocksCntr_reg[24]_i_1_n_6 ,\ClocksCntr_reg[24]_i_1_n_7 }),
        .S({\ClocksCntr[24]_i_2_n_0 ,\ClocksCntr[24]_i_3_n_0 ,\ClocksCntr[24]_i_4_n_0 ,\ClocksCntr[24]_i_5_n_0 }));
  FDCE \ClocksCntr_reg[25] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[24]_i_1_n_6 ),
        .Q(ClocksCntr_reg[25]));
  FDCE \ClocksCntr_reg[26] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[24]_i_1_n_5 ),
        .Q(ClocksCntr_reg[26]));
  FDCE \ClocksCntr_reg[27] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[24]_i_1_n_4 ),
        .Q(ClocksCntr_reg[27]));
  FDCE \ClocksCntr_reg[28] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[28]_i_1_n_7 ),
        .Q(ClocksCntr_reg[28]));
  CARRY4 \ClocksCntr_reg[28]_i_1 
       (.CI(\ClocksCntr_reg[24]_i_1_n_0 ),
        .CO({\NLW_ClocksCntr_reg[28]_i_1_CO_UNCONNECTED [3],\ClocksCntr_reg[28]_i_1_n_1 ,\ClocksCntr_reg[28]_i_1_n_2 ,\ClocksCntr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ClocksCntr_reg[28]_i_1_n_4 ,\ClocksCntr_reg[28]_i_1_n_5 ,\ClocksCntr_reg[28]_i_1_n_6 ,\ClocksCntr_reg[28]_i_1_n_7 }),
        .S({\ClocksCntr[28]_i_2_n_0 ,\ClocksCntr[28]_i_3_n_0 ,\ClocksCntr[28]_i_4_n_0 ,\ClocksCntr[28]_i_5_n_0 }));
  FDCE \ClocksCntr_reg[29] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[28]_i_1_n_6 ),
        .Q(ClocksCntr_reg[29]));
  FDCE \ClocksCntr_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[0]_i_1_n_5 ),
        .Q(ClocksCntr_reg[2]));
  FDCE \ClocksCntr_reg[30] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[28]_i_1_n_5 ),
        .Q(ClocksCntr_reg[30]));
  FDCE \ClocksCntr_reg[31] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ClocksCntr_reg[28]_i_1_n_4 ),
        .Q(ClocksCntr_reg[31]));
  FDCE \ClocksCntr_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[0]_i_1_n_4 ),
        .Q(ClocksCntr_reg[3]));
  FDCE \ClocksCntr_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[4]_i_1_n_7 ),
        .Q(ClocksCntr_reg[4]));
  CARRY4 \ClocksCntr_reg[4]_i_1 
       (.CI(\ClocksCntr_reg[0]_i_1_n_0 ),
        .CO({\ClocksCntr_reg[4]_i_1_n_0 ,\ClocksCntr_reg[4]_i_1_n_1 ,\ClocksCntr_reg[4]_i_1_n_2 ,\ClocksCntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ClocksCntr_reg[4]_i_1_n_4 ,\ClocksCntr_reg[4]_i_1_n_5 ,\ClocksCntr_reg[4]_i_1_n_6 ,\ClocksCntr_reg[4]_i_1_n_7 }),
        .S({\ClocksCntr[4]_i_2_n_0 ,\ClocksCntr[4]_i_3_n_0 ,\ClocksCntr[4]_i_4_n_0 ,\ClocksCntr[4]_i_5_n_0 }));
  FDCE \ClocksCntr_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[4]_i_1_n_6 ),
        .Q(ClocksCntr_reg[5]));
  FDCE \ClocksCntr_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[4]_i_1_n_5 ),
        .Q(ClocksCntr_reg[6]));
  FDCE \ClocksCntr_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[4]_i_1_n_4 ),
        .Q(ClocksCntr_reg[7]));
  FDCE \ClocksCntr_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[8]_i_1_n_7 ),
        .Q(ClocksCntr_reg[8]));
  CARRY4 \ClocksCntr_reg[8]_i_1 
       (.CI(\ClocksCntr_reg[4]_i_1_n_0 ),
        .CO({\ClocksCntr_reg[8]_i_1_n_0 ,\ClocksCntr_reg[8]_i_1_n_1 ,\ClocksCntr_reg[8]_i_1_n_2 ,\ClocksCntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ClocksCntr_reg[8]_i_1_n_4 ,\ClocksCntr_reg[8]_i_1_n_5 ,\ClocksCntr_reg[8]_i_1_n_6 ,\ClocksCntr_reg[8]_i_1_n_7 }),
        .S({\ClocksCntr[8]_i_2_n_0 ,\ClocksCntr[8]_i_3_n_0 ,\ClocksCntr[8]_i_4_n_0 ,\ClocksCntr[8]_i_5_n_0 }));
  FDCE \ClocksCntr_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ClocksCntr_reg[8]_i_1_n_6 ),
        .Q(ClocksCntr_reg[9]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[10]),
        .Q(\DataDelayPipe_reg[3]_10 [0]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[20]),
        .Q(\DataDelayPipe_reg[3]_10 [10]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[21]),
        .Q(\DataDelayPipe_reg[3]_10 [11]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[22]),
        .Q(\DataDelayPipe_reg[3]_10 [12]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[23]),
        .Q(\DataDelayPipe_reg[3]_10 [13]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[24]),
        .Q(\DataDelayPipe_reg[3]_10 [14]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[25]),
        .Q(\DataDelayPipe_reg[3]_10 [15]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][16]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[26]),
        .Q(\DataDelayPipe_reg[3]_10 [16]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][17]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][17]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[27]),
        .Q(\DataDelayPipe_reg[3]_10 [17]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][18]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][18]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[28]),
        .Q(\DataDelayPipe_reg[3]_10 [18]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][19]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][19]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[29]),
        .Q(\DataDelayPipe_reg[3]_10 [19]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][1]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[11]),
        .Q(\DataDelayPipe_reg[3]_10 [1]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][20]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][20]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[30]),
        .Q(\DataDelayPipe_reg[3]_10 [20]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][21]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][21]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[31]),
        .Q(\DataDelayPipe_reg[3]_10 [21]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][22]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][22]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[32]),
        .Q(\DataDelayPipe_reg[3]_10 [22]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][23]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][23]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[33]),
        .Q(\DataDelayPipe_reg[3]_10 [23]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][24]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[34]),
        .Q(\DataDelayPipe_reg[3]_10 [24]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][25]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[35]),
        .Q(\DataDelayPipe_reg[3]_10 [25]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][26]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[36]),
        .Q(\DataDelayPipe_reg[3]_10 [26]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][27]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[37]),
        .Q(\DataDelayPipe_reg[3]_10 [27]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][28]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[38]),
        .Q(\DataDelayPipe_reg[3]_10 [28]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][29]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][29]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[39]),
        .Q(\DataDelayPipe_reg[3]_10 [29]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][2]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[12]),
        .Q(\DataDelayPipe_reg[3]_10 [2]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][30]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][30]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[40]),
        .Q(\DataDelayPipe_reg[3]_10 [30]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][31]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][31]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[41]),
        .Q(\DataDelayPipe_reg[3]_10 [31]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][32]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][32]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[42]),
        .Q(\DataDelayPipe_reg[3]_10 [32]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][33]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][33]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[43]),
        .Q(\DataDelayPipe_reg[3]_10 [33]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][34]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][34]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[44]),
        .Q(\DataDelayPipe_reg[3]_10 [34]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][35]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][35]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[45]),
        .Q(\DataDelayPipe_reg[3]_10 [35]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][36]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][36]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[46]),
        .Q(\DataDelayPipe_reg[3]_10 [36]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][37]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][37]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[47]),
        .Q(\DataDelayPipe_reg[3]_10 [37]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][38]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][38]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[48]),
        .Q(\DataDelayPipe_reg[3]_10 [38]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][39]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][39]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[49]),
        .Q(\DataDelayPipe_reg[3]_10 [39]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][3]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[13]),
        .Q(\DataDelayPipe_reg[3]_10 [3]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][4]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[14]),
        .Q(\DataDelayPipe_reg[3]_10 [4]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][5]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[15]),
        .Q(\DataDelayPipe_reg[3]_10 [5]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][6]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[16]),
        .Q(\DataDelayPipe_reg[3]_10 [6]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][7]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[17]),
        .Q(\DataDelayPipe_reg[3]_10 [7]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][8]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[18]),
        .Q(\DataDelayPipe_reg[3]_10 [8]));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][9]_srl4 " *) 
  SRL16E \DataDelayPipe_reg[3][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\slv_reg8_reg[0] ),
        .CLK(vita_clk),
        .D(PAR_DATAIN[19]),
        .Q(\DataDelayPipe_reg[3]_10 [9]));
  FDCE \DataValidPipe_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(E),
        .Q(syncvalid_r));
  FDCE \DataValidPipe_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(syncvalid_r),
        .Q(p_2_in));
  LUT5 #(
    .INIT(32'h66606060)) 
    \DecoderEnablerState[0]_i_1 
       (.I0(DecoderEnablerState[0]),
        .I1(\DecoderEnablerState[1]_i_2_n_0 ),
        .I2(AR[0]),
        .I3(\slv_reg8_reg[1] ),
        .I4(p_0_in36_in),
        .O(\DecoderEnablerState[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6262620062006200)) 
    \DecoderEnablerState[1]_i_1 
       (.I0(DecoderEnablerState[1]),
        .I1(\DecoderEnablerState[1]_i_2_n_0 ),
        .I2(DecoderEnablerState[0]),
        .I3(AR[0]),
        .I4(\slv_reg8_reg[1] ),
        .I5(p_0_in36_in),
        .O(\DecoderEnablerState[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF40AA40)) 
    \DecoderEnablerState[1]_i_2 
       (.I0(DecoderEnablerState[1]),
        .I1(eqOp7_out),
        .I2(eqOp8_out),
        .I3(DecoderEnablerState[0]),
        .I4(eqOp6_out),
        .I5(AR[0]),
        .O(\DecoderEnablerState[1]_i_2_n_0 ));
  FDRE \DecoderEnablerState_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\DecoderEnablerState[0]_i_1_n_0 ),
        .Q(DecoderEnablerState[0]),
        .R(1'b0));
  FDRE \DecoderEnablerState_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\DecoderEnablerState[1]_i_1_n_0 ),
        .Q(DecoderEnablerState[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \EndLineCntr[0]_i_1 
       (.I0(rst_cntrs),
        .I1(endline_reg_n_0),
        .I2(syncvalid_r),
        .I3(decode),
        .O(\EndLineCntr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[0]_i_3 
       (.I0(EndLineCnt[0]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[0]_i_4 
       (.I0(EndLineCnt[3]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[0]_i_5 
       (.I0(EndLineCnt[2]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[0]_i_6 
       (.I0(EndLineCnt[1]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EndLineCntr[0]_i_7 
       (.I0(EndLineCnt[0]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[12]_i_2 
       (.I0(EndLineCnt[15]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[12]_i_3 
       (.I0(EndLineCnt[14]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[12]_i_4 
       (.I0(EndLineCnt[13]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[12]_i_5 
       (.I0(EndLineCnt[12]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[16]_i_2 
       (.I0(EndLineCnt[19]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[16]_i_3 
       (.I0(EndLineCnt[18]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[16]_i_4 
       (.I0(EndLineCnt[17]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[16]_i_5 
       (.I0(EndLineCnt[16]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[20]_i_2 
       (.I0(EndLineCnt[23]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[20]_i_3 
       (.I0(EndLineCnt[22]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[20]_i_4 
       (.I0(EndLineCnt[21]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[20]_i_5 
       (.I0(EndLineCnt[20]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[24]_i_2 
       (.I0(EndLineCnt[27]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[24]_i_3 
       (.I0(EndLineCnt[26]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[24]_i_4 
       (.I0(EndLineCnt[25]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[24]_i_5 
       (.I0(EndLineCnt[24]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[28]_i_2 
       (.I0(EndLineCnt[31]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[28]_i_3 
       (.I0(EndLineCnt[30]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[28]_i_4 
       (.I0(EndLineCnt[29]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[28]_i_5 
       (.I0(EndLineCnt[28]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[4]_i_2 
       (.I0(EndLineCnt[7]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[4]_i_3 
       (.I0(EndLineCnt[6]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[4]_i_4 
       (.I0(EndLineCnt[5]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[4]_i_5 
       (.I0(EndLineCnt[4]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[8]_i_2 
       (.I0(EndLineCnt[11]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[8]_i_3 
       (.I0(EndLineCnt[10]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[8]_i_4 
       (.I0(EndLineCnt[9]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EndLineCntr[8]_i_5 
       (.I0(EndLineCnt[8]),
        .I1(rst_cntrs),
        .O(\EndLineCntr[8]_i_5_n_0 ));
  FDCE \EndLineCntr_reg[0] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[0]_i_2_n_7 ),
        .Q(EndLineCnt[0]));
  CARRY4 \EndLineCntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\EndLineCntr_reg[0]_i_2_n_0 ,\EndLineCntr_reg[0]_i_2_n_1 ,\EndLineCntr_reg[0]_i_2_n_2 ,\EndLineCntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\EndLineCntr[0]_i_3_n_0 }),
        .O({\EndLineCntr_reg[0]_i_2_n_4 ,\EndLineCntr_reg[0]_i_2_n_5 ,\EndLineCntr_reg[0]_i_2_n_6 ,\EndLineCntr_reg[0]_i_2_n_7 }),
        .S({\EndLineCntr[0]_i_4_n_0 ,\EndLineCntr[0]_i_5_n_0 ,\EndLineCntr[0]_i_6_n_0 ,\EndLineCntr[0]_i_7_n_0 }));
  FDCE \EndLineCntr_reg[10] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[8]_i_1_n_5 ),
        .Q(EndLineCnt[10]));
  FDCE \EndLineCntr_reg[11] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[8]_i_1_n_4 ),
        .Q(EndLineCnt[11]));
  FDCE \EndLineCntr_reg[12] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[12]_i_1_n_7 ),
        .Q(EndLineCnt[12]));
  CARRY4 \EndLineCntr_reg[12]_i_1 
       (.CI(\EndLineCntr_reg[8]_i_1_n_0 ),
        .CO({\EndLineCntr_reg[12]_i_1_n_0 ,\EndLineCntr_reg[12]_i_1_n_1 ,\EndLineCntr_reg[12]_i_1_n_2 ,\EndLineCntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EndLineCntr_reg[12]_i_1_n_4 ,\EndLineCntr_reg[12]_i_1_n_5 ,\EndLineCntr_reg[12]_i_1_n_6 ,\EndLineCntr_reg[12]_i_1_n_7 }),
        .S({\EndLineCntr[12]_i_2_n_0 ,\EndLineCntr[12]_i_3_n_0 ,\EndLineCntr[12]_i_4_n_0 ,\EndLineCntr[12]_i_5_n_0 }));
  FDCE \EndLineCntr_reg[13] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[12]_i_1_n_6 ),
        .Q(EndLineCnt[13]));
  FDCE \EndLineCntr_reg[14] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[12]_i_1_n_5 ),
        .Q(EndLineCnt[14]));
  FDCE \EndLineCntr_reg[15] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[12]_i_1_n_4 ),
        .Q(EndLineCnt[15]));
  FDCE \EndLineCntr_reg[16] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[16]_i_1_n_7 ),
        .Q(EndLineCnt[16]));
  CARRY4 \EndLineCntr_reg[16]_i_1 
       (.CI(\EndLineCntr_reg[12]_i_1_n_0 ),
        .CO({\EndLineCntr_reg[16]_i_1_n_0 ,\EndLineCntr_reg[16]_i_1_n_1 ,\EndLineCntr_reg[16]_i_1_n_2 ,\EndLineCntr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EndLineCntr_reg[16]_i_1_n_4 ,\EndLineCntr_reg[16]_i_1_n_5 ,\EndLineCntr_reg[16]_i_1_n_6 ,\EndLineCntr_reg[16]_i_1_n_7 }),
        .S({\EndLineCntr[16]_i_2_n_0 ,\EndLineCntr[16]_i_3_n_0 ,\EndLineCntr[16]_i_4_n_0 ,\EndLineCntr[16]_i_5_n_0 }));
  FDCE \EndLineCntr_reg[17] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[16]_i_1_n_6 ),
        .Q(EndLineCnt[17]));
  FDCE \EndLineCntr_reg[18] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[16]_i_1_n_5 ),
        .Q(EndLineCnt[18]));
  FDCE \EndLineCntr_reg[19] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[16]_i_1_n_4 ),
        .Q(EndLineCnt[19]));
  FDCE \EndLineCntr_reg[1] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[0]_i_2_n_6 ),
        .Q(EndLineCnt[1]));
  FDCE \EndLineCntr_reg[20] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[20]_i_1_n_7 ),
        .Q(EndLineCnt[20]));
  CARRY4 \EndLineCntr_reg[20]_i_1 
       (.CI(\EndLineCntr_reg[16]_i_1_n_0 ),
        .CO({\EndLineCntr_reg[20]_i_1_n_0 ,\EndLineCntr_reg[20]_i_1_n_1 ,\EndLineCntr_reg[20]_i_1_n_2 ,\EndLineCntr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EndLineCntr_reg[20]_i_1_n_4 ,\EndLineCntr_reg[20]_i_1_n_5 ,\EndLineCntr_reg[20]_i_1_n_6 ,\EndLineCntr_reg[20]_i_1_n_7 }),
        .S({\EndLineCntr[20]_i_2_n_0 ,\EndLineCntr[20]_i_3_n_0 ,\EndLineCntr[20]_i_4_n_0 ,\EndLineCntr[20]_i_5_n_0 }));
  FDCE \EndLineCntr_reg[21] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[20]_i_1_n_6 ),
        .Q(EndLineCnt[21]));
  FDCE \EndLineCntr_reg[22] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[20]_i_1_n_5 ),
        .Q(EndLineCnt[22]));
  FDCE \EndLineCntr_reg[23] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[20]_i_1_n_4 ),
        .Q(EndLineCnt[23]));
  FDCE \EndLineCntr_reg[24] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[24]_i_1_n_7 ),
        .Q(EndLineCnt[24]));
  CARRY4 \EndLineCntr_reg[24]_i_1 
       (.CI(\EndLineCntr_reg[20]_i_1_n_0 ),
        .CO({\EndLineCntr_reg[24]_i_1_n_0 ,\EndLineCntr_reg[24]_i_1_n_1 ,\EndLineCntr_reg[24]_i_1_n_2 ,\EndLineCntr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EndLineCntr_reg[24]_i_1_n_4 ,\EndLineCntr_reg[24]_i_1_n_5 ,\EndLineCntr_reg[24]_i_1_n_6 ,\EndLineCntr_reg[24]_i_1_n_7 }),
        .S({\EndLineCntr[24]_i_2_n_0 ,\EndLineCntr[24]_i_3_n_0 ,\EndLineCntr[24]_i_4_n_0 ,\EndLineCntr[24]_i_5_n_0 }));
  FDCE \EndLineCntr_reg[25] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[24]_i_1_n_6 ),
        .Q(EndLineCnt[25]));
  FDCE \EndLineCntr_reg[26] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[24]_i_1_n_5 ),
        .Q(EndLineCnt[26]));
  FDCE \EndLineCntr_reg[27] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[24]_i_1_n_4 ),
        .Q(EndLineCnt[27]));
  FDCE \EndLineCntr_reg[28] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[28]_i_1_n_7 ),
        .Q(EndLineCnt[28]));
  CARRY4 \EndLineCntr_reg[28]_i_1 
       (.CI(\EndLineCntr_reg[24]_i_1_n_0 ),
        .CO({\NLW_EndLineCntr_reg[28]_i_1_CO_UNCONNECTED [3],\EndLineCntr_reg[28]_i_1_n_1 ,\EndLineCntr_reg[28]_i_1_n_2 ,\EndLineCntr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EndLineCntr_reg[28]_i_1_n_4 ,\EndLineCntr_reg[28]_i_1_n_5 ,\EndLineCntr_reg[28]_i_1_n_6 ,\EndLineCntr_reg[28]_i_1_n_7 }),
        .S({\EndLineCntr[28]_i_2_n_0 ,\EndLineCntr[28]_i_3_n_0 ,\EndLineCntr[28]_i_4_n_0 ,\EndLineCntr[28]_i_5_n_0 }));
  FDCE \EndLineCntr_reg[29] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[28]_i_1_n_6 ),
        .Q(EndLineCnt[29]));
  FDCE \EndLineCntr_reg[2] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[0]_i_2_n_5 ),
        .Q(EndLineCnt[2]));
  FDCE \EndLineCntr_reg[30] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[28]_i_1_n_5 ),
        .Q(EndLineCnt[30]));
  FDCE \EndLineCntr_reg[31] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[28]_i_1_n_4 ),
        .Q(EndLineCnt[31]));
  FDCE \EndLineCntr_reg[3] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[0]_i_2_n_4 ),
        .Q(EndLineCnt[3]));
  FDCE \EndLineCntr_reg[4] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[4]_i_1_n_7 ),
        .Q(EndLineCnt[4]));
  CARRY4 \EndLineCntr_reg[4]_i_1 
       (.CI(\EndLineCntr_reg[0]_i_2_n_0 ),
        .CO({\EndLineCntr_reg[4]_i_1_n_0 ,\EndLineCntr_reg[4]_i_1_n_1 ,\EndLineCntr_reg[4]_i_1_n_2 ,\EndLineCntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EndLineCntr_reg[4]_i_1_n_4 ,\EndLineCntr_reg[4]_i_1_n_5 ,\EndLineCntr_reg[4]_i_1_n_6 ,\EndLineCntr_reg[4]_i_1_n_7 }),
        .S({\EndLineCntr[4]_i_2_n_0 ,\EndLineCntr[4]_i_3_n_0 ,\EndLineCntr[4]_i_4_n_0 ,\EndLineCntr[4]_i_5_n_0 }));
  FDCE \EndLineCntr_reg[5] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[4]_i_1_n_6 ),
        .Q(EndLineCnt[5]));
  FDCE \EndLineCntr_reg[6] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[4]_i_1_n_5 ),
        .Q(EndLineCnt[6]));
  FDCE \EndLineCntr_reg[7] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[4]_i_1_n_4 ),
        .Q(EndLineCnt[7]));
  FDCE \EndLineCntr_reg[8] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[8]_i_1_n_7 ),
        .Q(EndLineCnt[8]));
  CARRY4 \EndLineCntr_reg[8]_i_1 
       (.CI(\EndLineCntr_reg[4]_i_1_n_0 ),
        .CO({\EndLineCntr_reg[8]_i_1_n_0 ,\EndLineCntr_reg[8]_i_1_n_1 ,\EndLineCntr_reg[8]_i_1_n_2 ,\EndLineCntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EndLineCntr_reg[8]_i_1_n_4 ,\EndLineCntr_reg[8]_i_1_n_5 ,\EndLineCntr_reg[8]_i_1_n_6 ,\EndLineCntr_reg[8]_i_1_n_7 }),
        .S({\EndLineCntr[8]_i_2_n_0 ,\EndLineCntr[8]_i_3_n_0 ,\EndLineCntr[8]_i_4_n_0 ,\EndLineCntr[8]_i_5_n_0 }));
  FDCE \EndLineCntr_reg[9] 
       (.C(vita_clk),
        .CE(\EndLineCntr[0]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\EndLineCntr_reg[8]_i_1_n_6 ),
        .Q(EndLineCnt[9]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \FramesCntr[0]_i_1 
       (.I0(rst_cntrs_reg_rep_n_0),
        .I1(din),
        .I2(decode),
        .I3(syncvalid_r),
        .O(\FramesCntr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[0]_i_3 
       (.I0(FramesCnt[0]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[0]_i_4 
       (.I0(FramesCnt[3]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[0]_i_5 
       (.I0(FramesCnt[2]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[0]_i_6 
       (.I0(FramesCnt[1]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FramesCntr[0]_i_7 
       (.I0(FramesCnt[0]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[12]_i_2 
       (.I0(FramesCnt[15]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[12]_i_3 
       (.I0(FramesCnt[14]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[12]_i_4 
       (.I0(FramesCnt[13]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[12]_i_5 
       (.I0(FramesCnt[12]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[16]_i_2 
       (.I0(FramesCnt[19]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[16]_i_3 
       (.I0(FramesCnt[18]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[16]_i_4 
       (.I0(FramesCnt[17]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[16]_i_5 
       (.I0(FramesCnt[16]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[20]_i_2 
       (.I0(FramesCnt[23]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[20]_i_3 
       (.I0(FramesCnt[22]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[20]_i_4 
       (.I0(FramesCnt[21]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[20]_i_5 
       (.I0(FramesCnt[20]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[24]_i_2 
       (.I0(FramesCnt[27]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[24]_i_3 
       (.I0(FramesCnt[26]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[24]_i_4 
       (.I0(FramesCnt[25]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[24]_i_5 
       (.I0(FramesCnt[24]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[28]_i_2 
       (.I0(FramesCnt[31]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[28]_i_3 
       (.I0(FramesCnt[30]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[28]_i_4 
       (.I0(FramesCnt[29]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[28]_i_5 
       (.I0(FramesCnt[28]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[4]_i_2 
       (.I0(FramesCnt[7]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[4]_i_3 
       (.I0(FramesCnt[6]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[4]_i_4 
       (.I0(FramesCnt[5]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[4]_i_5 
       (.I0(FramesCnt[4]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[8]_i_2 
       (.I0(FramesCnt[11]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[8]_i_3 
       (.I0(FramesCnt[10]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[8]_i_4 
       (.I0(FramesCnt[9]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FramesCntr[8]_i_5 
       (.I0(FramesCnt[8]),
        .I1(rst_cntrs_reg_rep_n_0),
        .O(\FramesCntr[8]_i_5_n_0 ));
  FDCE \FramesCntr_reg[0] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[0]_i_2_n_7 ),
        .Q(FramesCnt[0]));
  CARRY4 \FramesCntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\FramesCntr_reg[0]_i_2_n_0 ,\FramesCntr_reg[0]_i_2_n_1 ,\FramesCntr_reg[0]_i_2_n_2 ,\FramesCntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FramesCntr[0]_i_3_n_0 }),
        .O({\FramesCntr_reg[0]_i_2_n_4 ,\FramesCntr_reg[0]_i_2_n_5 ,\FramesCntr_reg[0]_i_2_n_6 ,\FramesCntr_reg[0]_i_2_n_7 }),
        .S({\FramesCntr[0]_i_4_n_0 ,\FramesCntr[0]_i_5_n_0 ,\FramesCntr[0]_i_6_n_0 ,\FramesCntr[0]_i_7_n_0 }));
  FDCE \FramesCntr_reg[10] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[8]_i_1_n_5 ),
        .Q(FramesCnt[10]));
  FDCE \FramesCntr_reg[11] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[8]_i_1_n_4 ),
        .Q(FramesCnt[11]));
  FDCE \FramesCntr_reg[12] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[12]_i_1_n_7 ),
        .Q(FramesCnt[12]));
  CARRY4 \FramesCntr_reg[12]_i_1 
       (.CI(\FramesCntr_reg[8]_i_1_n_0 ),
        .CO({\FramesCntr_reg[12]_i_1_n_0 ,\FramesCntr_reg[12]_i_1_n_1 ,\FramesCntr_reg[12]_i_1_n_2 ,\FramesCntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FramesCntr_reg[12]_i_1_n_4 ,\FramesCntr_reg[12]_i_1_n_5 ,\FramesCntr_reg[12]_i_1_n_6 ,\FramesCntr_reg[12]_i_1_n_7 }),
        .S({\FramesCntr[12]_i_2_n_0 ,\FramesCntr[12]_i_3_n_0 ,\FramesCntr[12]_i_4_n_0 ,\FramesCntr[12]_i_5_n_0 }));
  FDCE \FramesCntr_reg[13] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[12]_i_1_n_6 ),
        .Q(FramesCnt[13]));
  FDCE \FramesCntr_reg[14] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[12]_i_1_n_5 ),
        .Q(FramesCnt[14]));
  FDCE \FramesCntr_reg[15] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[12]_i_1_n_4 ),
        .Q(FramesCnt[15]));
  FDCE \FramesCntr_reg[16] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[16]_i_1_n_7 ),
        .Q(FramesCnt[16]));
  CARRY4 \FramesCntr_reg[16]_i_1 
       (.CI(\FramesCntr_reg[12]_i_1_n_0 ),
        .CO({\FramesCntr_reg[16]_i_1_n_0 ,\FramesCntr_reg[16]_i_1_n_1 ,\FramesCntr_reg[16]_i_1_n_2 ,\FramesCntr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FramesCntr_reg[16]_i_1_n_4 ,\FramesCntr_reg[16]_i_1_n_5 ,\FramesCntr_reg[16]_i_1_n_6 ,\FramesCntr_reg[16]_i_1_n_7 }),
        .S({\FramesCntr[16]_i_2_n_0 ,\FramesCntr[16]_i_3_n_0 ,\FramesCntr[16]_i_4_n_0 ,\FramesCntr[16]_i_5_n_0 }));
  FDCE \FramesCntr_reg[17] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[16]_i_1_n_6 ),
        .Q(FramesCnt[17]));
  FDCE \FramesCntr_reg[18] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[16]_i_1_n_5 ),
        .Q(FramesCnt[18]));
  FDCE \FramesCntr_reg[19] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[16]_i_1_n_4 ),
        .Q(FramesCnt[19]));
  FDCE \FramesCntr_reg[1] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[0]_i_2_n_6 ),
        .Q(FramesCnt[1]));
  FDCE \FramesCntr_reg[20] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[20]_i_1_n_7 ),
        .Q(FramesCnt[20]));
  CARRY4 \FramesCntr_reg[20]_i_1 
       (.CI(\FramesCntr_reg[16]_i_1_n_0 ),
        .CO({\FramesCntr_reg[20]_i_1_n_0 ,\FramesCntr_reg[20]_i_1_n_1 ,\FramesCntr_reg[20]_i_1_n_2 ,\FramesCntr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FramesCntr_reg[20]_i_1_n_4 ,\FramesCntr_reg[20]_i_1_n_5 ,\FramesCntr_reg[20]_i_1_n_6 ,\FramesCntr_reg[20]_i_1_n_7 }),
        .S({\FramesCntr[20]_i_2_n_0 ,\FramesCntr[20]_i_3_n_0 ,\FramesCntr[20]_i_4_n_0 ,\FramesCntr[20]_i_5_n_0 }));
  FDCE \FramesCntr_reg[21] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[20]_i_1_n_6 ),
        .Q(FramesCnt[21]));
  FDCE \FramesCntr_reg[22] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[20]_i_1_n_5 ),
        .Q(FramesCnt[22]));
  FDCE \FramesCntr_reg[23] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[20]_i_1_n_4 ),
        .Q(FramesCnt[23]));
  FDCE \FramesCntr_reg[24] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[24]_i_1_n_7 ),
        .Q(FramesCnt[24]));
  CARRY4 \FramesCntr_reg[24]_i_1 
       (.CI(\FramesCntr_reg[20]_i_1_n_0 ),
        .CO({\FramesCntr_reg[24]_i_1_n_0 ,\FramesCntr_reg[24]_i_1_n_1 ,\FramesCntr_reg[24]_i_1_n_2 ,\FramesCntr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FramesCntr_reg[24]_i_1_n_4 ,\FramesCntr_reg[24]_i_1_n_5 ,\FramesCntr_reg[24]_i_1_n_6 ,\FramesCntr_reg[24]_i_1_n_7 }),
        .S({\FramesCntr[24]_i_2_n_0 ,\FramesCntr[24]_i_3_n_0 ,\FramesCntr[24]_i_4_n_0 ,\FramesCntr[24]_i_5_n_0 }));
  FDCE \FramesCntr_reg[25] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[24]_i_1_n_6 ),
        .Q(FramesCnt[25]));
  FDCE \FramesCntr_reg[26] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[24]_i_1_n_5 ),
        .Q(FramesCnt[26]));
  FDCE \FramesCntr_reg[27] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[24]_i_1_n_4 ),
        .Q(FramesCnt[27]));
  FDCE \FramesCntr_reg[28] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[28]_i_1_n_7 ),
        .Q(FramesCnt[28]));
  CARRY4 \FramesCntr_reg[28]_i_1 
       (.CI(\FramesCntr_reg[24]_i_1_n_0 ),
        .CO({\NLW_FramesCntr_reg[28]_i_1_CO_UNCONNECTED [3],\FramesCntr_reg[28]_i_1_n_1 ,\FramesCntr_reg[28]_i_1_n_2 ,\FramesCntr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FramesCntr_reg[28]_i_1_n_4 ,\FramesCntr_reg[28]_i_1_n_5 ,\FramesCntr_reg[28]_i_1_n_6 ,\FramesCntr_reg[28]_i_1_n_7 }),
        .S({\FramesCntr[28]_i_2_n_0 ,\FramesCntr[28]_i_3_n_0 ,\FramesCntr[28]_i_4_n_0 ,\FramesCntr[28]_i_5_n_0 }));
  FDCE \FramesCntr_reg[29] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[28]_i_1_n_6 ),
        .Q(FramesCnt[29]));
  FDCE \FramesCntr_reg[2] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[0]_i_2_n_5 ),
        .Q(FramesCnt[2]));
  FDCE \FramesCntr_reg[30] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[28]_i_1_n_5 ),
        .Q(FramesCnt[30]));
  FDCE \FramesCntr_reg[31] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[28]_i_1_n_4 ),
        .Q(FramesCnt[31]));
  FDCE \FramesCntr_reg[3] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[0]_i_2_n_4 ),
        .Q(FramesCnt[3]));
  FDCE \FramesCntr_reg[4] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[4]_i_1_n_7 ),
        .Q(FramesCnt[4]));
  CARRY4 \FramesCntr_reg[4]_i_1 
       (.CI(\FramesCntr_reg[0]_i_2_n_0 ),
        .CO({\FramesCntr_reg[4]_i_1_n_0 ,\FramesCntr_reg[4]_i_1_n_1 ,\FramesCntr_reg[4]_i_1_n_2 ,\FramesCntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FramesCntr_reg[4]_i_1_n_4 ,\FramesCntr_reg[4]_i_1_n_5 ,\FramesCntr_reg[4]_i_1_n_6 ,\FramesCntr_reg[4]_i_1_n_7 }),
        .S({\FramesCntr[4]_i_2_n_0 ,\FramesCntr[4]_i_3_n_0 ,\FramesCntr[4]_i_4_n_0 ,\FramesCntr[4]_i_5_n_0 }));
  FDCE \FramesCntr_reg[5] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[4]_i_1_n_6 ),
        .Q(FramesCnt[5]));
  FDCE \FramesCntr_reg[6] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[4]_i_1_n_5 ),
        .Q(FramesCnt[6]));
  FDCE \FramesCntr_reg[7] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[4]_i_1_n_4 ),
        .Q(FramesCnt[7]));
  FDCE \FramesCntr_reg[8] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[8]_i_1_n_7 ),
        .Q(FramesCnt[8]));
  CARRY4 \FramesCntr_reg[8]_i_1 
       (.CI(\FramesCntr_reg[4]_i_1_n_0 ),
        .CO({\FramesCntr_reg[8]_i_1_n_0 ,\FramesCntr_reg[8]_i_1_n_1 ,\FramesCntr_reg[8]_i_1_n_2 ,\FramesCntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FramesCntr_reg[8]_i_1_n_4 ,\FramesCntr_reg[8]_i_1_n_5 ,\FramesCntr_reg[8]_i_1_n_6 ,\FramesCntr_reg[8]_i_1_n_7 }),
        .S({\FramesCntr[8]_i_2_n_0 ,\FramesCntr[8]_i_3_n_0 ,\FramesCntr[8]_i_4_n_0 ,\FramesCntr[8]_i_5_n_0 }));
  FDCE \FramesCntr_reg[9] 
       (.C(vita_clk),
        .CE(\FramesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\FramesCntr_reg[8]_i_1_n_6 ),
        .Q(FramesCnt[9]));
  LUT6 #(
    .INIT(64'hCCCCF4CCCCCC0000)) 
    ImgDataState_i_1
       (.I0(endimageline_reg_n_0),
        .I1(ImgDataState_reg_n_0),
        .I2(startimageline_reg_n_0),
        .I3(syncvalid_r),
        .I4(AR[0]),
        .I5(decode),
        .O(ImgDataState_i_1_n_0));
  FDRE ImgDataState_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(ImgDataState_i_1_n_0),
        .Q(ImgDataState_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEEECCCC)) 
    \ImgLinesCntr[0]_i_1 
       (.I0(din),
        .I1(rst_cntrs_reg_rep__0_n_0),
        .I2(startimageline_reg_n_0),
        .I3(syncvalid_r),
        .I4(decode),
        .O(\ImgLinesCntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[0]_i_3 
       (.I0(O288[0]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[0]_i_4 
       (.I0(O288[3]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[0]_i_5 
       (.I0(O288[2]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[0]_i_6 
       (.I0(O288[1]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0015)) 
    \ImgLinesCntr[0]_i_7 
       (.I0(O288[0]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[12]_i_2 
       (.I0(O288[15]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[12]_i_3 
       (.I0(O288[14]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[12]_i_4 
       (.I0(O288[13]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[12]_i_5 
       (.I0(O288[12]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[16]_i_2 
       (.I0(O288[19]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[16]_i_3 
       (.I0(O288[18]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[16]_i_4 
       (.I0(O288[17]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[16]_i_5 
       (.I0(O288[16]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[20]_i_2 
       (.I0(O288[23]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[20]_i_3 
       (.I0(O288[22]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[20]_i_4 
       (.I0(O288[21]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[20]_i_5 
       (.I0(O288[20]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[24]_i_2 
       (.I0(O288[27]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[24]_i_3 
       (.I0(O288[26]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[24]_i_4 
       (.I0(O288[25]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[24]_i_5 
       (.I0(O288[24]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[28]_i_2 
       (.I0(O288[31]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[28]_i_3 
       (.I0(O288[30]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[28]_i_4 
       (.I0(O288[29]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[28]_i_5 
       (.I0(O288[28]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[4]_i_2 
       (.I0(O288[7]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[4]_i_3 
       (.I0(O288[6]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[4]_i_4 
       (.I0(O288[5]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[4]_i_5 
       (.I0(O288[4]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[8]_i_2 
       (.I0(O288[11]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[8]_i_3 
       (.I0(O288[10]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[8]_i_4 
       (.I0(O288[9]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgLinesCntr[8]_i_5 
       (.I0(O288[8]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep__0_n_0),
        .O(\ImgLinesCntr[8]_i_5_n_0 ));
  FDCE \ImgLinesCntr_reg[0] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[0]_i_2_n_7 ),
        .Q(O288[0]));
  CARRY4 \ImgLinesCntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\ImgLinesCntr_reg[0]_i_2_n_0 ,\ImgLinesCntr_reg[0]_i_2_n_1 ,\ImgLinesCntr_reg[0]_i_2_n_2 ,\ImgLinesCntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ImgLinesCntr[0]_i_3_n_0 }),
        .O({\ImgLinesCntr_reg[0]_i_2_n_4 ,\ImgLinesCntr_reg[0]_i_2_n_5 ,\ImgLinesCntr_reg[0]_i_2_n_6 ,\ImgLinesCntr_reg[0]_i_2_n_7 }),
        .S({\ImgLinesCntr[0]_i_4_n_0 ,\ImgLinesCntr[0]_i_5_n_0 ,\ImgLinesCntr[0]_i_6_n_0 ,\ImgLinesCntr[0]_i_7_n_0 }));
  FDCE \ImgLinesCntr_reg[10] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[8]_i_1_n_5 ),
        .Q(O288[10]));
  FDCE \ImgLinesCntr_reg[11] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[8]_i_1_n_4 ),
        .Q(O288[11]));
  FDCE \ImgLinesCntr_reg[12] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[12]_i_1_n_7 ),
        .Q(O288[12]));
  CARRY4 \ImgLinesCntr_reg[12]_i_1 
       (.CI(\ImgLinesCntr_reg[8]_i_1_n_0 ),
        .CO({\ImgLinesCntr_reg[12]_i_1_n_0 ,\ImgLinesCntr_reg[12]_i_1_n_1 ,\ImgLinesCntr_reg[12]_i_1_n_2 ,\ImgLinesCntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgLinesCntr_reg[12]_i_1_n_4 ,\ImgLinesCntr_reg[12]_i_1_n_5 ,\ImgLinesCntr_reg[12]_i_1_n_6 ,\ImgLinesCntr_reg[12]_i_1_n_7 }),
        .S({\ImgLinesCntr[12]_i_2_n_0 ,\ImgLinesCntr[12]_i_3_n_0 ,\ImgLinesCntr[12]_i_4_n_0 ,\ImgLinesCntr[12]_i_5_n_0 }));
  FDCE \ImgLinesCntr_reg[13] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[12]_i_1_n_6 ),
        .Q(O288[13]));
  FDCE \ImgLinesCntr_reg[14] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[12]_i_1_n_5 ),
        .Q(O288[14]));
  FDCE \ImgLinesCntr_reg[15] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[12]_i_1_n_4 ),
        .Q(O288[15]));
  FDCE \ImgLinesCntr_reg[16] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[16]_i_1_n_7 ),
        .Q(O288[16]));
  CARRY4 \ImgLinesCntr_reg[16]_i_1 
       (.CI(\ImgLinesCntr_reg[12]_i_1_n_0 ),
        .CO({\ImgLinesCntr_reg[16]_i_1_n_0 ,\ImgLinesCntr_reg[16]_i_1_n_1 ,\ImgLinesCntr_reg[16]_i_1_n_2 ,\ImgLinesCntr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgLinesCntr_reg[16]_i_1_n_4 ,\ImgLinesCntr_reg[16]_i_1_n_5 ,\ImgLinesCntr_reg[16]_i_1_n_6 ,\ImgLinesCntr_reg[16]_i_1_n_7 }),
        .S({\ImgLinesCntr[16]_i_2_n_0 ,\ImgLinesCntr[16]_i_3_n_0 ,\ImgLinesCntr[16]_i_4_n_0 ,\ImgLinesCntr[16]_i_5_n_0 }));
  FDCE \ImgLinesCntr_reg[17] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[16]_i_1_n_6 ),
        .Q(O288[17]));
  FDCE \ImgLinesCntr_reg[18] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[16]_i_1_n_5 ),
        .Q(O288[18]));
  FDCE \ImgLinesCntr_reg[19] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[16]_i_1_n_4 ),
        .Q(O288[19]));
  FDCE \ImgLinesCntr_reg[1] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[0]_i_2_n_6 ),
        .Q(O288[1]));
  FDCE \ImgLinesCntr_reg[20] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[20]_i_1_n_7 ),
        .Q(O288[20]));
  CARRY4 \ImgLinesCntr_reg[20]_i_1 
       (.CI(\ImgLinesCntr_reg[16]_i_1_n_0 ),
        .CO({\ImgLinesCntr_reg[20]_i_1_n_0 ,\ImgLinesCntr_reg[20]_i_1_n_1 ,\ImgLinesCntr_reg[20]_i_1_n_2 ,\ImgLinesCntr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgLinesCntr_reg[20]_i_1_n_4 ,\ImgLinesCntr_reg[20]_i_1_n_5 ,\ImgLinesCntr_reg[20]_i_1_n_6 ,\ImgLinesCntr_reg[20]_i_1_n_7 }),
        .S({\ImgLinesCntr[20]_i_2_n_0 ,\ImgLinesCntr[20]_i_3_n_0 ,\ImgLinesCntr[20]_i_4_n_0 ,\ImgLinesCntr[20]_i_5_n_0 }));
  FDCE \ImgLinesCntr_reg[21] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[20]_i_1_n_6 ),
        .Q(O288[21]));
  FDCE \ImgLinesCntr_reg[22] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[20]_i_1_n_5 ),
        .Q(O288[22]));
  FDCE \ImgLinesCntr_reg[23] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[20]_i_1_n_4 ),
        .Q(O288[23]));
  FDCE \ImgLinesCntr_reg[24] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[24]_i_1_n_7 ),
        .Q(O288[24]));
  CARRY4 \ImgLinesCntr_reg[24]_i_1 
       (.CI(\ImgLinesCntr_reg[20]_i_1_n_0 ),
        .CO({\ImgLinesCntr_reg[24]_i_1_n_0 ,\ImgLinesCntr_reg[24]_i_1_n_1 ,\ImgLinesCntr_reg[24]_i_1_n_2 ,\ImgLinesCntr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgLinesCntr_reg[24]_i_1_n_4 ,\ImgLinesCntr_reg[24]_i_1_n_5 ,\ImgLinesCntr_reg[24]_i_1_n_6 ,\ImgLinesCntr_reg[24]_i_1_n_7 }),
        .S({\ImgLinesCntr[24]_i_2_n_0 ,\ImgLinesCntr[24]_i_3_n_0 ,\ImgLinesCntr[24]_i_4_n_0 ,\ImgLinesCntr[24]_i_5_n_0 }));
  FDCE \ImgLinesCntr_reg[25] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[24]_i_1_n_6 ),
        .Q(O288[25]));
  FDCE \ImgLinesCntr_reg[26] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[24]_i_1_n_5 ),
        .Q(O288[26]));
  FDCE \ImgLinesCntr_reg[27] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[24]_i_1_n_4 ),
        .Q(O288[27]));
  FDCE \ImgLinesCntr_reg[28] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[28]_i_1_n_7 ),
        .Q(O288[28]));
  CARRY4 \ImgLinesCntr_reg[28]_i_1 
       (.CI(\ImgLinesCntr_reg[24]_i_1_n_0 ),
        .CO({\NLW_ImgLinesCntr_reg[28]_i_1_CO_UNCONNECTED [3],\ImgLinesCntr_reg[28]_i_1_n_1 ,\ImgLinesCntr_reg[28]_i_1_n_2 ,\ImgLinesCntr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgLinesCntr_reg[28]_i_1_n_4 ,\ImgLinesCntr_reg[28]_i_1_n_5 ,\ImgLinesCntr_reg[28]_i_1_n_6 ,\ImgLinesCntr_reg[28]_i_1_n_7 }),
        .S({\ImgLinesCntr[28]_i_2_n_0 ,\ImgLinesCntr[28]_i_3_n_0 ,\ImgLinesCntr[28]_i_4_n_0 ,\ImgLinesCntr[28]_i_5_n_0 }));
  FDCE \ImgLinesCntr_reg[29] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[28]_i_1_n_6 ),
        .Q(O288[29]));
  FDCE \ImgLinesCntr_reg[2] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[0]_i_2_n_5 ),
        .Q(O288[2]));
  FDCE \ImgLinesCntr_reg[30] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[28]_i_1_n_5 ),
        .Q(O288[30]));
  FDCE \ImgLinesCntr_reg[31] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__1 ),
        .D(\ImgLinesCntr_reg[28]_i_1_n_4 ),
        .Q(O288[31]));
  FDCE \ImgLinesCntr_reg[3] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[0]_i_2_n_4 ),
        .Q(O288[3]));
  FDCE \ImgLinesCntr_reg[4] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[4]_i_1_n_7 ),
        .Q(O288[4]));
  CARRY4 \ImgLinesCntr_reg[4]_i_1 
       (.CI(\ImgLinesCntr_reg[0]_i_2_n_0 ),
        .CO({\ImgLinesCntr_reg[4]_i_1_n_0 ,\ImgLinesCntr_reg[4]_i_1_n_1 ,\ImgLinesCntr_reg[4]_i_1_n_2 ,\ImgLinesCntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgLinesCntr_reg[4]_i_1_n_4 ,\ImgLinesCntr_reg[4]_i_1_n_5 ,\ImgLinesCntr_reg[4]_i_1_n_6 ,\ImgLinesCntr_reg[4]_i_1_n_7 }),
        .S({\ImgLinesCntr[4]_i_2_n_0 ,\ImgLinesCntr[4]_i_3_n_0 ,\ImgLinesCntr[4]_i_4_n_0 ,\ImgLinesCntr[4]_i_5_n_0 }));
  FDCE \ImgLinesCntr_reg[5] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[4]_i_1_n_6 ),
        .Q(O288[5]));
  FDCE \ImgLinesCntr_reg[6] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[4]_i_1_n_5 ),
        .Q(O288[6]));
  FDCE \ImgLinesCntr_reg[7] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[4]_i_1_n_4 ),
        .Q(O288[7]));
  FDCE \ImgLinesCntr_reg[8] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[8]_i_1_n_7 ),
        .Q(O288[8]));
  CARRY4 \ImgLinesCntr_reg[8]_i_1 
       (.CI(\ImgLinesCntr_reg[4]_i_1_n_0 ),
        .CO({\ImgLinesCntr_reg[8]_i_1_n_0 ,\ImgLinesCntr_reg[8]_i_1_n_1 ,\ImgLinesCntr_reg[8]_i_1_n_2 ,\ImgLinesCntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgLinesCntr_reg[8]_i_1_n_4 ,\ImgLinesCntr_reg[8]_i_1_n_5 ,\ImgLinesCntr_reg[8]_i_1_n_6 ,\ImgLinesCntr_reg[8]_i_1_n_7 }),
        .S({\ImgLinesCntr[8]_i_2_n_0 ,\ImgLinesCntr[8]_i_3_n_0 ,\ImgLinesCntr[8]_i_4_n_0 ,\ImgLinesCntr[8]_i_5_n_0 }));
  FDCE \ImgLinesCntr_reg[9] 
       (.C(vita_clk),
        .CE(\ImgLinesCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgLinesCntr_reg[8]_i_1_n_6 ),
        .Q(O288[9]));
  LUT5 #(
    .INIT(32'hFEEECCCC)) 
    \ImgPixelCntr[0]_i_1 
       (.I0(startimageline_reg_n_0),
        .I1(rst_cntrs_reg_rep_n_0),
        .I2(imgdatavalid_reg_n_0),
        .I3(syncvalid_r),
        .I4(decode),
        .O(\ImgPixelCntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[0]_i_3 
       (.I0(O289[0]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[0]_i_4 
       (.I0(O289[3]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[0]_i_5 
       (.I0(O289[2]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[0]_i_6 
       (.I0(O289[1]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0015)) 
    \ImgPixelCntr[0]_i_7 
       (.I0(O289[0]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[12]_i_2 
       (.I0(O289[15]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[12]_i_3 
       (.I0(O289[14]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[12]_i_4 
       (.I0(O289[13]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[12]_i_5 
       (.I0(O289[12]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[16]_i_2 
       (.I0(O289[19]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[16]_i_3 
       (.I0(O289[18]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[16]_i_4 
       (.I0(O289[17]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[16]_i_5 
       (.I0(O289[16]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[20]_i_2 
       (.I0(O289[23]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[20]_i_3 
       (.I0(O289[22]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[20]_i_4 
       (.I0(O289[21]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[20]_i_5 
       (.I0(O289[20]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[24]_i_2 
       (.I0(O289[27]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[24]_i_3 
       (.I0(O289[26]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[24]_i_4 
       (.I0(O289[25]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[24]_i_5 
       (.I0(O289[24]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[28]_i_2 
       (.I0(O289[31]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[28]_i_3 
       (.I0(O289[30]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[28]_i_4 
       (.I0(O289[29]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[28]_i_5 
       (.I0(O289[28]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[4]_i_2 
       (.I0(O289[7]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[4]_i_3 
       (.I0(O289[6]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[4]_i_4 
       (.I0(O289[5]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[4]_i_5 
       (.I0(O289[4]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[8]_i_2 
       (.I0(O289[11]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[8]_i_3 
       (.I0(O289[10]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[8]_i_4 
       (.I0(O289[9]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \ImgPixelCntr[8]_i_5 
       (.I0(O289[8]),
        .I1(startimageline_reg_n_0),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\ImgPixelCntr[8]_i_5_n_0 ));
  FDCE \ImgPixelCntr_reg[0] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[0]_i_2_n_7 ),
        .Q(O289[0]));
  CARRY4 \ImgPixelCntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\ImgPixelCntr_reg[0]_i_2_n_0 ,\ImgPixelCntr_reg[0]_i_2_n_1 ,\ImgPixelCntr_reg[0]_i_2_n_2 ,\ImgPixelCntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ImgPixelCntr[0]_i_3_n_0 }),
        .O({\ImgPixelCntr_reg[0]_i_2_n_4 ,\ImgPixelCntr_reg[0]_i_2_n_5 ,\ImgPixelCntr_reg[0]_i_2_n_6 ,\ImgPixelCntr_reg[0]_i_2_n_7 }),
        .S({\ImgPixelCntr[0]_i_4_n_0 ,\ImgPixelCntr[0]_i_5_n_0 ,\ImgPixelCntr[0]_i_6_n_0 ,\ImgPixelCntr[0]_i_7_n_0 }));
  FDCE \ImgPixelCntr_reg[10] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[8]_i_1_n_5 ),
        .Q(O289[10]));
  FDCE \ImgPixelCntr_reg[11] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[8]_i_1_n_4 ),
        .Q(O289[11]));
  FDCE \ImgPixelCntr_reg[12] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[12]_i_1_n_7 ),
        .Q(O289[12]));
  CARRY4 \ImgPixelCntr_reg[12]_i_1 
       (.CI(\ImgPixelCntr_reg[8]_i_1_n_0 ),
        .CO({\ImgPixelCntr_reg[12]_i_1_n_0 ,\ImgPixelCntr_reg[12]_i_1_n_1 ,\ImgPixelCntr_reg[12]_i_1_n_2 ,\ImgPixelCntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgPixelCntr_reg[12]_i_1_n_4 ,\ImgPixelCntr_reg[12]_i_1_n_5 ,\ImgPixelCntr_reg[12]_i_1_n_6 ,\ImgPixelCntr_reg[12]_i_1_n_7 }),
        .S({\ImgPixelCntr[12]_i_2_n_0 ,\ImgPixelCntr[12]_i_3_n_0 ,\ImgPixelCntr[12]_i_4_n_0 ,\ImgPixelCntr[12]_i_5_n_0 }));
  FDCE \ImgPixelCntr_reg[13] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[12]_i_1_n_6 ),
        .Q(O289[13]));
  FDCE \ImgPixelCntr_reg[14] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[12]_i_1_n_5 ),
        .Q(O289[14]));
  FDCE \ImgPixelCntr_reg[15] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[12]_i_1_n_4 ),
        .Q(O289[15]));
  FDCE \ImgPixelCntr_reg[16] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[16]_i_1_n_7 ),
        .Q(O289[16]));
  CARRY4 \ImgPixelCntr_reg[16]_i_1 
       (.CI(\ImgPixelCntr_reg[12]_i_1_n_0 ),
        .CO({\ImgPixelCntr_reg[16]_i_1_n_0 ,\ImgPixelCntr_reg[16]_i_1_n_1 ,\ImgPixelCntr_reg[16]_i_1_n_2 ,\ImgPixelCntr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgPixelCntr_reg[16]_i_1_n_4 ,\ImgPixelCntr_reg[16]_i_1_n_5 ,\ImgPixelCntr_reg[16]_i_1_n_6 ,\ImgPixelCntr_reg[16]_i_1_n_7 }),
        .S({\ImgPixelCntr[16]_i_2_n_0 ,\ImgPixelCntr[16]_i_3_n_0 ,\ImgPixelCntr[16]_i_4_n_0 ,\ImgPixelCntr[16]_i_5_n_0 }));
  FDCE \ImgPixelCntr_reg[17] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[16]_i_1_n_6 ),
        .Q(O289[17]));
  FDCE \ImgPixelCntr_reg[18] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[16]_i_1_n_5 ),
        .Q(O289[18]));
  FDCE \ImgPixelCntr_reg[19] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[16]_i_1_n_4 ),
        .Q(O289[19]));
  FDCE \ImgPixelCntr_reg[1] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[0]_i_2_n_6 ),
        .Q(O289[1]));
  FDCE \ImgPixelCntr_reg[20] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[20]_i_1_n_7 ),
        .Q(O289[20]));
  CARRY4 \ImgPixelCntr_reg[20]_i_1 
       (.CI(\ImgPixelCntr_reg[16]_i_1_n_0 ),
        .CO({\ImgPixelCntr_reg[20]_i_1_n_0 ,\ImgPixelCntr_reg[20]_i_1_n_1 ,\ImgPixelCntr_reg[20]_i_1_n_2 ,\ImgPixelCntr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgPixelCntr_reg[20]_i_1_n_4 ,\ImgPixelCntr_reg[20]_i_1_n_5 ,\ImgPixelCntr_reg[20]_i_1_n_6 ,\ImgPixelCntr_reg[20]_i_1_n_7 }),
        .S({\ImgPixelCntr[20]_i_2_n_0 ,\ImgPixelCntr[20]_i_3_n_0 ,\ImgPixelCntr[20]_i_4_n_0 ,\ImgPixelCntr[20]_i_5_n_0 }));
  FDCE \ImgPixelCntr_reg[21] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[20]_i_1_n_6 ),
        .Q(O289[21]));
  FDCE \ImgPixelCntr_reg[22] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[20]_i_1_n_5 ),
        .Q(O289[22]));
  FDCE \ImgPixelCntr_reg[23] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[20]_i_1_n_4 ),
        .Q(O289[23]));
  FDCE \ImgPixelCntr_reg[24] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[24]_i_1_n_7 ),
        .Q(O289[24]));
  CARRY4 \ImgPixelCntr_reg[24]_i_1 
       (.CI(\ImgPixelCntr_reg[20]_i_1_n_0 ),
        .CO({\ImgPixelCntr_reg[24]_i_1_n_0 ,\ImgPixelCntr_reg[24]_i_1_n_1 ,\ImgPixelCntr_reg[24]_i_1_n_2 ,\ImgPixelCntr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgPixelCntr_reg[24]_i_1_n_4 ,\ImgPixelCntr_reg[24]_i_1_n_5 ,\ImgPixelCntr_reg[24]_i_1_n_6 ,\ImgPixelCntr_reg[24]_i_1_n_7 }),
        .S({\ImgPixelCntr[24]_i_2_n_0 ,\ImgPixelCntr[24]_i_3_n_0 ,\ImgPixelCntr[24]_i_4_n_0 ,\ImgPixelCntr[24]_i_5_n_0 }));
  FDCE \ImgPixelCntr_reg[25] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[24]_i_1_n_6 ),
        .Q(O289[25]));
  FDCE \ImgPixelCntr_reg[26] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[24]_i_1_n_5 ),
        .Q(O289[26]));
  FDCE \ImgPixelCntr_reg[27] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[24]_i_1_n_4 ),
        .Q(O289[27]));
  FDCE \ImgPixelCntr_reg[28] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[28]_i_1_n_7 ),
        .Q(O289[28]));
  CARRY4 \ImgPixelCntr_reg[28]_i_1 
       (.CI(\ImgPixelCntr_reg[24]_i_1_n_0 ),
        .CO({\NLW_ImgPixelCntr_reg[28]_i_1_CO_UNCONNECTED [3],\ImgPixelCntr_reg[28]_i_1_n_1 ,\ImgPixelCntr_reg[28]_i_1_n_2 ,\ImgPixelCntr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgPixelCntr_reg[28]_i_1_n_4 ,\ImgPixelCntr_reg[28]_i_1_n_5 ,\ImgPixelCntr_reg[28]_i_1_n_6 ,\ImgPixelCntr_reg[28]_i_1_n_7 }),
        .S({\ImgPixelCntr[28]_i_2_n_0 ,\ImgPixelCntr[28]_i_3_n_0 ,\ImgPixelCntr[28]_i_4_n_0 ,\ImgPixelCntr[28]_i_5_n_0 }));
  FDCE \ImgPixelCntr_reg[29] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[28]_i_1_n_6 ),
        .Q(O289[29]));
  FDCE \ImgPixelCntr_reg[2] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[0]_i_2_n_5 ),
        .Q(O289[2]));
  FDCE \ImgPixelCntr_reg[30] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[28]_i_1_n_5 ),
        .Q(O289[30]));
  FDCE \ImgPixelCntr_reg[31] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[28]_i_1_n_4 ),
        .Q(O289[31]));
  FDCE \ImgPixelCntr_reg[3] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[0]_i_2_n_4 ),
        .Q(O289[3]));
  FDCE \ImgPixelCntr_reg[4] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[4]_i_1_n_7 ),
        .Q(O289[4]));
  CARRY4 \ImgPixelCntr_reg[4]_i_1 
       (.CI(\ImgPixelCntr_reg[0]_i_2_n_0 ),
        .CO({\ImgPixelCntr_reg[4]_i_1_n_0 ,\ImgPixelCntr_reg[4]_i_1_n_1 ,\ImgPixelCntr_reg[4]_i_1_n_2 ,\ImgPixelCntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgPixelCntr_reg[4]_i_1_n_4 ,\ImgPixelCntr_reg[4]_i_1_n_5 ,\ImgPixelCntr_reg[4]_i_1_n_6 ,\ImgPixelCntr_reg[4]_i_1_n_7 }),
        .S({\ImgPixelCntr[4]_i_2_n_0 ,\ImgPixelCntr[4]_i_3_n_0 ,\ImgPixelCntr[4]_i_4_n_0 ,\ImgPixelCntr[4]_i_5_n_0 }));
  FDCE \ImgPixelCntr_reg[5] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[4]_i_1_n_6 ),
        .Q(O289[5]));
  FDCE \ImgPixelCntr_reg[6] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[4]_i_1_n_5 ),
        .Q(O289[6]));
  FDCE \ImgPixelCntr_reg[7] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[4]_i_1_n_4 ),
        .Q(O289[7]));
  FDCE \ImgPixelCntr_reg[8] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[8]_i_1_n_7 ),
        .Q(O289[8]));
  CARRY4 \ImgPixelCntr_reg[8]_i_1 
       (.CI(\ImgPixelCntr_reg[4]_i_1_n_0 ),
        .CO({\ImgPixelCntr_reg[8]_i_1_n_0 ,\ImgPixelCntr_reg[8]_i_1_n_1 ,\ImgPixelCntr_reg[8]_i_1_n_2 ,\ImgPixelCntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ImgPixelCntr_reg[8]_i_1_n_4 ,\ImgPixelCntr_reg[8]_i_1_n_5 ,\ImgPixelCntr_reg[8]_i_1_n_6 ,\ImgPixelCntr_reg[8]_i_1_n_7 }),
        .S({\ImgPixelCntr[8]_i_2_n_0 ,\ImgPixelCntr[8]_i_3_n_0 ,\ImgPixelCntr[8]_i_4_n_0 ,\ImgPixelCntr[8]_i_5_n_0 }));
  FDCE \ImgPixelCntr_reg[9] 
       (.C(vita_clk),
        .CE(\ImgPixelCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\ImgPixelCntr_reg[8]_i_1_n_6 ),
        .Q(O289[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    KERNEL_ODD_EVEN_i_1
       (.I0(KERNEL_ODD_EVEN_reg_i_2_n_0),
        .I1(\windowid_reg_n_0_[4] ),
        .I2(KERNEL_ODD_EVEN_reg_i_3_n_0),
        .I3(startwindow_reg_n_0),
        .I4(SYNC_KERNEL_ODD_EVEN),
        .O(KERNEL_ODD_EVEN_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    KERNEL_ODD_EVEN_i_10
       (.I0(\slv_reg9_reg[31] [27]),
        .I1(\slv_reg9_reg[31] [26]),
        .I2(\windowid_reg_n_0_[1] ),
        .I3(\slv_reg9_reg[31] [25]),
        .I4(\windowid_reg_n_0_[0] ),
        .I5(\slv_reg9_reg[31] [24]),
        .O(KERNEL_ODD_EVEN_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    KERNEL_ODD_EVEN_i_11
       (.I0(\slv_reg9_reg[31] [31]),
        .I1(\slv_reg9_reg[31] [30]),
        .I2(\windowid_reg_n_0_[1] ),
        .I3(\slv_reg9_reg[31] [29]),
        .I4(\windowid_reg_n_0_[0] ),
        .I5(\slv_reg9_reg[31] [28]),
        .O(KERNEL_ODD_EVEN_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    KERNEL_ODD_EVEN_i_12
       (.I0(\slv_reg9_reg[31] [3]),
        .I1(\slv_reg9_reg[31] [2]),
        .I2(\windowid_reg_n_0_[1] ),
        .I3(\slv_reg9_reg[31] [1]),
        .I4(\windowid_reg_n_0_[0] ),
        .I5(\slv_reg9_reg[31] [0]),
        .O(KERNEL_ODD_EVEN_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    KERNEL_ODD_EVEN_i_13
       (.I0(\slv_reg9_reg[31] [7]),
        .I1(\slv_reg9_reg[31] [6]),
        .I2(\windowid_reg_n_0_[1] ),
        .I3(\slv_reg9_reg[31] [5]),
        .I4(\windowid_reg_n_0_[0] ),
        .I5(\slv_reg9_reg[31] [4]),
        .O(KERNEL_ODD_EVEN_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    KERNEL_ODD_EVEN_i_14
       (.I0(\slv_reg9_reg[31] [11]),
        .I1(\slv_reg9_reg[31] [10]),
        .I2(\windowid_reg_n_0_[1] ),
        .I3(\slv_reg9_reg[31] [9]),
        .I4(\windowid_reg_n_0_[0] ),
        .I5(\slv_reg9_reg[31] [8]),
        .O(KERNEL_ODD_EVEN_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    KERNEL_ODD_EVEN_i_15
       (.I0(\slv_reg9_reg[31] [15]),
        .I1(\slv_reg9_reg[31] [14]),
        .I2(\windowid_reg_n_0_[1] ),
        .I3(\slv_reg9_reg[31] [13]),
        .I4(\windowid_reg_n_0_[0] ),
        .I5(\slv_reg9_reg[31] [12]),
        .O(KERNEL_ODD_EVEN_i_15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    KERNEL_ODD_EVEN_i_8
       (.I0(\slv_reg9_reg[31] [19]),
        .I1(\slv_reg9_reg[31] [18]),
        .I2(\windowid_reg_n_0_[1] ),
        .I3(\slv_reg9_reg[31] [17]),
        .I4(\windowid_reg_n_0_[0] ),
        .I5(\slv_reg9_reg[31] [16]),
        .O(KERNEL_ODD_EVEN_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    KERNEL_ODD_EVEN_i_9
       (.I0(\slv_reg9_reg[31] [23]),
        .I1(\slv_reg9_reg[31] [22]),
        .I2(\windowid_reg_n_0_[1] ),
        .I3(\slv_reg9_reg[31] [21]),
        .I4(\windowid_reg_n_0_[0] ),
        .I5(\slv_reg9_reg[31] [20]),
        .O(KERNEL_ODD_EVEN_i_9_n_0));
  FDCE KERNEL_ODD_EVEN_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(KERNEL_ODD_EVEN_i_1_n_0),
        .Q(SYNC_KERNEL_ODD_EVEN));
  MUXF8 KERNEL_ODD_EVEN_reg_i_2
       (.I0(KERNEL_ODD_EVEN_reg_i_4_n_0),
        .I1(KERNEL_ODD_EVEN_reg_i_5_n_0),
        .O(KERNEL_ODD_EVEN_reg_i_2_n_0),
        .S(\windowid_reg_n_0_[3] ));
  MUXF8 KERNEL_ODD_EVEN_reg_i_3
       (.I0(KERNEL_ODD_EVEN_reg_i_6_n_0),
        .I1(KERNEL_ODD_EVEN_reg_i_7_n_0),
        .O(KERNEL_ODD_EVEN_reg_i_3_n_0),
        .S(\windowid_reg_n_0_[3] ));
  MUXF7 KERNEL_ODD_EVEN_reg_i_4
       (.I0(KERNEL_ODD_EVEN_i_8_n_0),
        .I1(KERNEL_ODD_EVEN_i_9_n_0),
        .O(KERNEL_ODD_EVEN_reg_i_4_n_0),
        .S(\windowid_reg_n_0_[2] ));
  MUXF7 KERNEL_ODD_EVEN_reg_i_5
       (.I0(KERNEL_ODD_EVEN_i_10_n_0),
        .I1(KERNEL_ODD_EVEN_i_11_n_0),
        .O(KERNEL_ODD_EVEN_reg_i_5_n_0),
        .S(\windowid_reg_n_0_[2] ));
  MUXF7 KERNEL_ODD_EVEN_reg_i_6
       (.I0(KERNEL_ODD_EVEN_i_12_n_0),
        .I1(KERNEL_ODD_EVEN_i_13_n_0),
        .O(KERNEL_ODD_EVEN_reg_i_6_n_0),
        .S(\windowid_reg_n_0_[2] ));
  MUXF7 KERNEL_ODD_EVEN_reg_i_7
       (.I0(KERNEL_ODD_EVEN_i_14_n_0),
        .I1(KERNEL_ODD_EVEN_i_15_n_0),
        .O(KERNEL_ODD_EVEN_reg_i_7_n_0),
        .S(\windowid_reg_n_0_[2] ));
  FDRE \PAR_DATAOUT_reg[0] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [0]),
        .Q(\PAR_DATA_int_reg[39] [0]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[10] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [10]),
        .Q(\PAR_DATA_int_reg[39] [10]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[11] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [11]),
        .Q(\PAR_DATA_int_reg[39] [11]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[12] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [12]),
        .Q(\PAR_DATA_int_reg[39] [12]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[13] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [13]),
        .Q(\PAR_DATA_int_reg[39] [13]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[14] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [14]),
        .Q(\PAR_DATA_int_reg[39] [14]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[15] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [15]),
        .Q(\PAR_DATA_int_reg[39] [15]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[16] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [16]),
        .Q(\PAR_DATA_int_reg[39] [16]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[17] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [17]),
        .Q(\PAR_DATA_int_reg[39] [17]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[18] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [18]),
        .Q(\PAR_DATA_int_reg[39] [18]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[19] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [19]),
        .Q(\PAR_DATA_int_reg[39] [19]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[1] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [1]),
        .Q(\PAR_DATA_int_reg[39] [1]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[20] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [20]),
        .Q(\PAR_DATA_int_reg[39] [20]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[21] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [21]),
        .Q(\PAR_DATA_int_reg[39] [21]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[22] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [22]),
        .Q(\PAR_DATA_int_reg[39] [22]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[23] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [23]),
        .Q(\PAR_DATA_int_reg[39] [23]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[24] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [24]),
        .Q(\PAR_DATA_int_reg[39] [24]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[25] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [25]),
        .Q(\PAR_DATA_int_reg[39] [25]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[26] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [26]),
        .Q(\PAR_DATA_int_reg[39] [26]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[27] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [27]),
        .Q(\PAR_DATA_int_reg[39] [27]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[28] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [28]),
        .Q(\PAR_DATA_int_reg[39] [28]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[29] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [29]),
        .Q(\PAR_DATA_int_reg[39] [29]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[2] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [2]),
        .Q(\PAR_DATA_int_reg[39] [2]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[30] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [30]),
        .Q(\PAR_DATA_int_reg[39] [30]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[31] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [31]),
        .Q(\PAR_DATA_int_reg[39] [31]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[32] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [32]),
        .Q(\PAR_DATA_int_reg[39] [32]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[33] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [33]),
        .Q(\PAR_DATA_int_reg[39] [33]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[34] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [34]),
        .Q(\PAR_DATA_int_reg[39] [34]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[35] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [35]),
        .Q(\PAR_DATA_int_reg[39] [35]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[36] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [36]),
        .Q(\PAR_DATA_int_reg[39] [36]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[37] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [37]),
        .Q(\PAR_DATA_int_reg[39] [37]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[38] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [38]),
        .Q(\PAR_DATA_int_reg[39] [38]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[39] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [39]),
        .Q(\PAR_DATA_int_reg[39] [39]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[3] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [3]),
        .Q(\PAR_DATA_int_reg[39] [3]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[4] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [4]),
        .Q(\PAR_DATA_int_reg[39] [4]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[5] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [5]),
        .Q(\PAR_DATA_int_reg[39] [5]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[6] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [6]),
        .Q(\PAR_DATA_int_reg[39] [6]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[7] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [7]),
        .Q(\PAR_DATA_int_reg[39] [7]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[8] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [8]),
        .Q(\PAR_DATA_int_reg[39] [8]),
        .R(1'b0));
  FDRE \PAR_DATAOUT_reg[9] 
       (.C(vita_clk),
        .CE(\slv_reg8_reg[0]_0 ),
        .D(\DataDelayPipe_reg[3]_10 [9]),
        .Q(\PAR_DATA_int_reg[39] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    PAR_DATA_BLACKVALID_int_i_1
       (.I0(p_2_in),
        .I1(blackdatavalid_reg_n_0),
        .O(SYNC_PAR_DATA_BLACKVALID));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    PAR_DATA_CRCVALID_int_i_1
       (.I0(p_2_in),
        .I1(crcvalid_reg_n_0),
        .O(validcrc));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    PAR_DATA_IMGVALID_int_i_1
       (.I0(imgdatavalid_reg_n_0),
        .I1(p_2_in),
        .O(SYNC_PAR_DATA_IMGVALID));
  FDCE \PAR_SYNCOUT_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [0]),
        .Q(\PAR_SYNC_int_reg[9] [0]));
  FDCE \PAR_SYNCOUT_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [1]),
        .Q(\PAR_SYNC_int_reg[9] [1]));
  FDCE \PAR_SYNCOUT_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [2]),
        .Q(\PAR_SYNC_int_reg[9] [2]));
  FDCE \PAR_SYNCOUT_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [3]),
        .Q(\PAR_SYNC_int_reg[9] [3]));
  FDCE \PAR_SYNCOUT_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [4]),
        .Q(\PAR_SYNC_int_reg[9] [4]));
  FDCE \PAR_SYNCOUT_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [5]),
        .Q(\PAR_SYNC_int_reg[9] [5]));
  FDCE \PAR_SYNCOUT_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [6]),
        .Q(\PAR_SYNC_int_reg[9] [6]));
  FDCE \PAR_SYNCOUT_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [7]),
        .Q(\PAR_SYNC_int_reg[9] [7]));
  FDCE \PAR_SYNCOUT_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [8]),
        .Q(\PAR_SYNC_int_reg[9] [8]));
  FDCE \PAR_SYNCOUT_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [9]),
        .Q(\PAR_SYNC_int_reg[9] [9]));
  FDCE START_KERNEL_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(startwindow_reg_n_0),
        .Q(START_KERNEL));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \StartLineCntr[0]_i_1 
       (.I0(rst_cntrs),
        .I1(startline_reg_n_0),
        .I2(syncvalid_r),
        .I3(decode),
        .O(\StartLineCntr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[0]_i_3 
       (.I0(StartLineCnt[0]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[0]_i_4 
       (.I0(StartLineCnt[3]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[0]_i_5 
       (.I0(StartLineCnt[2]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[0]_i_6 
       (.I0(StartLineCnt[1]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \StartLineCntr[0]_i_7 
       (.I0(StartLineCnt[0]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[12]_i_2 
       (.I0(StartLineCnt[15]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[12]_i_3 
       (.I0(StartLineCnt[14]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[12]_i_4 
       (.I0(StartLineCnt[13]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[12]_i_5 
       (.I0(StartLineCnt[12]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[16]_i_2 
       (.I0(StartLineCnt[19]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[16]_i_3 
       (.I0(StartLineCnt[18]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[16]_i_4 
       (.I0(StartLineCnt[17]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[16]_i_5 
       (.I0(StartLineCnt[16]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[20]_i_2 
       (.I0(StartLineCnt[23]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[20]_i_3 
       (.I0(StartLineCnt[22]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[20]_i_4 
       (.I0(StartLineCnt[21]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[20]_i_5 
       (.I0(StartLineCnt[20]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[24]_i_2 
       (.I0(StartLineCnt[27]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[24]_i_3 
       (.I0(StartLineCnt[26]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[24]_i_4 
       (.I0(StartLineCnt[25]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[24]_i_5 
       (.I0(StartLineCnt[24]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[28]_i_2 
       (.I0(StartLineCnt[31]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[28]_i_3 
       (.I0(StartLineCnt[30]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[28]_i_4 
       (.I0(StartLineCnt[29]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[28]_i_5 
       (.I0(StartLineCnt[28]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[4]_i_2 
       (.I0(StartLineCnt[7]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[4]_i_3 
       (.I0(StartLineCnt[6]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[4]_i_4 
       (.I0(StartLineCnt[5]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[4]_i_5 
       (.I0(StartLineCnt[4]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[8]_i_2 
       (.I0(StartLineCnt[11]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[8]_i_3 
       (.I0(StartLineCnt[10]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[8]_i_4 
       (.I0(StartLineCnt[9]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \StartLineCntr[8]_i_5 
       (.I0(StartLineCnt[8]),
        .I1(rst_cntrs),
        .O(\StartLineCntr[8]_i_5_n_0 ));
  FDCE \StartLineCntr_reg[0] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[0]_i_2_n_7 ),
        .Q(StartLineCnt[0]));
  CARRY4 \StartLineCntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\StartLineCntr_reg[0]_i_2_n_0 ,\StartLineCntr_reg[0]_i_2_n_1 ,\StartLineCntr_reg[0]_i_2_n_2 ,\StartLineCntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\StartLineCntr[0]_i_3_n_0 }),
        .O({\StartLineCntr_reg[0]_i_2_n_4 ,\StartLineCntr_reg[0]_i_2_n_5 ,\StartLineCntr_reg[0]_i_2_n_6 ,\StartLineCntr_reg[0]_i_2_n_7 }),
        .S({\StartLineCntr[0]_i_4_n_0 ,\StartLineCntr[0]_i_5_n_0 ,\StartLineCntr[0]_i_6_n_0 ,\StartLineCntr[0]_i_7_n_0 }));
  FDCE \StartLineCntr_reg[10] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[8]_i_1_n_5 ),
        .Q(StartLineCnt[10]));
  FDCE \StartLineCntr_reg[11] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[8]_i_1_n_4 ),
        .Q(StartLineCnt[11]));
  FDCE \StartLineCntr_reg[12] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[12]_i_1_n_7 ),
        .Q(StartLineCnt[12]));
  CARRY4 \StartLineCntr_reg[12]_i_1 
       (.CI(\StartLineCntr_reg[8]_i_1_n_0 ),
        .CO({\StartLineCntr_reg[12]_i_1_n_0 ,\StartLineCntr_reg[12]_i_1_n_1 ,\StartLineCntr_reg[12]_i_1_n_2 ,\StartLineCntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\StartLineCntr_reg[12]_i_1_n_4 ,\StartLineCntr_reg[12]_i_1_n_5 ,\StartLineCntr_reg[12]_i_1_n_6 ,\StartLineCntr_reg[12]_i_1_n_7 }),
        .S({\StartLineCntr[12]_i_2_n_0 ,\StartLineCntr[12]_i_3_n_0 ,\StartLineCntr[12]_i_4_n_0 ,\StartLineCntr[12]_i_5_n_0 }));
  FDCE \StartLineCntr_reg[13] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[12]_i_1_n_6 ),
        .Q(StartLineCnt[13]));
  FDCE \StartLineCntr_reg[14] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[12]_i_1_n_5 ),
        .Q(StartLineCnt[14]));
  FDCE \StartLineCntr_reg[15] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[12]_i_1_n_4 ),
        .Q(StartLineCnt[15]));
  FDCE \StartLineCntr_reg[16] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[16]_i_1_n_7 ),
        .Q(StartLineCnt[16]));
  CARRY4 \StartLineCntr_reg[16]_i_1 
       (.CI(\StartLineCntr_reg[12]_i_1_n_0 ),
        .CO({\StartLineCntr_reg[16]_i_1_n_0 ,\StartLineCntr_reg[16]_i_1_n_1 ,\StartLineCntr_reg[16]_i_1_n_2 ,\StartLineCntr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\StartLineCntr_reg[16]_i_1_n_4 ,\StartLineCntr_reg[16]_i_1_n_5 ,\StartLineCntr_reg[16]_i_1_n_6 ,\StartLineCntr_reg[16]_i_1_n_7 }),
        .S({\StartLineCntr[16]_i_2_n_0 ,\StartLineCntr[16]_i_3_n_0 ,\StartLineCntr[16]_i_4_n_0 ,\StartLineCntr[16]_i_5_n_0 }));
  FDCE \StartLineCntr_reg[17] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[16]_i_1_n_6 ),
        .Q(StartLineCnt[17]));
  FDCE \StartLineCntr_reg[18] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[16]_i_1_n_5 ),
        .Q(StartLineCnt[18]));
  FDCE \StartLineCntr_reg[19] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[16]_i_1_n_4 ),
        .Q(StartLineCnt[19]));
  FDCE \StartLineCntr_reg[1] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[0]_i_2_n_6 ),
        .Q(StartLineCnt[1]));
  FDCE \StartLineCntr_reg[20] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[20]_i_1_n_7 ),
        .Q(StartLineCnt[20]));
  CARRY4 \StartLineCntr_reg[20]_i_1 
       (.CI(\StartLineCntr_reg[16]_i_1_n_0 ),
        .CO({\StartLineCntr_reg[20]_i_1_n_0 ,\StartLineCntr_reg[20]_i_1_n_1 ,\StartLineCntr_reg[20]_i_1_n_2 ,\StartLineCntr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\StartLineCntr_reg[20]_i_1_n_4 ,\StartLineCntr_reg[20]_i_1_n_5 ,\StartLineCntr_reg[20]_i_1_n_6 ,\StartLineCntr_reg[20]_i_1_n_7 }),
        .S({\StartLineCntr[20]_i_2_n_0 ,\StartLineCntr[20]_i_3_n_0 ,\StartLineCntr[20]_i_4_n_0 ,\StartLineCntr[20]_i_5_n_0 }));
  FDCE \StartLineCntr_reg[21] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[20]_i_1_n_6 ),
        .Q(StartLineCnt[21]));
  FDCE \StartLineCntr_reg[22] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[20]_i_1_n_5 ),
        .Q(StartLineCnt[22]));
  FDCE \StartLineCntr_reg[23] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[20]_i_1_n_4 ),
        .Q(StartLineCnt[23]));
  FDCE \StartLineCntr_reg[24] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[24]_i_1_n_7 ),
        .Q(StartLineCnt[24]));
  CARRY4 \StartLineCntr_reg[24]_i_1 
       (.CI(\StartLineCntr_reg[20]_i_1_n_0 ),
        .CO({\StartLineCntr_reg[24]_i_1_n_0 ,\StartLineCntr_reg[24]_i_1_n_1 ,\StartLineCntr_reg[24]_i_1_n_2 ,\StartLineCntr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\StartLineCntr_reg[24]_i_1_n_4 ,\StartLineCntr_reg[24]_i_1_n_5 ,\StartLineCntr_reg[24]_i_1_n_6 ,\StartLineCntr_reg[24]_i_1_n_7 }),
        .S({\StartLineCntr[24]_i_2_n_0 ,\StartLineCntr[24]_i_3_n_0 ,\StartLineCntr[24]_i_4_n_0 ,\StartLineCntr[24]_i_5_n_0 }));
  FDCE \StartLineCntr_reg[25] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[24]_i_1_n_6 ),
        .Q(StartLineCnt[25]));
  FDCE \StartLineCntr_reg[26] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[24]_i_1_n_5 ),
        .Q(StartLineCnt[26]));
  FDCE \StartLineCntr_reg[27] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[24]_i_1_n_4 ),
        .Q(StartLineCnt[27]));
  FDCE \StartLineCntr_reg[28] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[28]_i_1_n_7 ),
        .Q(StartLineCnt[28]));
  CARRY4 \StartLineCntr_reg[28]_i_1 
       (.CI(\StartLineCntr_reg[24]_i_1_n_0 ),
        .CO({\NLW_StartLineCntr_reg[28]_i_1_CO_UNCONNECTED [3],\StartLineCntr_reg[28]_i_1_n_1 ,\StartLineCntr_reg[28]_i_1_n_2 ,\StartLineCntr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\StartLineCntr_reg[28]_i_1_n_4 ,\StartLineCntr_reg[28]_i_1_n_5 ,\StartLineCntr_reg[28]_i_1_n_6 ,\StartLineCntr_reg[28]_i_1_n_7 }),
        .S({\StartLineCntr[28]_i_2_n_0 ,\StartLineCntr[28]_i_3_n_0 ,\StartLineCntr[28]_i_4_n_0 ,\StartLineCntr[28]_i_5_n_0 }));
  FDCE \StartLineCntr_reg[29] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[28]_i_1_n_6 ),
        .Q(StartLineCnt[29]));
  FDCE \StartLineCntr_reg[2] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[0]_i_2_n_5 ),
        .Q(StartLineCnt[2]));
  FDCE \StartLineCntr_reg[30] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[28]_i_1_n_5 ),
        .Q(StartLineCnt[30]));
  FDCE \StartLineCntr_reg[31] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[28]_i_1_n_4 ),
        .Q(StartLineCnt[31]));
  FDCE \StartLineCntr_reg[3] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[0]_i_2_n_4 ),
        .Q(StartLineCnt[3]));
  FDCE \StartLineCntr_reg[4] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[4]_i_1_n_7 ),
        .Q(StartLineCnt[4]));
  CARRY4 \StartLineCntr_reg[4]_i_1 
       (.CI(\StartLineCntr_reg[0]_i_2_n_0 ),
        .CO({\StartLineCntr_reg[4]_i_1_n_0 ,\StartLineCntr_reg[4]_i_1_n_1 ,\StartLineCntr_reg[4]_i_1_n_2 ,\StartLineCntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\StartLineCntr_reg[4]_i_1_n_4 ,\StartLineCntr_reg[4]_i_1_n_5 ,\StartLineCntr_reg[4]_i_1_n_6 ,\StartLineCntr_reg[4]_i_1_n_7 }),
        .S({\StartLineCntr[4]_i_2_n_0 ,\StartLineCntr[4]_i_3_n_0 ,\StartLineCntr[4]_i_4_n_0 ,\StartLineCntr[4]_i_5_n_0 }));
  FDCE \StartLineCntr_reg[5] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[4]_i_1_n_6 ),
        .Q(StartLineCnt[5]));
  FDCE \StartLineCntr_reg[6] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[4]_i_1_n_5 ),
        .Q(StartLineCnt[6]));
  FDCE \StartLineCntr_reg[7] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[4]_i_1_n_4 ),
        .Q(StartLineCnt[7]));
  FDCE \StartLineCntr_reg[8] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[8]_i_1_n_7 ),
        .Q(StartLineCnt[8]));
  CARRY4 \StartLineCntr_reg[8]_i_1 
       (.CI(\StartLineCntr_reg[4]_i_1_n_0 ),
        .CO({\StartLineCntr_reg[8]_i_1_n_0 ,\StartLineCntr_reg[8]_i_1_n_1 ,\StartLineCntr_reg[8]_i_1_n_2 ,\StartLineCntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\StartLineCntr_reg[8]_i_1_n_4 ,\StartLineCntr_reg[8]_i_1_n_5 ,\StartLineCntr_reg[8]_i_1_n_6 ,\StartLineCntr_reg[8]_i_1_n_7 }),
        .S({\StartLineCntr[8]_i_2_n_0 ,\StartLineCntr[8]_i_3_n_0 ,\StartLineCntr[8]_i_4_n_0 ,\StartLineCntr[8]_i_5_n_0 }));
  FDCE \StartLineCntr_reg[9] 
       (.C(vita_clk),
        .CE(\StartLineCntr[0]_i_1_n_0 ),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\StartLineCntr_reg[8]_i_1_n_6 ),
        .Q(StartLineCnt[9]));
  FDCE \SyncDelayPipe_reg[0][0] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[0]),
        .Q(\SyncDelayPipe_reg[0]_21 [0]));
  FDCE \SyncDelayPipe_reg[0][1] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[1]),
        .Q(\SyncDelayPipe_reg[0]_21 [1]));
  FDCE \SyncDelayPipe_reg[0][2] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[2]),
        .Q(\SyncDelayPipe_reg[0]_21 [2]));
  FDCE \SyncDelayPipe_reg[0][3] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[3]),
        .Q(\SyncDelayPipe_reg[0]_21 [3]));
  FDCE \SyncDelayPipe_reg[0][4] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[4]),
        .Q(\SyncDelayPipe_reg[0]_21 [4]));
  FDCE \SyncDelayPipe_reg[0][5] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[5]),
        .Q(\SyncDelayPipe_reg[0]_21 [5]));
  FDCE \SyncDelayPipe_reg[0][6] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[6]),
        .Q(\SyncDelayPipe_reg[0]_21 [6]));
  FDCE \SyncDelayPipe_reg[0][7] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[7]),
        .Q(\SyncDelayPipe_reg[0]_21 [7]));
  FDCE \SyncDelayPipe_reg[0][8] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[8]),
        .Q(\SyncDelayPipe_reg[0]_21 [8]));
  FDCE \SyncDelayPipe_reg[0][9] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(PAR_DATAIN[9]),
        .Q(\SyncDelayPipe_reg[0]_21 [9]));
  FDCE \SyncDelayPipe_reg[1][0] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg[0]_21 [0]),
        .Q(\SyncDelayPipe_reg_n_0_[1][0] ));
  FDCE \SyncDelayPipe_reg[1][1] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg[0]_21 [1]),
        .Q(\SyncDelayPipe_reg_n_0_[1][1] ));
  FDCE \SyncDelayPipe_reg[1][2] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg[0]_21 [2]),
        .Q(\SyncDelayPipe_reg_n_0_[1][2] ));
  FDCE \SyncDelayPipe_reg[1][3] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg[0]_21 [3]),
        .Q(\SyncDelayPipe_reg_n_0_[1][3] ));
  FDCE \SyncDelayPipe_reg[1][4] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg[0]_21 [4]),
        .Q(\SyncDelayPipe_reg_n_0_[1][4] ));
  FDCE \SyncDelayPipe_reg[1][5] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(\SyncDelayPipe_reg[0]_21 [5]),
        .Q(\SyncDelayPipe_reg_n_0_[1][5] ));
  FDCE \SyncDelayPipe_reg[1][6] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(\SyncDelayPipe_reg[0]_21 [6]),
        .Q(\SyncDelayPipe_reg_n_0_[1][6] ));
  FDCE \SyncDelayPipe_reg[1][7] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(\SyncDelayPipe_reg[0]_21 [7]),
        .Q(\SyncDelayPipe_reg_n_0_[1][7] ));
  FDCE \SyncDelayPipe_reg[1][8] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(\SyncDelayPipe_reg[0]_21 [8]),
        .Q(\SyncDelayPipe_reg_n_0_[1][8] ));
  FDCE \SyncDelayPipe_reg[1][9] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[1]),
        .D(\SyncDelayPipe_reg[0]_21 [9]),
        .Q(\SyncDelayPipe_reg_n_0_[1][9] ));
  FDCE \SyncDelayPipe_reg[2][0] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][0] ),
        .Q(\SyncDelayPipe_reg[2]_22 [0]));
  FDCE \SyncDelayPipe_reg[2][1] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][1] ),
        .Q(\SyncDelayPipe_reg[2]_22 [1]));
  FDCE \SyncDelayPipe_reg[2][2] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][2] ),
        .Q(\SyncDelayPipe_reg[2]_22 [2]));
  FDCE \SyncDelayPipe_reg[2][3] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][3] ),
        .Q(\SyncDelayPipe_reg[2]_22 [3]));
  FDCE \SyncDelayPipe_reg[2][4] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][4] ),
        .Q(\SyncDelayPipe_reg[2]_22 [4]));
  FDCE \SyncDelayPipe_reg[2][5] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][5] ),
        .Q(\SyncDelayPipe_reg[2]_22 [5]));
  FDCE \SyncDelayPipe_reg[2][6] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][6] ),
        .Q(\SyncDelayPipe_reg[2]_22 [6]));
  FDCE \SyncDelayPipe_reg[2][7] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][7] ),
        .Q(\SyncDelayPipe_reg[2]_22 [7]));
  FDCE \SyncDelayPipe_reg[2][8] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][8] ),
        .Q(\SyncDelayPipe_reg[2]_22 [8]));
  FDCE \SyncDelayPipe_reg[2][9] 
       (.C(vita_clk),
        .CE(E),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][9] ),
        .Q(\SyncDelayPipe_reg[2]_22 [9]));
  FDCE \SyncDelayPipe_reg[3][0] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [0]),
        .Q(\SyncDelayPipe_reg[3]_23 [0]));
  FDCE \SyncDelayPipe_reg[3][1] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [1]),
        .Q(\SyncDelayPipe_reg[3]_23 [1]));
  FDCE \SyncDelayPipe_reg[3][2] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [2]),
        .Q(\SyncDelayPipe_reg[3]_23 [2]));
  FDCE \SyncDelayPipe_reg[3][3] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [3]),
        .Q(\SyncDelayPipe_reg[3]_23 [3]));
  FDCE \SyncDelayPipe_reg[3][4] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [4]),
        .Q(\SyncDelayPipe_reg[3]_23 [4]));
  FDCE \SyncDelayPipe_reg[3][5] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [5]),
        .Q(\SyncDelayPipe_reg[3]_23 [5]));
  FDCE \SyncDelayPipe_reg[3][6] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [6]),
        .Q(\SyncDelayPipe_reg[3]_23 [6]));
  FDCE \SyncDelayPipe_reg[3][7] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [7]),
        .Q(\SyncDelayPipe_reg[3]_23 [7]));
  FDCE \SyncDelayPipe_reg[3][8] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [8]),
        .Q(\SyncDelayPipe_reg[3]_23 [8]));
  FDCE \SyncDelayPipe_reg[3][9] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[2]_22 [9]),
        .Q(\SyncDelayPipe_reg[3]_23 [9]));
  FDCE \SyncDelayPipe_reg[4][0] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [0]),
        .Q(\SyncDelayPipe_reg[4]_24 [0]));
  FDCE \SyncDelayPipe_reg[4][1] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [1]),
        .Q(\SyncDelayPipe_reg[4]_24 [1]));
  FDCE \SyncDelayPipe_reg[4][2] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [2]),
        .Q(\SyncDelayPipe_reg[4]_24 [2]));
  FDCE \SyncDelayPipe_reg[4][3] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [3]),
        .Q(\SyncDelayPipe_reg[4]_24 [3]));
  FDCE \SyncDelayPipe_reg[4][4] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [4]),
        .Q(\SyncDelayPipe_reg[4]_24 [4]));
  FDCE \SyncDelayPipe_reg[4][5] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [5]),
        .Q(\SyncDelayPipe_reg[4]_24 [5]));
  FDCE \SyncDelayPipe_reg[4][6] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [6]),
        .Q(\SyncDelayPipe_reg[4]_24 [6]));
  FDCE \SyncDelayPipe_reg[4][7] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [7]),
        .Q(\SyncDelayPipe_reg[4]_24 [7]));
  FDCE \SyncDelayPipe_reg[4][8] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [8]),
        .Q(\SyncDelayPipe_reg[4]_24 [8]));
  FDCE \SyncDelayPipe_reg[4][9] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[3]_23 [9]),
        .Q(\SyncDelayPipe_reg[4]_24 [9]));
  FDCE \SyncDelayPipe_reg[5][0] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [0]),
        .Q(\SyncDelayPipe_reg[5]_25 [0]));
  FDCE \SyncDelayPipe_reg[5][1] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [1]),
        .Q(\SyncDelayPipe_reg[5]_25 [1]));
  FDCE \SyncDelayPipe_reg[5][2] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [2]),
        .Q(\SyncDelayPipe_reg[5]_25 [2]));
  FDCE \SyncDelayPipe_reg[5][3] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [3]),
        .Q(\SyncDelayPipe_reg[5]_25 [3]));
  FDCE \SyncDelayPipe_reg[5][4] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [4]),
        .Q(\SyncDelayPipe_reg[5]_25 [4]));
  FDCE \SyncDelayPipe_reg[5][5] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [5]),
        .Q(\SyncDelayPipe_reg[5]_25 [5]));
  FDCE \SyncDelayPipe_reg[5][6] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [6]),
        .Q(\SyncDelayPipe_reg[5]_25 [6]));
  FDCE \SyncDelayPipe_reg[5][7] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [7]),
        .Q(\SyncDelayPipe_reg[5]_25 [7]));
  FDCE \SyncDelayPipe_reg[5][8] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [8]),
        .Q(\SyncDelayPipe_reg[5]_25 [8]));
  FDCE \SyncDelayPipe_reg[5][9] 
       (.C(vita_clk),
        .CE(E),
        .CLR(\slv_reg8_reg[0]_rep ),
        .D(\SyncDelayPipe_reg[4]_24 [9]),
        .Q(\SyncDelayPipe_reg[5]_25 [9]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    \WindowsCntr[0]_i_1 
       (.I0(WindowsCnt[0]),
        .I1(din),
        .I2(decode),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[10]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[12]_i_2_n_6 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[11]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[12]_i_2_n_5 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[12]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[12]_i_2_n_4 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[12]_i_3 
       (.I0(WindowsCnt[12]),
        .O(\WindowsCntr[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[12]_i_4 
       (.I0(WindowsCnt[11]),
        .O(\WindowsCntr[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[12]_i_5 
       (.I0(WindowsCnt[10]),
        .O(\WindowsCntr[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[12]_i_6 
       (.I0(WindowsCnt[9]),
        .O(\WindowsCntr[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[13]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[16]_i_2_n_7 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[14]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[16]_i_2_n_6 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[15]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[16]_i_2_n_5 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[16]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[16]_i_2_n_4 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[16]_i_3 
       (.I0(WindowsCnt[16]),
        .O(\WindowsCntr[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[16]_i_4 
       (.I0(WindowsCnt[15]),
        .O(\WindowsCntr[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[16]_i_5 
       (.I0(WindowsCnt[14]),
        .O(\WindowsCntr[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[16]_i_6 
       (.I0(WindowsCnt[13]),
        .O(\WindowsCntr[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[17]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[20]_i_2_n_7 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[18]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[20]_i_2_n_6 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[19]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[20]_i_2_n_5 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[1]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[4]_i_2_n_7 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[20]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[20]_i_2_n_4 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[20]_i_3 
       (.I0(WindowsCnt[20]),
        .O(\WindowsCntr[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[20]_i_4 
       (.I0(WindowsCnt[19]),
        .O(\WindowsCntr[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[20]_i_5 
       (.I0(WindowsCnt[18]),
        .O(\WindowsCntr[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[20]_i_6 
       (.I0(WindowsCnt[17]),
        .O(\WindowsCntr[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[21]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[24]_i_2_n_7 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[22]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[24]_i_2_n_6 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[23]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[24]_i_2_n_5 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[24]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[24]_i_2_n_4 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[24]_i_3 
       (.I0(WindowsCnt[24]),
        .O(\WindowsCntr[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[24]_i_4 
       (.I0(WindowsCnt[23]),
        .O(\WindowsCntr[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[24]_i_5 
       (.I0(WindowsCnt[22]),
        .O(\WindowsCntr[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[24]_i_6 
       (.I0(WindowsCnt[21]),
        .O(\WindowsCntr[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[25]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[28]_i_2_n_7 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[26]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[28]_i_2_n_6 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[27]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[28]_i_2_n_5 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[28]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[28]_i_2_n_4 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[28]_i_3 
       (.I0(WindowsCnt[28]),
        .O(\WindowsCntr[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[28]_i_4 
       (.I0(WindowsCnt[27]),
        .O(\WindowsCntr[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[28]_i_5 
       (.I0(WindowsCnt[26]),
        .O(\WindowsCntr[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[28]_i_6 
       (.I0(WindowsCnt[25]),
        .O(\WindowsCntr[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[29]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[31]_i_3_n_7 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[2]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[4]_i_2_n_6 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[30]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[31]_i_3_n_6 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEAAA)) 
    \WindowsCntr[31]_i_1 
       (.I0(rst_cntrs_reg_rep_n_0),
        .I1(decode),
        .I2(syncvalid_r),
        .I3(startwindow_reg_n_0),
        .I4(din),
        .O(\WindowsCntr[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[31]_i_2 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[31]_i_3_n_5 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[31]_i_4 
       (.I0(WindowsCnt[31]),
        .O(\WindowsCntr[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[31]_i_5 
       (.I0(WindowsCnt[30]),
        .O(\WindowsCntr[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[31]_i_6 
       (.I0(WindowsCnt[29]),
        .O(\WindowsCntr[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[3]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[4]_i_2_n_5 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[4]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[4]_i_2_n_4 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[4]_i_3 
       (.I0(WindowsCnt[4]),
        .O(\WindowsCntr[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[4]_i_4 
       (.I0(WindowsCnt[3]),
        .O(\WindowsCntr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[4]_i_5 
       (.I0(WindowsCnt[2]),
        .O(\WindowsCntr[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[4]_i_6 
       (.I0(WindowsCnt[1]),
        .O(\WindowsCntr[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[5]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[8]_i_2_n_7 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[6]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[8]_i_2_n_6 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[7]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[8]_i_2_n_5 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[8]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[8]_i_2_n_4 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[8]_i_3 
       (.I0(WindowsCnt[8]),
        .O(\WindowsCntr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[8]_i_4 
       (.I0(WindowsCnt[7]),
        .O(\WindowsCntr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[8]_i_5 
       (.I0(WindowsCnt[6]),
        .O(\WindowsCntr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \WindowsCntr[8]_i_6 
       (.I0(WindowsCnt[5]),
        .O(\WindowsCntr[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \WindowsCntr[9]_i_1 
       (.I0(din),
        .I1(decode),
        .I2(\WindowsCntr_reg[12]_i_2_n_7 ),
        .I3(rst_cntrs_reg_rep_n_0),
        .O(\WindowsCntr[9]_i_1_n_0 ));
  FDCE \WindowsCntr_reg[0] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[0]_i_1_n_0 ),
        .Q(WindowsCnt[0]));
  FDCE \WindowsCntr_reg[10] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[10]_i_1_n_0 ),
        .Q(WindowsCnt[10]));
  FDCE \WindowsCntr_reg[11] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[11]_i_1_n_0 ),
        .Q(WindowsCnt[11]));
  FDCE \WindowsCntr_reg[12] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[12]_i_1_n_0 ),
        .Q(WindowsCnt[12]));
  CARRY4 \WindowsCntr_reg[12]_i_2 
       (.CI(\WindowsCntr_reg[8]_i_2_n_0 ),
        .CO({\WindowsCntr_reg[12]_i_2_n_0 ,\WindowsCntr_reg[12]_i_2_n_1 ,\WindowsCntr_reg[12]_i_2_n_2 ,\WindowsCntr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\WindowsCntr_reg[12]_i_2_n_4 ,\WindowsCntr_reg[12]_i_2_n_5 ,\WindowsCntr_reg[12]_i_2_n_6 ,\WindowsCntr_reg[12]_i_2_n_7 }),
        .S({\WindowsCntr[12]_i_3_n_0 ,\WindowsCntr[12]_i_4_n_0 ,\WindowsCntr[12]_i_5_n_0 ,\WindowsCntr[12]_i_6_n_0 }));
  FDCE \WindowsCntr_reg[13] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[13]_i_1_n_0 ),
        .Q(WindowsCnt[13]));
  FDCE \WindowsCntr_reg[14] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[14]_i_1_n_0 ),
        .Q(WindowsCnt[14]));
  FDCE \WindowsCntr_reg[15] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[15]_i_1_n_0 ),
        .Q(WindowsCnt[15]));
  FDCE \WindowsCntr_reg[16] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[16]_i_1_n_0 ),
        .Q(WindowsCnt[16]));
  CARRY4 \WindowsCntr_reg[16]_i_2 
       (.CI(\WindowsCntr_reg[12]_i_2_n_0 ),
        .CO({\WindowsCntr_reg[16]_i_2_n_0 ,\WindowsCntr_reg[16]_i_2_n_1 ,\WindowsCntr_reg[16]_i_2_n_2 ,\WindowsCntr_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\WindowsCntr_reg[16]_i_2_n_4 ,\WindowsCntr_reg[16]_i_2_n_5 ,\WindowsCntr_reg[16]_i_2_n_6 ,\WindowsCntr_reg[16]_i_2_n_7 }),
        .S({\WindowsCntr[16]_i_3_n_0 ,\WindowsCntr[16]_i_4_n_0 ,\WindowsCntr[16]_i_5_n_0 ,\WindowsCntr[16]_i_6_n_0 }));
  FDCE \WindowsCntr_reg[17] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[17]_i_1_n_0 ),
        .Q(WindowsCnt[17]));
  FDCE \WindowsCntr_reg[18] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[18]_i_1_n_0 ),
        .Q(WindowsCnt[18]));
  FDCE \WindowsCntr_reg[19] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[19]_i_1_n_0 ),
        .Q(WindowsCnt[19]));
  FDCE \WindowsCntr_reg[1] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[1]_i_1_n_0 ),
        .Q(WindowsCnt[1]));
  FDCE \WindowsCntr_reg[20] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[20]_i_1_n_0 ),
        .Q(WindowsCnt[20]));
  CARRY4 \WindowsCntr_reg[20]_i_2 
       (.CI(\WindowsCntr_reg[16]_i_2_n_0 ),
        .CO({\WindowsCntr_reg[20]_i_2_n_0 ,\WindowsCntr_reg[20]_i_2_n_1 ,\WindowsCntr_reg[20]_i_2_n_2 ,\WindowsCntr_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\WindowsCntr_reg[20]_i_2_n_4 ,\WindowsCntr_reg[20]_i_2_n_5 ,\WindowsCntr_reg[20]_i_2_n_6 ,\WindowsCntr_reg[20]_i_2_n_7 }),
        .S({\WindowsCntr[20]_i_3_n_0 ,\WindowsCntr[20]_i_4_n_0 ,\WindowsCntr[20]_i_5_n_0 ,\WindowsCntr[20]_i_6_n_0 }));
  FDCE \WindowsCntr_reg[21] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[21]_i_1_n_0 ),
        .Q(WindowsCnt[21]));
  FDCE \WindowsCntr_reg[22] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[22]_i_1_n_0 ),
        .Q(WindowsCnt[22]));
  FDCE \WindowsCntr_reg[23] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[23]_i_1_n_0 ),
        .Q(WindowsCnt[23]));
  FDCE \WindowsCntr_reg[24] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[24]_i_1_n_0 ),
        .Q(WindowsCnt[24]));
  CARRY4 \WindowsCntr_reg[24]_i_2 
       (.CI(\WindowsCntr_reg[20]_i_2_n_0 ),
        .CO({\WindowsCntr_reg[24]_i_2_n_0 ,\WindowsCntr_reg[24]_i_2_n_1 ,\WindowsCntr_reg[24]_i_2_n_2 ,\WindowsCntr_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\WindowsCntr_reg[24]_i_2_n_4 ,\WindowsCntr_reg[24]_i_2_n_5 ,\WindowsCntr_reg[24]_i_2_n_6 ,\WindowsCntr_reg[24]_i_2_n_7 }),
        .S({\WindowsCntr[24]_i_3_n_0 ,\WindowsCntr[24]_i_4_n_0 ,\WindowsCntr[24]_i_5_n_0 ,\WindowsCntr[24]_i_6_n_0 }));
  FDCE \WindowsCntr_reg[25] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[25]_i_1_n_0 ),
        .Q(WindowsCnt[25]));
  FDCE \WindowsCntr_reg[26] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[26]_i_1_n_0 ),
        .Q(WindowsCnt[26]));
  FDCE \WindowsCntr_reg[27] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[27]_i_1_n_0 ),
        .Q(WindowsCnt[27]));
  FDCE \WindowsCntr_reg[28] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[28]_i_1_n_0 ),
        .Q(WindowsCnt[28]));
  CARRY4 \WindowsCntr_reg[28]_i_2 
       (.CI(\WindowsCntr_reg[24]_i_2_n_0 ),
        .CO({\WindowsCntr_reg[28]_i_2_n_0 ,\WindowsCntr_reg[28]_i_2_n_1 ,\WindowsCntr_reg[28]_i_2_n_2 ,\WindowsCntr_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\WindowsCntr_reg[28]_i_2_n_4 ,\WindowsCntr_reg[28]_i_2_n_5 ,\WindowsCntr_reg[28]_i_2_n_6 ,\WindowsCntr_reg[28]_i_2_n_7 }),
        .S({\WindowsCntr[28]_i_3_n_0 ,\WindowsCntr[28]_i_4_n_0 ,\WindowsCntr[28]_i_5_n_0 ,\WindowsCntr[28]_i_6_n_0 }));
  FDCE \WindowsCntr_reg[29] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[29]_i_1_n_0 ),
        .Q(WindowsCnt[29]));
  FDCE \WindowsCntr_reg[2] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[2]_i_1_n_0 ),
        .Q(WindowsCnt[2]));
  FDCE \WindowsCntr_reg[30] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[30]_i_1_n_0 ),
        .Q(WindowsCnt[30]));
  FDCE \WindowsCntr_reg[31] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[31]_i_2_n_0 ),
        .Q(WindowsCnt[31]));
  CARRY4 \WindowsCntr_reg[31]_i_3 
       (.CI(\WindowsCntr_reg[28]_i_2_n_0 ),
        .CO({\NLW_WindowsCntr_reg[31]_i_3_CO_UNCONNECTED [3:2],\WindowsCntr_reg[31]_i_3_n_2 ,\WindowsCntr_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_WindowsCntr_reg[31]_i_3_O_UNCONNECTED [3],\WindowsCntr_reg[31]_i_3_n_5 ,\WindowsCntr_reg[31]_i_3_n_6 ,\WindowsCntr_reg[31]_i_3_n_7 }),
        .S({1'b0,\WindowsCntr[31]_i_4_n_0 ,\WindowsCntr[31]_i_5_n_0 ,\WindowsCntr[31]_i_6_n_0 }));
  FDCE \WindowsCntr_reg[3] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[3]_i_1_n_0 ),
        .Q(WindowsCnt[3]));
  FDCE \WindowsCntr_reg[4] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[4]_i_1_n_0 ),
        .Q(WindowsCnt[4]));
  CARRY4 \WindowsCntr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\WindowsCntr_reg[4]_i_2_n_0 ,\WindowsCntr_reg[4]_i_2_n_1 ,\WindowsCntr_reg[4]_i_2_n_2 ,\WindowsCntr_reg[4]_i_2_n_3 }),
        .CYINIT(WindowsCnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\WindowsCntr_reg[4]_i_2_n_4 ,\WindowsCntr_reg[4]_i_2_n_5 ,\WindowsCntr_reg[4]_i_2_n_6 ,\WindowsCntr_reg[4]_i_2_n_7 }),
        .S({\WindowsCntr[4]_i_3_n_0 ,\WindowsCntr[4]_i_4_n_0 ,\WindowsCntr[4]_i_5_n_0 ,\WindowsCntr[4]_i_6_n_0 }));
  FDCE \WindowsCntr_reg[5] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[5]_i_1_n_0 ),
        .Q(WindowsCnt[5]));
  FDCE \WindowsCntr_reg[6] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[6]_i_1_n_0 ),
        .Q(WindowsCnt[6]));
  FDCE \WindowsCntr_reg[7] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[7]_i_1_n_0 ),
        .Q(WindowsCnt[7]));
  FDCE \WindowsCntr_reg[8] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[8]_i_1_n_0 ),
        .Q(WindowsCnt[8]));
  CARRY4 \WindowsCntr_reg[8]_i_2 
       (.CI(\WindowsCntr_reg[4]_i_2_n_0 ),
        .CO({\WindowsCntr_reg[8]_i_2_n_0 ,\WindowsCntr_reg[8]_i_2_n_1 ,\WindowsCntr_reg[8]_i_2_n_2 ,\WindowsCntr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\WindowsCntr_reg[8]_i_2_n_4 ,\WindowsCntr_reg[8]_i_2_n_5 ,\WindowsCntr_reg[8]_i_2_n_6 ,\WindowsCntr_reg[8]_i_2_n_7 }),
        .S({\WindowsCntr[8]_i_3_n_0 ,\WindowsCntr[8]_i_4_n_0 ,\WindowsCntr[8]_i_5_n_0 ,\WindowsCntr[8]_i_6_n_0 }));
  FDCE \WindowsCntr_reg[9] 
       (.C(vita_clk),
        .CE(\WindowsCntr[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(\WindowsCntr[9]_i_1_n_0 ),
        .Q(WindowsCnt[9]));
  LUT5 #(
    .INIT(32'h2280AA80)) 
    blackdatavalid_i_1
       (.I0(decode),
        .I1(syncvalid_r),
        .I2(startblackline_reg_n_0),
        .I3(BlackDataState_reg_n_0),
        .I4(endblackline_reg_n_0),
        .O(blackdatavalid11_out));
  FDCE blackdatavalid_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(blackdatavalid11_out),
        .Q(blackdatavalid_reg_n_0));
  LUT6 #(
    .INIT(64'hF0F00000F0F0D8F8)) 
    blacklinecntstate_i_1
       (.I0(syncvalid_r),
        .I1(startblackline_reg_n_0),
        .I2(blacklinecntstate_reg_n_0),
        .I3(startimageline_reg_n_0),
        .I4(AR[0]),
        .I5(rst_cntrs_reg_rep__0_n_0),
        .O(blacklinecntstate_i_1_n_0));
  FDRE blacklinecntstate_reg
       (.C(vita_clk),
        .CE(1'b1),
        .D(blacklinecntstate_i_1_n_0),
        .Q(blacklinecntstate_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    crcvalid_i_1
       (.I0(decode),
        .I1(crcvalid_reg_i_2_n_0),
        .O(crcvalid));
  LUT2 #(
    .INIT(4'h9)) 
    crcvalid_i_3
       (.I0(\slv_reg13_reg[25] [9]),
        .I1(\SyncDelayPipe_reg[3]_23 [9]),
        .O(crcvalid_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    crcvalid_i_4
       (.I0(\SyncDelayPipe_reg[3]_23 [6]),
        .I1(\slv_reg13_reg[25] [6]),
        .I2(\slv_reg13_reg[25] [8]),
        .I3(\SyncDelayPipe_reg[3]_23 [8]),
        .I4(\slv_reg13_reg[25] [7]),
        .I5(\SyncDelayPipe_reg[3]_23 [7]),
        .O(crcvalid_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    crcvalid_i_5
       (.I0(\SyncDelayPipe_reg[3]_23 [3]),
        .I1(\slv_reg13_reg[25] [3]),
        .I2(\slv_reg13_reg[25] [5]),
        .I3(\SyncDelayPipe_reg[3]_23 [5]),
        .I4(\slv_reg13_reg[25] [4]),
        .I5(\SyncDelayPipe_reg[3]_23 [4]),
        .O(crcvalid_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    crcvalid_i_6
       (.I0(\SyncDelayPipe_reg[3]_23 [0]),
        .I1(\slv_reg13_reg[25] [0]),
        .I2(\slv_reg13_reg[25] [2]),
        .I3(\SyncDelayPipe_reg[3]_23 [2]),
        .I4(\slv_reg13_reg[25] [1]),
        .I5(\SyncDelayPipe_reg[3]_23 [1]),
        .O(crcvalid_i_6_n_0));
  FDCE crcvalid_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(crcvalid),
        .Q(crcvalid_reg_n_0));
  CARRY4 crcvalid_reg_i_2
       (.CI(1'b0),
        .CO({crcvalid_reg_i_2_n_0,crcvalid_reg_i_2_n_1,crcvalid_reg_i_2_n_2,crcvalid_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_crcvalid_reg_i_2_O_UNCONNECTED[3:0]),
        .S({crcvalid_i_3_n_0,crcvalid_i_4_n_0,crcvalid_i_5_n_0,crcvalid_i_6_n_0}));
  LUT6 #(
    .INIT(64'hFA0000004A000000)) 
    decode_i_1
       (.I0(DecoderEnablerState[1]),
        .I1(eqOp6_out),
        .I2(DecoderEnablerState[0]),
        .I3(p_0_in36_in),
        .I4(\slv_reg8_reg[1] ),
        .I5(decode),
        .O(decode_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    decode_i_3
       (.I0(\slv_reg11_reg[9] [9]),
        .I1(\SyncDelayPipe_reg[0]_21 [9]),
        .O(decode_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decode_i_4
       (.I0(\SyncDelayPipe_reg[0]_21 [6]),
        .I1(\slv_reg11_reg[9] [6]),
        .I2(\slv_reg11_reg[9] [8]),
        .I3(\SyncDelayPipe_reg[0]_21 [8]),
        .I4(\slv_reg11_reg[9] [7]),
        .I5(\SyncDelayPipe_reg[0]_21 [7]),
        .O(decode_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decode_i_5
       (.I0(\SyncDelayPipe_reg[0]_21 [3]),
        .I1(\slv_reg11_reg[9] [3]),
        .I2(\slv_reg11_reg[9] [5]),
        .I3(\SyncDelayPipe_reg[0]_21 [5]),
        .I4(\slv_reg11_reg[9] [4]),
        .I5(\SyncDelayPipe_reg[0]_21 [4]),
        .O(decode_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decode_i_6
       (.I0(\SyncDelayPipe_reg[0]_21 [0]),
        .I1(\slv_reg11_reg[9] [0]),
        .I2(\slv_reg11_reg[9] [2]),
        .I3(\SyncDelayPipe_reg[0]_21 [2]),
        .I4(\slv_reg11_reg[9] [1]),
        .I5(\SyncDelayPipe_reg[0]_21 [1]),
        .O(decode_i_6_n_0));
  FDCE decode_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(decode_i_1_n_0),
        .Q(decode));
  CARRY4 decode_reg_i_2
       (.CI(1'b0),
        .CO({eqOp6_out,decode_reg_i_2_n_1,decode_reg_i_2_n_2,decode_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_decode_reg_i_2_O_UNCONNECTED[3:0]),
        .S({decode_i_3_n_0,decode_i_4_n_0,decode_i_5_n_0,decode_i_6_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h80)) 
    endblackline_i_1
       (.I0(decode),
        .I1(endblackline_reg_i_2_n_0),
        .I2(endblackline_reg_i_3_n_0),
        .O(endblackline));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endblackline_i_10
       (.I0(\SyncDelayPipe_reg[5]_25 [3]),
        .I1(\slv_reg12_reg[25] [3]),
        .I2(\slv_reg12_reg[25] [5]),
        .I3(\SyncDelayPipe_reg[5]_25 [5]),
        .I4(\slv_reg12_reg[25] [4]),
        .I5(\SyncDelayPipe_reg[5]_25 [4]),
        .O(endblackline_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endblackline_i_11
       (.I0(\SyncDelayPipe_reg[5]_25 [0]),
        .I1(\slv_reg12_reg[25] [0]),
        .I2(\slv_reg12_reg[25] [2]),
        .I3(\SyncDelayPipe_reg[5]_25 [2]),
        .I4(\slv_reg12_reg[25] [1]),
        .I5(\SyncDelayPipe_reg[5]_25 [1]),
        .O(endblackline_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    endblackline_i_4
       (.I0(\slv_reg10_reg[25] [19]),
        .I1(\SyncDelayPipe_reg[4]_24 [9]),
        .O(endblackline_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endblackline_i_5
       (.I0(\SyncDelayPipe_reg[4]_24 [6]),
        .I1(\slv_reg10_reg[25] [16]),
        .I2(\slv_reg10_reg[25] [18]),
        .I3(\SyncDelayPipe_reg[4]_24 [8]),
        .I4(\slv_reg10_reg[25] [17]),
        .I5(\SyncDelayPipe_reg[4]_24 [7]),
        .O(endblackline_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endblackline_i_6
       (.I0(\SyncDelayPipe_reg[4]_24 [3]),
        .I1(\slv_reg10_reg[25] [13]),
        .I2(\slv_reg10_reg[25] [15]),
        .I3(\SyncDelayPipe_reg[4]_24 [5]),
        .I4(\slv_reg10_reg[25] [14]),
        .I5(\SyncDelayPipe_reg[4]_24 [4]),
        .O(endblackline_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endblackline_i_7
       (.I0(\SyncDelayPipe_reg[4]_24 [0]),
        .I1(\slv_reg10_reg[25] [10]),
        .I2(\slv_reg10_reg[25] [12]),
        .I3(\SyncDelayPipe_reg[4]_24 [2]),
        .I4(\slv_reg10_reg[25] [11]),
        .I5(\SyncDelayPipe_reg[4]_24 [1]),
        .O(endblackline_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    endblackline_i_8
       (.I0(\slv_reg12_reg[25] [9]),
        .I1(\SyncDelayPipe_reg[5]_25 [9]),
        .O(endblackline_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endblackline_i_9
       (.I0(\SyncDelayPipe_reg[5]_25 [6]),
        .I1(\slv_reg12_reg[25] [6]),
        .I2(\slv_reg12_reg[25] [8]),
        .I3(\SyncDelayPipe_reg[5]_25 [8]),
        .I4(\slv_reg12_reg[25] [7]),
        .I5(\SyncDelayPipe_reg[5]_25 [7]),
        .O(endblackline_i_9_n_0));
  FDCE endblackline_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(endblackline),
        .Q(endblackline_reg_n_0));
  CARRY4 endblackline_reg_i_2
       (.CI(1'b0),
        .CO({endblackline_reg_i_2_n_0,endblackline_reg_i_2_n_1,endblackline_reg_i_2_n_2,endblackline_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_endblackline_reg_i_2_O_UNCONNECTED[3:0]),
        .S({endblackline_i_4_n_0,endblackline_i_5_n_0,endblackline_i_6_n_0,endblackline_i_7_n_0}));
  CARRY4 endblackline_reg_i_3
       (.CI(1'b0),
        .CO({endblackline_reg_i_3_n_0,endblackline_reg_i_3_n_1,endblackline_reg_i_3_n_2,endblackline_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_endblackline_reg_i_3_O_UNCONNECTED[3:0]),
        .S({endblackline_i_8_n_0,endblackline_i_9_n_0,endblackline_i_10_n_0,endblackline_i_11_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    endimageline_i_1
       (.I0(eqOp0_out),
        .I1(endimageline_reg_i_3_n_0),
        .I2(eqOp),
        .I3(decode),
        .O(endimageline));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_10
       (.I0(\SyncDelayPipe_reg[5]_25 [3]),
        .I1(\slv_reg12_reg[25] [13]),
        .I2(\slv_reg12_reg[25] [15]),
        .I3(\SyncDelayPipe_reg[5]_25 [5]),
        .I4(\slv_reg12_reg[25] [14]),
        .I5(\SyncDelayPipe_reg[5]_25 [4]),
        .O(endimageline_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_11
       (.I0(\SyncDelayPipe_reg[5]_25 [0]),
        .I1(\slv_reg12_reg[25] [10]),
        .I2(\slv_reg12_reg[25] [12]),
        .I3(\SyncDelayPipe_reg[5]_25 [2]),
        .I4(\slv_reg12_reg[25] [11]),
        .I5(\SyncDelayPipe_reg[5]_25 [1]),
        .O(endimageline_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_12
       (.I0(\SyncDelayPipe_reg[5]_25 [6]),
        .I1(\slv_reg10_reg[25] [16]),
        .I2(\slv_reg10_reg[25] [18]),
        .I3(\SyncDelayPipe_reg[5]_25 [8]),
        .I4(\slv_reg10_reg[25] [17]),
        .I5(\SyncDelayPipe_reg[5]_25 [7]),
        .O(endimageline_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_13
       (.I0(\SyncDelayPipe_reg[5]_25 [3]),
        .I1(\slv_reg10_reg[25] [13]),
        .I2(\slv_reg10_reg[25] [15]),
        .I3(\SyncDelayPipe_reg[5]_25 [5]),
        .I4(\slv_reg10_reg[25] [14]),
        .I5(\SyncDelayPipe_reg[5]_25 [4]),
        .O(endimageline_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_14
       (.I0(\SyncDelayPipe_reg[5]_25 [0]),
        .I1(\slv_reg10_reg[25] [10]),
        .I2(\slv_reg10_reg[25] [12]),
        .I3(\SyncDelayPipe_reg[5]_25 [2]),
        .I4(\slv_reg10_reg[25] [11]),
        .I5(\SyncDelayPipe_reg[5]_25 [1]),
        .O(endimageline_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_5
       (.I0(\SyncDelayPipe_reg[4]_24 [6]),
        .I1(\slv_reg10_reg[25] [16]),
        .I2(\slv_reg10_reg[25] [18]),
        .I3(\SyncDelayPipe_reg[4]_24 [8]),
        .I4(\slv_reg10_reg[25] [17]),
        .I5(\SyncDelayPipe_reg[4]_24 [7]),
        .O(endimageline_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_6
       (.I0(\SyncDelayPipe_reg[4]_24 [3]),
        .I1(\slv_reg10_reg[25] [13]),
        .I2(\slv_reg10_reg[25] [15]),
        .I3(\SyncDelayPipe_reg[4]_24 [5]),
        .I4(\slv_reg10_reg[25] [14]),
        .I5(\SyncDelayPipe_reg[4]_24 [4]),
        .O(endimageline_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_7
       (.I0(\SyncDelayPipe_reg[4]_24 [0]),
        .I1(\slv_reg10_reg[25] [10]),
        .I2(\slv_reg10_reg[25] [12]),
        .I3(\SyncDelayPipe_reg[4]_24 [2]),
        .I4(\slv_reg10_reg[25] [11]),
        .I5(\SyncDelayPipe_reg[4]_24 [1]),
        .O(endimageline_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    endimageline_i_8
       (.I0(\slv_reg12_reg[25] [19]),
        .I1(\SyncDelayPipe_reg[5]_25 [9]),
        .O(endimageline_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    endimageline_i_9
       (.I0(\SyncDelayPipe_reg[5]_25 [6]),
        .I1(\slv_reg12_reg[25] [16]),
        .I2(\slv_reg12_reg[25] [18]),
        .I3(\SyncDelayPipe_reg[5]_25 [8]),
        .I4(\slv_reg12_reg[25] [17]),
        .I5(\SyncDelayPipe_reg[5]_25 [7]),
        .O(endimageline_i_9_n_0));
  FDCE endimageline_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(endimageline),
        .Q(endimageline_reg_n_0));
  CARRY4 endimageline_reg_i_2
       (.CI(1'b0),
        .CO({NLW_endimageline_reg_i_2_CO_UNCONNECTED[3],eqOp0_out,endimageline_reg_i_2_n_2,endimageline_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_endimageline_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,endimageline_i_5_n_0,endimageline_i_6_n_0,endimageline_i_7_n_0}));
  CARRY4 endimageline_reg_i_3
       (.CI(1'b0),
        .CO({endimageline_reg_i_3_n_0,endimageline_reg_i_3_n_1,endimageline_reg_i_3_n_2,endimageline_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_endimageline_reg_i_3_O_UNCONNECTED[3:0]),
        .S({endimageline_i_8_n_0,endimageline_i_9_n_0,endimageline_i_10_n_0,endimageline_i_11_n_0}));
  CARRY4 endimageline_reg_i_4
       (.CI(1'b0),
        .CO({NLW_endimageline_reg_i_4_CO_UNCONNECTED[3],eqOp,endimageline_reg_i_4_n_2,endimageline_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_endimageline_reg_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,endimageline_i_12_n_0,endimageline_i_13_n_0,endimageline_i_14_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    endline_i_1
       (.I0(endblackline_reg_i_2_n_0),
        .I1(decode),
        .O(endline5_out));
  FDCE endline_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(endline5_out),
        .Q(endline_reg_n_0));
  FDCE \enpipe_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\slv_reg8_reg[1] ),
        .Q(\enpipe_reg_n_0_[0] ));
  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7 " *) 
  SRL16E \enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(vita_clk),
        .D(Q),
        .Q(\enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7_n_0 ));
  FDRE \enpipe_reg[14]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_8 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7_n_0 ),
        .Q(\enpipe_reg[14]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_8_n_0 ),
        .R(1'b0));
  FDCE \enpipe_reg[15] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(enpipe_reg_gate_n_0),
        .Q(p_0_in36_in));
  FDCE \enpipe_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(\enpipe_reg_n_0_[0] ),
        .Q(p_0_in));
  FDCE \enpipe_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(p_0_in),
        .Q(p_2_out[3]));
  FDCE \enpipe_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(p_2_out[3]),
        .Q(p_2_out[4]));
  FDCE \enpipe_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(p_2_out[4]),
        .Q(Q));
  FDCE enpipe_reg_c
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(1'b1),
        .Q(enpipe_reg_c_n_0));
  FDCE enpipe_reg_c_0
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_n_0),
        .Q(enpipe_reg_c_0_n_0));
  FDCE enpipe_reg_c_1
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_0_n_0),
        .Q(enpipe_reg_c_2_0));
  FDCE enpipe_reg_c_2
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_2_0),
        .Q(enpipe_reg_c_2_n_0));
  FDCE enpipe_reg_c_3
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_2_n_0),
        .Q(enpipe_reg_c_3_n_0));
  FDCE enpipe_reg_c_4
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_3_n_0),
        .Q(enpipe_reg_c_4_n_0));
  FDCE enpipe_reg_c_5
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_4_n_0),
        .Q(enpipe_reg_c_5_n_0));
  FDCE enpipe_reg_c_6
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_5_n_0),
        .Q(enpipe_reg_c_6_n_0));
  FDCE enpipe_reg_c_7
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_6_n_0),
        .Q(enpipe_reg_c_7_n_0));
  FDCE enpipe_reg_c_8
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(\slv_reg8_reg[0]_rep__0 ),
        .D(enpipe_reg_c_7_n_0),
        .Q(enpipe_reg_c_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    enpipe_reg_gate
       (.I0(\enpipe_reg[14]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_8_n_0 ),
        .I1(enpipe_reg_c_8_n_0),
        .O(enpipe_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h74)) 
    framestart_active_i_1
       (.I0(CO),
        .I1(framestart_active),
        .I2(din),
        .O(framestart_active_reg));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \framestart_cnt[0]_i_1 
       (.I0(framestart_active),
        .I1(din),
        .O(\framestart_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'hD8F80000)) 
    imgdatavalid_i_1
       (.I0(syncvalid_r),
        .I1(startimageline_reg_n_0),
        .I2(ImgDataState_reg_n_0),
        .I3(endimageline_reg_n_0),
        .I4(decode),
        .O(imgdatavalid15_out));
  FDCE imgdatavalid_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(imgdatavalid15_out),
        .Q(imgdatavalid_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    init_i_1
       (.I0(\slv_reg8_reg[1] ),
        .I1(p_2_in),
        .I2(blackdatavalid_reg_n_0),
        .I3(imgdatavalid_reg_n_0),
        .O(init_reg));
  LUT2 #(
    .INIT(4'h2)) 
    rst_cntrs_i_1
       (.I0(\enpipe_reg_n_0_[0] ),
        .I1(p_0_in),
        .O(rst_cntrs_i_1_n_0));
  (* ORIG_CELL_NAME = "rst_cntrs_reg" *) 
  FDCE rst_cntrs_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(rst_cntrs_i_1_n_0),
        .Q(rst_cntrs));
  (* ORIG_CELL_NAME = "rst_cntrs_reg" *) 
  FDCE rst_cntrs_reg_rep
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(rst_cntrs_rep_i_1_n_0),
        .Q(rst_cntrs_reg_rep_n_0));
  (* ORIG_CELL_NAME = "rst_cntrs_reg" *) 
  FDCE rst_cntrs_reg_rep__0
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(rst_cntrs_rep_i_1__0_n_0),
        .Q(rst_cntrs_reg_rep__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    rst_cntrs_rep_i_1
       (.I0(\enpipe_reg_n_0_[0] ),
        .I1(p_0_in),
        .O(rst_cntrs_rep_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    rst_cntrs_rep_i_1__0
       (.I0(\enpipe_reg_n_0_[0] ),
        .I1(p_0_in),
        .O(rst_cntrs_rep_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h80)) 
    startblackline_i_1
       (.I0(eqOp8_out),
        .I1(eqOp7_out),
        .I2(decode),
        .O(startblackline));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startblackline_i_10
       (.I0(\SyncDelayPipe_reg[0]_21 [3]),
        .I1(\slv_reg12_reg[25] [3]),
        .I2(\slv_reg12_reg[25] [5]),
        .I3(\SyncDelayPipe_reg[0]_21 [5]),
        .I4(\slv_reg12_reg[25] [4]),
        .I5(\SyncDelayPipe_reg[0]_21 [4]),
        .O(startblackline_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startblackline_i_11
       (.I0(\SyncDelayPipe_reg[0]_21 [0]),
        .I1(\slv_reg12_reg[25] [0]),
        .I2(\slv_reg12_reg[25] [2]),
        .I3(\SyncDelayPipe_reg[0]_21 [2]),
        .I4(\slv_reg12_reg[25] [1]),
        .I5(\SyncDelayPipe_reg[0]_21 [1]),
        .O(startblackline_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    startblackline_i_4
       (.I0(\slv_reg10_reg[25] [9]),
        .I1(\SyncDelayPipe_reg[2]_22 [9]),
        .O(startblackline_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startblackline_i_5
       (.I0(\SyncDelayPipe_reg[2]_22 [6]),
        .I1(\slv_reg10_reg[25] [6]),
        .I2(\slv_reg10_reg[25] [8]),
        .I3(\SyncDelayPipe_reg[2]_22 [8]),
        .I4(\slv_reg10_reg[25] [7]),
        .I5(\SyncDelayPipe_reg[2]_22 [7]),
        .O(startblackline_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startblackline_i_6
       (.I0(\SyncDelayPipe_reg[2]_22 [3]),
        .I1(\slv_reg10_reg[25] [3]),
        .I2(\slv_reg10_reg[25] [5]),
        .I3(\SyncDelayPipe_reg[2]_22 [5]),
        .I4(\slv_reg10_reg[25] [4]),
        .I5(\SyncDelayPipe_reg[2]_22 [4]),
        .O(startblackline_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startblackline_i_7
       (.I0(\SyncDelayPipe_reg[2]_22 [0]),
        .I1(\slv_reg10_reg[25] [0]),
        .I2(\slv_reg10_reg[25] [2]),
        .I3(\SyncDelayPipe_reg[2]_22 [2]),
        .I4(\slv_reg10_reg[25] [1]),
        .I5(\SyncDelayPipe_reg[2]_22 [1]),
        .O(startblackline_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    startblackline_i_8
       (.I0(\slv_reg12_reg[25] [9]),
        .I1(\SyncDelayPipe_reg[0]_21 [9]),
        .O(startblackline_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startblackline_i_9
       (.I0(\SyncDelayPipe_reg[0]_21 [6]),
        .I1(\slv_reg12_reg[25] [6]),
        .I2(\slv_reg12_reg[25] [8]),
        .I3(\SyncDelayPipe_reg[0]_21 [8]),
        .I4(\slv_reg12_reg[25] [7]),
        .I5(\SyncDelayPipe_reg[0]_21 [7]),
        .O(startblackline_i_9_n_0));
  FDCE startblackline_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(startblackline),
        .Q(startblackline_reg_n_0));
  CARRY4 startblackline_reg_i_2
       (.CI(1'b0),
        .CO({eqOp8_out,startblackline_reg_i_2_n_1,startblackline_reg_i_2_n_2,startblackline_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_startblackline_reg_i_2_O_UNCONNECTED[3:0]),
        .S({startblackline_i_4_n_0,startblackline_i_5_n_0,startblackline_i_6_n_0,startblackline_i_7_n_0}));
  CARRY4 startblackline_reg_i_3
       (.CI(1'b0),
        .CO({eqOp7_out,startblackline_reg_i_3_n_1,startblackline_reg_i_3_n_2,startblackline_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_startblackline_reg_i_3_O_UNCONNECTED[3:0]),
        .S({startblackline_i_8_n_0,startblackline_i_9_n_0,startblackline_i_10_n_0,startblackline_i_11_n_0}));
  LUT5 #(
    .INIT(32'h00001000)) 
    startframe_i_1
       (.I0(\SyncDelayPipe_reg_n_0_[1][8] ),
        .I1(\SyncDelayPipe_reg_n_0_[1][9] ),
        .I2(decode),
        .I3(eqOp5_out),
        .I4(startframe_i_3_n_0),
        .O(startframe));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    startframe_i_3
       (.I0(\SyncDelayPipe_reg_n_0_[1][5] ),
        .I1(\SyncDelayPipe_reg_n_0_[1][4] ),
        .I2(\SyncDelayPipe_reg_n_0_[1][7] ),
        .I3(\SyncDelayPipe_reg_n_0_[1][6] ),
        .I4(startframe_i_8_n_0),
        .O(startframe_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    startframe_i_4
       (.I0(\slv_reg11_reg[9] [9]),
        .I1(\SyncDelayPipe_reg[2]_22 [9]),
        .O(startframe_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startframe_i_5
       (.I0(\SyncDelayPipe_reg[2]_22 [6]),
        .I1(\slv_reg11_reg[9] [6]),
        .I2(\slv_reg11_reg[9] [8]),
        .I3(\SyncDelayPipe_reg[2]_22 [8]),
        .I4(\slv_reg11_reg[9] [7]),
        .I5(\SyncDelayPipe_reg[2]_22 [7]),
        .O(startframe_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startframe_i_6
       (.I0(\SyncDelayPipe_reg[2]_22 [3]),
        .I1(\slv_reg11_reg[9] [3]),
        .I2(\slv_reg11_reg[9] [5]),
        .I3(\SyncDelayPipe_reg[2]_22 [5]),
        .I4(\slv_reg11_reg[9] [4]),
        .I5(\SyncDelayPipe_reg[2]_22 [4]),
        .O(startframe_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startframe_i_7
       (.I0(\SyncDelayPipe_reg[2]_22 [0]),
        .I1(\slv_reg11_reg[9] [0]),
        .I2(\slv_reg11_reg[9] [2]),
        .I3(\SyncDelayPipe_reg[2]_22 [2]),
        .I4(\slv_reg11_reg[9] [1]),
        .I5(\SyncDelayPipe_reg[2]_22 [1]),
        .O(startframe_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    startframe_i_8
       (.I0(\SyncDelayPipe_reg_n_0_[1][2] ),
        .I1(\SyncDelayPipe_reg_n_0_[1][3] ),
        .I2(\SyncDelayPipe_reg_n_0_[1][0] ),
        .I3(\SyncDelayPipe_reg_n_0_[1][1] ),
        .O(startframe_i_8_n_0));
  FDCE startframe_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(startframe),
        .Q(din));
  CARRY4 startframe_reg_i_2
       (.CI(1'b0),
        .CO({eqOp5_out,startframe_reg_i_2_n_1,startframe_reg_i_2_n_2,startframe_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_startframe_reg_i_2_O_UNCONNECTED[3:0]),
        .S({startframe_i_4_n_0,startframe_i_5_n_0,startframe_i_6_n_0,startframe_i_7_n_0}));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    startimageline_i_1
       (.I0(eqOp3_out),
        .I1(eqOp1_out),
        .I2(startimageline_reg_i_4_n_0),
        .I3(eqOp2_out),
        .I4(decode),
        .O(startimageline18_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_10
       (.I0(\SyncDelayPipe_reg[0]_21 [3]),
        .I1(\slv_reg10_reg[25] [3]),
        .I2(\slv_reg10_reg[25] [5]),
        .I3(\SyncDelayPipe_reg[0]_21 [5]),
        .I4(\slv_reg10_reg[25] [4]),
        .I5(\SyncDelayPipe_reg[0]_21 [4]),
        .O(startimageline_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_11
       (.I0(\SyncDelayPipe_reg[0]_21 [0]),
        .I1(\slv_reg10_reg[25] [0]),
        .I2(\slv_reg10_reg[25] [2]),
        .I3(\SyncDelayPipe_reg[0]_21 [2]),
        .I4(\slv_reg10_reg[25] [1]),
        .I5(\SyncDelayPipe_reg[0]_21 [1]),
        .O(startimageline_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    startimageline_i_12
       (.I0(\slv_reg12_reg[25] [19]),
        .I1(\SyncDelayPipe_reg[0]_21 [9]),
        .O(startimageline_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_13
       (.I0(\SyncDelayPipe_reg[0]_21 [6]),
        .I1(\slv_reg12_reg[25] [16]),
        .I2(\slv_reg12_reg[25] [18]),
        .I3(\SyncDelayPipe_reg[0]_21 [8]),
        .I4(\slv_reg12_reg[25] [17]),
        .I5(\SyncDelayPipe_reg[0]_21 [7]),
        .O(startimageline_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_14
       (.I0(\SyncDelayPipe_reg[0]_21 [3]),
        .I1(\slv_reg12_reg[25] [13]),
        .I2(\slv_reg12_reg[25] [15]),
        .I3(\SyncDelayPipe_reg[0]_21 [5]),
        .I4(\slv_reg12_reg[25] [14]),
        .I5(\SyncDelayPipe_reg[0]_21 [4]),
        .O(startimageline_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_15
       (.I0(\SyncDelayPipe_reg[0]_21 [0]),
        .I1(\slv_reg12_reg[25] [10]),
        .I2(\slv_reg12_reg[25] [12]),
        .I3(\SyncDelayPipe_reg[0]_21 [2]),
        .I4(\slv_reg12_reg[25] [11]),
        .I5(\SyncDelayPipe_reg[0]_21 [1]),
        .O(startimageline_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_16
       (.I0(\SyncDelayPipe_reg_n_0_[1][6] ),
        .I1(\slv_reg10_reg[25] [6]),
        .I2(\slv_reg10_reg[25] [8]),
        .I3(\SyncDelayPipe_reg_n_0_[1][8] ),
        .I4(\slv_reg10_reg[25] [7]),
        .I5(\SyncDelayPipe_reg_n_0_[1][7] ),
        .O(startimageline_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_17
       (.I0(\SyncDelayPipe_reg_n_0_[1][3] ),
        .I1(\slv_reg10_reg[25] [3]),
        .I2(\slv_reg10_reg[25] [5]),
        .I3(\SyncDelayPipe_reg_n_0_[1][5] ),
        .I4(\slv_reg10_reg[25] [4]),
        .I5(\SyncDelayPipe_reg_n_0_[1][4] ),
        .O(startimageline_i_17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_18
       (.I0(\SyncDelayPipe_reg_n_0_[1][0] ),
        .I1(\slv_reg10_reg[25] [0]),
        .I2(\slv_reg10_reg[25] [2]),
        .I3(\SyncDelayPipe_reg_n_0_[1][2] ),
        .I4(\slv_reg10_reg[25] [1]),
        .I5(\SyncDelayPipe_reg_n_0_[1][1] ),
        .O(startimageline_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_6
       (.I0(\SyncDelayPipe_reg[2]_22 [6]),
        .I1(\slv_reg10_reg[25] [6]),
        .I2(\slv_reg10_reg[25] [8]),
        .I3(\SyncDelayPipe_reg[2]_22 [8]),
        .I4(\slv_reg10_reg[25] [7]),
        .I5(\SyncDelayPipe_reg[2]_22 [7]),
        .O(startimageline_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_7
       (.I0(\SyncDelayPipe_reg[2]_22 [3]),
        .I1(\slv_reg10_reg[25] [3]),
        .I2(\slv_reg10_reg[25] [5]),
        .I3(\SyncDelayPipe_reg[2]_22 [5]),
        .I4(\slv_reg10_reg[25] [4]),
        .I5(\SyncDelayPipe_reg[2]_22 [4]),
        .O(startimageline_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_8
       (.I0(\SyncDelayPipe_reg[2]_22 [0]),
        .I1(\slv_reg10_reg[25] [0]),
        .I2(\slv_reg10_reg[25] [2]),
        .I3(\SyncDelayPipe_reg[2]_22 [2]),
        .I4(\slv_reg10_reg[25] [1]),
        .I5(\SyncDelayPipe_reg[2]_22 [1]),
        .O(startimageline_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    startimageline_i_9
       (.I0(\SyncDelayPipe_reg[0]_21 [6]),
        .I1(\slv_reg10_reg[25] [6]),
        .I2(\slv_reg10_reg[25] [8]),
        .I3(\SyncDelayPipe_reg[0]_21 [8]),
        .I4(\slv_reg10_reg[25] [7]),
        .I5(\SyncDelayPipe_reg[0]_21 [7]),
        .O(startimageline_i_9_n_0));
  FDCE startimageline_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(startimageline18_out),
        .Q(startimageline_reg_n_0));
  CARRY4 startimageline_reg_i_2
       (.CI(1'b0),
        .CO({NLW_startimageline_reg_i_2_CO_UNCONNECTED[3],eqOp3_out,startimageline_reg_i_2_n_2,startimageline_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_startimageline_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,startimageline_i_6_n_0,startimageline_i_7_n_0,startimageline_i_8_n_0}));
  CARRY4 startimageline_reg_i_3
       (.CI(1'b0),
        .CO({NLW_startimageline_reg_i_3_CO_UNCONNECTED[3],eqOp1_out,startimageline_reg_i_3_n_2,startimageline_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_startimageline_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,startimageline_i_9_n_0,startimageline_i_10_n_0,startimageline_i_11_n_0}));
  CARRY4 startimageline_reg_i_4
       (.CI(1'b0),
        .CO({startimageline_reg_i_4_n_0,startimageline_reg_i_4_n_1,startimageline_reg_i_4_n_2,startimageline_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_startimageline_reg_i_4_O_UNCONNECTED[3:0]),
        .S({startimageline_i_12_n_0,startimageline_i_13_n_0,startimageline_i_14_n_0,startimageline_i_15_n_0}));
  CARRY4 startimageline_reg_i_5
       (.CI(1'b0),
        .CO({NLW_startimageline_reg_i_5_CO_UNCONNECTED[3],eqOp2_out,startimageline_reg_i_5_n_2,startimageline_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_startimageline_reg_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,startimageline_i_16_n_0,startimageline_i_17_n_0,startimageline_i_18_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    startline_i_1
       (.I0(eqOp8_out),
        .I1(decode),
        .O(startline7_out));
  FDCE startline_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(startline7_out),
        .Q(startline_reg_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    startwindow_i_1
       (.I0(decode),
        .I1(eqOp5_out),
        .O(startwindow));
  FDCE startwindow_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(startwindow),
        .Q(startwindow_reg_n_0));
  FDCE \windowid_reg[0] 
       (.C(vita_clk),
        .CE(startwindow),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][0] ),
        .Q(\windowid_reg_n_0_[0] ));
  FDCE \windowid_reg[1] 
       (.C(vita_clk),
        .CE(startwindow),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][1] ),
        .Q(\windowid_reg_n_0_[1] ));
  FDCE \windowid_reg[2] 
       (.C(vita_clk),
        .CE(startwindow),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][2] ),
        .Q(\windowid_reg_n_0_[2] ));
  FDCE \windowid_reg[3] 
       (.C(vita_clk),
        .CE(startwindow),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][3] ),
        .Q(\windowid_reg_n_0_[3] ));
  FDCE \windowid_reg[4] 
       (.C(vita_clk),
        .CE(startwindow),
        .CLR(AR[0]),
        .D(\SyncDelayPipe_reg_n_0_[1][4] ),
        .Q(\windowid_reg_n_0_[4] ));
endmodule

(* ORIG_REF_NAME = "triggergenerator" *) 
module design_1_onsemi_vita_cam_0_0_triggergenerator
   (triggen_vita_trigger,
    \slv_reg55_reg[31] ,
    trigger1,
    \slv_reg56_reg[16] ,
    vita_clk,
    Q,
    \host_triggen_cnt_trigger2low_reg[31] ,
    \host_triggen_cnt_trigger2high_reg[31] ,
    \host_triggen_cnt_trigger1low_reg[31] ,
    \host_triggen_cnt_trigger1high_reg[31] ,
    \host_triggen_cnt_trigger0low_reg[31] ,
    \host_triggen_cnt_trigger0high_reg[31] ,
    \slv_reg57_reg[31] );
  output [2:0]triggen_vita_trigger;
  input [31:0]\slv_reg55_reg[31] ;
  input trigger1;
  input [7:0]\slv_reg56_reg[16] ;
  input vita_clk;
  input [0:0]Q;
  input [31:0]\host_triggen_cnt_trigger2low_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger2high_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger1low_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger1high_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger0low_reg[31] ;
  input [31:0]\host_triggen_cnt_trigger0high_reg[31] ;
  input [31:0]\slv_reg57_reg[31] ;

  wire \DebCntr[0]_i_10_n_0 ;
  wire \DebCntr[0]_i_1_n_0 ;
  wire \DebCntr[0]_i_3_n_0 ;
  wire \DebCntr[0]_i_4_n_0 ;
  wire \DebCntr[0]_i_5_n_0 ;
  wire \DebCntr[0]_i_6_n_0 ;
  wire \DebCntr[0]_i_7_n_0 ;
  wire \DebCntr[0]_i_8_n_0 ;
  wire \DebCntr[0]_i_9_n_0 ;
  wire \DebCntr[12]_i_2_n_0 ;
  wire \DebCntr[12]_i_3_n_0 ;
  wire \DebCntr[12]_i_4_n_0 ;
  wire \DebCntr[12]_i_5_n_0 ;
  wire \DebCntr[12]_i_6_n_0 ;
  wire \DebCntr[12]_i_7_n_0 ;
  wire \DebCntr[12]_i_8_n_0 ;
  wire \DebCntr[12]_i_9_n_0 ;
  wire \DebCntr[16]_i_2_n_0 ;
  wire \DebCntr[16]_i_3_n_0 ;
  wire \DebCntr[16]_i_4_n_0 ;
  wire \DebCntr[16]_i_5_n_0 ;
  wire \DebCntr[16]_i_6_n_0 ;
  wire \DebCntr[16]_i_7_n_0 ;
  wire \DebCntr[16]_i_8_n_0 ;
  wire \DebCntr[16]_i_9_n_0 ;
  wire \DebCntr[20]_i_2_n_0 ;
  wire \DebCntr[20]_i_3_n_0 ;
  wire \DebCntr[20]_i_4_n_0 ;
  wire \DebCntr[20]_i_5_n_0 ;
  wire \DebCntr[20]_i_6_n_0 ;
  wire \DebCntr[20]_i_7_n_0 ;
  wire \DebCntr[20]_i_8_n_0 ;
  wire \DebCntr[20]_i_9_n_0 ;
  wire \DebCntr[24]_i_2_n_0 ;
  wire \DebCntr[24]_i_3_n_0 ;
  wire \DebCntr[24]_i_4_n_0 ;
  wire \DebCntr[24]_i_5_n_0 ;
  wire \DebCntr[24]_i_6_n_0 ;
  wire \DebCntr[24]_i_7_n_0 ;
  wire \DebCntr[24]_i_8_n_0 ;
  wire \DebCntr[24]_i_9_n_0 ;
  wire \DebCntr[28]_i_2_n_0 ;
  wire \DebCntr[28]_i_3_n_0 ;
  wire \DebCntr[28]_i_4_n_0 ;
  wire \DebCntr[28]_i_5_n_0 ;
  wire \DebCntr[28]_i_6_n_0 ;
  wire \DebCntr[28]_i_7_n_0 ;
  wire \DebCntr[28]_i_8_n_0 ;
  wire \DebCntr[28]_i_9_n_0 ;
  wire \DebCntr[32]_i_2_n_0 ;
  wire \DebCntr[4]_i_2_n_0 ;
  wire \DebCntr[4]_i_3_n_0 ;
  wire \DebCntr[4]_i_4_n_0 ;
  wire \DebCntr[4]_i_5_n_0 ;
  wire \DebCntr[4]_i_6_n_0 ;
  wire \DebCntr[4]_i_7_n_0 ;
  wire \DebCntr[4]_i_8_n_0 ;
  wire \DebCntr[4]_i_9_n_0 ;
  wire \DebCntr[8]_i_2_n_0 ;
  wire \DebCntr[8]_i_3_n_0 ;
  wire \DebCntr[8]_i_4_n_0 ;
  wire \DebCntr[8]_i_5_n_0 ;
  wire \DebCntr[8]_i_6_n_0 ;
  wire \DebCntr[8]_i_7_n_0 ;
  wire \DebCntr[8]_i_8_n_0 ;
  wire \DebCntr[8]_i_9_n_0 ;
  wire [32:0]DebCntr_reg;
  wire \DebCntr_reg[0]_i_2_n_0 ;
  wire \DebCntr_reg[0]_i_2_n_1 ;
  wire \DebCntr_reg[0]_i_2_n_2 ;
  wire \DebCntr_reg[0]_i_2_n_3 ;
  wire \DebCntr_reg[0]_i_2_n_4 ;
  wire \DebCntr_reg[0]_i_2_n_5 ;
  wire \DebCntr_reg[0]_i_2_n_6 ;
  wire \DebCntr_reg[0]_i_2_n_7 ;
  wire \DebCntr_reg[12]_i_1_n_0 ;
  wire \DebCntr_reg[12]_i_1_n_1 ;
  wire \DebCntr_reg[12]_i_1_n_2 ;
  wire \DebCntr_reg[12]_i_1_n_3 ;
  wire \DebCntr_reg[12]_i_1_n_4 ;
  wire \DebCntr_reg[12]_i_1_n_5 ;
  wire \DebCntr_reg[12]_i_1_n_6 ;
  wire \DebCntr_reg[12]_i_1_n_7 ;
  wire \DebCntr_reg[16]_i_1_n_0 ;
  wire \DebCntr_reg[16]_i_1_n_1 ;
  wire \DebCntr_reg[16]_i_1_n_2 ;
  wire \DebCntr_reg[16]_i_1_n_3 ;
  wire \DebCntr_reg[16]_i_1_n_4 ;
  wire \DebCntr_reg[16]_i_1_n_5 ;
  wire \DebCntr_reg[16]_i_1_n_6 ;
  wire \DebCntr_reg[16]_i_1_n_7 ;
  wire \DebCntr_reg[20]_i_1_n_0 ;
  wire \DebCntr_reg[20]_i_1_n_1 ;
  wire \DebCntr_reg[20]_i_1_n_2 ;
  wire \DebCntr_reg[20]_i_1_n_3 ;
  wire \DebCntr_reg[20]_i_1_n_4 ;
  wire \DebCntr_reg[20]_i_1_n_5 ;
  wire \DebCntr_reg[20]_i_1_n_6 ;
  wire \DebCntr_reg[20]_i_1_n_7 ;
  wire \DebCntr_reg[24]_i_1_n_0 ;
  wire \DebCntr_reg[24]_i_1_n_1 ;
  wire \DebCntr_reg[24]_i_1_n_2 ;
  wire \DebCntr_reg[24]_i_1_n_3 ;
  wire \DebCntr_reg[24]_i_1_n_4 ;
  wire \DebCntr_reg[24]_i_1_n_5 ;
  wire \DebCntr_reg[24]_i_1_n_6 ;
  wire \DebCntr_reg[24]_i_1_n_7 ;
  wire \DebCntr_reg[28]_i_1_n_0 ;
  wire \DebCntr_reg[28]_i_1_n_1 ;
  wire \DebCntr_reg[28]_i_1_n_2 ;
  wire \DebCntr_reg[28]_i_1_n_3 ;
  wire \DebCntr_reg[28]_i_1_n_4 ;
  wire \DebCntr_reg[28]_i_1_n_5 ;
  wire \DebCntr_reg[28]_i_1_n_6 ;
  wire \DebCntr_reg[28]_i_1_n_7 ;
  wire \DebCntr_reg[32]_i_1_n_7 ;
  wire \DebCntr_reg[4]_i_1_n_0 ;
  wire \DebCntr_reg[4]_i_1_n_1 ;
  wire \DebCntr_reg[4]_i_1_n_2 ;
  wire \DebCntr_reg[4]_i_1_n_3 ;
  wire \DebCntr_reg[4]_i_1_n_4 ;
  wire \DebCntr_reg[4]_i_1_n_5 ;
  wire \DebCntr_reg[4]_i_1_n_6 ;
  wire \DebCntr_reg[4]_i_1_n_7 ;
  wire \DebCntr_reg[8]_i_1_n_0 ;
  wire \DebCntr_reg[8]_i_1_n_1 ;
  wire \DebCntr_reg[8]_i_1_n_2 ;
  wire \DebCntr_reg[8]_i_1_n_3 ;
  wire \DebCntr_reg[8]_i_1_n_4 ;
  wire \DebCntr_reg[8]_i_1_n_5 ;
  wire \DebCntr_reg[8]_i_1_n_6 ;
  wire \DebCntr_reg[8]_i_1_n_7 ;
  wire \FPScounter[12]_i_3_n_0 ;
  wire \FPScounter[12]_i_4_n_0 ;
  wire \FPScounter[12]_i_5_n_0 ;
  wire \FPScounter[12]_i_6_n_0 ;
  wire \FPScounter[16]_i_3_n_0 ;
  wire \FPScounter[16]_i_4_n_0 ;
  wire \FPScounter[16]_i_5_n_0 ;
  wire \FPScounter[16]_i_6_n_0 ;
  wire \FPScounter[20]_i_3_n_0 ;
  wire \FPScounter[20]_i_4_n_0 ;
  wire \FPScounter[20]_i_5_n_0 ;
  wire \FPScounter[20]_i_6_n_0 ;
  wire \FPScounter[24]_i_3_n_0 ;
  wire \FPScounter[24]_i_4_n_0 ;
  wire \FPScounter[24]_i_5_n_0 ;
  wire \FPScounter[24]_i_6_n_0 ;
  wire \FPScounter[28]_i_3_n_0 ;
  wire \FPScounter[28]_i_4_n_0 ;
  wire \FPScounter[28]_i_5_n_0 ;
  wire \FPScounter[28]_i_6_n_0 ;
  wire \FPScounter[32]_i_1_n_0 ;
  wire \FPScounter[32]_i_3_n_0 ;
  wire \FPScounter[32]_i_4_n_0 ;
  wire \FPScounter[32]_i_5_n_0 ;
  wire \FPScounter[32]_i_6_n_0 ;
  wire \FPScounter[4]_i_3_n_0 ;
  wire \FPScounter[4]_i_4_n_0 ;
  wire \FPScounter[4]_i_5_n_0 ;
  wire \FPScounter[4]_i_6_n_0 ;
  wire \FPScounter[8]_i_3_n_0 ;
  wire \FPScounter[8]_i_4_n_0 ;
  wire \FPScounter[8]_i_5_n_0 ;
  wire \FPScounter[8]_i_6_n_0 ;
  wire \FPScounter_reg[12]_i_2_n_0 ;
  wire \FPScounter_reg[12]_i_2_n_1 ;
  wire \FPScounter_reg[12]_i_2_n_2 ;
  wire \FPScounter_reg[12]_i_2_n_3 ;
  wire \FPScounter_reg[12]_i_2_n_4 ;
  wire \FPScounter_reg[12]_i_2_n_5 ;
  wire \FPScounter_reg[12]_i_2_n_6 ;
  wire \FPScounter_reg[12]_i_2_n_7 ;
  wire \FPScounter_reg[16]_i_2_n_0 ;
  wire \FPScounter_reg[16]_i_2_n_1 ;
  wire \FPScounter_reg[16]_i_2_n_2 ;
  wire \FPScounter_reg[16]_i_2_n_3 ;
  wire \FPScounter_reg[16]_i_2_n_4 ;
  wire \FPScounter_reg[16]_i_2_n_5 ;
  wire \FPScounter_reg[16]_i_2_n_6 ;
  wire \FPScounter_reg[16]_i_2_n_7 ;
  wire \FPScounter_reg[20]_i_2_n_0 ;
  wire \FPScounter_reg[20]_i_2_n_1 ;
  wire \FPScounter_reg[20]_i_2_n_2 ;
  wire \FPScounter_reg[20]_i_2_n_3 ;
  wire \FPScounter_reg[20]_i_2_n_4 ;
  wire \FPScounter_reg[20]_i_2_n_5 ;
  wire \FPScounter_reg[20]_i_2_n_6 ;
  wire \FPScounter_reg[20]_i_2_n_7 ;
  wire \FPScounter_reg[24]_i_2_n_0 ;
  wire \FPScounter_reg[24]_i_2_n_1 ;
  wire \FPScounter_reg[24]_i_2_n_2 ;
  wire \FPScounter_reg[24]_i_2_n_3 ;
  wire \FPScounter_reg[24]_i_2_n_4 ;
  wire \FPScounter_reg[24]_i_2_n_5 ;
  wire \FPScounter_reg[24]_i_2_n_6 ;
  wire \FPScounter_reg[24]_i_2_n_7 ;
  wire \FPScounter_reg[28]_i_2_n_0 ;
  wire \FPScounter_reg[28]_i_2_n_1 ;
  wire \FPScounter_reg[28]_i_2_n_2 ;
  wire \FPScounter_reg[28]_i_2_n_3 ;
  wire \FPScounter_reg[28]_i_2_n_4 ;
  wire \FPScounter_reg[28]_i_2_n_5 ;
  wire \FPScounter_reg[28]_i_2_n_6 ;
  wire \FPScounter_reg[28]_i_2_n_7 ;
  wire \FPScounter_reg[32]_i_2_n_1 ;
  wire \FPScounter_reg[32]_i_2_n_2 ;
  wire \FPScounter_reg[32]_i_2_n_3 ;
  wire \FPScounter_reg[32]_i_2_n_4 ;
  wire \FPScounter_reg[32]_i_2_n_5 ;
  wire \FPScounter_reg[32]_i_2_n_6 ;
  wire \FPScounter_reg[32]_i_2_n_7 ;
  wire \FPScounter_reg[4]_i_2_n_0 ;
  wire \FPScounter_reg[4]_i_2_n_1 ;
  wire \FPScounter_reg[4]_i_2_n_2 ;
  wire \FPScounter_reg[4]_i_2_n_3 ;
  wire \FPScounter_reg[4]_i_2_n_4 ;
  wire \FPScounter_reg[4]_i_2_n_5 ;
  wire \FPScounter_reg[4]_i_2_n_6 ;
  wire \FPScounter_reg[4]_i_2_n_7 ;
  wire \FPScounter_reg[8]_i_2_n_0 ;
  wire \FPScounter_reg[8]_i_2_n_1 ;
  wire \FPScounter_reg[8]_i_2_n_2 ;
  wire \FPScounter_reg[8]_i_2_n_3 ;
  wire \FPScounter_reg[8]_i_2_n_4 ;
  wire \FPScounter_reg[8]_i_2_n_5 ;
  wire \FPScounter_reg[8]_i_2_n_6 ;
  wire \FPScounter_reg[8]_i_2_n_7 ;
  wire \FPScounter_reg_n_0_[0] ;
  wire \FPScounter_reg_n_0_[10] ;
  wire \FPScounter_reg_n_0_[11] ;
  wire \FPScounter_reg_n_0_[12] ;
  wire \FPScounter_reg_n_0_[13] ;
  wire \FPScounter_reg_n_0_[14] ;
  wire \FPScounter_reg_n_0_[15] ;
  wire \FPScounter_reg_n_0_[16] ;
  wire \FPScounter_reg_n_0_[17] ;
  wire \FPScounter_reg_n_0_[18] ;
  wire \FPScounter_reg_n_0_[19] ;
  wire \FPScounter_reg_n_0_[1] ;
  wire \FPScounter_reg_n_0_[20] ;
  wire \FPScounter_reg_n_0_[21] ;
  wire \FPScounter_reg_n_0_[22] ;
  wire \FPScounter_reg_n_0_[23] ;
  wire \FPScounter_reg_n_0_[24] ;
  wire \FPScounter_reg_n_0_[25] ;
  wire \FPScounter_reg_n_0_[26] ;
  wire \FPScounter_reg_n_0_[27] ;
  wire \FPScounter_reg_n_0_[28] ;
  wire \FPScounter_reg_n_0_[29] ;
  wire \FPScounter_reg_n_0_[2] ;
  wire \FPScounter_reg_n_0_[30] ;
  wire \FPScounter_reg_n_0_[31] ;
  wire \FPScounter_reg_n_0_[3] ;
  wire \FPScounter_reg_n_0_[4] ;
  wire \FPScounter_reg_n_0_[5] ;
  wire \FPScounter_reg_n_0_[6] ;
  wire \FPScounter_reg_n_0_[7] ;
  wire \FPScounter_reg_n_0_[8] ;
  wire \FPScounter_reg_n_0_[9] ;
  wire \FSM_sequential_TriggerState[0]_i_1_n_0 ;
  wire \FSM_sequential_TriggerState[0]_i_2_n_0 ;
  wire \FSM_sequential_TriggerState[1]_i_1_n_0 ;
  wire \FSM_sequential_TriggerState[2]_i_1_n_0 ;
  wire \FSM_sequential_TriggerState[2]_i_2_n_0 ;
  wire [0:0]Q;
  wire TriggerCntr;
  wire \TriggerCntr[0]_i_1_n_0 ;
  wire \TriggerCntr[0]_i_2_n_0 ;
  wire \TriggerCntr[0]_i_3_n_0 ;
  wire \TriggerCntr[0]_i_4_n_0 ;
  wire \TriggerCntr[10]_i_1_n_0 ;
  wire \TriggerCntr[10]_i_2_n_0 ;
  wire \TriggerCntr[10]_i_3_n_0 ;
  wire \TriggerCntr[10]_i_4_n_0 ;
  wire \TriggerCntr[11]_i_1_n_0 ;
  wire \TriggerCntr[11]_i_2_n_0 ;
  wire \TriggerCntr[11]_i_3_n_0 ;
  wire \TriggerCntr[11]_i_4_n_0 ;
  wire \TriggerCntr[12]_i_1_n_0 ;
  wire \TriggerCntr[12]_i_2_n_0 ;
  wire \TriggerCntr[12]_i_3_n_0 ;
  wire \TriggerCntr[12]_i_4_n_0 ;
  wire \TriggerCntr[12]_i_6_n_0 ;
  wire \TriggerCntr[12]_i_7_n_0 ;
  wire \TriggerCntr[12]_i_8_n_0 ;
  wire \TriggerCntr[12]_i_9_n_0 ;
  wire \TriggerCntr[13]_i_1_n_0 ;
  wire \TriggerCntr[13]_i_2_n_0 ;
  wire \TriggerCntr[13]_i_3_n_0 ;
  wire \TriggerCntr[13]_i_4_n_0 ;
  wire \TriggerCntr[14]_i_1_n_0 ;
  wire \TriggerCntr[14]_i_2_n_0 ;
  wire \TriggerCntr[14]_i_3_n_0 ;
  wire \TriggerCntr[14]_i_4_n_0 ;
  wire \TriggerCntr[15]_i_1_n_0 ;
  wire \TriggerCntr[15]_i_2_n_0 ;
  wire \TriggerCntr[15]_i_3_n_0 ;
  wire \TriggerCntr[15]_i_4_n_0 ;
  wire \TriggerCntr[16]_i_1_n_0 ;
  wire \TriggerCntr[16]_i_2_n_0 ;
  wire \TriggerCntr[16]_i_3_n_0 ;
  wire \TriggerCntr[16]_i_4_n_0 ;
  wire \TriggerCntr[16]_i_6_n_0 ;
  wire \TriggerCntr[16]_i_7_n_0 ;
  wire \TriggerCntr[16]_i_8_n_0 ;
  wire \TriggerCntr[16]_i_9_n_0 ;
  wire \TriggerCntr[17]_i_1_n_0 ;
  wire \TriggerCntr[17]_i_2_n_0 ;
  wire \TriggerCntr[17]_i_3_n_0 ;
  wire \TriggerCntr[17]_i_4_n_0 ;
  wire \TriggerCntr[18]_i_1_n_0 ;
  wire \TriggerCntr[18]_i_2_n_0 ;
  wire \TriggerCntr[18]_i_3_n_0 ;
  wire \TriggerCntr[18]_i_4_n_0 ;
  wire \TriggerCntr[19]_i_1_n_0 ;
  wire \TriggerCntr[19]_i_2_n_0 ;
  wire \TriggerCntr[19]_i_3_n_0 ;
  wire \TriggerCntr[19]_i_4_n_0 ;
  wire \TriggerCntr[1]_i_1_n_0 ;
  wire \TriggerCntr[1]_i_2_n_0 ;
  wire \TriggerCntr[1]_i_3_n_0 ;
  wire \TriggerCntr[1]_i_4_n_0 ;
  wire \TriggerCntr[20]_i_1_n_0 ;
  wire \TriggerCntr[20]_i_2_n_0 ;
  wire \TriggerCntr[20]_i_3_n_0 ;
  wire \TriggerCntr[20]_i_4_n_0 ;
  wire \TriggerCntr[20]_i_6_n_0 ;
  wire \TriggerCntr[20]_i_7_n_0 ;
  wire \TriggerCntr[20]_i_8_n_0 ;
  wire \TriggerCntr[20]_i_9_n_0 ;
  wire \TriggerCntr[21]_i_1_n_0 ;
  wire \TriggerCntr[21]_i_2_n_0 ;
  wire \TriggerCntr[21]_i_3_n_0 ;
  wire \TriggerCntr[21]_i_4_n_0 ;
  wire \TriggerCntr[22]_i_1_n_0 ;
  wire \TriggerCntr[22]_i_2_n_0 ;
  wire \TriggerCntr[22]_i_3_n_0 ;
  wire \TriggerCntr[22]_i_4_n_0 ;
  wire \TriggerCntr[23]_i_1_n_0 ;
  wire \TriggerCntr[23]_i_2_n_0 ;
  wire \TriggerCntr[23]_i_3_n_0 ;
  wire \TriggerCntr[23]_i_4_n_0 ;
  wire \TriggerCntr[24]_i_1_n_0 ;
  wire \TriggerCntr[24]_i_2_n_0 ;
  wire \TriggerCntr[24]_i_3_n_0 ;
  wire \TriggerCntr[24]_i_4_n_0 ;
  wire \TriggerCntr[24]_i_6_n_0 ;
  wire \TriggerCntr[24]_i_7_n_0 ;
  wire \TriggerCntr[24]_i_8_n_0 ;
  wire \TriggerCntr[24]_i_9_n_0 ;
  wire \TriggerCntr[25]_i_1_n_0 ;
  wire \TriggerCntr[25]_i_2_n_0 ;
  wire \TriggerCntr[25]_i_3_n_0 ;
  wire \TriggerCntr[25]_i_4_n_0 ;
  wire \TriggerCntr[26]_i_1_n_0 ;
  wire \TriggerCntr[26]_i_2_n_0 ;
  wire \TriggerCntr[26]_i_3_n_0 ;
  wire \TriggerCntr[26]_i_4_n_0 ;
  wire \TriggerCntr[27]_i_1_n_0 ;
  wire \TriggerCntr[27]_i_2_n_0 ;
  wire \TriggerCntr[27]_i_3_n_0 ;
  wire \TriggerCntr[27]_i_4_n_0 ;
  wire \TriggerCntr[28]_i_1_n_0 ;
  wire \TriggerCntr[28]_i_2_n_0 ;
  wire \TriggerCntr[28]_i_3_n_0 ;
  wire \TriggerCntr[28]_i_4_n_0 ;
  wire \TriggerCntr[29]_i_1_n_0 ;
  wire \TriggerCntr[29]_i_2_n_0 ;
  wire \TriggerCntr[29]_i_3_n_0 ;
  wire \TriggerCntr[29]_i_4_n_0 ;
  wire \TriggerCntr[2]_i_1_n_0 ;
  wire \TriggerCntr[2]_i_2_n_0 ;
  wire \TriggerCntr[2]_i_3_n_0 ;
  wire \TriggerCntr[2]_i_4_n_0 ;
  wire \TriggerCntr[30]_i_1_n_0 ;
  wire \TriggerCntr[30]_i_2_n_0 ;
  wire \TriggerCntr[30]_i_3_n_0 ;
  wire \TriggerCntr[30]_i_4_n_0 ;
  wire \TriggerCntr[31]_i_1_n_0 ;
  wire \TriggerCntr[31]_i_2_n_0 ;
  wire \TriggerCntr[31]_i_3_n_0 ;
  wire \TriggerCntr[31]_i_4_n_0 ;
  wire \TriggerCntr[32]_i_10_n_0 ;
  wire \TriggerCntr[32]_i_11_n_0 ;
  wire \TriggerCntr[32]_i_12_n_0 ;
  wire \TriggerCntr[32]_i_13_n_0 ;
  wire \TriggerCntr[32]_i_2_n_0 ;
  wire \TriggerCntr[32]_i_3_n_0 ;
  wire \TriggerCntr[32]_i_6_n_0 ;
  wire \TriggerCntr[32]_i_7_n_0 ;
  wire \TriggerCntr[32]_i_8_n_0 ;
  wire \TriggerCntr[32]_i_9_n_0 ;
  wire \TriggerCntr[3]_i_1_n_0 ;
  wire \TriggerCntr[3]_i_2_n_0 ;
  wire \TriggerCntr[3]_i_3_n_0 ;
  wire \TriggerCntr[3]_i_4_n_0 ;
  wire \TriggerCntr[4]_i_1_n_0 ;
  wire \TriggerCntr[4]_i_2_n_0 ;
  wire \TriggerCntr[4]_i_3_n_0 ;
  wire \TriggerCntr[4]_i_4_n_0 ;
  wire \TriggerCntr[4]_i_6_n_0 ;
  wire \TriggerCntr[4]_i_7_n_0 ;
  wire \TriggerCntr[4]_i_8_n_0 ;
  wire \TriggerCntr[4]_i_9_n_0 ;
  wire \TriggerCntr[5]_i_1_n_0 ;
  wire \TriggerCntr[5]_i_2_n_0 ;
  wire \TriggerCntr[5]_i_3_n_0 ;
  wire \TriggerCntr[5]_i_4_n_0 ;
  wire \TriggerCntr[6]_i_1_n_0 ;
  wire \TriggerCntr[6]_i_2_n_0 ;
  wire \TriggerCntr[6]_i_3_n_0 ;
  wire \TriggerCntr[6]_i_4_n_0 ;
  wire \TriggerCntr[7]_i_1_n_0 ;
  wire \TriggerCntr[7]_i_2_n_0 ;
  wire \TriggerCntr[7]_i_3_n_0 ;
  wire \TriggerCntr[7]_i_4_n_0 ;
  wire \TriggerCntr[8]_i_1_n_0 ;
  wire \TriggerCntr[8]_i_2_n_0 ;
  wire \TriggerCntr[8]_i_3_n_0 ;
  wire \TriggerCntr[8]_i_4_n_0 ;
  wire \TriggerCntr[8]_i_6_n_0 ;
  wire \TriggerCntr[8]_i_7_n_0 ;
  wire \TriggerCntr[8]_i_8_n_0 ;
  wire \TriggerCntr[8]_i_9_n_0 ;
  wire \TriggerCntr[9]_i_1_n_0 ;
  wire \TriggerCntr[9]_i_2_n_0 ;
  wire \TriggerCntr[9]_i_3_n_0 ;
  wire \TriggerCntr[9]_i_4_n_0 ;
  wire \TriggerCntr_reg[12]_i_5_n_0 ;
  wire \TriggerCntr_reg[12]_i_5_n_1 ;
  wire \TriggerCntr_reg[12]_i_5_n_2 ;
  wire \TriggerCntr_reg[12]_i_5_n_3 ;
  wire \TriggerCntr_reg[12]_i_5_n_4 ;
  wire \TriggerCntr_reg[12]_i_5_n_5 ;
  wire \TriggerCntr_reg[12]_i_5_n_6 ;
  wire \TriggerCntr_reg[12]_i_5_n_7 ;
  wire \TriggerCntr_reg[16]_i_5_n_0 ;
  wire \TriggerCntr_reg[16]_i_5_n_1 ;
  wire \TriggerCntr_reg[16]_i_5_n_2 ;
  wire \TriggerCntr_reg[16]_i_5_n_3 ;
  wire \TriggerCntr_reg[16]_i_5_n_4 ;
  wire \TriggerCntr_reg[16]_i_5_n_5 ;
  wire \TriggerCntr_reg[16]_i_5_n_6 ;
  wire \TriggerCntr_reg[16]_i_5_n_7 ;
  wire \TriggerCntr_reg[20]_i_5_n_0 ;
  wire \TriggerCntr_reg[20]_i_5_n_1 ;
  wire \TriggerCntr_reg[20]_i_5_n_2 ;
  wire \TriggerCntr_reg[20]_i_5_n_3 ;
  wire \TriggerCntr_reg[20]_i_5_n_4 ;
  wire \TriggerCntr_reg[20]_i_5_n_5 ;
  wire \TriggerCntr_reg[20]_i_5_n_6 ;
  wire \TriggerCntr_reg[20]_i_5_n_7 ;
  wire \TriggerCntr_reg[24]_i_5_n_0 ;
  wire \TriggerCntr_reg[24]_i_5_n_1 ;
  wire \TriggerCntr_reg[24]_i_5_n_2 ;
  wire \TriggerCntr_reg[24]_i_5_n_3 ;
  wire \TriggerCntr_reg[24]_i_5_n_4 ;
  wire \TriggerCntr_reg[24]_i_5_n_5 ;
  wire \TriggerCntr_reg[24]_i_5_n_6 ;
  wire \TriggerCntr_reg[24]_i_5_n_7 ;
  wire \TriggerCntr_reg[32]_i_4_n_1 ;
  wire \TriggerCntr_reg[32]_i_4_n_2 ;
  wire \TriggerCntr_reg[32]_i_4_n_3 ;
  wire \TriggerCntr_reg[32]_i_4_n_4 ;
  wire \TriggerCntr_reg[32]_i_4_n_5 ;
  wire \TriggerCntr_reg[32]_i_4_n_6 ;
  wire \TriggerCntr_reg[32]_i_4_n_7 ;
  wire \TriggerCntr_reg[32]_i_5_n_0 ;
  wire \TriggerCntr_reg[32]_i_5_n_1 ;
  wire \TriggerCntr_reg[32]_i_5_n_2 ;
  wire \TriggerCntr_reg[32]_i_5_n_3 ;
  wire \TriggerCntr_reg[32]_i_5_n_4 ;
  wire \TriggerCntr_reg[32]_i_5_n_5 ;
  wire \TriggerCntr_reg[32]_i_5_n_6 ;
  wire \TriggerCntr_reg[32]_i_5_n_7 ;
  wire \TriggerCntr_reg[4]_i_5_n_0 ;
  wire \TriggerCntr_reg[4]_i_5_n_1 ;
  wire \TriggerCntr_reg[4]_i_5_n_2 ;
  wire \TriggerCntr_reg[4]_i_5_n_3 ;
  wire \TriggerCntr_reg[4]_i_5_n_4 ;
  wire \TriggerCntr_reg[4]_i_5_n_5 ;
  wire \TriggerCntr_reg[4]_i_5_n_6 ;
  wire \TriggerCntr_reg[4]_i_5_n_7 ;
  wire \TriggerCntr_reg[8]_i_5_n_0 ;
  wire \TriggerCntr_reg[8]_i_5_n_1 ;
  wire \TriggerCntr_reg[8]_i_5_n_2 ;
  wire \TriggerCntr_reg[8]_i_5_n_3 ;
  wire \TriggerCntr_reg[8]_i_5_n_4 ;
  wire \TriggerCntr_reg[8]_i_5_n_5 ;
  wire \TriggerCntr_reg[8]_i_5_n_6 ;
  wire \TriggerCntr_reg[8]_i_5_n_7 ;
  wire \TriggerCntr_reg_n_0_[0] ;
  wire \TriggerCntr_reg_n_0_[10] ;
  wire \TriggerCntr_reg_n_0_[11] ;
  wire \TriggerCntr_reg_n_0_[12] ;
  wire \TriggerCntr_reg_n_0_[13] ;
  wire \TriggerCntr_reg_n_0_[14] ;
  wire \TriggerCntr_reg_n_0_[15] ;
  wire \TriggerCntr_reg_n_0_[16] ;
  wire \TriggerCntr_reg_n_0_[17] ;
  wire \TriggerCntr_reg_n_0_[18] ;
  wire \TriggerCntr_reg_n_0_[19] ;
  wire \TriggerCntr_reg_n_0_[1] ;
  wire \TriggerCntr_reg_n_0_[20] ;
  wire \TriggerCntr_reg_n_0_[21] ;
  wire \TriggerCntr_reg_n_0_[22] ;
  wire \TriggerCntr_reg_n_0_[23] ;
  wire \TriggerCntr_reg_n_0_[24] ;
  wire \TriggerCntr_reg_n_0_[25] ;
  wire \TriggerCntr_reg_n_0_[26] ;
  wire \TriggerCntr_reg_n_0_[27] ;
  wire \TriggerCntr_reg_n_0_[28] ;
  wire \TriggerCntr_reg_n_0_[29] ;
  wire \TriggerCntr_reg_n_0_[2] ;
  wire \TriggerCntr_reg_n_0_[30] ;
  wire \TriggerCntr_reg_n_0_[31] ;
  wire \TriggerCntr_reg_n_0_[3] ;
  wire \TriggerCntr_reg_n_0_[4] ;
  wire \TriggerCntr_reg_n_0_[5] ;
  wire \TriggerCntr_reg_n_0_[6] ;
  wire \TriggerCntr_reg_n_0_[7] ;
  wire \TriggerCntr_reg_n_0_[8] ;
  wire \TriggerCntr_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [2:0]TriggerState;
  wire coe_external_trigger_in_d;
  wire ext_trigger_deb;
  wire ext_trigger_deb0;
  wire ext_trigger_deb_i_2_n_0;
  wire ext_trigger_deb_i_3_n_0;
  wire ext_trigger_deb_i_4_n_0;
  wire ext_trigger_deb_i_5_n_0;
  wire ext_trigger_deb_i_6_n_0;
  wire ext_trigger_deb_i_7_n_0;
  wire [31:0]\host_triggen_cnt_trigger0high_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger0low_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger1high_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger1low_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger2high_reg[31] ;
  wire [31:0]\host_triggen_cnt_trigger2low_reg[31] ;
  wire p_0_in;
  wire p_0_in1_in;
  wire [31:0]p_0_in__0;
  wire [31:0]\slv_reg55_reg[31] ;
  wire [7:0]\slv_reg56_reg[16] ;
  wire [31:0]\slv_reg57_reg[31] ;
  wire starttrigger15_out;
  wire starttrigger_i_1_n_0;
  wire starttrigger_reg_n_0;
  wire [2:0]triggen_vita_trigger;
  wire trigger1;
  wire trigger_00;
  wire trigger_0_i_1_n_0;
  wire trigger_1_i_1_n_0;
  wire trigger_2_i_1_n_0;
  wire vita_clk;
  wire [3:0]\NLW_DebCntr_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_DebCntr_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_FPScounter_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_TriggerCntr_reg[32]_i_4_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h6F)) 
    \DebCntr[0]_i_1 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .I2(DebCntr_reg[32]),
        .O(\DebCntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[0]_i_10 
       (.I0(DebCntr_reg[0]),
        .I1(\slv_reg55_reg[31] [0]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[0]_i_3 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[0]_i_4 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[0]_i_5 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[0]_i_6 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[0]_i_7 
       (.I0(DebCntr_reg[3]),
        .I1(\slv_reg55_reg[31] [3]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[0]_i_8 
       (.I0(DebCntr_reg[2]),
        .I1(\slv_reg55_reg[31] [2]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[0]_i_9 
       (.I0(DebCntr_reg[1]),
        .I1(\slv_reg55_reg[31] [1]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[12]_i_2 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[12]_i_3 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[12]_i_4 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[12]_i_5 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[12]_i_6 
       (.I0(DebCntr_reg[15]),
        .I1(\slv_reg55_reg[31] [15]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[12]_i_7 
       (.I0(DebCntr_reg[14]),
        .I1(\slv_reg55_reg[31] [14]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[12]_i_8 
       (.I0(DebCntr_reg[13]),
        .I1(\slv_reg55_reg[31] [13]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[12]_i_9 
       (.I0(DebCntr_reg[12]),
        .I1(\slv_reg55_reg[31] [12]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[16]_i_2 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[16]_i_3 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[16]_i_4 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[16]_i_5 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[16]_i_6 
       (.I0(DebCntr_reg[19]),
        .I1(\slv_reg55_reg[31] [19]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[16]_i_7 
       (.I0(DebCntr_reg[18]),
        .I1(\slv_reg55_reg[31] [18]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[16]_i_8 
       (.I0(DebCntr_reg[17]),
        .I1(\slv_reg55_reg[31] [17]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[16]_i_9 
       (.I0(DebCntr_reg[16]),
        .I1(\slv_reg55_reg[31] [16]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[20]_i_2 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[20]_i_3 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[20]_i_4 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[20]_i_5 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[20]_i_6 
       (.I0(DebCntr_reg[23]),
        .I1(\slv_reg55_reg[31] [23]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[20]_i_7 
       (.I0(DebCntr_reg[22]),
        .I1(\slv_reg55_reg[31] [22]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[20]_i_8 
       (.I0(DebCntr_reg[21]),
        .I1(\slv_reg55_reg[31] [21]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[20]_i_9 
       (.I0(DebCntr_reg[20]),
        .I1(\slv_reg55_reg[31] [20]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[24]_i_2 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[24]_i_3 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[24]_i_4 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[24]_i_5 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[24]_i_6 
       (.I0(DebCntr_reg[27]),
        .I1(\slv_reg55_reg[31] [27]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[24]_i_7 
       (.I0(DebCntr_reg[26]),
        .I1(\slv_reg55_reg[31] [26]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[24]_i_8 
       (.I0(DebCntr_reg[25]),
        .I1(\slv_reg55_reg[31] [25]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[24]_i_9 
       (.I0(DebCntr_reg[24]),
        .I1(\slv_reg55_reg[31] [24]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[28]_i_2 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[28]_i_3 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[28]_i_4 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[28]_i_5 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[28]_i_6 
       (.I0(DebCntr_reg[31]),
        .I1(\slv_reg55_reg[31] [31]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[28]_i_7 
       (.I0(DebCntr_reg[30]),
        .I1(\slv_reg55_reg[31] [30]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[28]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[28]_i_8 
       (.I0(DebCntr_reg[29]),
        .I1(\slv_reg55_reg[31] [29]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[28]_i_9 
       (.I0(DebCntr_reg[28]),
        .I1(\slv_reg55_reg[31] [28]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[28]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \DebCntr[32]_i_2 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .I2(DebCntr_reg[32]),
        .O(\DebCntr[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[4]_i_2 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[4]_i_3 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[4]_i_4 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[4]_i_5 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[4]_i_6 
       (.I0(DebCntr_reg[7]),
        .I1(\slv_reg55_reg[31] [7]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[4]_i_7 
       (.I0(DebCntr_reg[6]),
        .I1(\slv_reg55_reg[31] [6]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[4]_i_8 
       (.I0(DebCntr_reg[5]),
        .I1(\slv_reg55_reg[31] [5]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[4]_i_9 
       (.I0(DebCntr_reg[4]),
        .I1(\slv_reg55_reg[31] [4]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[8]_i_2 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[8]_i_3 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[8]_i_4 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DebCntr[8]_i_5 
       (.I0(coe_external_trigger_in_d),
        .I1(trigger1),
        .O(\DebCntr[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[8]_i_6 
       (.I0(DebCntr_reg[11]),
        .I1(\slv_reg55_reg[31] [11]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[8]_i_7 
       (.I0(DebCntr_reg[10]),
        .I1(\slv_reg55_reg[31] [10]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[8]_i_8 
       (.I0(DebCntr_reg[9]),
        .I1(\slv_reg55_reg[31] [9]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CC5)) 
    \DebCntr[8]_i_9 
       (.I0(DebCntr_reg[8]),
        .I1(\slv_reg55_reg[31] [8]),
        .I2(coe_external_trigger_in_d),
        .I3(trigger1),
        .O(\DebCntr[8]_i_9_n_0 ));
  FDPE \DebCntr_reg[0] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[0]_i_2_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[0]));
  CARRY4 \DebCntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\DebCntr_reg[0]_i_2_n_0 ,\DebCntr_reg[0]_i_2_n_1 ,\DebCntr_reg[0]_i_2_n_2 ,\DebCntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\DebCntr[0]_i_3_n_0 ,\DebCntr[0]_i_4_n_0 ,\DebCntr[0]_i_5_n_0 ,\DebCntr[0]_i_6_n_0 }),
        .O({\DebCntr_reg[0]_i_2_n_4 ,\DebCntr_reg[0]_i_2_n_5 ,\DebCntr_reg[0]_i_2_n_6 ,\DebCntr_reg[0]_i_2_n_7 }),
        .S({\DebCntr[0]_i_7_n_0 ,\DebCntr[0]_i_8_n_0 ,\DebCntr[0]_i_9_n_0 ,\DebCntr[0]_i_10_n_0 }));
  FDPE \DebCntr_reg[10] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[8]_i_1_n_5 ),
        .PRE(Q),
        .Q(DebCntr_reg[10]));
  FDPE \DebCntr_reg[11] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[8]_i_1_n_4 ),
        .PRE(Q),
        .Q(DebCntr_reg[11]));
  FDPE \DebCntr_reg[12] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[12]_i_1_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[12]));
  CARRY4 \DebCntr_reg[12]_i_1 
       (.CI(\DebCntr_reg[8]_i_1_n_0 ),
        .CO({\DebCntr_reg[12]_i_1_n_0 ,\DebCntr_reg[12]_i_1_n_1 ,\DebCntr_reg[12]_i_1_n_2 ,\DebCntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\DebCntr[12]_i_2_n_0 ,\DebCntr[12]_i_3_n_0 ,\DebCntr[12]_i_4_n_0 ,\DebCntr[12]_i_5_n_0 }),
        .O({\DebCntr_reg[12]_i_1_n_4 ,\DebCntr_reg[12]_i_1_n_5 ,\DebCntr_reg[12]_i_1_n_6 ,\DebCntr_reg[12]_i_1_n_7 }),
        .S({\DebCntr[12]_i_6_n_0 ,\DebCntr[12]_i_7_n_0 ,\DebCntr[12]_i_8_n_0 ,\DebCntr[12]_i_9_n_0 }));
  FDPE \DebCntr_reg[13] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[12]_i_1_n_6 ),
        .PRE(Q),
        .Q(DebCntr_reg[13]));
  FDPE \DebCntr_reg[14] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[12]_i_1_n_5 ),
        .PRE(Q),
        .Q(DebCntr_reg[14]));
  FDPE \DebCntr_reg[15] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[12]_i_1_n_4 ),
        .PRE(Q),
        .Q(DebCntr_reg[15]));
  FDPE \DebCntr_reg[16] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[16]_i_1_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[16]));
  CARRY4 \DebCntr_reg[16]_i_1 
       (.CI(\DebCntr_reg[12]_i_1_n_0 ),
        .CO({\DebCntr_reg[16]_i_1_n_0 ,\DebCntr_reg[16]_i_1_n_1 ,\DebCntr_reg[16]_i_1_n_2 ,\DebCntr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\DebCntr[16]_i_2_n_0 ,\DebCntr[16]_i_3_n_0 ,\DebCntr[16]_i_4_n_0 ,\DebCntr[16]_i_5_n_0 }),
        .O({\DebCntr_reg[16]_i_1_n_4 ,\DebCntr_reg[16]_i_1_n_5 ,\DebCntr_reg[16]_i_1_n_6 ,\DebCntr_reg[16]_i_1_n_7 }),
        .S({\DebCntr[16]_i_6_n_0 ,\DebCntr[16]_i_7_n_0 ,\DebCntr[16]_i_8_n_0 ,\DebCntr[16]_i_9_n_0 }));
  FDPE \DebCntr_reg[17] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[16]_i_1_n_6 ),
        .PRE(Q),
        .Q(DebCntr_reg[17]));
  FDPE \DebCntr_reg[18] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[16]_i_1_n_5 ),
        .PRE(Q),
        .Q(DebCntr_reg[18]));
  FDPE \DebCntr_reg[19] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[16]_i_1_n_4 ),
        .PRE(Q),
        .Q(DebCntr_reg[19]));
  FDPE \DebCntr_reg[1] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[0]_i_2_n_6 ),
        .PRE(Q),
        .Q(DebCntr_reg[1]));
  FDPE \DebCntr_reg[20] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[20]_i_1_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[20]));
  CARRY4 \DebCntr_reg[20]_i_1 
       (.CI(\DebCntr_reg[16]_i_1_n_0 ),
        .CO({\DebCntr_reg[20]_i_1_n_0 ,\DebCntr_reg[20]_i_1_n_1 ,\DebCntr_reg[20]_i_1_n_2 ,\DebCntr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\DebCntr[20]_i_2_n_0 ,\DebCntr[20]_i_3_n_0 ,\DebCntr[20]_i_4_n_0 ,\DebCntr[20]_i_5_n_0 }),
        .O({\DebCntr_reg[20]_i_1_n_4 ,\DebCntr_reg[20]_i_1_n_5 ,\DebCntr_reg[20]_i_1_n_6 ,\DebCntr_reg[20]_i_1_n_7 }),
        .S({\DebCntr[20]_i_6_n_0 ,\DebCntr[20]_i_7_n_0 ,\DebCntr[20]_i_8_n_0 ,\DebCntr[20]_i_9_n_0 }));
  FDPE \DebCntr_reg[21] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[20]_i_1_n_6 ),
        .PRE(Q),
        .Q(DebCntr_reg[21]));
  FDPE \DebCntr_reg[22] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[20]_i_1_n_5 ),
        .PRE(Q),
        .Q(DebCntr_reg[22]));
  FDPE \DebCntr_reg[23] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[20]_i_1_n_4 ),
        .PRE(Q),
        .Q(DebCntr_reg[23]));
  FDPE \DebCntr_reg[24] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[24]_i_1_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[24]));
  CARRY4 \DebCntr_reg[24]_i_1 
       (.CI(\DebCntr_reg[20]_i_1_n_0 ),
        .CO({\DebCntr_reg[24]_i_1_n_0 ,\DebCntr_reg[24]_i_1_n_1 ,\DebCntr_reg[24]_i_1_n_2 ,\DebCntr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\DebCntr[24]_i_2_n_0 ,\DebCntr[24]_i_3_n_0 ,\DebCntr[24]_i_4_n_0 ,\DebCntr[24]_i_5_n_0 }),
        .O({\DebCntr_reg[24]_i_1_n_4 ,\DebCntr_reg[24]_i_1_n_5 ,\DebCntr_reg[24]_i_1_n_6 ,\DebCntr_reg[24]_i_1_n_7 }),
        .S({\DebCntr[24]_i_6_n_0 ,\DebCntr[24]_i_7_n_0 ,\DebCntr[24]_i_8_n_0 ,\DebCntr[24]_i_9_n_0 }));
  FDPE \DebCntr_reg[25] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[24]_i_1_n_6 ),
        .PRE(Q),
        .Q(DebCntr_reg[25]));
  FDPE \DebCntr_reg[26] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[24]_i_1_n_5 ),
        .PRE(Q),
        .Q(DebCntr_reg[26]));
  FDPE \DebCntr_reg[27] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[24]_i_1_n_4 ),
        .PRE(Q),
        .Q(DebCntr_reg[27]));
  FDPE \DebCntr_reg[28] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[28]_i_1_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[28]));
  CARRY4 \DebCntr_reg[28]_i_1 
       (.CI(\DebCntr_reg[24]_i_1_n_0 ),
        .CO({\DebCntr_reg[28]_i_1_n_0 ,\DebCntr_reg[28]_i_1_n_1 ,\DebCntr_reg[28]_i_1_n_2 ,\DebCntr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\DebCntr[28]_i_2_n_0 ,\DebCntr[28]_i_3_n_0 ,\DebCntr[28]_i_4_n_0 ,\DebCntr[28]_i_5_n_0 }),
        .O({\DebCntr_reg[28]_i_1_n_4 ,\DebCntr_reg[28]_i_1_n_5 ,\DebCntr_reg[28]_i_1_n_6 ,\DebCntr_reg[28]_i_1_n_7 }),
        .S({\DebCntr[28]_i_6_n_0 ,\DebCntr[28]_i_7_n_0 ,\DebCntr[28]_i_8_n_0 ,\DebCntr[28]_i_9_n_0 }));
  FDPE \DebCntr_reg[29] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[28]_i_1_n_6 ),
        .PRE(Q),
        .Q(DebCntr_reg[29]));
  FDPE \DebCntr_reg[2] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[0]_i_2_n_5 ),
        .PRE(Q),
        .Q(DebCntr_reg[2]));
  FDPE \DebCntr_reg[30] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[28]_i_1_n_5 ),
        .PRE(Q),
        .Q(DebCntr_reg[30]));
  FDPE \DebCntr_reg[31] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[28]_i_1_n_4 ),
        .PRE(Q),
        .Q(DebCntr_reg[31]));
  FDPE \DebCntr_reg[32] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[32]_i_1_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[32]));
  CARRY4 \DebCntr_reg[32]_i_1 
       (.CI(\DebCntr_reg[28]_i_1_n_0 ),
        .CO(\NLW_DebCntr_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_DebCntr_reg[32]_i_1_O_UNCONNECTED [3:1],\DebCntr_reg[32]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\DebCntr[32]_i_2_n_0 }));
  FDPE \DebCntr_reg[3] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[0]_i_2_n_4 ),
        .PRE(Q),
        .Q(DebCntr_reg[3]));
  FDPE \DebCntr_reg[4] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[4]_i_1_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[4]));
  CARRY4 \DebCntr_reg[4]_i_1 
       (.CI(\DebCntr_reg[0]_i_2_n_0 ),
        .CO({\DebCntr_reg[4]_i_1_n_0 ,\DebCntr_reg[4]_i_1_n_1 ,\DebCntr_reg[4]_i_1_n_2 ,\DebCntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\DebCntr[4]_i_2_n_0 ,\DebCntr[4]_i_3_n_0 ,\DebCntr[4]_i_4_n_0 ,\DebCntr[4]_i_5_n_0 }),
        .O({\DebCntr_reg[4]_i_1_n_4 ,\DebCntr_reg[4]_i_1_n_5 ,\DebCntr_reg[4]_i_1_n_6 ,\DebCntr_reg[4]_i_1_n_7 }),
        .S({\DebCntr[4]_i_6_n_0 ,\DebCntr[4]_i_7_n_0 ,\DebCntr[4]_i_8_n_0 ,\DebCntr[4]_i_9_n_0 }));
  FDPE \DebCntr_reg[5] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[4]_i_1_n_6 ),
        .PRE(Q),
        .Q(DebCntr_reg[5]));
  FDPE \DebCntr_reg[6] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[4]_i_1_n_5 ),
        .PRE(Q),
        .Q(DebCntr_reg[6]));
  FDPE \DebCntr_reg[7] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[4]_i_1_n_4 ),
        .PRE(Q),
        .Q(DebCntr_reg[7]));
  FDPE \DebCntr_reg[8] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[8]_i_1_n_7 ),
        .PRE(Q),
        .Q(DebCntr_reg[8]));
  CARRY4 \DebCntr_reg[8]_i_1 
       (.CI(\DebCntr_reg[4]_i_1_n_0 ),
        .CO({\DebCntr_reg[8]_i_1_n_0 ,\DebCntr_reg[8]_i_1_n_1 ,\DebCntr_reg[8]_i_1_n_2 ,\DebCntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\DebCntr[8]_i_2_n_0 ,\DebCntr[8]_i_3_n_0 ,\DebCntr[8]_i_4_n_0 ,\DebCntr[8]_i_5_n_0 }),
        .O({\DebCntr_reg[8]_i_1_n_4 ,\DebCntr_reg[8]_i_1_n_5 ,\DebCntr_reg[8]_i_1_n_6 ,\DebCntr_reg[8]_i_1_n_7 }),
        .S({\DebCntr[8]_i_6_n_0 ,\DebCntr[8]_i_7_n_0 ,\DebCntr[8]_i_8_n_0 ,\DebCntr[8]_i_9_n_0 }));
  FDPE \DebCntr_reg[9] 
       (.C(vita_clk),
        .CE(\DebCntr[0]_i_1_n_0 ),
        .D(\DebCntr_reg[8]_i_1_n_6 ),
        .PRE(Q),
        .Q(DebCntr_reg[9]));
  LUT6 #(
    .INIT(64'hFF00EA00FF00FF15)) 
    \FPScounter[0]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [0]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[10]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [10]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[12]_i_2_n_6 ),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[11]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [11]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[12]_i_2_n_5 ),
        .O(p_0_in__0[11]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[12]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [12]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[12]_i_2_n_4 ),
        .O(p_0_in__0[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[12]_i_3 
       (.I0(\FPScounter_reg_n_0_[12] ),
        .O(\FPScounter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[12]_i_4 
       (.I0(\FPScounter_reg_n_0_[11] ),
        .O(\FPScounter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[12]_i_5 
       (.I0(\FPScounter_reg_n_0_[10] ),
        .O(\FPScounter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[12]_i_6 
       (.I0(\FPScounter_reg_n_0_[9] ),
        .O(\FPScounter[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[13]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [13]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[16]_i_2_n_7 ),
        .O(p_0_in__0[13]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[14]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [14]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[16]_i_2_n_6 ),
        .O(p_0_in__0[14]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[15]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [15]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[16]_i_2_n_5 ),
        .O(p_0_in__0[15]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[16]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [16]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[16]_i_2_n_4 ),
        .O(p_0_in__0[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[16]_i_3 
       (.I0(\FPScounter_reg_n_0_[16] ),
        .O(\FPScounter[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[16]_i_4 
       (.I0(\FPScounter_reg_n_0_[15] ),
        .O(\FPScounter[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[16]_i_5 
       (.I0(\FPScounter_reg_n_0_[14] ),
        .O(\FPScounter[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[16]_i_6 
       (.I0(\FPScounter_reg_n_0_[13] ),
        .O(\FPScounter[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[17]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [17]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[20]_i_2_n_7 ),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[18]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [18]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[20]_i_2_n_6 ),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[19]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [19]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[20]_i_2_n_5 ),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[1]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [1]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[4]_i_2_n_7 ),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[20]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [20]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[20]_i_2_n_4 ),
        .O(p_0_in__0[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[20]_i_3 
       (.I0(\FPScounter_reg_n_0_[20] ),
        .O(\FPScounter[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[20]_i_4 
       (.I0(\FPScounter_reg_n_0_[19] ),
        .O(\FPScounter[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[20]_i_5 
       (.I0(\FPScounter_reg_n_0_[18] ),
        .O(\FPScounter[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[20]_i_6 
       (.I0(\FPScounter_reg_n_0_[17] ),
        .O(\FPScounter[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[21]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [21]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[24]_i_2_n_7 ),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[22]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [22]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[24]_i_2_n_6 ),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[23]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [23]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[24]_i_2_n_5 ),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[24]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [24]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[24]_i_2_n_4 ),
        .O(p_0_in__0[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[24]_i_3 
       (.I0(\FPScounter_reg_n_0_[24] ),
        .O(\FPScounter[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[24]_i_4 
       (.I0(\FPScounter_reg_n_0_[23] ),
        .O(\FPScounter[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[24]_i_5 
       (.I0(\FPScounter_reg_n_0_[22] ),
        .O(\FPScounter[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[24]_i_6 
       (.I0(\FPScounter_reg_n_0_[21] ),
        .O(\FPScounter[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[25]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [25]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[28]_i_2_n_7 ),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[26]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [26]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[28]_i_2_n_6 ),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[27]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [27]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[28]_i_2_n_5 ),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[28]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [28]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[28]_i_2_n_4 ),
        .O(p_0_in__0[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[28]_i_3 
       (.I0(\FPScounter_reg_n_0_[28] ),
        .O(\FPScounter[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[28]_i_4 
       (.I0(\FPScounter_reg_n_0_[27] ),
        .O(\FPScounter[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[28]_i_5 
       (.I0(\FPScounter_reg_n_0_[26] ),
        .O(\FPScounter[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[28]_i_6 
       (.I0(\FPScounter_reg_n_0_[25] ),
        .O(\FPScounter[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[29]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [29]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[32]_i_2_n_7 ),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[2]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [2]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[4]_i_2_n_6 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[30]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [30]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[32]_i_2_n_6 ),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[31]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [31]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[32]_i_2_n_5 ),
        .O(p_0_in__0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \FPScounter[31]_i_2 
       (.I0(\slv_reg56_reg[16] [6]),
        .I1(\slv_reg56_reg[16] [4]),
        .O(starttrigger15_out));
  LUT6 #(
    .INIT(64'h0000007000700070)) 
    \FPScounter[32]_i_1 
       (.I0(ext_trigger_deb),
        .I1(\slv_reg56_reg[16] [5]),
        .I2(\FPScounter_reg[32]_i_2_n_4 ),
        .I3(p_0_in1_in),
        .I4(\slv_reg56_reg[16] [4]),
        .I5(\slv_reg56_reg[16] [6]),
        .O(\FPScounter[32]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[32]_i_3 
       (.I0(p_0_in1_in),
        .O(\FPScounter[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[32]_i_4 
       (.I0(\FPScounter_reg_n_0_[31] ),
        .O(\FPScounter[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[32]_i_5 
       (.I0(\FPScounter_reg_n_0_[30] ),
        .O(\FPScounter[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[32]_i_6 
       (.I0(\FPScounter_reg_n_0_[29] ),
        .O(\FPScounter[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[3]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [3]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[4]_i_2_n_5 ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[4]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [4]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[4]_i_2_n_4 ),
        .O(p_0_in__0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[4]_i_3 
       (.I0(\FPScounter_reg_n_0_[4] ),
        .O(\FPScounter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[4]_i_4 
       (.I0(\FPScounter_reg_n_0_[3] ),
        .O(\FPScounter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[4]_i_5 
       (.I0(\FPScounter_reg_n_0_[2] ),
        .O(\FPScounter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[4]_i_6 
       (.I0(\FPScounter_reg_n_0_[1] ),
        .O(\FPScounter[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[5]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [5]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[8]_i_2_n_7 ),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[6]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [6]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[8]_i_2_n_6 ),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[7]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [7]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[8]_i_2_n_5 ),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[8]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [8]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[8]_i_2_n_4 ),
        .O(p_0_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[8]_i_3 
       (.I0(\FPScounter_reg_n_0_[8] ),
        .O(\FPScounter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[8]_i_4 
       (.I0(\FPScounter_reg_n_0_[7] ),
        .O(\FPScounter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[8]_i_5 
       (.I0(\FPScounter_reg_n_0_[6] ),
        .O(\FPScounter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FPScounter[8]_i_6 
       (.I0(\FPScounter_reg_n_0_[5] ),
        .O(\FPScounter[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF15FF00EA00)) 
    \FPScounter[9]_i_1 
       (.I0(starttrigger15_out),
        .I1(ext_trigger_deb),
        .I2(\slv_reg56_reg[16] [5]),
        .I3(\slv_reg57_reg[31] [9]),
        .I4(p_0_in1_in),
        .I5(\FPScounter_reg[12]_i_2_n_7 ),
        .O(p_0_in__0[9]));
  FDPE \FPScounter_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[0] ));
  FDPE \FPScounter_reg[10] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[10] ));
  FDPE \FPScounter_reg[11] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[11] ));
  FDPE \FPScounter_reg[12] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[12] ));
  CARRY4 \FPScounter_reg[12]_i_2 
       (.CI(\FPScounter_reg[8]_i_2_n_0 ),
        .CO({\FPScounter_reg[12]_i_2_n_0 ,\FPScounter_reg[12]_i_2_n_1 ,\FPScounter_reg[12]_i_2_n_2 ,\FPScounter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FPScounter_reg_n_0_[12] ,\FPScounter_reg_n_0_[11] ,\FPScounter_reg_n_0_[10] ,\FPScounter_reg_n_0_[9] }),
        .O({\FPScounter_reg[12]_i_2_n_4 ,\FPScounter_reg[12]_i_2_n_5 ,\FPScounter_reg[12]_i_2_n_6 ,\FPScounter_reg[12]_i_2_n_7 }),
        .S({\FPScounter[12]_i_3_n_0 ,\FPScounter[12]_i_4_n_0 ,\FPScounter[12]_i_5_n_0 ,\FPScounter[12]_i_6_n_0 }));
  FDPE \FPScounter_reg[13] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[13] ));
  FDPE \FPScounter_reg[14] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[14] ));
  FDPE \FPScounter_reg[15] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[15] ));
  FDPE \FPScounter_reg[16] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[16] ));
  CARRY4 \FPScounter_reg[16]_i_2 
       (.CI(\FPScounter_reg[12]_i_2_n_0 ),
        .CO({\FPScounter_reg[16]_i_2_n_0 ,\FPScounter_reg[16]_i_2_n_1 ,\FPScounter_reg[16]_i_2_n_2 ,\FPScounter_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FPScounter_reg_n_0_[16] ,\FPScounter_reg_n_0_[15] ,\FPScounter_reg_n_0_[14] ,\FPScounter_reg_n_0_[13] }),
        .O({\FPScounter_reg[16]_i_2_n_4 ,\FPScounter_reg[16]_i_2_n_5 ,\FPScounter_reg[16]_i_2_n_6 ,\FPScounter_reg[16]_i_2_n_7 }),
        .S({\FPScounter[16]_i_3_n_0 ,\FPScounter[16]_i_4_n_0 ,\FPScounter[16]_i_5_n_0 ,\FPScounter[16]_i_6_n_0 }));
  FDPE \FPScounter_reg[17] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[17] ));
  FDPE \FPScounter_reg[18] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[18] ));
  FDPE \FPScounter_reg[19] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[19] ));
  FDPE \FPScounter_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[1] ));
  FDPE \FPScounter_reg[20] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[20] ));
  CARRY4 \FPScounter_reg[20]_i_2 
       (.CI(\FPScounter_reg[16]_i_2_n_0 ),
        .CO({\FPScounter_reg[20]_i_2_n_0 ,\FPScounter_reg[20]_i_2_n_1 ,\FPScounter_reg[20]_i_2_n_2 ,\FPScounter_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FPScounter_reg_n_0_[20] ,\FPScounter_reg_n_0_[19] ,\FPScounter_reg_n_0_[18] ,\FPScounter_reg_n_0_[17] }),
        .O({\FPScounter_reg[20]_i_2_n_4 ,\FPScounter_reg[20]_i_2_n_5 ,\FPScounter_reg[20]_i_2_n_6 ,\FPScounter_reg[20]_i_2_n_7 }),
        .S({\FPScounter[20]_i_3_n_0 ,\FPScounter[20]_i_4_n_0 ,\FPScounter[20]_i_5_n_0 ,\FPScounter[20]_i_6_n_0 }));
  FDPE \FPScounter_reg[21] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[21] ));
  FDPE \FPScounter_reg[22] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[22] ));
  FDPE \FPScounter_reg[23] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[23] ));
  FDPE \FPScounter_reg[24] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[24] ));
  CARRY4 \FPScounter_reg[24]_i_2 
       (.CI(\FPScounter_reg[20]_i_2_n_0 ),
        .CO({\FPScounter_reg[24]_i_2_n_0 ,\FPScounter_reg[24]_i_2_n_1 ,\FPScounter_reg[24]_i_2_n_2 ,\FPScounter_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FPScounter_reg_n_0_[24] ,\FPScounter_reg_n_0_[23] ,\FPScounter_reg_n_0_[22] ,\FPScounter_reg_n_0_[21] }),
        .O({\FPScounter_reg[24]_i_2_n_4 ,\FPScounter_reg[24]_i_2_n_5 ,\FPScounter_reg[24]_i_2_n_6 ,\FPScounter_reg[24]_i_2_n_7 }),
        .S({\FPScounter[24]_i_3_n_0 ,\FPScounter[24]_i_4_n_0 ,\FPScounter[24]_i_5_n_0 ,\FPScounter[24]_i_6_n_0 }));
  FDPE \FPScounter_reg[25] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[25] ));
  FDPE \FPScounter_reg[26] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[26] ));
  FDPE \FPScounter_reg[27] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[27] ));
  FDPE \FPScounter_reg[28] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[28] ));
  CARRY4 \FPScounter_reg[28]_i_2 
       (.CI(\FPScounter_reg[24]_i_2_n_0 ),
        .CO({\FPScounter_reg[28]_i_2_n_0 ,\FPScounter_reg[28]_i_2_n_1 ,\FPScounter_reg[28]_i_2_n_2 ,\FPScounter_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FPScounter_reg_n_0_[28] ,\FPScounter_reg_n_0_[27] ,\FPScounter_reg_n_0_[26] ,\FPScounter_reg_n_0_[25] }),
        .O({\FPScounter_reg[28]_i_2_n_4 ,\FPScounter_reg[28]_i_2_n_5 ,\FPScounter_reg[28]_i_2_n_6 ,\FPScounter_reg[28]_i_2_n_7 }),
        .S({\FPScounter[28]_i_3_n_0 ,\FPScounter[28]_i_4_n_0 ,\FPScounter[28]_i_5_n_0 ,\FPScounter[28]_i_6_n_0 }));
  FDPE \FPScounter_reg[29] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[29] ));
  FDPE \FPScounter_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[2] ));
  FDPE \FPScounter_reg[30] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[30] ));
  FDPE \FPScounter_reg[31] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[31] ));
  FDPE \FPScounter_reg[32] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(\FPScounter[32]_i_1_n_0 ),
        .PRE(Q),
        .Q(p_0_in1_in));
  CARRY4 \FPScounter_reg[32]_i_2 
       (.CI(\FPScounter_reg[28]_i_2_n_0 ),
        .CO({\NLW_FPScounter_reg[32]_i_2_CO_UNCONNECTED [3],\FPScounter_reg[32]_i_2_n_1 ,\FPScounter_reg[32]_i_2_n_2 ,\FPScounter_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\FPScounter_reg_n_0_[31] ,\FPScounter_reg_n_0_[30] ,\FPScounter_reg_n_0_[29] }),
        .O({\FPScounter_reg[32]_i_2_n_4 ,\FPScounter_reg[32]_i_2_n_5 ,\FPScounter_reg[32]_i_2_n_6 ,\FPScounter_reg[32]_i_2_n_7 }),
        .S({\FPScounter[32]_i_3_n_0 ,\FPScounter[32]_i_4_n_0 ,\FPScounter[32]_i_5_n_0 ,\FPScounter[32]_i_6_n_0 }));
  FDPE \FPScounter_reg[3] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[3] ));
  FDPE \FPScounter_reg[4] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[4] ));
  CARRY4 \FPScounter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\FPScounter_reg[4]_i_2_n_0 ,\FPScounter_reg[4]_i_2_n_1 ,\FPScounter_reg[4]_i_2_n_2 ,\FPScounter_reg[4]_i_2_n_3 }),
        .CYINIT(\FPScounter_reg_n_0_[0] ),
        .DI({\FPScounter_reg_n_0_[4] ,\FPScounter_reg_n_0_[3] ,\FPScounter_reg_n_0_[2] ,\FPScounter_reg_n_0_[1] }),
        .O({\FPScounter_reg[4]_i_2_n_4 ,\FPScounter_reg[4]_i_2_n_5 ,\FPScounter_reg[4]_i_2_n_6 ,\FPScounter_reg[4]_i_2_n_7 }),
        .S({\FPScounter[4]_i_3_n_0 ,\FPScounter[4]_i_4_n_0 ,\FPScounter[4]_i_5_n_0 ,\FPScounter[4]_i_6_n_0 }));
  FDPE \FPScounter_reg[5] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[5] ));
  FDPE \FPScounter_reg[6] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[6] ));
  FDPE \FPScounter_reg[7] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[7] ));
  FDPE \FPScounter_reg[8] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[8] ));
  CARRY4 \FPScounter_reg[8]_i_2 
       (.CI(\FPScounter_reg[4]_i_2_n_0 ),
        .CO({\FPScounter_reg[8]_i_2_n_0 ,\FPScounter_reg[8]_i_2_n_1 ,\FPScounter_reg[8]_i_2_n_2 ,\FPScounter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FPScounter_reg_n_0_[8] ,\FPScounter_reg_n_0_[7] ,\FPScounter_reg_n_0_[6] ,\FPScounter_reg_n_0_[5] }),
        .O({\FPScounter_reg[8]_i_2_n_4 ,\FPScounter_reg[8]_i_2_n_5 ,\FPScounter_reg[8]_i_2_n_6 ,\FPScounter_reg[8]_i_2_n_7 }),
        .S({\FPScounter[8]_i_3_n_0 ,\FPScounter[8]_i_4_n_0 ,\FPScounter[8]_i_5_n_0 ,\FPScounter[8]_i_6_n_0 }));
  FDPE \FPScounter_reg[9] 
       (.C(vita_clk),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .PRE(Q),
        .Q(\FPScounter_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_TriggerState[0]_i_1 
       (.I0(\FSM_sequential_TriggerState[0]_i_2_n_0 ),
        .I1(\FSM_sequential_TriggerState[2]_i_2_n_0 ),
        .I2(TriggerState[0]),
        .O(\FSM_sequential_TriggerState[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000030BB)) 
    \FSM_sequential_TriggerState[0]_i_2 
       (.I0(\slv_reg56_reg[16] [2]),
        .I1(TriggerState[2]),
        .I2(\slv_reg56_reg[16] [1]),
        .I3(TriggerState[1]),
        .I4(TriggerState[0]),
        .O(\FSM_sequential_TriggerState[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F40FFFF0F400000)) 
    \FSM_sequential_TriggerState[1]_i_1 
       (.I0(TriggerState[2]),
        .I1(\slv_reg56_reg[16] [1]),
        .I2(TriggerState[1]),
        .I3(TriggerState[0]),
        .I4(\FSM_sequential_TriggerState[2]_i_2_n_0 ),
        .I5(TriggerState[1]),
        .O(\FSM_sequential_TriggerState[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30C8FFFF30C80000)) 
    \FSM_sequential_TriggerState[2]_i_1 
       (.I0(\slv_reg56_reg[16] [2]),
        .I1(TriggerState[2]),
        .I2(TriggerState[0]),
        .I3(TriggerState[1]),
        .I4(\FSM_sequential_TriggerState[2]_i_2_n_0 ),
        .I5(TriggerState[2]),
        .O(\FSM_sequential_TriggerState[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0F0E0F0E0)) 
    \FSM_sequential_TriggerState[2]_i_2 
       (.I0(TriggerState[2]),
        .I1(TriggerState[1]),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(starttrigger_reg_n_0),
        .I5(\slv_reg56_reg[16] [0]),
        .O(\FSM_sequential_TriggerState[2]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_TriggerState_reg[0] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\FSM_sequential_TriggerState[0]_i_1_n_0 ),
        .Q(TriggerState[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_TriggerState_reg[1] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\FSM_sequential_TriggerState[1]_i_1_n_0 ),
        .Q(TriggerState[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_TriggerState_reg[2] 
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\FSM_sequential_TriggerState[2]_i_1_n_0 ),
        .Q(TriggerState[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[0]_i_1 
       (.I0(\TriggerCntr[0]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[0]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[0]_i_4_n_0 ),
        .O(\TriggerCntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4540EFEA0000FFFF)) 
    \TriggerCntr[0]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [0]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [0]),
        .I4(\TriggerCntr_reg_n_0_[0] ),
        .I5(p_0_in),
        .O(\TriggerCntr[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \TriggerCntr[0]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [0]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [0]),
        .I3(\TriggerCntr_reg_n_0_[0] ),
        .I4(p_0_in),
        .O(\TriggerCntr[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA3FFA300)) 
    \TriggerCntr[0]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [0]),
        .I1(\TriggerCntr_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [0]),
        .O(\TriggerCntr[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[10]_i_1 
       (.I0(\TriggerCntr[10]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[10]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[10]_i_4_n_0 ),
        .O(\TriggerCntr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[10]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [10]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [10]),
        .I4(\TriggerCntr_reg[12]_i_5_n_6 ),
        .I5(p_0_in),
        .O(\TriggerCntr[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[10]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [10]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [10]),
        .I3(\TriggerCntr_reg[12]_i_5_n_6 ),
        .I4(p_0_in),
        .O(\TriggerCntr[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[10]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [10]),
        .I1(\TriggerCntr_reg[12]_i_5_n_6 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [10]),
        .O(\TriggerCntr[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[11]_i_1 
       (.I0(\TriggerCntr[11]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[11]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[11]_i_4_n_0 ),
        .O(\TriggerCntr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[11]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [11]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [11]),
        .I4(\TriggerCntr_reg[12]_i_5_n_5 ),
        .I5(p_0_in),
        .O(\TriggerCntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[11]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [11]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [11]),
        .I3(\TriggerCntr_reg[12]_i_5_n_5 ),
        .I4(p_0_in),
        .O(\TriggerCntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[11]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [11]),
        .I1(\TriggerCntr_reg[12]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [11]),
        .O(\TriggerCntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[12]_i_1 
       (.I0(\TriggerCntr[12]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[12]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[12]_i_4_n_0 ),
        .O(\TriggerCntr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[12]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [12]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [12]),
        .I4(\TriggerCntr_reg[12]_i_5_n_4 ),
        .I5(p_0_in),
        .O(\TriggerCntr[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[12]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [12]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [12]),
        .I3(\TriggerCntr_reg[12]_i_5_n_4 ),
        .I4(p_0_in),
        .O(\TriggerCntr[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[12]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [12]),
        .I1(\TriggerCntr_reg[12]_i_5_n_4 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [12]),
        .O(\TriggerCntr[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[12]_i_6 
       (.I0(\TriggerCntr_reg_n_0_[12] ),
        .O(\TriggerCntr[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[12]_i_7 
       (.I0(\TriggerCntr_reg_n_0_[11] ),
        .O(\TriggerCntr[12]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[12]_i_8 
       (.I0(\TriggerCntr_reg_n_0_[10] ),
        .O(\TriggerCntr[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[12]_i_9 
       (.I0(\TriggerCntr_reg_n_0_[9] ),
        .O(\TriggerCntr[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[13]_i_1 
       (.I0(\TriggerCntr[13]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[13]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[13]_i_4_n_0 ),
        .O(\TriggerCntr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[13]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [13]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [13]),
        .I4(\TriggerCntr_reg[16]_i_5_n_7 ),
        .I5(p_0_in),
        .O(\TriggerCntr[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[13]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [13]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [13]),
        .I3(\TriggerCntr_reg[16]_i_5_n_7 ),
        .I4(p_0_in),
        .O(\TriggerCntr[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[13]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [13]),
        .I1(\TriggerCntr_reg[16]_i_5_n_7 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [13]),
        .O(\TriggerCntr[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[14]_i_1 
       (.I0(\TriggerCntr[14]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[14]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[14]_i_4_n_0 ),
        .O(\TriggerCntr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[14]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [14]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [14]),
        .I4(\TriggerCntr_reg[16]_i_5_n_6 ),
        .I5(p_0_in),
        .O(\TriggerCntr[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[14]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [14]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [14]),
        .I3(\TriggerCntr_reg[16]_i_5_n_6 ),
        .I4(p_0_in),
        .O(\TriggerCntr[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[14]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [14]),
        .I1(\TriggerCntr_reg[16]_i_5_n_6 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [14]),
        .O(\TriggerCntr[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[15]_i_1 
       (.I0(\TriggerCntr[15]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[15]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[15]_i_4_n_0 ),
        .O(\TriggerCntr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[15]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [15]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [15]),
        .I4(\TriggerCntr_reg[16]_i_5_n_5 ),
        .I5(p_0_in),
        .O(\TriggerCntr[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[15]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [15]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [15]),
        .I3(\TriggerCntr_reg[16]_i_5_n_5 ),
        .I4(p_0_in),
        .O(\TriggerCntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[15]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [15]),
        .I1(\TriggerCntr_reg[16]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [15]),
        .O(\TriggerCntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[16]_i_1 
       (.I0(\TriggerCntr[16]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[16]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[16]_i_4_n_0 ),
        .O(\TriggerCntr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[16]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [16]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [16]),
        .I4(\TriggerCntr_reg[16]_i_5_n_4 ),
        .I5(p_0_in),
        .O(\TriggerCntr[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[16]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [16]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [16]),
        .I3(\TriggerCntr_reg[16]_i_5_n_4 ),
        .I4(p_0_in),
        .O(\TriggerCntr[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[16]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [16]),
        .I1(\TriggerCntr_reg[16]_i_5_n_4 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [16]),
        .O(\TriggerCntr[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[16]_i_6 
       (.I0(\TriggerCntr_reg_n_0_[16] ),
        .O(\TriggerCntr[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[16]_i_7 
       (.I0(\TriggerCntr_reg_n_0_[15] ),
        .O(\TriggerCntr[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[16]_i_8 
       (.I0(\TriggerCntr_reg_n_0_[14] ),
        .O(\TriggerCntr[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[16]_i_9 
       (.I0(\TriggerCntr_reg_n_0_[13] ),
        .O(\TriggerCntr[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[17]_i_1 
       (.I0(\TriggerCntr[17]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[17]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[17]_i_4_n_0 ),
        .O(\TriggerCntr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[17]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [17]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [17]),
        .I4(\TriggerCntr_reg[20]_i_5_n_7 ),
        .I5(p_0_in),
        .O(\TriggerCntr[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[17]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [17]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [17]),
        .I3(\TriggerCntr_reg[20]_i_5_n_7 ),
        .I4(p_0_in),
        .O(\TriggerCntr[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[17]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [17]),
        .I1(\TriggerCntr_reg[20]_i_5_n_7 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [17]),
        .O(\TriggerCntr[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[18]_i_1 
       (.I0(\TriggerCntr[18]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[18]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[18]_i_4_n_0 ),
        .O(\TriggerCntr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[18]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [18]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [18]),
        .I4(\TriggerCntr_reg[20]_i_5_n_6 ),
        .I5(p_0_in),
        .O(\TriggerCntr[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[18]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [18]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [18]),
        .I3(\TriggerCntr_reg[20]_i_5_n_6 ),
        .I4(p_0_in),
        .O(\TriggerCntr[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[18]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [18]),
        .I1(\TriggerCntr_reg[20]_i_5_n_6 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [18]),
        .O(\TriggerCntr[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[19]_i_1 
       (.I0(\TriggerCntr[19]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[19]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[19]_i_4_n_0 ),
        .O(\TriggerCntr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[19]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [19]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [19]),
        .I4(\TriggerCntr_reg[20]_i_5_n_5 ),
        .I5(p_0_in),
        .O(\TriggerCntr[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[19]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [19]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [19]),
        .I3(\TriggerCntr_reg[20]_i_5_n_5 ),
        .I4(p_0_in),
        .O(\TriggerCntr[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[19]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [19]),
        .I1(\TriggerCntr_reg[20]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [19]),
        .O(\TriggerCntr[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[1]_i_1 
       (.I0(\TriggerCntr[1]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[1]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[1]_i_4_n_0 ),
        .O(\TriggerCntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[1]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [1]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [1]),
        .I4(\TriggerCntr_reg[4]_i_5_n_7 ),
        .I5(p_0_in),
        .O(\TriggerCntr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[1]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [1]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [1]),
        .I3(\TriggerCntr_reg[4]_i_5_n_7 ),
        .I4(p_0_in),
        .O(\TriggerCntr[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[1]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [1]),
        .I1(\TriggerCntr_reg[4]_i_5_n_7 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [1]),
        .O(\TriggerCntr[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[20]_i_1 
       (.I0(\TriggerCntr[20]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[20]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[20]_i_4_n_0 ),
        .O(\TriggerCntr[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[20]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [20]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [20]),
        .I4(\TriggerCntr_reg[20]_i_5_n_4 ),
        .I5(p_0_in),
        .O(\TriggerCntr[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[20]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [20]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [20]),
        .I3(\TriggerCntr_reg[20]_i_5_n_4 ),
        .I4(p_0_in),
        .O(\TriggerCntr[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[20]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [20]),
        .I1(\TriggerCntr_reg[20]_i_5_n_4 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [20]),
        .O(\TriggerCntr[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[20]_i_6 
       (.I0(\TriggerCntr_reg_n_0_[20] ),
        .O(\TriggerCntr[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[20]_i_7 
       (.I0(\TriggerCntr_reg_n_0_[19] ),
        .O(\TriggerCntr[20]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[20]_i_8 
       (.I0(\TriggerCntr_reg_n_0_[18] ),
        .O(\TriggerCntr[20]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[20]_i_9 
       (.I0(\TriggerCntr_reg_n_0_[17] ),
        .O(\TriggerCntr[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[21]_i_1 
       (.I0(\TriggerCntr[21]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[21]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[21]_i_4_n_0 ),
        .O(\TriggerCntr[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[21]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [21]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [21]),
        .I4(\TriggerCntr_reg[24]_i_5_n_7 ),
        .I5(p_0_in),
        .O(\TriggerCntr[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[21]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [21]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [21]),
        .I3(\TriggerCntr_reg[24]_i_5_n_7 ),
        .I4(p_0_in),
        .O(\TriggerCntr[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[21]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [21]),
        .I1(\TriggerCntr_reg[24]_i_5_n_7 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [21]),
        .O(\TriggerCntr[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[22]_i_1 
       (.I0(\TriggerCntr[22]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[22]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[22]_i_4_n_0 ),
        .O(\TriggerCntr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[22]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [22]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [22]),
        .I4(\TriggerCntr_reg[24]_i_5_n_6 ),
        .I5(p_0_in),
        .O(\TriggerCntr[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[22]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [22]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [22]),
        .I3(\TriggerCntr_reg[24]_i_5_n_6 ),
        .I4(p_0_in),
        .O(\TriggerCntr[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[22]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [22]),
        .I1(\TriggerCntr_reg[24]_i_5_n_6 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [22]),
        .O(\TriggerCntr[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[23]_i_1 
       (.I0(\TriggerCntr[23]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[23]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[23]_i_4_n_0 ),
        .O(\TriggerCntr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[23]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [23]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [23]),
        .I4(\TriggerCntr_reg[24]_i_5_n_5 ),
        .I5(p_0_in),
        .O(\TriggerCntr[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[23]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [23]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [23]),
        .I3(\TriggerCntr_reg[24]_i_5_n_5 ),
        .I4(p_0_in),
        .O(\TriggerCntr[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[23]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [23]),
        .I1(\TriggerCntr_reg[24]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [23]),
        .O(\TriggerCntr[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[24]_i_1 
       (.I0(\TriggerCntr[24]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[24]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[24]_i_4_n_0 ),
        .O(\TriggerCntr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[24]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [24]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [24]),
        .I4(\TriggerCntr_reg[24]_i_5_n_4 ),
        .I5(p_0_in),
        .O(\TriggerCntr[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[24]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [24]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [24]),
        .I3(\TriggerCntr_reg[24]_i_5_n_4 ),
        .I4(p_0_in),
        .O(\TriggerCntr[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[24]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [24]),
        .I1(\TriggerCntr_reg[24]_i_5_n_4 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [24]),
        .O(\TriggerCntr[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[24]_i_6 
       (.I0(\TriggerCntr_reg_n_0_[24] ),
        .O(\TriggerCntr[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[24]_i_7 
       (.I0(\TriggerCntr_reg_n_0_[23] ),
        .O(\TriggerCntr[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[24]_i_8 
       (.I0(\TriggerCntr_reg_n_0_[22] ),
        .O(\TriggerCntr[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[24]_i_9 
       (.I0(\TriggerCntr_reg_n_0_[21] ),
        .O(\TriggerCntr[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[25]_i_1 
       (.I0(\TriggerCntr[25]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[25]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[25]_i_4_n_0 ),
        .O(\TriggerCntr[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[25]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [25]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [25]),
        .I4(\TriggerCntr_reg[32]_i_5_n_7 ),
        .I5(p_0_in),
        .O(\TriggerCntr[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[25]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [25]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [25]),
        .I3(\TriggerCntr_reg[32]_i_5_n_7 ),
        .I4(p_0_in),
        .O(\TriggerCntr[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[25]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [25]),
        .I1(\TriggerCntr_reg[32]_i_5_n_7 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [25]),
        .O(\TriggerCntr[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[26]_i_1 
       (.I0(\TriggerCntr[26]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[26]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[26]_i_4_n_0 ),
        .O(\TriggerCntr[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[26]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [26]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [26]),
        .I4(\TriggerCntr_reg[32]_i_5_n_6 ),
        .I5(p_0_in),
        .O(\TriggerCntr[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[26]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [26]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [26]),
        .I3(\TriggerCntr_reg[32]_i_5_n_6 ),
        .I4(p_0_in),
        .O(\TriggerCntr[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[26]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [26]),
        .I1(\TriggerCntr_reg[32]_i_5_n_6 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [26]),
        .O(\TriggerCntr[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[27]_i_1 
       (.I0(\TriggerCntr[27]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[27]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[27]_i_4_n_0 ),
        .O(\TriggerCntr[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[27]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [27]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [27]),
        .I4(\TriggerCntr_reg[32]_i_5_n_5 ),
        .I5(p_0_in),
        .O(\TriggerCntr[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[27]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [27]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [27]),
        .I3(\TriggerCntr_reg[32]_i_5_n_5 ),
        .I4(p_0_in),
        .O(\TriggerCntr[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[27]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [27]),
        .I1(\TriggerCntr_reg[32]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [27]),
        .O(\TriggerCntr[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[28]_i_1 
       (.I0(\TriggerCntr[28]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[28]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[28]_i_4_n_0 ),
        .O(\TriggerCntr[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[28]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [28]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [28]),
        .I4(\TriggerCntr_reg[32]_i_5_n_4 ),
        .I5(p_0_in),
        .O(\TriggerCntr[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[28]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [28]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [28]),
        .I3(\TriggerCntr_reg[32]_i_5_n_4 ),
        .I4(p_0_in),
        .O(\TriggerCntr[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[28]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [28]),
        .I1(\TriggerCntr_reg[32]_i_5_n_4 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [28]),
        .O(\TriggerCntr[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[29]_i_1 
       (.I0(\TriggerCntr[29]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[29]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[29]_i_4_n_0 ),
        .O(\TriggerCntr[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[29]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [29]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [29]),
        .I4(\TriggerCntr_reg[32]_i_4_n_7 ),
        .I5(p_0_in),
        .O(\TriggerCntr[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[29]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [29]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [29]),
        .I3(\TriggerCntr_reg[32]_i_4_n_7 ),
        .I4(p_0_in),
        .O(\TriggerCntr[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[29]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [29]),
        .I1(\TriggerCntr_reg[32]_i_4_n_7 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [29]),
        .O(\TriggerCntr[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[2]_i_1 
       (.I0(\TriggerCntr[2]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[2]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[2]_i_4_n_0 ),
        .O(\TriggerCntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[2]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [2]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [2]),
        .I4(\TriggerCntr_reg[4]_i_5_n_6 ),
        .I5(p_0_in),
        .O(\TriggerCntr[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[2]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [2]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [2]),
        .I3(\TriggerCntr_reg[4]_i_5_n_6 ),
        .I4(p_0_in),
        .O(\TriggerCntr[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[2]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [2]),
        .I1(\TriggerCntr_reg[4]_i_5_n_6 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [2]),
        .O(\TriggerCntr[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[30]_i_1 
       (.I0(\TriggerCntr[30]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[30]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[30]_i_4_n_0 ),
        .O(\TriggerCntr[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[30]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [30]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [30]),
        .I4(\TriggerCntr_reg[32]_i_4_n_6 ),
        .I5(p_0_in),
        .O(\TriggerCntr[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[30]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [30]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [30]),
        .I3(\TriggerCntr_reg[32]_i_4_n_6 ),
        .I4(p_0_in),
        .O(\TriggerCntr[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[30]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [30]),
        .I1(\TriggerCntr_reg[32]_i_4_n_6 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [30]),
        .O(\TriggerCntr[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[31]_i_1 
       (.I0(\TriggerCntr[31]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[31]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[31]_i_4_n_0 ),
        .O(\TriggerCntr[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[31]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [31]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [31]),
        .I4(\TriggerCntr_reg[32]_i_4_n_5 ),
        .I5(p_0_in),
        .O(\TriggerCntr[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[31]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [31]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [31]),
        .I3(\TriggerCntr_reg[32]_i_4_n_5 ),
        .I4(p_0_in),
        .O(\TriggerCntr[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[31]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [31]),
        .I1(\TriggerCntr_reg[32]_i_4_n_5 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [31]),
        .O(\TriggerCntr[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7773FFFF77730000)) 
    \TriggerCntr[32]_i_1 
       (.I0(TriggerState[1]),
        .I1(p_0_in),
        .I2(\slv_reg56_reg[16] [2]),
        .I3(TriggerState[0]),
        .I4(TriggerState[2]),
        .I5(\TriggerCntr[32]_i_3_n_0 ),
        .O(TriggerCntr));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[32]_i_10 
       (.I0(\TriggerCntr_reg_n_0_[28] ),
        .O(\TriggerCntr[32]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[32]_i_11 
       (.I0(\TriggerCntr_reg_n_0_[27] ),
        .O(\TriggerCntr[32]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[32]_i_12 
       (.I0(\TriggerCntr_reg_n_0_[26] ),
        .O(\TriggerCntr[32]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[32]_i_13 
       (.I0(\TriggerCntr_reg_n_0_[25] ),
        .O(\TriggerCntr[32]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8F008E00)) 
    \TriggerCntr[32]_i_2 
       (.I0(TriggerState[2]),
        .I1(TriggerState[1]),
        .I2(p_0_in),
        .I3(\TriggerCntr_reg[32]_i_4_n_4 ),
        .I4(TriggerState[0]),
        .O(\TriggerCntr[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFD0D0D0)) 
    \TriggerCntr[32]_i_3 
       (.I0(p_0_in),
        .I1(\slv_reg56_reg[16] [1]),
        .I2(TriggerState[1]),
        .I3(\slv_reg56_reg[16] [0]),
        .I4(starttrigger_reg_n_0),
        .I5(TriggerState[0]),
        .O(\TriggerCntr[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[32]_i_6 
       (.I0(p_0_in),
        .O(\TriggerCntr[32]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[32]_i_7 
       (.I0(\TriggerCntr_reg_n_0_[31] ),
        .O(\TriggerCntr[32]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[32]_i_8 
       (.I0(\TriggerCntr_reg_n_0_[30] ),
        .O(\TriggerCntr[32]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[32]_i_9 
       (.I0(\TriggerCntr_reg_n_0_[29] ),
        .O(\TriggerCntr[32]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[3]_i_1 
       (.I0(\TriggerCntr[3]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[3]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[3]_i_4_n_0 ),
        .O(\TriggerCntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[3]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [3]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [3]),
        .I4(\TriggerCntr_reg[4]_i_5_n_5 ),
        .I5(p_0_in),
        .O(\TriggerCntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[3]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [3]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [3]),
        .I3(\TriggerCntr_reg[4]_i_5_n_5 ),
        .I4(p_0_in),
        .O(\TriggerCntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[3]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [3]),
        .I1(\TriggerCntr_reg[4]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [3]),
        .O(\TriggerCntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[4]_i_1 
       (.I0(\TriggerCntr[4]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[4]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[4]_i_4_n_0 ),
        .O(\TriggerCntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[4]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [4]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [4]),
        .I4(\TriggerCntr_reg[4]_i_5_n_4 ),
        .I5(p_0_in),
        .O(\TriggerCntr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[4]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [4]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [4]),
        .I3(\TriggerCntr_reg[4]_i_5_n_4 ),
        .I4(p_0_in),
        .O(\TriggerCntr[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[4]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [4]),
        .I1(\TriggerCntr_reg[4]_i_5_n_4 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [4]),
        .O(\TriggerCntr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[4]_i_6 
       (.I0(\TriggerCntr_reg_n_0_[4] ),
        .O(\TriggerCntr[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[4]_i_7 
       (.I0(\TriggerCntr_reg_n_0_[3] ),
        .O(\TriggerCntr[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[4]_i_8 
       (.I0(\TriggerCntr_reg_n_0_[2] ),
        .O(\TriggerCntr[4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[4]_i_9 
       (.I0(\TriggerCntr_reg_n_0_[1] ),
        .O(\TriggerCntr[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[5]_i_1 
       (.I0(\TriggerCntr[5]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[5]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[5]_i_4_n_0 ),
        .O(\TriggerCntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[5]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [5]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [5]),
        .I4(\TriggerCntr_reg[8]_i_5_n_7 ),
        .I5(p_0_in),
        .O(\TriggerCntr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[5]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [5]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [5]),
        .I3(\TriggerCntr_reg[8]_i_5_n_7 ),
        .I4(p_0_in),
        .O(\TriggerCntr[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[5]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [5]),
        .I1(\TriggerCntr_reg[8]_i_5_n_7 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [5]),
        .O(\TriggerCntr[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[6]_i_1 
       (.I0(\TriggerCntr[6]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[6]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[6]_i_4_n_0 ),
        .O(\TriggerCntr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[6]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [6]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [6]),
        .I4(\TriggerCntr_reg[8]_i_5_n_6 ),
        .I5(p_0_in),
        .O(\TriggerCntr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[6]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [6]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [6]),
        .I3(\TriggerCntr_reg[8]_i_5_n_6 ),
        .I4(p_0_in),
        .O(\TriggerCntr[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[6]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [6]),
        .I1(\TriggerCntr_reg[8]_i_5_n_6 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [6]),
        .O(\TriggerCntr[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[7]_i_1 
       (.I0(\TriggerCntr[7]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[7]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[7]_i_4_n_0 ),
        .O(\TriggerCntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[7]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [7]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [7]),
        .I4(\TriggerCntr_reg[8]_i_5_n_5 ),
        .I5(p_0_in),
        .O(\TriggerCntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[7]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [7]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [7]),
        .I3(\TriggerCntr_reg[8]_i_5_n_5 ),
        .I4(p_0_in),
        .O(\TriggerCntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[7]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [7]),
        .I1(\TriggerCntr_reg[8]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [7]),
        .O(\TriggerCntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[8]_i_1 
       (.I0(\TriggerCntr[8]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[8]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[8]_i_4_n_0 ),
        .O(\TriggerCntr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[8]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [8]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [8]),
        .I4(\TriggerCntr_reg[8]_i_5_n_4 ),
        .I5(p_0_in),
        .O(\TriggerCntr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[8]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [8]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [8]),
        .I3(\TriggerCntr_reg[8]_i_5_n_4 ),
        .I4(p_0_in),
        .O(\TriggerCntr[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[8]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [8]),
        .I1(\TriggerCntr_reg[8]_i_5_n_4 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [8]),
        .O(\TriggerCntr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[8]_i_6 
       (.I0(\TriggerCntr_reg_n_0_[8] ),
        .O(\TriggerCntr[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[8]_i_7 
       (.I0(\TriggerCntr_reg_n_0_[7] ),
        .O(\TriggerCntr[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[8]_i_8 
       (.I0(\TriggerCntr_reg_n_0_[6] ),
        .O(\TriggerCntr[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TriggerCntr[8]_i_9 
       (.I0(\TriggerCntr_reg_n_0_[5] ),
        .O(\TriggerCntr[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \TriggerCntr[9]_i_1 
       (.I0(\TriggerCntr[9]_i_2_n_0 ),
        .I1(TriggerState[2]),
        .I2(\TriggerCntr[9]_i_3_n_0 ),
        .I3(TriggerState[1]),
        .I4(\TriggerCntr[9]_i_4_n_0 ),
        .O(\TriggerCntr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4540FFFF0000)) 
    \TriggerCntr[9]_i_2 
       (.I0(TriggerState[1]),
        .I1(\host_triggen_cnt_trigger2low_reg[31] [9]),
        .I2(TriggerState[0]),
        .I3(\host_triggen_cnt_trigger2high_reg[31] [9]),
        .I4(\TriggerCntr_reg[12]_i_5_n_7 ),
        .I5(p_0_in),
        .O(\TriggerCntr[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \TriggerCntr[9]_i_3 
       (.I0(\host_triggen_cnt_trigger1low_reg[31] [9]),
        .I1(TriggerState[0]),
        .I2(\host_triggen_cnt_trigger1high_reg[31] [9]),
        .I3(\TriggerCntr_reg[12]_i_5_n_7 ),
        .I4(p_0_in),
        .O(\TriggerCntr[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \TriggerCntr[9]_i_4 
       (.I0(\host_triggen_cnt_trigger0low_reg[31] [9]),
        .I1(\TriggerCntr_reg[12]_i_5_n_7 ),
        .I2(p_0_in),
        .I3(TriggerState[0]),
        .I4(\host_triggen_cnt_trigger0high_reg[31] [9]),
        .O(\TriggerCntr[9]_i_4_n_0 ));
  FDPE \TriggerCntr_reg[0] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[0]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[0] ));
  FDPE \TriggerCntr_reg[10] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[10]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[10] ));
  FDPE \TriggerCntr_reg[11] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[11]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[11] ));
  FDPE \TriggerCntr_reg[12] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[12]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[12] ));
  CARRY4 \TriggerCntr_reg[12]_i_5 
       (.CI(\TriggerCntr_reg[8]_i_5_n_0 ),
        .CO({\TriggerCntr_reg[12]_i_5_n_0 ,\TriggerCntr_reg[12]_i_5_n_1 ,\TriggerCntr_reg[12]_i_5_n_2 ,\TriggerCntr_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\TriggerCntr_reg_n_0_[12] ,\TriggerCntr_reg_n_0_[11] ,\TriggerCntr_reg_n_0_[10] ,\TriggerCntr_reg_n_0_[9] }),
        .O({\TriggerCntr_reg[12]_i_5_n_4 ,\TriggerCntr_reg[12]_i_5_n_5 ,\TriggerCntr_reg[12]_i_5_n_6 ,\TriggerCntr_reg[12]_i_5_n_7 }),
        .S({\TriggerCntr[12]_i_6_n_0 ,\TriggerCntr[12]_i_7_n_0 ,\TriggerCntr[12]_i_8_n_0 ,\TriggerCntr[12]_i_9_n_0 }));
  FDPE \TriggerCntr_reg[13] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[13]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[13] ));
  FDPE \TriggerCntr_reg[14] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[14]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[14] ));
  FDPE \TriggerCntr_reg[15] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[15]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[15] ));
  FDPE \TriggerCntr_reg[16] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[16]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[16] ));
  CARRY4 \TriggerCntr_reg[16]_i_5 
       (.CI(\TriggerCntr_reg[12]_i_5_n_0 ),
        .CO({\TriggerCntr_reg[16]_i_5_n_0 ,\TriggerCntr_reg[16]_i_5_n_1 ,\TriggerCntr_reg[16]_i_5_n_2 ,\TriggerCntr_reg[16]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\TriggerCntr_reg_n_0_[16] ,\TriggerCntr_reg_n_0_[15] ,\TriggerCntr_reg_n_0_[14] ,\TriggerCntr_reg_n_0_[13] }),
        .O({\TriggerCntr_reg[16]_i_5_n_4 ,\TriggerCntr_reg[16]_i_5_n_5 ,\TriggerCntr_reg[16]_i_5_n_6 ,\TriggerCntr_reg[16]_i_5_n_7 }),
        .S({\TriggerCntr[16]_i_6_n_0 ,\TriggerCntr[16]_i_7_n_0 ,\TriggerCntr[16]_i_8_n_0 ,\TriggerCntr[16]_i_9_n_0 }));
  FDPE \TriggerCntr_reg[17] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[17]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[17] ));
  FDPE \TriggerCntr_reg[18] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[18]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[18] ));
  FDPE \TriggerCntr_reg[19] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[19]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[19] ));
  FDPE \TriggerCntr_reg[1] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[1]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[1] ));
  FDPE \TriggerCntr_reg[20] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[20]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[20] ));
  CARRY4 \TriggerCntr_reg[20]_i_5 
       (.CI(\TriggerCntr_reg[16]_i_5_n_0 ),
        .CO({\TriggerCntr_reg[20]_i_5_n_0 ,\TriggerCntr_reg[20]_i_5_n_1 ,\TriggerCntr_reg[20]_i_5_n_2 ,\TriggerCntr_reg[20]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\TriggerCntr_reg_n_0_[20] ,\TriggerCntr_reg_n_0_[19] ,\TriggerCntr_reg_n_0_[18] ,\TriggerCntr_reg_n_0_[17] }),
        .O({\TriggerCntr_reg[20]_i_5_n_4 ,\TriggerCntr_reg[20]_i_5_n_5 ,\TriggerCntr_reg[20]_i_5_n_6 ,\TriggerCntr_reg[20]_i_5_n_7 }),
        .S({\TriggerCntr[20]_i_6_n_0 ,\TriggerCntr[20]_i_7_n_0 ,\TriggerCntr[20]_i_8_n_0 ,\TriggerCntr[20]_i_9_n_0 }));
  FDPE \TriggerCntr_reg[21] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[21]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[21] ));
  FDPE \TriggerCntr_reg[22] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[22]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[22] ));
  FDPE \TriggerCntr_reg[23] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[23]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[23] ));
  FDPE \TriggerCntr_reg[24] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[24]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[24] ));
  CARRY4 \TriggerCntr_reg[24]_i_5 
       (.CI(\TriggerCntr_reg[20]_i_5_n_0 ),
        .CO({\TriggerCntr_reg[24]_i_5_n_0 ,\TriggerCntr_reg[24]_i_5_n_1 ,\TriggerCntr_reg[24]_i_5_n_2 ,\TriggerCntr_reg[24]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\TriggerCntr_reg_n_0_[24] ,\TriggerCntr_reg_n_0_[23] ,\TriggerCntr_reg_n_0_[22] ,\TriggerCntr_reg_n_0_[21] }),
        .O({\TriggerCntr_reg[24]_i_5_n_4 ,\TriggerCntr_reg[24]_i_5_n_5 ,\TriggerCntr_reg[24]_i_5_n_6 ,\TriggerCntr_reg[24]_i_5_n_7 }),
        .S({\TriggerCntr[24]_i_6_n_0 ,\TriggerCntr[24]_i_7_n_0 ,\TriggerCntr[24]_i_8_n_0 ,\TriggerCntr[24]_i_9_n_0 }));
  FDPE \TriggerCntr_reg[25] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[25]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[25] ));
  FDPE \TriggerCntr_reg[26] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[26]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[26] ));
  FDPE \TriggerCntr_reg[27] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[27]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[27] ));
  FDPE \TriggerCntr_reg[28] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[28]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[28] ));
  FDPE \TriggerCntr_reg[29] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[29]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[29] ));
  FDPE \TriggerCntr_reg[2] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[2]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[2] ));
  FDPE \TriggerCntr_reg[30] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[30]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[30] ));
  FDPE \TriggerCntr_reg[31] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[31]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[31] ));
  FDPE \TriggerCntr_reg[32] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[32]_i_2_n_0 ),
        .PRE(Q),
        .Q(p_0_in));
  CARRY4 \TriggerCntr_reg[32]_i_4 
       (.CI(\TriggerCntr_reg[32]_i_5_n_0 ),
        .CO({\NLW_TriggerCntr_reg[32]_i_4_CO_UNCONNECTED [3],\TriggerCntr_reg[32]_i_4_n_1 ,\TriggerCntr_reg[32]_i_4_n_2 ,\TriggerCntr_reg[32]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\TriggerCntr_reg_n_0_[31] ,\TriggerCntr_reg_n_0_[30] ,\TriggerCntr_reg_n_0_[29] }),
        .O({\TriggerCntr_reg[32]_i_4_n_4 ,\TriggerCntr_reg[32]_i_4_n_5 ,\TriggerCntr_reg[32]_i_4_n_6 ,\TriggerCntr_reg[32]_i_4_n_7 }),
        .S({\TriggerCntr[32]_i_6_n_0 ,\TriggerCntr[32]_i_7_n_0 ,\TriggerCntr[32]_i_8_n_0 ,\TriggerCntr[32]_i_9_n_0 }));
  CARRY4 \TriggerCntr_reg[32]_i_5 
       (.CI(\TriggerCntr_reg[24]_i_5_n_0 ),
        .CO({\TriggerCntr_reg[32]_i_5_n_0 ,\TriggerCntr_reg[32]_i_5_n_1 ,\TriggerCntr_reg[32]_i_5_n_2 ,\TriggerCntr_reg[32]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\TriggerCntr_reg_n_0_[28] ,\TriggerCntr_reg_n_0_[27] ,\TriggerCntr_reg_n_0_[26] ,\TriggerCntr_reg_n_0_[25] }),
        .O({\TriggerCntr_reg[32]_i_5_n_4 ,\TriggerCntr_reg[32]_i_5_n_5 ,\TriggerCntr_reg[32]_i_5_n_6 ,\TriggerCntr_reg[32]_i_5_n_7 }),
        .S({\TriggerCntr[32]_i_10_n_0 ,\TriggerCntr[32]_i_11_n_0 ,\TriggerCntr[32]_i_12_n_0 ,\TriggerCntr[32]_i_13_n_0 }));
  FDPE \TriggerCntr_reg[3] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[3]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[3] ));
  FDPE \TriggerCntr_reg[4] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[4]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[4] ));
  CARRY4 \TriggerCntr_reg[4]_i_5 
       (.CI(1'b0),
        .CO({\TriggerCntr_reg[4]_i_5_n_0 ,\TriggerCntr_reg[4]_i_5_n_1 ,\TriggerCntr_reg[4]_i_5_n_2 ,\TriggerCntr_reg[4]_i_5_n_3 }),
        .CYINIT(\TriggerCntr_reg_n_0_[0] ),
        .DI({\TriggerCntr_reg_n_0_[4] ,\TriggerCntr_reg_n_0_[3] ,\TriggerCntr_reg_n_0_[2] ,\TriggerCntr_reg_n_0_[1] }),
        .O({\TriggerCntr_reg[4]_i_5_n_4 ,\TriggerCntr_reg[4]_i_5_n_5 ,\TriggerCntr_reg[4]_i_5_n_6 ,\TriggerCntr_reg[4]_i_5_n_7 }),
        .S({\TriggerCntr[4]_i_6_n_0 ,\TriggerCntr[4]_i_7_n_0 ,\TriggerCntr[4]_i_8_n_0 ,\TriggerCntr[4]_i_9_n_0 }));
  FDPE \TriggerCntr_reg[5] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[5]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[5] ));
  FDPE \TriggerCntr_reg[6] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[6]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[6] ));
  FDPE \TriggerCntr_reg[7] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[7]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[7] ));
  FDPE \TriggerCntr_reg[8] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[8]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[8] ));
  CARRY4 \TriggerCntr_reg[8]_i_5 
       (.CI(\TriggerCntr_reg[4]_i_5_n_0 ),
        .CO({\TriggerCntr_reg[8]_i_5_n_0 ,\TriggerCntr_reg[8]_i_5_n_1 ,\TriggerCntr_reg[8]_i_5_n_2 ,\TriggerCntr_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\TriggerCntr_reg_n_0_[8] ,\TriggerCntr_reg_n_0_[7] ,\TriggerCntr_reg_n_0_[6] ,\TriggerCntr_reg_n_0_[5] }),
        .O({\TriggerCntr_reg[8]_i_5_n_4 ,\TriggerCntr_reg[8]_i_5_n_5 ,\TriggerCntr_reg[8]_i_5_n_6 ,\TriggerCntr_reg[8]_i_5_n_7 }),
        .S({\TriggerCntr[8]_i_6_n_0 ,\TriggerCntr[8]_i_7_n_0 ,\TriggerCntr[8]_i_8_n_0 ,\TriggerCntr[8]_i_9_n_0 }));
  FDPE \TriggerCntr_reg[9] 
       (.C(vita_clk),
        .CE(TriggerCntr),
        .D(\TriggerCntr[9]_i_1_n_0 ),
        .PRE(Q),
        .Q(\TriggerCntr_reg_n_0_[9] ));
  FDCE coe_external_trigger_in_d_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(trigger1),
        .Q(coe_external_trigger_in_d));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ext_trigger_deb_i_1
       (.I0(ext_trigger_deb_i_2_n_0),
        .I1(ext_trigger_deb_i_3_n_0),
        .I2(ext_trigger_deb_i_4_n_0),
        .I3(ext_trigger_deb_i_5_n_0),
        .I4(ext_trigger_deb_i_6_n_0),
        .I5(ext_trigger_deb_i_7_n_0),
        .O(ext_trigger_deb0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ext_trigger_deb_i_2
       (.I0(DebCntr_reg[23]),
        .I1(DebCntr_reg[24]),
        .I2(DebCntr_reg[21]),
        .I3(DebCntr_reg[22]),
        .I4(DebCntr_reg[26]),
        .I5(DebCntr_reg[25]),
        .O(ext_trigger_deb_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ext_trigger_deb_i_3
       (.I0(DebCntr_reg[29]),
        .I1(DebCntr_reg[30]),
        .I2(DebCntr_reg[27]),
        .I3(DebCntr_reg[28]),
        .I4(DebCntr_reg[32]),
        .I5(DebCntr_reg[31]),
        .O(ext_trigger_deb_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ext_trigger_deb_i_4
       (.I0(DebCntr_reg[17]),
        .I1(DebCntr_reg[18]),
        .I2(DebCntr_reg[15]),
        .I3(DebCntr_reg[16]),
        .I4(DebCntr_reg[20]),
        .I5(DebCntr_reg[19]),
        .O(ext_trigger_deb_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ext_trigger_deb_i_5
       (.I0(DebCntr_reg[11]),
        .I1(DebCntr_reg[12]),
        .I2(DebCntr_reg[9]),
        .I3(DebCntr_reg[10]),
        .I4(DebCntr_reg[14]),
        .I5(DebCntr_reg[13]),
        .O(ext_trigger_deb_i_5_n_0));
  LUT5 #(
    .INIT(32'h01000001)) 
    ext_trigger_deb_i_6
       (.I0(DebCntr_reg[0]),
        .I1(DebCntr_reg[1]),
        .I2(DebCntr_reg[2]),
        .I3(coe_external_trigger_in_d),
        .I4(\slv_reg56_reg[16] [7]),
        .O(ext_trigger_deb_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ext_trigger_deb_i_7
       (.I0(DebCntr_reg[5]),
        .I1(DebCntr_reg[6]),
        .I2(DebCntr_reg[3]),
        .I3(DebCntr_reg[4]),
        .I4(DebCntr_reg[8]),
        .I5(DebCntr_reg[7]),
        .O(ext_trigger_deb_i_7_n_0));
  FDCE ext_trigger_deb_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(ext_trigger_deb0),
        .Q(ext_trigger_deb));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    starttrigger_i_1
       (.I0(\slv_reg56_reg[16] [4]),
        .I1(\slv_reg56_reg[16] [6]),
        .I2(p_0_in1_in),
        .I3(\slv_reg56_reg[16] [3]),
        .I4(ext_trigger_deb),
        .I5(\slv_reg56_reg[16] [5]),
        .O(starttrigger_i_1_n_0));
  FDCE starttrigger_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(starttrigger_i_1_n_0),
        .Q(starttrigger_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFBF00000500)) 
    trigger_0_i_1
       (.I0(TriggerState[1]),
        .I1(p_0_in),
        .I2(TriggerState[0]),
        .I3(trigger_00),
        .I4(TriggerState[2]),
        .I5(triggen_vita_trigger[0]),
        .O(trigger_0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    trigger_0_i_2
       (.I0(starttrigger_reg_n_0),
        .I1(\slv_reg56_reg[16] [0]),
        .O(trigger_00));
  FDCE trigger_0_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(trigger_0_i_1_n_0),
        .Q(triggen_vita_trigger[0]));
  LUT6 #(
    .INIT(64'hFFFF7F7F00002000)) 
    trigger_1_i_1
       (.I0(TriggerState[1]),
        .I1(TriggerState[0]),
        .I2(p_0_in),
        .I3(\slv_reg56_reg[16] [1]),
        .I4(TriggerState[2]),
        .I5(triggen_vita_trigger[1]),
        .O(trigger_1_i_1_n_0));
  FDCE trigger_1_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(trigger_1_i_1_n_0),
        .Q(triggen_vita_trigger[1]));
  LUT6 #(
    .INIT(64'hBFBFFFFF10000000)) 
    trigger_2_i_1
       (.I0(TriggerState[1]),
        .I1(TriggerState[0]),
        .I2(p_0_in),
        .I3(\slv_reg56_reg[16] [2]),
        .I4(TriggerState[2]),
        .I5(triggen_vita_trigger[2]),
        .O(trigger_2_i_1_n_0));
  FDCE trigger_2_reg
       (.C(vita_clk),
        .CE(1'b1),
        .CLR(Q),
        .D(trigger_2_i_1_n_0),
        .Q(triggen_vita_trigger[2]));
endmodule

(* DEST_SYNC_FF = "2" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [0]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [1]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [0]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [1]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(\dest_graysync_ff[3] [1]),
        .I2(\dest_graysync_ff[3] [0]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [1]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[4]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [1]),
        .I2(\dest_graysync_ff[1] [0]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [1]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[4]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "12" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [11:0]src_in_bin;
  input dest_clk;
  output [11:0]dest_out_bin;

  wire [11:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[1] ;
  wire [10:0]\^dest_out_bin ;
  wire \dest_out_bin[0]_INST_0_i_1_n_0 ;
  wire \dest_out_bin[1]_INST_0_i_1_n_0 ;
  wire \dest_out_bin[2]_INST_0_i_1_n_0 ;
  wire \dest_out_bin[3]_INST_0_i_1_n_0 ;
  wire [10:0]gray_enc;
  wire src_clk;
  wire [11:0]src_in_bin;

  assign dest_out_bin[11] = \dest_graysync_ff[1] [11];
  assign dest_out_bin[10:0] = \^dest_out_bin [10:0];
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\^dest_out_bin [8]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [0]),
        .I4(\dest_graysync_ff[1] [1]),
        .I5(\dest_out_bin[0]_INST_0_i_1_n_0 ),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [5]),
        .O(\dest_out_bin[0]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[10]_INST_0 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [10]),
        .O(\^dest_out_bin [10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\^dest_out_bin [9]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [1]),
        .I4(\dest_graysync_ff[1] [2]),
        .I5(\dest_out_bin[1]_INST_0_i_1_n_0 ),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [6]),
        .O(\dest_out_bin[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\^dest_out_bin [10]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [2]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_out_bin[2]_INST_0_i_1_n_0 ),
        .O(\^dest_out_bin [2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .O(\dest_out_bin[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [4]),
        .I5(\dest_out_bin[3]_INST_0_i_1_n_0 ),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[3]_INST_0_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [10]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [8]),
        .O(\dest_out_bin[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\^dest_out_bin [8]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [6]),
        .O(\^dest_out_bin [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\^dest_out_bin [9]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [7]),
        .O(\^dest_out_bin [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[1] [10]),
        .I1(\dest_graysync_ff[1] [11]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [9]),
        .I5(\dest_graysync_ff[1] [8]),
        .O(\^dest_out_bin [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [10]),
        .I4(\dest_graysync_ff[1] [9]),
        .O(\^dest_out_bin [7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[1] [10]),
        .I1(\dest_graysync_ff[1] [11]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [9]),
        .O(\^dest_out_bin [8]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[9]_INST_0 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [10]),
        .O(\^dest_out_bin [9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[11]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[4]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[5]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[6]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[7]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[8]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[9]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[10]),
        .O(gray_enc[9]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "13" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [12:0]src_in_bin;
  input dest_clk;
  output [12:0]dest_out_bin;

  wire [12:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [12:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [12:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [12:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [12:0]\dest_graysync_ff[3] ;
  wire [11:0]\^dest_out_bin ;
  wire \dest_out_bin[1]_INST_0_i_1_n_0 ;
  wire \dest_out_bin[2]_INST_0_i_1_n_0 ;
  wire \dest_out_bin[3]_INST_0_i_1_n_0 ;
  wire \dest_out_bin[4]_INST_0_i_1_n_0 ;
  wire [11:0]gray_enc;
  wire src_clk;
  wire [12:0]src_in_bin;

  assign dest_out_bin[12] = \dest_graysync_ff[3] [12];
  assign dest_out_bin[11:0] = \^dest_out_bin [11:0];
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[12]),
        .Q(\dest_graysync_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [12]),
        .Q(\dest_graysync_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [10]),
        .Q(\dest_graysync_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [11]),
        .Q(\dest_graysync_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [12]),
        .Q(\dest_graysync_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [10]),
        .Q(\dest_graysync_ff[3] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [11]),
        .Q(\dest_graysync_ff[3] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [12]),
        .Q(\dest_graysync_ff[3] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [9]),
        .Q(\dest_graysync_ff[3] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\^dest_out_bin [8]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [3]),
        .I3(\dest_graysync_ff[3] [0]),
        .I4(\dest_graysync_ff[3] [1]),
        .I5(\dest_out_bin[4]_INST_0_i_1_n_0 ),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[10]_INST_0 
       (.I0(\dest_graysync_ff[3] [12]),
        .I1(\dest_graysync_ff[3] [10]),
        .I2(\dest_graysync_ff[3] [11]),
        .O(\^dest_out_bin [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[11]_INST_0 
       (.I0(\dest_graysync_ff[3] [12]),
        .I1(\dest_graysync_ff[3] [11]),
        .O(\^dest_out_bin [11]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\^dest_out_bin [9]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [1]),
        .I4(\dest_graysync_ff[3] [2]),
        .I5(\dest_out_bin[1]_INST_0_i_1_n_0 ),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0_i_1 
       (.I0(\dest_graysync_ff[3] [7]),
        .I1(\dest_graysync_ff[3] [8]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [6]),
        .O(\dest_out_bin[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\^dest_out_bin [10]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [2]),
        .I4(\dest_graysync_ff[3] [3]),
        .I5(\dest_out_bin[2]_INST_0_i_1_n_0 ),
        .O(\^dest_out_bin [2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0_i_1 
       (.I0(\dest_graysync_ff[3] [8]),
        .I1(\dest_graysync_ff[3] [9]),
        .I2(\dest_graysync_ff[3] [6]),
        .I3(\dest_graysync_ff[3] [7]),
        .O(\dest_out_bin[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\^dest_out_bin [11]),
        .I1(\dest_graysync_ff[3] [5]),
        .I2(\dest_graysync_ff[3] [6]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [4]),
        .I5(\dest_out_bin[3]_INST_0_i_1_n_0 ),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[3]_INST_0_i_1 
       (.I0(\dest_graysync_ff[3] [9]),
        .I1(\dest_graysync_ff[3] [10]),
        .I2(\dest_graysync_ff[3] [7]),
        .I3(\dest_graysync_ff[3] [8]),
        .O(\dest_out_bin[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[3] [12]),
        .I1(\dest_out_bin[4]_INST_0_i_1_n_0 ),
        .I2(\dest_graysync_ff[3] [10]),
        .I3(\dest_graysync_ff[3] [11]),
        .I4(\dest_graysync_ff[3] [8]),
        .I5(\dest_graysync_ff[3] [9]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[4]_INST_0_i_1 
       (.I0(\dest_graysync_ff[3] [6]),
        .I1(\dest_graysync_ff[3] [7]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [5]),
        .O(\dest_out_bin[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\^dest_out_bin [9]),
        .I1(\dest_graysync_ff[3] [6]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [8]),
        .I4(\dest_graysync_ff[3] [7]),
        .O(\^dest_out_bin [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\^dest_out_bin [10]),
        .I1(\dest_graysync_ff[3] [7]),
        .I2(\dest_graysync_ff[3] [6]),
        .I3(\dest_graysync_ff[3] [9]),
        .I4(\dest_graysync_ff[3] [8]),
        .O(\^dest_out_bin [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[3] [11]),
        .I1(\dest_graysync_ff[3] [12]),
        .I2(\dest_graysync_ff[3] [8]),
        .I3(\dest_graysync_ff[3] [7]),
        .I4(\dest_graysync_ff[3] [10]),
        .I5(\dest_graysync_ff[3] [9]),
        .O(\^dest_out_bin [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[3] [12]),
        .I1(\dest_graysync_ff[3] [9]),
        .I2(\dest_graysync_ff[3] [8]),
        .I3(\dest_graysync_ff[3] [11]),
        .I4(\dest_graysync_ff[3] [10]),
        .O(\^dest_out_bin [8]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[9]_INST_0 
       (.I0(\dest_graysync_ff[3] [11]),
        .I1(\dest_graysync_ff[3] [12]),
        .I2(\dest_graysync_ff[3] [9]),
        .I3(\dest_graysync_ff[3] [10]),
        .O(\^dest_out_bin [9]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[11]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[11]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[12]),
        .O(gray_enc[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[4]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[5]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[6]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[7]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[8]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[9]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[10]),
        .O(gray_enc[9]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[12] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[12]),
        .Q(async_path[12]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "14" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [13:0]src_in_bin;
  input dest_clk;
  output [13:0]dest_out_bin;

  wire [13:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [13:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [13:0]\dest_graysync_ff[1] ;
  wire [12:0]\^dest_out_bin ;
  wire \dest_out_bin[5]_INST_0_i_1_n_0 ;
  wire \dest_out_bin[6]_INST_0_i_1_n_0 ;
  wire [12:0]gray_enc;
  wire src_clk;
  wire [13:0]src_in_bin;

  assign dest_out_bin[13] = \dest_graysync_ff[1] [13];
  assign dest_out_bin[12:0] = \^dest_out_bin [12:0];
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[12]),
        .Q(\dest_graysync_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[13]),
        .Q(\dest_graysync_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [12]),
        .Q(\dest_graysync_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [13]),
        .Q(\dest_graysync_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [0]),
        .I2(\dest_graysync_ff[1] [2]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\^dest_out_bin [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[10]_INST_0 
       (.I0(\dest_graysync_ff[1] [12]),
        .I1(\dest_graysync_ff[1] [13]),
        .I2(\dest_graysync_ff[1] [10]),
        .I3(\dest_graysync_ff[1] [11]),
        .O(\^dest_out_bin [10]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[11]_INST_0 
       (.I0(\dest_graysync_ff[1] [13]),
        .I1(\dest_graysync_ff[1] [11]),
        .I2(\dest_graysync_ff[1] [12]),
        .O(\^dest_out_bin [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[12]_INST_0 
       (.I0(\dest_graysync_ff[1] [13]),
        .I1(\dest_graysync_ff[1] [12]),
        .O(\^dest_out_bin [12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\^dest_out_bin [6]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\^dest_out_bin [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .I5(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\^dest_out_bin [7]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\^dest_out_bin [7]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [13]),
        .I3(\dest_graysync_ff[1] [12]),
        .I4(\dest_out_bin[5]_INST_0_i_1_n_0 ),
        .I5(\dest_graysync_ff[1] [5]),
        .O(\^dest_out_bin [5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [10]),
        .I3(\dest_graysync_ff[1] [11]),
        .O(\dest_out_bin[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_out_bin[6]_INST_0_i_1_n_0 ),
        .I3(\^dest_out_bin [12]),
        .I4(\dest_graysync_ff[1] [7]),
        .I5(\dest_graysync_ff[1] [6]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[6]_INST_0_i_1 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [10]),
        .O(\dest_out_bin[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\^dest_out_bin [12]),
        .I2(\dest_graysync_ff[1] [11]),
        .I3(\dest_graysync_ff[1] [10]),
        .I4(\dest_graysync_ff[1] [9]),
        .I5(\dest_graysync_ff[1] [8]),
        .O(\^dest_out_bin [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[1] [12]),
        .I1(\dest_graysync_ff[1] [13]),
        .I2(\dest_graysync_ff[1] [9]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [11]),
        .I5(\dest_graysync_ff[1] [10]),
        .O(\^dest_out_bin [8]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[9]_INST_0 
       (.I0(\dest_graysync_ff[1] [13]),
        .I1(\dest_graysync_ff[1] [10]),
        .I2(\dest_graysync_ff[1] [9]),
        .I3(\dest_graysync_ff[1] [12]),
        .I4(\dest_graysync_ff[1] [11]),
        .O(\^dest_out_bin [9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[11]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[11]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[12]),
        .O(gray_enc[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[12]_i_1 
       (.I0(src_in_bin[12]),
        .I1(src_in_bin[13]),
        .O(gray_enc[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[4]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[5]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[6]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[7]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[8]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[9]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[10]),
        .O(gray_enc[9]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[12] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[12]),
        .Q(async_path[12]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[13] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[13]),
        .Q(async_path[13]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "15" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [14:0]src_in_bin;
  input dest_clk;
  output [14:0]dest_out_bin;

  wire [14:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [14:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [14:0]\dest_graysync_ff[1] ;
  wire [13:0]\^dest_out_bin ;
  wire \dest_out_bin[6]_INST_0_i_1_n_0 ;
  wire \dest_out_bin[7]_INST_0_i_1_n_0 ;
  wire [13:0]gray_enc;
  wire src_clk;
  wire [14:0]src_in_bin;

  assign dest_out_bin[14] = \dest_graysync_ff[1] [14];
  assign dest_out_bin[13:0] = \^dest_out_bin [13:0];
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[12]),
        .Q(\dest_graysync_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[13]),
        .Q(\dest_graysync_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[14]),
        .Q(\dest_graysync_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [12]),
        .Q(\dest_graysync_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [13]),
        .Q(\dest_graysync_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [14]),
        .Q(\dest_graysync_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [0]),
        .I2(\dest_graysync_ff[1] [2]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\^dest_out_bin [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[10]_INST_0 
       (.I0(\dest_graysync_ff[1] [14]),
        .I1(\dest_graysync_ff[1] [11]),
        .I2(\dest_graysync_ff[1] [10]),
        .I3(\dest_graysync_ff[1] [13]),
        .I4(\dest_graysync_ff[1] [12]),
        .O(\^dest_out_bin [10]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[11]_INST_0 
       (.I0(\dest_graysync_ff[1] [13]),
        .I1(\dest_graysync_ff[1] [14]),
        .I2(\dest_graysync_ff[1] [11]),
        .I3(\dest_graysync_ff[1] [12]),
        .O(\^dest_out_bin [11]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[12]_INST_0 
       (.I0(\dest_graysync_ff[1] [14]),
        .I1(\dest_graysync_ff[1] [12]),
        .I2(\dest_graysync_ff[1] [13]),
        .O(\^dest_out_bin [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[13]_INST_0 
       (.I0(\dest_graysync_ff[1] [14]),
        .I1(\dest_graysync_ff[1] [13]),
        .O(\^dest_out_bin [13]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\^dest_out_bin [6]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\^dest_out_bin [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .I5(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\^dest_out_bin [8]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\^dest_out_bin [8]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_out_bin[6]_INST_0_i_1_n_0 ),
        .I2(\^dest_out_bin [13]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [7]),
        .I5(\dest_graysync_ff[1] [5]),
        .O(\^dest_out_bin [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [14]),
        .I3(\dest_graysync_ff[1] [13]),
        .I4(\dest_out_bin[6]_INST_0_i_1_n_0 ),
        .I5(\dest_graysync_ff[1] [6]),
        .O(\^dest_out_bin [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[6]_INST_0_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [10]),
        .I2(\dest_graysync_ff[1] [11]),
        .I3(\dest_graysync_ff[1] [12]),
        .O(\dest_out_bin[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [10]),
        .I2(\dest_out_bin[7]_INST_0_i_1_n_0 ),
        .I3(\^dest_out_bin [13]),
        .I4(\dest_graysync_ff[1] [8]),
        .I5(\dest_graysync_ff[1] [7]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0_i_1 
       (.I0(\dest_graysync_ff[1] [12]),
        .I1(\dest_graysync_ff[1] [11]),
        .O(\dest_out_bin[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\^dest_out_bin [13]),
        .I2(\dest_graysync_ff[1] [12]),
        .I3(\dest_graysync_ff[1] [11]),
        .I4(\dest_graysync_ff[1] [10]),
        .I5(\dest_graysync_ff[1] [9]),
        .O(\^dest_out_bin [8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[9]_INST_0 
       (.I0(\dest_graysync_ff[1] [13]),
        .I1(\dest_graysync_ff[1] [14]),
        .I2(\dest_graysync_ff[1] [10]),
        .I3(\dest_graysync_ff[1] [9]),
        .I4(\dest_graysync_ff[1] [12]),
        .I5(\dest_graysync_ff[1] [11]),
        .O(\^dest_out_bin [9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[11]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[11]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[12]),
        .O(gray_enc[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[12]_i_1 
       (.I0(src_in_bin[12]),
        .I1(src_in_bin[13]),
        .O(gray_enc[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[13]_i_1 
       (.I0(src_in_bin[13]),
        .I1(src_in_bin[14]),
        .O(gray_enc[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[4]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[5]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[6]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[7]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[8]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[9]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[10]),
        .O(gray_enc[9]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[12] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[12]),
        .Q(async_path[12]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[13] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[13]),
        .Q(async_path[13]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[14] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[14]),
        .Q(async_path[14]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn
   (D,
    \rd_data_count_i_reg[2] ,
    count_value_i,
    src_in_bin,
    Q,
    \count_value_i_reg[2] ,
    \gen_fwft.curr_fwft_state_reg[1] ,
    ram_empty_i,
    rd_en,
    SR,
    rd_clk);
  output [0:0]D;
  output \rd_data_count_i_reg[2] ;
  output [1:0]count_value_i;
  output [0:0]src_in_bin;
  input [2:0]Q;
  input [2:0]\count_value_i_reg[2] ;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input ram_empty_i;
  input rd_en;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire ram_empty_i;
  wire rd_clk;
  wire \rd_data_count_i_reg[2] ;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT6 #(
    .INIT(64'h000000005AA98585)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I5(SR),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(ram_empty_i),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I4(SR),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFDF5F550020A0A)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(count_value_i[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \rd_data_count_i[2]_i_1 
       (.I0(\rd_data_count_i_reg[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(count_value_i[1]),
        .I5(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \rd_data_count_i[4]_i_4 
       (.I0(count_value_i[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(count_value_i[0]),
        .I5(Q[0]),
        .O(\rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn_34
   (S,
    count_value_i,
    Q,
    \gen_fwft.curr_fwft_state_reg[1] ,
    ram_empty_i,
    rd_en,
    SR,
    rd_clk);
  output [1:0]S;
  output [1:0]count_value_i;
  input [1:0]Q;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input ram_empty_i;
  input rd_en;
  input [0:0]SR;
  input rd_clk;

  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h000000005AA98585)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I5(SR),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(ram_empty_i),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I4(SR),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFDF5F550020A0A)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[7]_i_10 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[7]_i_9 
       (.I0(count_value_i[1]),
        .I1(Q[1]),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0
   (D,
    Q,
    \count_value_i_reg[0]_0 ,
    \rd_data_count_i_reg[4] ,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    \gen_fwft.curr_fwft_state_reg[1] ,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    count_value_i,
    SR,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output \count_value_i_reg[0]_0 ;
  output [1:0]\rd_data_count_i_reg[4] ;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]count_value_i;
  input [0:0]SR;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire \rd_data_count_i[4]_i_3_n_0 ;
  wire \rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\rd_data_count_i_reg[4] ;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  LUT5 #(
    .INIT(32'hBAAA4555)) 
    \count_value_i[0]_i_1__3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I4(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFF00F70000)) 
    \count_value_i[1]_i_1__2 
       (.I0(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(src_in_bin[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDFDDDDDD45444444)) 
    \gen_pf_ic_rc.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I4(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \rd_data_count_i[4]_i_2 
       (.I0(\rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\rd_data_count_i[4]_i_6_n_0 ),
        .O(\rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0_28
   (Q,
    D,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    \syncstages_ff_reg[1] ,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \reg_out_i_reg[2] ,
    wr_clk,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 );
  output [4:0]Q;
  output [0:0]D;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input \syncstages_ff_reg[1] ;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [2:0]\reg_out_i_reg[2] ;
  input wr_clk;
  input [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ;

  wire [0:0]D;
  wire [4:0]Q;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire \syncstages_ff_reg[1] ;
  wire wr_clk;
  wire wr_en;

  LUT6 #(
    .INIT(64'hFFDFFFFF00200000)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(\syncstages_ff_reg[1] ),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .Q(Q[0]),
        .R(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .Q(Q[1]),
        .R(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\syncstages_ff_reg[1] ));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1
   (Q,
    \gen_fwft.curr_fwft_state_reg[0] ,
    \gen_fwft.curr_fwft_state_reg[1] ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [3:0]Q;
  input \gen_fwft.curr_fwft_state_reg[0] ;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \gen_fwft.curr_fwft_state_reg[0] ;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT5 #(
    .INIT(32'hBAAA4555)) 
    \count_value_i[0]_i_1__2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I4(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFF00F70000)) 
    \count_value_i[1]_i_1__3 
       (.I0(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(\gen_fwft.curr_fwft_state_reg[0] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(\gen_fwft.curr_fwft_state_reg[0] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.curr_fwft_state_reg[0] ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.curr_fwft_state_reg[0] ),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\gen_fwft.curr_fwft_state_reg[0] ),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\gen_fwft.curr_fwft_state_reg[0] ),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1_29
   (D,
    Q,
    \reg_out_i_reg[3] ,
    \reg_out_i_reg[0] ,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    \syncstages_ff_reg[1] ,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ,
    wr_clk,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 );
  output [2:0]D;
  output [3:0]Q;
  input [3:0]\reg_out_i_reg[3] ;
  input \reg_out_i_reg[0] ;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input \syncstages_ff_reg[1] ;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input wr_clk;
  input [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ;

  wire [2:0]D;
  wire [3:0]Q;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire \reg_out_i_reg[0] ;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \syncstages_ff_reg[1] ;
  wire wr_clk;
  wire wr_en;

  LUT6 #(
    .INIT(64'hFFDFFFFF00200000)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(\syncstages_ff_reg[1] ),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .Q(Q[0]),
        .S(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .Q(Q[1]),
        .R(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\syncstages_ff_reg[1] ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[2]_i_1 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(Q[0]),
        .I2(\reg_out_i_reg[3] [0]),
        .I3(\reg_out_i_reg[3] [1]),
        .I4(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[3]_i_1 
       (.I0(\reg_out_i_reg[0] ),
        .I1(Q[1]),
        .I2(\reg_out_i_reg[3] [1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_1 
       (.I0(\reg_out_i_reg[3] [1]),
        .I1(Q[1]),
        .I2(\reg_out_i_reg[0] ),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3] [2]),
        .I5(\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized2
   (Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    \syncstages_ff_reg[1] ,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ,
    wr_clk,
    D);
  output [3:0]Q;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input \syncstages_ff_reg[1] ;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input wr_clk;
  input [1:0]D;

  wire [1:0]D;
  wire [3:0]Q;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire \syncstages_ff_reg[1] ;
  wire wr_clk;
  wire wr_en;

  LUT6 #(
    .INIT(64'hFFDFFFFF00200000)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\syncstages_ff_reg[1] ),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(D[0]),
        .Q(Q[0]),
        .R(\syncstages_ff_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(D[1]),
        .Q(Q[1]),
        .S(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\syncstages_ff_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\syncstages_ff_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized3
   (Q,
    D,
    S,
    \reg_out_i_reg[14] ,
    SR,
    E,
    wr_clk);
  output [12:0]Q;
  output [9:0]D;
  input [0:0]S;
  input [12:0]\reg_out_i_reg[14] ;
  input [0:0]SR;
  input [0:0]E;
  input wr_clk;

  wire [9:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \count_value_i[11]_i_2__1_n_0 ;
  wire \count_value_i[11]_i_3__1_n_0 ;
  wire \count_value_i[11]_i_4__1_n_0 ;
  wire \count_value_i[11]_i_5__1_n_0 ;
  wire \count_value_i[12]_i_2_n_0 ;
  wire \count_value_i[3]_i_2__1_n_0 ;
  wire \count_value_i[3]_i_3__1_n_0 ;
  wire \count_value_i[3]_i_4__1_n_0 ;
  wire \count_value_i[7]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_3__1_n_0 ;
  wire \count_value_i[7]_i_4__1_n_0 ;
  wire \count_value_i[7]_i_5__1_n_0 ;
  wire \count_value_i_reg[11]_i_1__1_n_0 ;
  wire \count_value_i_reg[11]_i_1__1_n_1 ;
  wire \count_value_i_reg[11]_i_1__1_n_2 ;
  wire \count_value_i_reg[11]_i_1__1_n_3 ;
  wire \count_value_i_reg[11]_i_1__1_n_4 ;
  wire \count_value_i_reg[11]_i_1__1_n_5 ;
  wire \count_value_i_reg[11]_i_1__1_n_6 ;
  wire \count_value_i_reg[11]_i_1__1_n_7 ;
  wire \count_value_i_reg[12]_i_1_n_7 ;
  wire \count_value_i_reg[3]_i_1__1_n_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_1 ;
  wire \count_value_i_reg[3]_i_1__1_n_2 ;
  wire \count_value_i_reg[3]_i_1__1_n_3 ;
  wire \count_value_i_reg[3]_i_1__1_n_4 ;
  wire \count_value_i_reg[3]_i_1__1_n_5 ;
  wire \count_value_i_reg[3]_i_1__1_n_6 ;
  wire \count_value_i_reg[3]_i_1__1_n_7 ;
  wire \count_value_i_reg[7]_i_1__1_n_0 ;
  wire \count_value_i_reg[7]_i_1__1_n_1 ;
  wire \count_value_i_reg[7]_i_1__1_n_2 ;
  wire \count_value_i_reg[7]_i_1__1_n_3 ;
  wire \count_value_i_reg[7]_i_1__1_n_4 ;
  wire \count_value_i_reg[7]_i_1__1_n_5 ;
  wire \count_value_i_reg[7]_i_1__1_n_6 ;
  wire \count_value_i_reg[7]_i_1__1_n_7 ;
  wire [12:0]\reg_out_i_reg[14] ;
  wire wr_clk;
  wire \wr_data_count_i[11]_i_2_n_0 ;
  wire \wr_data_count_i[11]_i_3_n_0 ;
  wire \wr_data_count_i[11]_i_4_n_0 ;
  wire \wr_data_count_i[11]_i_5_n_0 ;
  wire \wr_data_count_i[12]_i_2_n_0 ;
  wire \wr_data_count_i[3]_i_2_n_0 ;
  wire \wr_data_count_i[3]_i_3_n_0 ;
  wire \wr_data_count_i[3]_i_4_n_0 ;
  wire \wr_data_count_i[3]_i_5_n_0 ;
  wire \wr_data_count_i[7]_i_2_n_0 ;
  wire \wr_data_count_i[7]_i_3_n_0 ;
  wire \wr_data_count_i[7]_i_4_n_0 ;
  wire \wr_data_count_i[7]_i_5_n_0 ;
  wire \wr_data_count_i_reg[11]_i_1_n_0 ;
  wire \wr_data_count_i_reg[11]_i_1_n_1 ;
  wire \wr_data_count_i_reg[11]_i_1_n_2 ;
  wire \wr_data_count_i_reg[11]_i_1_n_3 ;
  wire \wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \wr_data_count_i_reg[7]_i_1_n_3 ;
  wire [3:0]\NLW_count_value_i_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_value_i_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_data_count_i_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_wr_data_count_i_reg[12]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_2__1 
       (.I0(Q[11]),
        .O(\count_value_i[11]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_3__1 
       (.I0(Q[10]),
        .O(\count_value_i[11]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_4__1 
       (.I0(Q[9]),
        .O(\count_value_i[11]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_5__1 
       (.I0(Q[8]),
        .O(\count_value_i[11]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[12]_i_2 
       (.I0(Q[12]),
        .O(\count_value_i[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_2__1 
       (.I0(Q[3]),
        .O(\count_value_i[3]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_3__1 
       (.I0(Q[2]),
        .O(\count_value_i[3]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_4__1 
       (.I0(Q[1]),
        .O(\count_value_i[3]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_2__1 
       (.I0(Q[7]),
        .O(\count_value_i[7]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_3__1 
       (.I0(Q[6]),
        .O(\count_value_i[7]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_4__1 
       (.I0(Q[5]),
        .O(\count_value_i[7]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_5__1 
       (.I0(Q[4]),
        .O(\count_value_i[7]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_7 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_5 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_4 ),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \count_value_i_reg[11]_i_1__1 
       (.CI(\count_value_i_reg[7]_i_1__1_n_0 ),
        .CO({\count_value_i_reg[11]_i_1__1_n_0 ,\count_value_i_reg[11]_i_1__1_n_1 ,\count_value_i_reg[11]_i_1__1_n_2 ,\count_value_i_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__1_n_4 ,\count_value_i_reg[11]_i_1__1_n_5 ,\count_value_i_reg[11]_i_1__1_n_6 ,\count_value_i_reg[11]_i_1__1_n_7 }),
        .S({\count_value_i[11]_i_2__1_n_0 ,\count_value_i[11]_i_3__1_n_0 ,\count_value_i[11]_i_4__1_n_0 ,\count_value_i[11]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[12]_i_1_n_7 ),
        .Q(Q[12]),
        .R(SR));
  CARRY4 \count_value_i_reg[12]_i_1 
       (.CI(\count_value_i_reg[11]_i_1__1_n_0 ),
        .CO(\NLW_count_value_i_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[12]_i_1_O_UNCONNECTED [3:1],\count_value_i_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\count_value_i[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_6 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_5 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_4 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \count_value_i_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__1_n_0 ,\count_value_i_reg[3]_i_1__1_n_1 ,\count_value_i_reg[3]_i_1__1_n_2 ,\count_value_i_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__1_n_4 ,\count_value_i_reg[3]_i_1__1_n_5 ,\count_value_i_reg[3]_i_1__1_n_6 ,\count_value_i_reg[3]_i_1__1_n_7 }),
        .S({\count_value_i[3]_i_2__1_n_0 ,\count_value_i[3]_i_3__1_n_0 ,\count_value_i[3]_i_4__1_n_0 ,S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_7 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_6 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_5 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_4 ),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \count_value_i_reg[7]_i_1__1 
       (.CI(\count_value_i_reg[3]_i_1__1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__1_n_0 ,\count_value_i_reg[7]_i_1__1_n_1 ,\count_value_i_reg[7]_i_1__1_n_2 ,\count_value_i_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__1_n_4 ,\count_value_i_reg[7]_i_1__1_n_5 ,\count_value_i_reg[7]_i_1__1_n_6 ,\count_value_i_reg[7]_i_1__1_n_7 }),
        .S({\count_value_i[7]_i_2__1_n_0 ,\count_value_i[7]_i_3__1_n_0 ,\count_value_i[7]_i_4__1_n_0 ,\count_value_i[7]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_7 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_6 ),
        .Q(Q[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[11]_i_2 
       (.I0(Q[11]),
        .I1(\reg_out_i_reg[14] [11]),
        .O(\wr_data_count_i[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[11]_i_3 
       (.I0(Q[10]),
        .I1(\reg_out_i_reg[14] [10]),
        .O(\wr_data_count_i[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[11]_i_4 
       (.I0(Q[9]),
        .I1(\reg_out_i_reg[14] [9]),
        .O(\wr_data_count_i[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[11]_i_5 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[14] [8]),
        .O(\wr_data_count_i[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[12]_i_2 
       (.I0(Q[12]),
        .I1(\reg_out_i_reg[14] [12]),
        .O(\wr_data_count_i[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[14] [3]),
        .O(\wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[14] [2]),
        .O(\wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[3]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[14] [1]),
        .O(\wr_data_count_i[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[3]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[14] [0]),
        .O(\wr_data_count_i[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[7]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[14] [7]),
        .O(\wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[7]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[14] [6]),
        .O(\wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[7]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[14] [5]),
        .O(\wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data_count_i[7]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[14] [4]),
        .O(\wr_data_count_i[7]_i_5_n_0 ));
  CARRY4 \wr_data_count_i_reg[11]_i_1 
       (.CI(\wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO({\wr_data_count_i_reg[11]_i_1_n_0 ,\wr_data_count_i_reg[11]_i_1_n_1 ,\wr_data_count_i_reg[11]_i_1_n_2 ,\wr_data_count_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[8:5]),
        .S({\wr_data_count_i[11]_i_2_n_0 ,\wr_data_count_i[11]_i_3_n_0 ,\wr_data_count_i[11]_i_4_n_0 ,\wr_data_count_i[11]_i_5_n_0 }));
  CARRY4 \wr_data_count_i_reg[12]_i_1 
       (.CI(\wr_data_count_i_reg[11]_i_1_n_0 ),
        .CO(\NLW_wr_data_count_i_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wr_data_count_i_reg[12]_i_1_O_UNCONNECTED [3:1],D[9]}),
        .S({1'b0,1'b0,1'b0,\wr_data_count_i[12]_i_2_n_0 }));
  CARRY4 \wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\wr_data_count_i_reg[3]_i_1_n_0 ,\wr_data_count_i_reg[3]_i_1_n_1 ,\wr_data_count_i_reg[3]_i_1_n_2 ,\wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({D[0],\NLW_wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [2:0]}),
        .S({\wr_data_count_i[3]_i_2_n_0 ,\wr_data_count_i[3]_i_3_n_0 ,\wr_data_count_i[3]_i_4_n_0 ,\wr_data_count_i[3]_i_5_n_0 }));
  CARRY4 \wr_data_count_i_reg[7]_i_1 
       (.CI(\wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\wr_data_count_i_reg[7]_i_1_n_0 ,\wr_data_count_i_reg[7]_i_1_n_1 ,\wr_data_count_i_reg[7]_i_1_n_2 ,\wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[4:1]),
        .S({\wr_data_count_i[7]_i_2_n_0 ,\wr_data_count_i[7]_i_3_n_0 ,\wr_data_count_i[7]_i_4_n_0 ,\wr_data_count_i[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized4
   (Q,
    D,
    S,
    E,
    \reg_out_i_reg[13] ,
    SR,
    wr_clk);
  output [11:0]Q;
  output [10:0]D;
  input [0:0]S;
  input [0:0]E;
  input [11:0]\reg_out_i_reg[13] ;
  input [0:0]SR;
  input wr_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \count_value_i[11]_i_2__0_n_0 ;
  wire \count_value_i[11]_i_3__0_n_0 ;
  wire \count_value_i[11]_i_4__0_n_0 ;
  wire \count_value_i[11]_i_5__0_n_0 ;
  wire \count_value_i[3]_i_2__0_n_0 ;
  wire \count_value_i[3]_i_3__0_n_0 ;
  wire \count_value_i[3]_i_4__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_3__0_n_0 ;
  wire \count_value_i[7]_i_4__0_n_0 ;
  wire \count_value_i[7]_i_5__0_n_0 ;
  wire \count_value_i_reg[11]_i_1__0_n_1 ;
  wire \count_value_i_reg[11]_i_1__0_n_2 ;
  wire \count_value_i_reg[11]_i_1__0_n_3 ;
  wire \count_value_i_reg[11]_i_1__0_n_4 ;
  wire \count_value_i_reg[11]_i_1__0_n_5 ;
  wire \count_value_i_reg[11]_i_1__0_n_6 ;
  wire \count_value_i_reg[11]_i_1__0_n_7 ;
  wire \count_value_i_reg[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_1 ;
  wire \count_value_i_reg[3]_i_1__0_n_2 ;
  wire \count_value_i_reg[3]_i_1__0_n_3 ;
  wire \count_value_i_reg[3]_i_1__0_n_4 ;
  wire \count_value_i_reg[3]_i_1__0_n_5 ;
  wire \count_value_i_reg[3]_i_1__0_n_6 ;
  wire \count_value_i_reg[3]_i_1__0_n_7 ;
  wire \count_value_i_reg[7]_i_1__0_n_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_1 ;
  wire \count_value_i_reg[7]_i_1__0_n_2 ;
  wire \count_value_i_reg[7]_i_1__0_n_3 ;
  wire \count_value_i_reg[7]_i_1__0_n_4 ;
  wire \count_value_i_reg[7]_i_1__0_n_5 ;
  wire \count_value_i_reg[7]_i_1__0_n_6 ;
  wire \count_value_i_reg[7]_i_1__0_n_7 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_2_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_3_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_4_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_5_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_1 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_2 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_3 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire [11:0]\reg_out_i_reg[13] ;
  wire wr_clk;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_2__0 
       (.I0(Q[11]),
        .O(\count_value_i[11]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_3__0 
       (.I0(Q[10]),
        .O(\count_value_i[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_4__0 
       (.I0(Q[9]),
        .O(\count_value_i[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_5__0 
       (.I0(Q[8]),
        .O(\count_value_i[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_2__0 
       (.I0(Q[3]),
        .O(\count_value_i[3]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_3__0 
       (.I0(Q[2]),
        .O(\count_value_i[3]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_4__0 
       (.I0(Q[1]),
        .O(\count_value_i[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[7]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_3__0 
       (.I0(Q[6]),
        .O(\count_value_i[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_4__0 
       (.I0(Q[5]),
        .O(\count_value_i[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_5__0 
       (.I0(Q[4]),
        .O(\count_value_i[7]_i_5__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_7 ),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__0_n_5 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__0_n_4 ),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \count_value_i_reg[11]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1__0_n_1 ,\count_value_i_reg[11]_i_1__0_n_2 ,\count_value_i_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__0_n_4 ,\count_value_i_reg[11]_i_1__0_n_5 ,\count_value_i_reg[11]_i_1__0_n_6 ,\count_value_i_reg[11]_i_1__0_n_7 }),
        .S({\count_value_i[11]_i_2__0_n_0 ,\count_value_i[11]_i_3__0_n_0 ,\count_value_i[11]_i_4__0_n_0 ,\count_value_i[11]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_6 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_5 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_4 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \count_value_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__0_n_0 ,\count_value_i_reg[3]_i_1__0_n_1 ,\count_value_i_reg[3]_i_1__0_n_2 ,\count_value_i_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__0_n_4 ,\count_value_i_reg[3]_i_1__0_n_5 ,\count_value_i_reg[3]_i_1__0_n_6 ,\count_value_i_reg[3]_i_1__0_n_7 }),
        .S({\count_value_i[3]_i_2__0_n_0 ,\count_value_i[3]_i_3__0_n_0 ,\count_value_i[3]_i_4__0_n_0 ,S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_7 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_6 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_5 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_4 ),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \count_value_i_reg[7]_i_1__0 
       (.CI(\count_value_i_reg[3]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__0_n_0 ,\count_value_i_reg[7]_i_1__0_n_1 ,\count_value_i_reg[7]_i_1__0_n_2 ,\count_value_i_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__0_n_4 ,\count_value_i_reg[7]_i_1__0_n_5 ,\count_value_i_reg[7]_i_1__0_n_6 ,\count_value_i_reg[7]_i_1__0_n_7 }),
        .S({\count_value_i[7]_i_2__0_n_0 ,\count_value_i[7]_i_3__0_n_0 ,\count_value_i[7]_i_4__0_n_0 ,\count_value_i[7]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__0_n_7 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__0_n_6 ),
        .Q(Q[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_2 
       (.I0(Q[11]),
        .I1(\reg_out_i_reg[13] [11]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_3 
       (.I0(Q[10]),
        .I1(\reg_out_i_reg[13] [10]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_4 
       (.I0(Q[9]),
        .I1(\reg_out_i_reg[13] [9]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_5 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[13] [8]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[13] [3]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[13] [2]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[13] [1]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[13] [0]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[13] [7]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[13] [6]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[13] [5]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[13] [4]),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_5_n_0 ));
  CARRY4 \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1 
       (.CI(\gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_CO_UNCONNECTED [3],\gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_1 ,\gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_2 ,\gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[10:8]}),
        .O(D[10:7]),
        .S({\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_2_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_3_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_4_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(E),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[6:3]),
        .S({\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized5
   (Q,
    S,
    SR,
    E,
    wr_clk);
  output [11:0]Q;
  input [0:0]S;
  input [0:0]SR;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \count_value_i[11]_i_2_n_0 ;
  wire \count_value_i[11]_i_3_n_0 ;
  wire \count_value_i[11]_i_4_n_0 ;
  wire \count_value_i[11]_i_5_n_0 ;
  wire \count_value_i[3]_i_2_n_0 ;
  wire \count_value_i[3]_i_3_n_0 ;
  wire \count_value_i[3]_i_4_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i[7]_i_3_n_0 ;
  wire \count_value_i[7]_i_4_n_0 ;
  wire \count_value_i[7]_i_5_n_0 ;
  wire \count_value_i_reg[11]_i_1_n_1 ;
  wire \count_value_i_reg[11]_i_1_n_2 ;
  wire \count_value_i_reg[11]_i_1_n_3 ;
  wire \count_value_i_reg[11]_i_1_n_4 ;
  wire \count_value_i_reg[11]_i_1_n_5 ;
  wire \count_value_i_reg[11]_i_1_n_6 ;
  wire \count_value_i_reg[11]_i_1_n_7 ;
  wire \count_value_i_reg[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_i_1_n_1 ;
  wire \count_value_i_reg[3]_i_1_n_2 ;
  wire \count_value_i_reg[3]_i_1_n_3 ;
  wire \count_value_i_reg[3]_i_1_n_4 ;
  wire \count_value_i_reg[3]_i_1_n_5 ;
  wire \count_value_i_reg[3]_i_1_n_6 ;
  wire \count_value_i_reg[3]_i_1_n_7 ;
  wire \count_value_i_reg[7]_i_1_n_0 ;
  wire \count_value_i_reg[7]_i_1_n_1 ;
  wire \count_value_i_reg[7]_i_1_n_2 ;
  wire \count_value_i_reg[7]_i_1_n_3 ;
  wire \count_value_i_reg[7]_i_1_n_4 ;
  wire \count_value_i_reg[7]_i_1_n_5 ;
  wire \count_value_i_reg[7]_i_1_n_6 ;
  wire \count_value_i_reg[7]_i_1_n_7 ;
  wire wr_clk;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_2 
       (.I0(Q[11]),
        .O(\count_value_i[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_3 
       (.I0(Q[10]),
        .O(\count_value_i[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_4 
       (.I0(Q[9]),
        .O(\count_value_i[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_5 
       (.I0(Q[8]),
        .O(\count_value_i[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_2 
       (.I0(Q[3]),
        .O(\count_value_i[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_3 
       (.I0(Q[2]),
        .O(\count_value_i[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_4 
       (.I0(Q[1]),
        .O(\count_value_i[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_2 
       (.I0(Q[7]),
        .O(\count_value_i[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_3 
       (.I0(Q[6]),
        .O(\count_value_i[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_4 
       (.I0(Q[5]),
        .O(\count_value_i[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_5 
       (.I0(Q[4]),
        .O(\count_value_i[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_7 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_5 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \count_value_i_reg[11]_i_1 
       (.CI(\count_value_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1_n_1 ,\count_value_i_reg[11]_i_1_n_2 ,\count_value_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1_n_4 ,\count_value_i_reg[11]_i_1_n_5 ,\count_value_i_reg[11]_i_1_n_6 ,\count_value_i_reg[11]_i_1_n_7 }),
        .S({\count_value_i[11]_i_2_n_0 ,\count_value_i[11]_i_3_n_0 ,\count_value_i[11]_i_4_n_0 ,\count_value_i[11]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_6 ),
        .Q(Q[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_5 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \count_value_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1_n_0 ,\count_value_i_reg[3]_i_1_n_1 ,\count_value_i_reg[3]_i_1_n_2 ,\count_value_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1_n_4 ,\count_value_i_reg[3]_i_1_n_5 ,\count_value_i_reg[3]_i_1_n_6 ,\count_value_i_reg[3]_i_1_n_7 }),
        .S({\count_value_i[3]_i_2_n_0 ,\count_value_i[3]_i_3_n_0 ,\count_value_i[3]_i_4_n_0 ,S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_7 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_6 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_5 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \count_value_i_reg[7]_i_1 
       (.CI(\count_value_i_reg[3]_i_1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1_n_0 ,\count_value_i_reg[7]_i_1_n_1 ,\count_value_i_reg[7]_i_1_n_2 ,\count_value_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1_n_4 ,\count_value_i_reg[7]_i_1_n_5 ,\count_value_i_reg[7]_i_1_n_6 ,\count_value_i_reg[7]_i_1_n_7 }),
        .S({\count_value_i[7]_i_2_n_0 ,\count_value_i[7]_i_3_n_0 ,\count_value_i[7]_i_4_n_0 ,\count_value_i[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_7 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_6 ),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized6
   (Q,
    D,
    src_in_bin,
    E,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \reg_out_i_reg[11] ,
    DI,
    ram_empty_i,
    rd_en,
    \gen_fwft.curr_fwft_state_reg[1] ,
    count_value_i,
    SR,
    rd_clk);
  output [14:0]Q;
  output [13:0]D;
  output [14:0]src_in_bin;
  output [0:0]E;
  output [0:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [11:0]\reg_out_i_reg[11] ;
  input [0:0]DI;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input [1:0]count_value_i;
  input [0:0]SR;
  input rd_clk;

  wire [13:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [14:0]Q;
  wire [0:0]SR;
  wire [1:0]count_value_i;
  wire \count_value_i[11]_i_2__3_n_0 ;
  wire \count_value_i[11]_i_3__3_n_0 ;
  wire \count_value_i[11]_i_4__3_n_0 ;
  wire \count_value_i[11]_i_5__3_n_0 ;
  wire \count_value_i[14]_i_2_n_0 ;
  wire \count_value_i[14]_i_3_n_0 ;
  wire \count_value_i[14]_i_4_n_0 ;
  wire \count_value_i[3]_i_2__3_n_0 ;
  wire \count_value_i[3]_i_3__3_n_0 ;
  wire \count_value_i[3]_i_4__3_n_0 ;
  wire \count_value_i[3]_i_5__3_n_0 ;
  wire \count_value_i[7]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_3__3_n_0 ;
  wire \count_value_i[7]_i_4__3_n_0 ;
  wire \count_value_i[7]_i_5__3_n_0 ;
  wire \count_value_i_reg[11]_i_1__3_n_0 ;
  wire \count_value_i_reg[11]_i_1__3_n_1 ;
  wire \count_value_i_reg[11]_i_1__3_n_2 ;
  wire \count_value_i_reg[11]_i_1__3_n_3 ;
  wire \count_value_i_reg[11]_i_1__3_n_4 ;
  wire \count_value_i_reg[11]_i_1__3_n_5 ;
  wire \count_value_i_reg[11]_i_1__3_n_6 ;
  wire \count_value_i_reg[11]_i_1__3_n_7 ;
  wire \count_value_i_reg[14]_i_1_n_2 ;
  wire \count_value_i_reg[14]_i_1_n_3 ;
  wire \count_value_i_reg[14]_i_1_n_5 ;
  wire \count_value_i_reg[14]_i_1_n_6 ;
  wire \count_value_i_reg[14]_i_1_n_7 ;
  wire \count_value_i_reg[3]_i_1__3_n_0 ;
  wire \count_value_i_reg[3]_i_1__3_n_1 ;
  wire \count_value_i_reg[3]_i_1__3_n_2 ;
  wire \count_value_i_reg[3]_i_1__3_n_3 ;
  wire \count_value_i_reg[3]_i_1__3_n_4 ;
  wire \count_value_i_reg[3]_i_1__3_n_5 ;
  wire \count_value_i_reg[3]_i_1__3_n_6 ;
  wire \count_value_i_reg[3]_i_1__3_n_7 ;
  wire \count_value_i_reg[7]_i_1__3_n_0 ;
  wire \count_value_i_reg[7]_i_1__3_n_1 ;
  wire \count_value_i_reg[7]_i_1__3_n_2 ;
  wire \count_value_i_reg[7]_i_1__3_n_3 ;
  wire \count_value_i_reg[7]_i_1__3_n_4 ;
  wire \count_value_i_reg[7]_i_1__3_n_5 ;
  wire \count_value_i_reg[7]_i_1__3_n_6 ;
  wire \count_value_i_reg[7]_i_1__3_n_7 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_14_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_15_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_16_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_17_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_18_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_19_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_2 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_1 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_2 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 ;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_pf_ic_rc.diff_pntr_pe[11]_i_2_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[11]_i_3_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[11]_i_4_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[11]_i_5_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[13]_i_2_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[13]_i_3_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[3]_i_6_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[7]_i_3_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[7]_i_4_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[7]_i_5_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_1 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_2 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_3 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_n_3 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire [0:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [11:0]\reg_out_i_reg[11] ;
  wire [14:0]src_in_bin;
  wire [3:2]\NLW_count_value_i_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_2__3 
       (.I0(Q[11]),
        .O(\count_value_i[11]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_3__3 
       (.I0(Q[10]),
        .O(\count_value_i[11]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_4__3 
       (.I0(Q[9]),
        .O(\count_value_i[11]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_5__3 
       (.I0(Q[8]),
        .O(\count_value_i[11]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[14]_i_2 
       (.I0(Q[14]),
        .O(\count_value_i[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[14]_i_3 
       (.I0(Q[13]),
        .O(\count_value_i[14]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[14]_i_4 
       (.I0(Q[12]),
        .O(\count_value_i[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_2__3 
       (.I0(Q[3]),
        .O(\count_value_i[3]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_3__3 
       (.I0(Q[2]),
        .O(\count_value_i[3]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_4__3 
       (.I0(Q[1]),
        .O(\count_value_i[3]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA4555)) 
    \count_value_i[3]_i_5__3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_2__3 
       (.I0(Q[7]),
        .O(\count_value_i[7]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_3__3 
       (.I0(Q[6]),
        .O(\count_value_i[7]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_4__3 
       (.I0(Q[5]),
        .O(\count_value_i[7]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_5__3 
       (.I0(Q[4]),
        .O(\count_value_i[7]_i_5__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__3_n_7 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__3_n_5 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__3_n_4 ),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \count_value_i_reg[11]_i_1__3 
       (.CI(\count_value_i_reg[7]_i_1__3_n_0 ),
        .CO({\count_value_i_reg[11]_i_1__3_n_0 ,\count_value_i_reg[11]_i_1__3_n_1 ,\count_value_i_reg[11]_i_1__3_n_2 ,\count_value_i_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__3_n_4 ,\count_value_i_reg[11]_i_1__3_n_5 ,\count_value_i_reg[11]_i_1__3_n_6 ,\count_value_i_reg[11]_i_1__3_n_7 }),
        .S({\count_value_i[11]_i_2__3_n_0 ,\count_value_i[11]_i_3__3_n_0 ,\count_value_i[11]_i_4__3_n_0 ,\count_value_i[11]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[14]_i_1_n_7 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[13] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[14]_i_1_n_6 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[14] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[14]_i_1_n_5 ),
        .Q(Q[14]),
        .R(SR));
  CARRY4 \count_value_i_reg[14]_i_1 
       (.CI(\count_value_i_reg[11]_i_1__3_n_0 ),
        .CO({\NLW_count_value_i_reg[14]_i_1_CO_UNCONNECTED [3:2],\count_value_i_reg[14]_i_1_n_2 ,\count_value_i_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[14]_i_1_O_UNCONNECTED [3],\count_value_i_reg[14]_i_1_n_5 ,\count_value_i_reg[14]_i_1_n_6 ,\count_value_i_reg[14]_i_1_n_7 }),
        .S({1'b0,\count_value_i[14]_i_2_n_0 ,\count_value_i[14]_i_3_n_0 ,\count_value_i[14]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__3_n_6 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__3_n_5 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__3_n_4 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \count_value_i_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__3_n_0 ,\count_value_i_reg[3]_i_1__3_n_1 ,\count_value_i_reg[3]_i_1__3_n_2 ,\count_value_i_reg[3]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__3_n_4 ,\count_value_i_reg[3]_i_1__3_n_5 ,\count_value_i_reg[3]_i_1__3_n_6 ,\count_value_i_reg[3]_i_1__3_n_7 }),
        .S({\count_value_i[3]_i_2__3_n_0 ,\count_value_i[3]_i_3__3_n_0 ,\count_value_i[3]_i_4__3_n_0 ,\count_value_i[3]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__3_n_7 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__3_n_6 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__3_n_5 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__3_n_4 ),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \count_value_i_reg[7]_i_1__3 
       (.CI(\count_value_i_reg[3]_i_1__3_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__3_n_0 ,\count_value_i_reg[7]_i_1__3_n_1 ,\count_value_i_reg[7]_i_1__3_n_2 ,\count_value_i_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__3_n_4 ,\count_value_i_reg[7]_i_1__3_n_5 ,\count_value_i_reg[7]_i_1__3_n_6 ,\count_value_i_reg[7]_i_1__3_n_7 }),
        .S({\count_value_i[7]_i_2__3_n_0 ,\count_value_i[7]_i_3__3_n_0 ,\count_value_i[7]_i_4__3_n_0 ,\count_value_i[7]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__3_n_7 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__3_n_6 ),
        .Q(Q[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.CI(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ),
        .CO({\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED [3:2],\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_2 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[13:12]}),
        .O({\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED [3],src_in_bin[14:12]}),
        .S({1'b0,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10 
       (.I0(Q[9]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11 
       (.I0(Q[8]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12 
       (.I0(Q[7]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13 
       (.I0(Q[6]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_14 
       (.I0(Q[5]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_15 
       (.I0(Q[4]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_16 
       (.I0(Q[3]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_17 
       (.I0(Q[2]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_18 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_19 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_19_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.CI(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ),
        .CO({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(src_in_bin[11:8]),
        .S({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.CI(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ),
        .CO({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(src_in_bin[7:4]),
        .S({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_14_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_15_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.CI(1'b0),
        .CO({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_1 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_2 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(src_in_bin[3:0]),
        .S({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_16_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_17_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_18_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_19_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[14]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[13]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(Q[12]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8 
       (.I0(Q[11]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9 
       (.I0(Q[10]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[11]_i_2 
       (.I0(Q[11]),
        .I1(\reg_out_i_reg[11] [9]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[11]_i_3 
       (.I0(Q[10]),
        .I1(\reg_out_i_reg[11] [8]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[11]_i_4 
       (.I0(Q[9]),
        .I1(\reg_out_i_reg[11] [7]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[11]_i_5 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[11] [6]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[13]_i_2 
       (.I0(Q[13]),
        .I1(\reg_out_i_reg[11] [11]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[13]_i_3 
       (.I0(Q[12]),
        .I1(\reg_out_i_reg[11] [10]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[11] [1]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[3]_i_4 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[11] [0]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.diff_pntr_pe[3]_i_5 
       (.I0(Q[1]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA4555)) 
    \gen_pf_ic_rc.diff_pntr_pe[3]_i_6 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I4(Q[0]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[7]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[11] [5]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[7]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[11] [4]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[7]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[11] [3]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.diff_pntr_pe[7]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[11] [2]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[7]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1 
       (.CI(\gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_0 ),
        .CO({\gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_0 ,\gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_1 ,\gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_2 ,\gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\reg_out_i_reg[11] [9:6]),
        .O(D[11:8]),
        .S({\gen_pf_ic_rc.diff_pntr_pe[11]_i_2_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[11]_i_3_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[11]_i_4_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[11]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1 
       (.CI(\gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_CO_UNCONNECTED [3:1],\gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_out_i_reg[11] [10]}),
        .O({\NLW_gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_O_UNCONNECTED [3:2],D[13:12]}),
        .S({1'b0,1'b0,\gen_pf_ic_rc.diff_pntr_pe[13]_i_2_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[13]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_out_i_reg[11] [1:0],1'b0,DI}),
        .O(D[3:0]),
        .S({\gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[3]_i_4_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[3]_i_5_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[3]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1 
       (.CI(\gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_0 ,\gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\reg_out_i_reg[11] [5:2]),
        .O(D[7:4]),
        .S({\gen_pf_ic_rc.diff_pntr_pe[7]_i_2_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[7]_i_3_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[7]_i_4_n_0 ,\gen_pf_ic_rc.diff_pntr_pe[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h0041)) 
    \gen_pf_ic_rc.ram_empty_i_i_11 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\reg_out_i_reg[11] [0]),
        .I3(Q[0]),
        .O(\gen_pf_ic_rc.ram_empty_i_reg ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I1(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized7
   (S,
    \count_value_i_reg[13]_0 ,
    ram_empty_i,
    rd_en,
    Q,
    \reg_out_i_reg[0] ,
    SR,
    E,
    rd_clk);
  output [0:0]S;
  output [10:0]\count_value_i_reg[13]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input [0:0]\reg_out_i_reg[0] ;
  input [0:0]SR;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \count_value_i[11]_i_2__2_n_0 ;
  wire \count_value_i[11]_i_3__2_n_0 ;
  wire \count_value_i[11]_i_4__2_n_0 ;
  wire \count_value_i[11]_i_5__2_n_0 ;
  wire \count_value_i[13]_i_2_n_0 ;
  wire \count_value_i[13]_i_3_n_0 ;
  wire \count_value_i[3]_i_2__2_n_0 ;
  wire \count_value_i[3]_i_3__2_n_0 ;
  wire \count_value_i[3]_i_4__2_n_0 ;
  wire \count_value_i[3]_i_5__2_n_0 ;
  wire \count_value_i[7]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_3__2_n_0 ;
  wire \count_value_i[7]_i_4__2_n_0 ;
  wire \count_value_i[7]_i_5__2_n_0 ;
  wire \count_value_i_reg[11]_i_1__2_n_0 ;
  wire \count_value_i_reg[11]_i_1__2_n_1 ;
  wire \count_value_i_reg[11]_i_1__2_n_2 ;
  wire \count_value_i_reg[11]_i_1__2_n_3 ;
  wire \count_value_i_reg[11]_i_1__2_n_4 ;
  wire \count_value_i_reg[11]_i_1__2_n_5 ;
  wire \count_value_i_reg[11]_i_1__2_n_6 ;
  wire \count_value_i_reg[11]_i_1__2_n_7 ;
  wire [10:0]\count_value_i_reg[13]_0 ;
  wire \count_value_i_reg[13]_i_1_n_3 ;
  wire \count_value_i_reg[13]_i_1_n_6 ;
  wire \count_value_i_reg[13]_i_1_n_7 ;
  wire \count_value_i_reg[3]_i_1__2_n_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_1 ;
  wire \count_value_i_reg[3]_i_1__2_n_2 ;
  wire \count_value_i_reg[3]_i_1__2_n_3 ;
  wire \count_value_i_reg[3]_i_1__2_n_4 ;
  wire \count_value_i_reg[3]_i_1__2_n_5 ;
  wire \count_value_i_reg[3]_i_1__2_n_6 ;
  wire \count_value_i_reg[3]_i_1__2_n_7 ;
  wire \count_value_i_reg[7]_i_1__2_n_0 ;
  wire \count_value_i_reg[7]_i_1__2_n_1 ;
  wire \count_value_i_reg[7]_i_1__2_n_2 ;
  wire \count_value_i_reg[7]_i_1__2_n_3 ;
  wire \count_value_i_reg[7]_i_1__2_n_4 ;
  wire \count_value_i_reg[7]_i_1__2_n_5 ;
  wire \count_value_i_reg[7]_i_1__2_n_6 ;
  wire \count_value_i_reg[7]_i_1__2_n_7 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]\reg_out_i_reg[0] ;
  wire [3:1]\NLW_count_value_i_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_value_i_reg[13]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_2__2 
       (.I0(\count_value_i_reg[13]_0 [8]),
        .O(\count_value_i[11]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_3__2 
       (.I0(\count_value_i_reg[13]_0 [7]),
        .O(\count_value_i[11]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_4__2 
       (.I0(\count_value_i_reg[13]_0 [6]),
        .O(\count_value_i[11]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[11]_i_5__2 
       (.I0(\count_value_i_reg[13]_0 [5]),
        .O(\count_value_i[11]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[13]_i_2 
       (.I0(\count_value_i_reg[13]_0 [10]),
        .O(\count_value_i[13]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[13]_i_3 
       (.I0(\count_value_i_reg[13]_0 [9]),
        .O(\count_value_i[13]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_2__2 
       (.I0(\count_value_i_reg[13]_0 [0]),
        .O(\count_value_i[3]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_3__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[3]_i_4__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[3]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA4555)) 
    \count_value_i[3]_i_5__2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[3]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_2__2 
       (.I0(\count_value_i_reg[13]_0 [4]),
        .O(\count_value_i[7]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_3__2 
       (.I0(\count_value_i_reg[13]_0 [3]),
        .O(\count_value_i[7]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_4__2 
       (.I0(\count_value_i_reg[13]_0 [2]),
        .O(\count_value_i[7]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count_value_i[7]_i_5__2 
       (.I0(\count_value_i_reg[13]_0 [1]),
        .O(\count_value_i[7]_i_5__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_7 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_5 ),
        .Q(\count_value_i_reg[13]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_4 ),
        .Q(\count_value_i_reg[13]_0 [8]),
        .R(SR));
  CARRY4 \count_value_i_reg[11]_i_1__2 
       (.CI(\count_value_i_reg[7]_i_1__2_n_0 ),
        .CO({\count_value_i_reg[11]_i_1__2_n_0 ,\count_value_i_reg[11]_i_1__2_n_1 ,\count_value_i_reg[11]_i_1__2_n_2 ,\count_value_i_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__2_n_4 ,\count_value_i_reg[11]_i_1__2_n_5 ,\count_value_i_reg[11]_i_1__2_n_6 ,\count_value_i_reg[11]_i_1__2_n_7 }),
        .S({\count_value_i[11]_i_2__2_n_0 ,\count_value_i[11]_i_3__2_n_0 ,\count_value_i[11]_i_4__2_n_0 ,\count_value_i[11]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[13]_i_1_n_7 ),
        .Q(\count_value_i_reg[13]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[13] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[13]_i_1_n_6 ),
        .Q(\count_value_i_reg[13]_0 [10]),
        .R(SR));
  CARRY4 \count_value_i_reg[13]_i_1 
       (.CI(\count_value_i_reg[11]_i_1__2_n_0 ),
        .CO({\NLW_count_value_i_reg[13]_i_1_CO_UNCONNECTED [3:1],\count_value_i_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[13]_i_1_O_UNCONNECTED [3:2],\count_value_i_reg[13]_i_1_n_6 ,\count_value_i_reg[13]_i_1_n_7 }),
        .S({1'b0,1'b0,\count_value_i[13]_i_2_n_0 ,\count_value_i[13]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_6 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_5 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_4 ),
        .Q(\count_value_i_reg[13]_0 [0]),
        .R(SR));
  CARRY4 \count_value_i_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__2_n_0 ,\count_value_i_reg[3]_i_1__2_n_1 ,\count_value_i_reg[3]_i_1__2_n_2 ,\count_value_i_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_value_i_reg_n_0_[0] }),
        .O({\count_value_i_reg[3]_i_1__2_n_4 ,\count_value_i_reg[3]_i_1__2_n_5 ,\count_value_i_reg[3]_i_1__2_n_6 ,\count_value_i_reg[3]_i_1__2_n_7 }),
        .S({\count_value_i[3]_i_2__2_n_0 ,\count_value_i[3]_i_3__2_n_0 ,\count_value_i[3]_i_4__2_n_0 ,\count_value_i[3]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_7 ),
        .Q(\count_value_i_reg[13]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_6 ),
        .Q(\count_value_i_reg[13]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_5 ),
        .Q(\count_value_i_reg[13]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_4 ),
        .Q(\count_value_i_reg[13]_0 [4]),
        .R(SR));
  CARRY4 \count_value_i_reg[7]_i_1__2 
       (.CI(\count_value_i_reg[3]_i_1__2_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__2_n_0 ,\count_value_i_reg[7]_i_1__2_n_1 ,\count_value_i_reg[7]_i_1__2_n_2 ,\count_value_i_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__2_n_4 ,\count_value_i_reg[7]_i_1__2_n_5 ,\count_value_i_reg[7]_i_1__2_n_6 ,\count_value_i_reg[7]_i_1__2_n_7 }),
        .S({\count_value_i[7]_i_2__2_n_0 ,\count_value_i[7]_i_3__2_n_0 ,\count_value_i[7]_i_4__2_n_0 ,\count_value_i[7]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_7 ),
        .Q(\count_value_i_reg[13]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_6 ),
        .Q(\count_value_i_reg[13]_0 [6]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0041)) 
    \gen_pf_ic_rc.ram_empty_i_i_15 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\reg_out_i_reg[0] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(S));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_async
   (empty,
    framestart2_regen,
    VBlank_s_reg,
    reset,
    vita_clk,
    wr_en,
    clk,
    VBlankA1_s);
  output empty;
  output framestart2_regen;
  output VBlank_s_reg;
  input reset;
  input vita_clk;
  input wr_en;
  input clk;
  input VBlankA1_s;

  wire VBlankA1_s;
  wire VBlank_s_reg;
  wire clk;
  wire empty;
  wire framestart2_regen;
  wire reset;
  wire vita_clk;
  wire wr_en;
  wire xpm_fifo_base_inst_n_0;
  wire xpm_fifo_base_inst_n_1;
  wire xpm_fifo_base_inst_n_10;
  wire xpm_fifo_base_inst_n_11;
  wire xpm_fifo_base_inst_n_12;
  wire xpm_fifo_base_inst_n_13;
  wire xpm_fifo_base_inst_n_14;
  wire xpm_fifo_base_inst_n_15;
  wire xpm_fifo_base_inst_n_16;
  wire xpm_fifo_base_inst_n_17;
  wire xpm_fifo_base_inst_n_18;
  wire xpm_fifo_base_inst_n_2;
  wire xpm_fifo_base_inst_n_3;
  wire xpm_fifo_base_inst_n_4;
  wire xpm_fifo_base_inst_n_5;
  wire xpm_fifo_base_inst_n_6;
  wire xpm_fifo_base_inst_n_7;
  wire xpm_fifo_base_inst_n_8;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DEMUX_GEN.VIDEO_8BIT_GEN.fsync_i_1 
       (.I0(empty),
        .O(framestart2_regen));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    VBlank_s_i_1
       (.I0(empty),
        .I1(VBlankA1_s),
        .O(VBlank_s_reg));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "16" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "6" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "6" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "8" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "1" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "1" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.dbiterr(xpm_fifo_base_inst_n_18),
        .din(1'b1),
        .dout(xpm_fifo_base_inst_n_8),
        .empty(empty),
        .full(xpm_fifo_base_inst_n_0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(xpm_fifo_base_inst_n_6),
        .prog_empty(xpm_fifo_base_inst_n_10),
        .prog_full(xpm_fifo_base_inst_n_1),
        .rd_clk(clk),
        .rd_data_count({xpm_fifo_base_inst_n_11,xpm_fifo_base_inst_n_12,xpm_fifo_base_inst_n_13,xpm_fifo_base_inst_n_14}),
        .rd_en(1'b1),
        .rd_rst_busy(xpm_fifo_base_inst_n_16),
        .rst(reset),
        .sbiterr(xpm_fifo_base_inst_n_17),
        .sleep(1'b0),
        .underflow(xpm_fifo_base_inst_n_15),
        .wr_clk(vita_clk),
        .wr_data_count({xpm_fifo_base_inst_n_2,xpm_fifo_base_inst_n_3,xpm_fifo_base_inst_n_4,xpm_fifo_base_inst_n_5}),
        .wr_en(wr_en),
        .wr_rst_busy(xpm_fifo_base_inst_n_7));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_async__parameterized1
   (dout,
    din,
    vita_clk,
    clk,
    rd_en);
  output [7:0]dout;
  input [41:0]din;
  input vita_clk;
  input clk;
  input rd_en;

  wire clk;
  wire [10:0]demux_dout;
  wire demux_empty;
  wire demux_full;
  wire [41:0]din;
  wire [7:0]dout;
  wire rd_en;
  wire vita_clk;
  wire xpm_fifo_base_inst_n_1;
  wire xpm_fifo_base_inst_n_10;
  wire xpm_fifo_base_inst_n_11;
  wire xpm_fifo_base_inst_n_12;
  wire xpm_fifo_base_inst_n_13;
  wire xpm_fifo_base_inst_n_14;
  wire xpm_fifo_base_inst_n_15;
  wire xpm_fifo_base_inst_n_16;
  wire xpm_fifo_base_inst_n_17;
  wire xpm_fifo_base_inst_n_18;
  wire xpm_fifo_base_inst_n_2;
  wire xpm_fifo_base_inst_n_3;
  wire xpm_fifo_base_inst_n_31;
  wire xpm_fifo_base_inst_n_32;
  wire xpm_fifo_base_inst_n_33;
  wire xpm_fifo_base_inst_n_34;
  wire xpm_fifo_base_inst_n_35;
  wire xpm_fifo_base_inst_n_36;
  wire xpm_fifo_base_inst_n_37;
  wire xpm_fifo_base_inst_n_38;
  wire xpm_fifo_base_inst_n_39;
  wire xpm_fifo_base_inst_n_4;
  wire xpm_fifo_base_inst_n_40;
  wire xpm_fifo_base_inst_n_41;
  wire xpm_fifo_base_inst_n_42;
  wire xpm_fifo_base_inst_n_43;
  wire xpm_fifo_base_inst_n_44;
  wire xpm_fifo_base_inst_n_45;
  wire xpm_fifo_base_inst_n_5;
  wire xpm_fifo_base_inst_n_6;
  wire xpm_fifo_base_inst_n_7;
  wire xpm_fifo_base_inst_n_8;
  wire xpm_fifo_base_inst_n_9;

  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "16384" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "262144" *) 
  (* FIFO_WRITE_DEPTH = "4096" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "2046" *) 
  (* PE_THRESH_MAX = "16379" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "2046" *) 
  (* PF_THRESH_MAX = "4091" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "2048" *) 
  (* PROG_FULL_THRESH = "2048" *) 
  (* RD_DATA_COUNT_WIDTH = "10" *) 
  (* RD_DC_WIDTH_EXT = "15" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "14" *) 
  (* READ_DATA_WIDTH = "16" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "10" *) 
  (* WR_DC_WIDTH_EXT = "13" *) 
  (* WR_PNTR_WIDTH = "12" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.dbiterr(xpm_fifo_base_inst_n_45),
        .din({1'b0,1'b0,1'b0,1'b0,din[41],1'b0,din[40:31],1'b0,1'b0,1'b0,1'b0,din[41],1'b0,din[30:21],1'b0,1'b0,1'b0,1'b0,din[41],1'b0,din[20:11],1'b0,1'b0,1'b0,1'b0,din[41],din[10:0]}),
        .dout({xpm_fifo_base_inst_n_14,xpm_fifo_base_inst_n_15,xpm_fifo_base_inst_n_16,xpm_fifo_base_inst_n_17,xpm_fifo_base_inst_n_18,demux_dout[10],dout,demux_dout[1:0]}),
        .empty(demux_empty),
        .full(demux_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(xpm_fifo_base_inst_n_12),
        .prog_empty(xpm_fifo_base_inst_n_31),
        .prog_full(xpm_fifo_base_inst_n_1),
        .rd_clk(clk),
        .rd_data_count({xpm_fifo_base_inst_n_32,xpm_fifo_base_inst_n_33,xpm_fifo_base_inst_n_34,xpm_fifo_base_inst_n_35,xpm_fifo_base_inst_n_36,xpm_fifo_base_inst_n_37,xpm_fifo_base_inst_n_38,xpm_fifo_base_inst_n_39,xpm_fifo_base_inst_n_40,xpm_fifo_base_inst_n_41}),
        .rd_en(rd_en),
        .rd_rst_busy(xpm_fifo_base_inst_n_43),
        .rst(din[10]),
        .sbiterr(xpm_fifo_base_inst_n_44),
        .sleep(1'b0),
        .underflow(xpm_fifo_base_inst_n_42),
        .wr_clk(vita_clk),
        .wr_data_count({xpm_fifo_base_inst_n_2,xpm_fifo_base_inst_n_3,xpm_fifo_base_inst_n_4,xpm_fifo_base_inst_n_5,xpm_fifo_base_inst_n_6,xpm_fifo_base_inst_n_7,xpm_fifo_base_inst_n_8,xpm_fifo_base_inst_n_9,xpm_fifo_base_inst_n_10,xpm_fifo_base_inst_n_11}),
        .wr_en(din[41]),
        .wr_rst_busy(xpm_fifo_base_inst_n_13));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "16" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "6" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "6" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "8" *) 
(* PROG_FULL_THRESH = "8" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "1" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "1" *) (* WR_DATA_COUNT_WIDTH = "4" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* XPM_MODULE = "TRUE" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [0:0]din;
  output full;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  input rd_clk;
  input rd_en;
  output [0:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire dbiterr;
  wire [3:0]diff_pntr_pe;
  wire [4:2]diff_pntr_pf_q;
  wire [4:2]diff_pntr_pf_q0;
  wire [4:1]diff_wr_rd_pntr1_out;
  wire [4:1]diff_wr_rd_pntr_rdc;
  wire [0:0]din;
  wire [0:0]dout;
  wire empty;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.prog_full_i_i_2_n_0 ;
  wire injectdbiterr;
  wire injectsbiterr;
  wire [1:0]next_fwft_state;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_regout_en;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_data_count_i0;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rd_rst_i;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_6;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sbiterr;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_12;
  wire xpm_fifo_rst_inst_n_13;
  wire xpm_fifo_rst_inst_n_14;
  wire xpm_fifo_rst_inst_n_2;
  wire xpm_fifo_rst_inst_n_3;
  wire xpm_fifo_rst_inst_n_4;
  wire xpm_fifo_rst_inst_n_5;
  wire xpm_fifo_rst_inst_n_6;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  (* DEST_SYNC_FF = "2" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "2" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(wr_pntr_plus1_pf),
        .\count_value_i_reg[3] ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (rd_pntr_wr),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 (xpm_fifo_rst_inst_n_14),
        .ram_full_i0(ram_full_i0),
        .\syncstages_ff_reg[1] (wr_rst_busy),
        .wr_clk(wr_clk));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({diff_wr_rd_pntr1_out[4:3],diff_wr_rd_pntr1_out[1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[1][4] (rd_pntr_wr_cdc_dc),
        .\syncstages_ff_reg[1] (wr_rst_busy),
        .wr_clk(wr_clk));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec_26 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .SR(rd_rst_i),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[1][3] (wr_pntr_rd_cdc),
        .\gen_fwft.curr_fwft_state_reg[0] (rdp_inst_n_6),
        .\gen_fwft.curr_fwft_state_reg[1] (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0_27 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(diff_wr_rd_pntr_rdc[1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .SR(rd_rst_i),
        .count_value_i(count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[3][4] (wr_pntr_rd_cdc_dc),
        .rd_clk(rd_clk),
        .\rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ));
  (* DEST_SYNC_FF = "4" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_i),
        .O(next_fwft_state[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_i));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF320)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_i));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.D(diff_wr_rd_pntr_rdc[2]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .SR(rd_rst_i),
        .count_value_i(count_value_i),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\gen_fwft.curr_fwft_state_reg[1] (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .\rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_1 ),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wr_rst_busy));
  LUT6 #(
    .INIT(64'h888888888BBBBBBB)) 
    \gen_pf_ic_rc.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_i));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \gen_pf_ic_rc.prog_full_i_i_2 
       (.I0(prog_full),
        .I1(full),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[2]),
        .I4(diff_pntr_pf_q[3]),
        .O(\gen_pf_ic_rc.prog_full_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_12),
        .Q(prog_full),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_i));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "1" *) 
  (* BYTE_WRITE_WIDTH_B = "1" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "2147483647" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "2147483647" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "-1" *) 
  (* \MEM.ADDRESS_SPACE_END  = "-1" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "-2147483647" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "1" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "16" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "1" *) 
  (* P_MIN_WIDTH_DATA_A = "1" *) 
  (* P_MIN_WIDTH_DATA_B = "1" *) 
  (* P_MIN_WIDTH_DATA_ECC = "1" *) 
  (* P_MIN_WIDTH_DATA_LDW = "1" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "1" *) 
  (* P_WIDTH_COL_WRITE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "1" *) 
  (* READ_DATA_WIDTH_B = "1" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "1" *) 
  (* WRITE_DATA_WIDTH_B = "1" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(dbiterr),
        .dina(din),
        .dinb(1'b0),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [0]),
        .doutb(dout),
        .ena(xpm_fifo_rst_inst_n_14),
        .enb(rdp_inst_n_6),
        .injectdbiterra(injectdbiterr),
        .injectdbiterrb(1'b0),
        .injectsbiterra(injectsbiterr),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(ram_regout_en),
        .rsta(1'b0),
        .rstb(rd_rst_i),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(sbiterr),
        .sleep(sleep),
        .wea(xpm_fifo_rst_inst_n_14),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \gen_sdpram.xpm_memory_base_inst_i_4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(ram_regout_en));
  FDRE #(
    .INIT(1'b0)) 
    overflow_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[1]),
        .Q(rd_data_count[0]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[2]),
        .Q(rd_data_count[1]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[3]),
        .Q(rd_data_count[2]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[4]),
        .Q(rd_data_count[3]),
        .R(rd_data_count_i0));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .Q(rd_pntr_ext),
        .SR(rd_rst_i),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (rdp_inst_n_6),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_1 ),
        .\gen_fwft.curr_fwft_state_reg[1] (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .\rd_data_count_i_reg[4] (diff_wr_rd_pntr_rdc[4:3]),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(rd_rst_i),
        .\gen_fwft.curr_fwft_state_reg[0] (rdp_inst_n_6),
        .\gen_fwft.curr_fwft_state_reg[1] (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.rst_d1(rst_d1),
        .\syncstages_ff_reg[1] (wr_rst_busy),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    underflow_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr1_out[1]),
        .Q(wr_data_count[0]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr1_out[2]),
        .Q(wr_data_count[1]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr1_out[3]),
        .Q(wr_data_count[2]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr1_out[4]),
        .Q(wr_data_count[3]),
        .R(wr_rst_busy));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0_28 wrp_inst
       (.D(diff_wr_rd_pntr1_out[2]),
        .Q(wr_pntr_ext),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_14),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ({xpm_fifo_rst_inst_n_5,xpm_fifo_rst_inst_n_6}),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\syncstages_ff_reg[1] (wr_rst_busy),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1_29 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_14),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ({xpm_fifo_rst_inst_n_3,xpm_fifo_rst_inst_n_4}),
        .\reg_out_i_reg[0] (xpm_fifo_rst_inst_n_13),
        .\reg_out_i_reg[3] (rd_pntr_wr),
        .\syncstages_ff_reg[1] (wr_rst_busy),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized2 wrpp2_inst
       (.D({xpm_fifo_rst_inst_n_1,xpm_fifo_rst_inst_n_2}),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_14),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 (full),
        .\syncstages_ff_reg[1] (wr_rst_busy),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.D({xpm_fifo_rst_inst_n_1,xpm_fifo_rst_inst_n_2}),
        .Q({wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .SR(rd_data_count_i0),
        .\count_value_i_reg[0] (wr_rst_busy),
        .\count_value_i_reg[0]_0 (rd_rst_i),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_14),
        .\count_value_i_reg[1] ({xpm_fifo_rst_inst_n_3,xpm_fifo_rst_inst_n_4}),
        .\count_value_i_reg[1]_0 ({xpm_fifo_rst_inst_n_5,xpm_fifo_rst_inst_n_6}),
        .\count_value_i_reg[1]_1 (wr_pntr_plus1_pf[2:1]),
        .\count_value_i_reg[1]_2 (wr_pntr_ext[1:0]),
        .dest_rst(rd_rst_busy),
        .\gen_fwft.curr_fwft_state_reg[1] (curr_fwft_state),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.diff_pntr_pf_q_reg[4] (xpm_fifo_rst_inst_n_13),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.prog_full_i_reg (xpm_fifo_rst_inst_n_12),
        .\gen_pf_ic_rc.prog_full_i_reg_0 (\gen_pf_ic_rc.prog_full_i_i_2_n_0 ),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0] (rd_pntr_wr[0]),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "16384" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "262144" *) (* FIFO_WRITE_DEPTH = "4096" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "2046" *) 
(* PE_THRESH_MAX = "16379" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "2046" *) 
(* PF_THRESH_MAX = "4091" *) (* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "2048" *) 
(* PROG_FULL_THRESH = "2048" *) (* RD_DATA_COUNT_WIDTH = "10" *) (* RD_DC_WIDTH_EXT = "15" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "14" *) 
(* READ_DATA_WIDTH = "16" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "64" *) (* WR_DATA_COUNT_WIDTH = "10" *) 
(* WR_DC_WIDTH_EXT = "13" *) (* WR_PNTR_WIDTH = "12" *) (* WR_RD_RATIO = "0" *) 
(* XPM_MODULE = "TRUE" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output prog_full;
  output [9:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  input rd_clk;
  input rd_en;
  output [15:0]dout;
  output empty;
  output prog_empty;
  output [9:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire dbiterr;
  wire [13:0]diff_pntr_pe;
  wire [12:2]diff_pntr_pf_q;
  wire [12:2]diff_pntr_pf_q0;
  wire [12:3]diff_wr_rd_pntr0_out;
  wire [14:5]diff_wr_rd_pntr_rdc;
  wire [63:0]din;
  wire [15:0]dout;
  wire empty;
  wire fifo_rd_rst_wr_i;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_10 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_11 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_12 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_9 ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[10] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[11] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[12] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[13] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[8] ;
  wire \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[9] ;
  wire \gen_pf_ic_rc.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.prog_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.prog_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.prog_full_i_i_3_n_0 ;
  wire injectdbiterr;
  wire injectsbiterr;
  wire [1:0]next_fwft_state;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_regout_en;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_data_count_i0;
  wire rd_en;
  wire [13:0]rd_pntr_ext;
  wire [13:2]rd_pntr_wr;
  wire [13:0]rd_pntr_wr_cdc;
  wire [14:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rd_rst_i;
  wire rdp_inst_n_0;
  wire rdp_inst_n_29;
  wire rdp_inst_n_30;
  wire rdp_inst_n_31;
  wire rdp_inst_n_32;
  wire rdp_inst_n_33;
  wire rdp_inst_n_34;
  wire rdp_inst_n_35;
  wire rdp_inst_n_36;
  wire rdp_inst_n_37;
  wire rdp_inst_n_38;
  wire rdp_inst_n_39;
  wire rdp_inst_n_40;
  wire rdp_inst_n_41;
  wire rdp_inst_n_42;
  wire rdp_inst_n_43;
  wire rdp_inst_n_44;
  wire rdp_inst_n_45;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_11;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1_inst_n_0;
  wire sbiterr;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire [12:0]wr_pntr_ext;
  wire [12:1]wr_pntr_plus1_pf;
  wire [13:2]wr_pntr_rd_adj;
  wire [11:0]wr_pntr_rd_cdc;
  wire [12:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_10;
  wire wrpp2_inst_n_11;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrpp2_inst_n_7;
  wire wrpp2_inst_n_8;
  wire wrpp2_inst_n_9;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_11;
  wire xpm_fifo_rst_inst_n_4;
  wire xpm_fifo_rst_inst_n_5;
  wire xpm_fifo_rst_inst_n_6;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire [63:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  (* DEST_SYNC_FF = "2" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "15" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32,rdp_inst_n_33,rdp_inst_n_34,rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37,rdp_inst_n_38,rdp_inst_n_39,rdp_inst_n_40,rdp_inst_n_41,rdp_inst_n_42,rdp_inst_n_43}));
  (* DEST_SYNC_FF = "2" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "14" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized3 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc[13:2]),
        .Q(rd_pntr_wr),
        .SR(wr_rst_busy),
        .\count_value_i_reg[11] ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8,wrpp2_inst_n_9,wrpp2_inst_n_10,wrpp2_inst_n_11}),
        .\count_value_i_reg[11]_0 (wr_pntr_plus1_pf),
        .dest_rst(fifo_rd_rst_wr_i),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_rst_ic.fifo_wr_rst_i_reg (xpm_fifo_rst_inst_n_1),
        .ram_full_i0(ram_full_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized4 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc[14:2]),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_9 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_10 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_11 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_12 }),
        .SR(wr_rst_busy),
        .wr_clk(wr_clk));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized1 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .Q(curr_fwft_state),
        .S(rdpp1_inst_n_0),
        .SR(rd_rst_i),
        .\count_value_i_reg[13] ({rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .\count_value_i_reg[13]_0 (rd_pntr_ext[13:3]),
        .\count_value_i_reg[1] (rdp_inst_n_45),
        .\gen_pf_ic_rc.diff_pntr_pe_reg[13] (wr_pntr_rd_adj),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized2 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(diff_wr_rd_pntr_rdc),
        .Q({rdp_inst_n_0,rd_pntr_ext[13:2]}),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .SR(rd_rst_i),
        .count_value_i(count_value_i),
        .\dest_graysync_ff_reg[3][12] (wr_pntr_rd_cdc_dc),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "13" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "12" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[11:0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_i),
        .O(next_fwft_state[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_i));
  LUT4 #(
    .INIT(16'hF320)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_i));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn_34 \gen_fwft.rdpp1_inst 
       (.Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .SR(rd_rst_i),
        .count_value_i(count_value_i),
        .\gen_fwft.curr_fwft_state_reg[1] (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_pf_ic_rc.diff_pntr_pe[3]_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[10]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[10] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[11]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[11] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[12] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[12]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[12] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[13] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[13]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[13] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[5] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[6] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[7] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[8]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[8] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pe_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[9]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[9] ),
        .R(rd_rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[10]),
        .Q(diff_pntr_pf_q[10]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[11]),
        .Q(diff_pntr_pf_q[11]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[12]),
        .Q(diff_pntr_pf_q[12]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[9]),
        .Q(diff_pntr_pf_q[9]),
        .R(wr_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wr_rst_busy));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    \gen_pf_ic_rc.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.prog_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[11] ),
        .I4(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[13] ),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[12] ),
        .O(\gen_pf_ic_rc.prog_empty_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gen_pf_ic_rc.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.prog_empty_i_i_3_n_0 ),
        .I1(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[10] ),
        .I2(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[9] ),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[8] ),
        .I4(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[7] ),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[6] ),
        .O(\gen_pf_ic_rc.prog_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pf_ic_rc.prog_empty_i_i_3 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[5] ),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2] ),
        .I4(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0] ),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.prog_empty_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \gen_pf_ic_rc.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[11]),
        .I1(diff_pntr_pf_q[9]),
        .I2(\gen_pf_ic_rc.prog_full_i_i_3_n_0 ),
        .I3(diff_pntr_pf_q[8]),
        .I4(diff_pntr_pf_q[10]),
        .I5(diff_pntr_pf_q[12]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pf_ic_rc.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[5]),
        .I1(diff_pntr_pf_q[4]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .I4(diff_pntr_pf_q[6]),
        .I5(diff_pntr_pf_q[7]),
        .O(\gen_pf_ic_rc.prog_full_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_0),
        .Q(prog_full),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_i));
  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "14" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "64" *) 
  (* BYTE_WRITE_WIDTH_B = "16" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "15" *) 
  (* \MEM.ADDRESS_SPACE_END  = "16383" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "16" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "1" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "262144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16384" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "16" *) 
  (* P_MIN_WIDTH_DATA_A = "64" *) 
  (* P_MIN_WIDTH_DATA_B = "16" *) 
  (* P_MIN_WIDTH_DATA_ECC = "16" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "4" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "4" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "2" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "2" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "14" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "14" *) 
  (* P_WIDTH_COL_WRITE_A = "16" *) 
  (* P_WIDTH_COL_WRITE_B = "16" *) 
  (* READ_DATA_WIDTH_A = "64" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "64" *) 
  (* WRITE_DATA_WIDTH_B = "16" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[11:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(dbiterr),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [63:0]),
        .doutb(dout),
        .ena(xpm_fifo_rst_inst_n_11),
        .enb(rdp_inst_n_44),
        .injectdbiterra(injectdbiterr),
        .injectdbiterrb(1'b0),
        .injectsbiterra(injectsbiterr),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(ram_regout_en),
        .rsta(1'b0),
        .rstb(rd_rst_i),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(sbiterr),
        .sleep(sleep),
        .wea(xpm_fifo_rst_inst_n_11),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \gen_sdpram.xpm_memory_base_inst_i_4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(ram_regout_en));
  FDRE #(
    .INIT(1'b0)) 
    overflow_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \rd_data_count_i_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[10]),
        .Q(rd_data_count[5]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[11]),
        .Q(rd_data_count[6]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[12] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[12]),
        .Q(rd_data_count[7]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[13] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[13]),
        .Q(rd_data_count[8]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[14] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[14]),
        .Q(rd_data_count[9]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[5]),
        .Q(rd_data_count[0]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[6]),
        .Q(rd_data_count[1]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[7]),
        .Q(rd_data_count[2]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[8]),
        .Q(rd_data_count[3]),
        .R(rd_data_count_i0));
  FDRE \rd_data_count_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr_rdc[9]),
        .Q(rd_data_count[4]),
        .R(rd_data_count_i0));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized6 rdp_inst
       (.D(diff_pntr_pe),
        .DI(\gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0 ),
        .E(rdp_inst_n_44),
        .Q({rdp_inst_n_0,rd_pntr_ext}),
        .SR(rd_rst_i),
        .count_value_i(count_value_i),
        .\gen_fwft.curr_fwft_state_reg[1] (curr_fwft_state),
        .\gen_pf_ic_rc.ram_empty_i_reg (rdp_inst_n_45),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[11] (wr_pntr_rd_adj),
        .src_in_bin({rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32,rdp_inst_n_33,rdp_inst_n_34,rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37,rdp_inst_n_38,rdp_inst_n_39,rdp_inst_n_40,rdp_inst_n_41,rdp_inst_n_42,rdp_inst_n_43}));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.E(rdp_inst_n_44),
        .Q(curr_fwft_state),
        .S(rdpp1_inst_n_0),
        .SR(rd_rst_i),
        .\count_value_i_reg[13]_0 ({rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0] (wr_pntr_rd_adj[2]));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_35 rst_d1_inst
       (.SR(wr_rst_busy),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.prog_full_i_reg (rst_d1_inst_n_0),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    underflow_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \wr_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[10]),
        .Q(wr_data_count[7]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[11]),
        .Q(wr_data_count[8]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[12]),
        .Q(wr_data_count[9]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[3]),
        .Q(wr_data_count[0]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[4]),
        .Q(wr_data_count[1]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[5]),
        .Q(wr_data_count[2]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[6]),
        .Q(wr_data_count[3]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[7]),
        .Q(wr_data_count[4]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[8]),
        .Q(wr_data_count[5]),
        .R(wr_rst_busy));
  FDRE \wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_wr_rd_pntr0_out[9]),
        .Q(wr_data_count[6]),
        .R(wr_rst_busy));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized3 wrp_inst
       (.D(diff_wr_rd_pntr0_out),
        .E(xpm_fifo_rst_inst_n_11),
        .Q(wr_pntr_ext),
        .S(xpm_fifo_rst_inst_n_6),
        .SR(wr_rst_busy),
        .\reg_out_i_reg[14] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_9 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_10 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_11 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_12 }),
        .wr_clk(wr_clk));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized4 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .E(xpm_fifo_rst_inst_n_11),
        .Q(wr_pntr_plus1_pf),
        .S(xpm_fifo_rst_inst_n_5),
        .SR(wr_rst_busy),
        .\reg_out_i_reg[13] (rd_pntr_wr),
        .wr_clk(wr_clk));
  design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized5 wrpp2_inst
       (.E(xpm_fifo_rst_inst_n_11),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8,wrpp2_inst_n_9,wrpp2_inst_n_10,wrpp2_inst_n_11}),
        .S(xpm_fifo_rst_inst_n_4),
        .SR(wr_rst_busy),
        .wr_clk(wr_clk));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_rst__xdcDup__1 xpm_fifo_rst_inst
       (.E(xpm_fifo_rst_inst_n_11),
        .Q(wrpp2_inst_n_11),
        .S(xpm_fifo_rst_inst_n_4),
        .SR(wr_rst_busy),
        .\count_value_i_reg[0] (rd_rst_i),
        .\count_value_i_reg[0]_0 (wr_pntr_plus1_pf[1]),
        .\count_value_i_reg[0]_1 (wr_pntr_ext[0]),
        .\count_value_i_reg[3] (xpm_fifo_rst_inst_n_5),
        .\count_value_i_reg[3]_0 (xpm_fifo_rst_inst_n_6),
        .d_out_reg(xpm_fifo_rst_inst_n_1),
        .dest_rst(rd_rst_busy),
        .\gen_fwft.curr_fwft_state_reg[1] (curr_fwft_state),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 (fifo_rd_rst_wr_i),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .\rd_data_count_i_reg[5] (rd_data_count_i0),
        .rd_en(rd_en),
        .rst(rst),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit
   (rst_d1,
    \syncstages_ff_reg[1] ,
    wr_clk);
  output rst_d1;
  input \syncstages_ff_reg[1] ;
  input wr_clk;

  wire rst_d1;
  wire \syncstages_ff_reg[1] ;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[1] ),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_30
   (d_out,
    \gen_rst_ic.fifo_wr_rst_i_reg ,
    wr_clk);
  output d_out;
  input \gen_rst_ic.fifo_wr_rst_i_reg ;
  input wr_clk;

  wire d_out;
  wire \gen_rst_ic.fifo_wr_rst_i_reg ;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_i_reg ),
        .Q(d_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_31
   (fifo_wr_rst_d2,
    \gen_rst_ic.fifo_wr_rst_i_reg ,
    \gen_rst_ic.fifo_wr_rst_done_reg ,
    d_out,
    wr_clk,
    p_0_in,
    \gen_rst_ic.fifo_wr_rst_i_reg_0 ,
    dest_rst,
    rst,
    Q,
    fifo_wr_rst_done,
    fifo_rd_rst_done,
    fifo_wr_rst_d3);
  output fifo_wr_rst_d2;
  output \gen_rst_ic.fifo_wr_rst_i_reg ;
  output \gen_rst_ic.fifo_wr_rst_done_reg ;
  input d_out;
  input wr_clk;
  input p_0_in;
  input \gen_rst_ic.fifo_wr_rst_i_reg_0 ;
  input dest_rst;
  input rst;
  input [0:0]Q;
  input fifo_wr_rst_done;
  input fifo_rd_rst_done;
  input fifo_wr_rst_d3;

  wire [0:0]Q;
  wire d_out;
  wire dest_rst;
  wire fifo_rd_rst_done;
  wire fifo_wr_rst_d2;
  wire fifo_wr_rst_d3;
  wire fifo_wr_rst_done;
  wire \gen_rst_ic.fifo_wr_rst_done_reg ;
  wire \gen_rst_ic.fifo_wr_rst_i_reg ;
  wire \gen_rst_ic.fifo_wr_rst_i_reg_0 ;
  wire p_0_in;
  wire rst;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(d_out),
        .Q(fifo_wr_rst_d2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \gen_rst_ic.fifo_wr_rst_done_i_1 
       (.I0(fifo_wr_rst_done),
        .I1(fifo_rd_rst_done),
        .I2(fifo_wr_rst_d3),
        .I3(fifo_wr_rst_d2),
        .O(\gen_rst_ic.fifo_wr_rst_done_reg ));
  LUT6 #(
    .INIT(64'h4447444744474444)) 
    \gen_rst_ic.fifo_wr_rst_i_i_1 
       (.I0(p_0_in),
        .I1(\gen_rst_ic.fifo_wr_rst_i_reg_0 ),
        .I2(dest_rst),
        .I3(fifo_wr_rst_d2),
        .I4(rst),
        .I5(Q),
        .O(\gen_rst_ic.fifo_wr_rst_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_32
   (d_out_reg,
    dest_rst,
    rd_clk);
  output d_out_reg;
  input dest_rst;
  input rd_clk;

  wire d_out_reg;
  wire dest_rst;
  wire rd_clk;

  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst /\xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst /\xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    d_out_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rd_clk),
        .D(dest_rst),
        .Q(d_out_reg));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_33
   (\syncstages_ff_reg[0] ,
    SR,
    underflow_i0,
    \count_value_i_reg[0] ,
    \syncstages_ff_reg[1] ,
    rd_clk,
    dest_rst,
    \gen_fwft.curr_fwft_state_reg[1] ,
    rd_en,
    \gen_fwft.empty_fwft_i_reg );
  output \syncstages_ff_reg[0] ;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[0] ;
  input \syncstages_ff_reg[1] ;
  input rd_clk;
  input dest_rst;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;

  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[0] ;
  wire dest_rst;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire rd_clk;
  wire rd_en;
  wire \syncstages_ff_reg[0] ;
  wire \syncstages_ff_reg[1] ;
  wire underflow_i0;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[1] ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(dest_rst),
        .O(\count_value_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    \rd_data_count_i[4]_i_1 
       (.I0(dest_rst),
        .I1(\syncstages_ff_reg[0] ),
        .I2(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .O(SR));
  LUT4 #(
    .INIT(16'hAAA8)) 
    underflow_i_i_1
       (.I0(rd_en),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .I2(\syncstages_ff_reg[0] ),
        .I3(dest_rst),
        .O(underflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_35
   (\gen_pf_ic_rc.prog_full_i_reg ,
    SR,
    wr_clk,
    p_1_in,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst);
  output \gen_pf_ic_rc.prog_full_i_reg ;
  input [0:0]SR;
  input wr_clk;
  input p_1_in;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;

  wire [0:0]SR;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.prog_full_i_reg ;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(SR),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.prog_full_i_i_1 
       (.I0(p_1_in),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(SR),
        .O(\gen_pf_ic_rc.prog_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_38
   (d_out,
    src_rst,
    wr_clk);
  output d_out;
  input src_rst;
  input wr_clk;

  wire d_out;
  wire src_rst;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(d_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_39
   (fifo_wr_rst_d2,
    \gen_rst_ic.fifo_wr_rst_i_reg ,
    \gen_rst_ic.fifo_wr_rst_done_reg ,
    d_out,
    wr_clk,
    p_0_in,
    src_rst,
    dest_rst,
    rst,
    Q,
    fifo_wr_rst_done,
    fifo_rd_rst_done,
    fifo_wr_rst_d3);
  output fifo_wr_rst_d2;
  output \gen_rst_ic.fifo_wr_rst_i_reg ;
  output \gen_rst_ic.fifo_wr_rst_done_reg ;
  input d_out;
  input wr_clk;
  input p_0_in;
  input src_rst;
  input dest_rst;
  input rst;
  input [0:0]Q;
  input fifo_wr_rst_done;
  input fifo_rd_rst_done;
  input fifo_wr_rst_d3;

  wire [0:0]Q;
  wire d_out;
  wire dest_rst;
  wire fifo_rd_rst_done;
  wire fifo_wr_rst_d2;
  wire fifo_wr_rst_d3;
  wire fifo_wr_rst_done;
  wire \gen_rst_ic.fifo_wr_rst_done_reg ;
  wire \gen_rst_ic.fifo_wr_rst_i_reg ;
  wire p_0_in;
  wire rst;
  wire src_rst;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(d_out),
        .Q(fifo_wr_rst_d2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \gen_rst_ic.fifo_wr_rst_done_i_1 
       (.I0(fifo_wr_rst_done),
        .I1(fifo_rd_rst_done),
        .I2(fifo_wr_rst_d3),
        .I3(fifo_wr_rst_d2),
        .O(\gen_rst_ic.fifo_wr_rst_done_reg ));
  LUT6 #(
    .INIT(64'h4447444744474444)) 
    \gen_rst_ic.fifo_wr_rst_i_i_1 
       (.I0(p_0_in),
        .I1(src_rst),
        .I2(dest_rst),
        .I3(fifo_wr_rst_d2),
        .I4(rst),
        .I5(Q),
        .O(\gen_rst_ic.fifo_wr_rst_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_40
   (d_out_reg,
    dest_rst,
    rd_clk);
  output d_out_reg;
  input dest_rst;
  input rd_clk;

  wire d_out_reg;
  wire dest_rst;
  wire rd_clk;

  (* srl_bus_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst /\xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit " *) 
  (* srl_name = "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst /\xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    d_out_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rd_clk),
        .D(dest_rst),
        .Q(d_out_reg));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_41
   (\syncstages_ff_reg[0] ,
    underflow_i0,
    \rd_data_count_i_reg[5] ,
    \count_value_i_reg[0] ,
    \syncstages_ff_reg[1] ,
    rd_clk,
    rd_en,
    \gen_fwft.empty_fwft_i_reg ,
    dest_rst,
    \gen_fwft.curr_fwft_state_reg[1] );
  output \syncstages_ff_reg[0] ;
  output underflow_i0;
  output [0:0]\rd_data_count_i_reg[5] ;
  output [0:0]\count_value_i_reg[0] ;
  input \syncstages_ff_reg[1] ;
  input rd_clk;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;
  input dest_rst;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;

  wire [0:0]\count_value_i_reg[0] ;
  wire dest_rst;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire rd_clk;
  wire [0:0]\rd_data_count_i_reg[5] ;
  wire rd_en;
  wire \syncstages_ff_reg[0] ;
  wire \syncstages_ff_reg[1] ;
  wire underflow_i0;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[1] ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(dest_rst),
        .O(\count_value_i_reg[0] ));
  LUT4 #(
    .INIT(16'hEEEF)) 
    \rd_data_count_i[14]_i_1 
       (.I0(dest_rst),
        .I1(\syncstages_ff_reg[0] ),
        .I2(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .O(\rd_data_count_i_reg[5] ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    underflow_i_i_1
       (.I0(rd_en),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .I2(\syncstages_ff_reg[0] ),
        .I3(dest_rst),
        .O(underflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec
   (ram_full_i0,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \count_value_i_reg[3] ,
    \syncstages_ff_reg[1] ,
    D,
    wr_clk);
  output ram_full_i0;
  output [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input [3:0]Q;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [3:0]\count_value_i_reg[3] ;
  input \syncstages_ff_reg[1] ;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire ram_full_i0;
  wire \syncstages_ff_reg[1] ;
  wire wr_clk;

  LUT6 #(
    .INIT(64'hF82288F288228822)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [3]),
        .I4(\count_value_i_reg[3] [3]),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I4(Q[1]),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  FDRE \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .R(\syncstages_ff_reg[1] ));
  FDRE \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .R(\syncstages_ff_reg[1] ));
  FDRE \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .R(\syncstages_ff_reg[1] ));
  FDRE \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [3]),
        .R(\syncstages_ff_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec_26
   (D,
    Q,
    ram_empty_i0,
    \gen_fwft.curr_fwft_state_reg[0] ,
    \count_value_i_reg[3] ,
    \gen_fwft.curr_fwft_state_reg[1] ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[3]_0 ,
    SR,
    \dest_graysync_ff_reg[1][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input \gen_fwft.curr_fwft_state_reg[0] ;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input rd_en;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_0 ;
  input [0:0]SR;
  input [3:0]\dest_graysync_ff_reg[1][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[1][3] ;
  wire \gen_fwft.curr_fwft_state_reg[0] ;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699996999)) 
    \gen_pf_ic_rc.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\gen_fwft.curr_fwft_state_reg[1] [0]),
        .I3(\gen_fwft.curr_fwft_state_reg[1] [1]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_fwft.curr_fwft_state_reg[0] ),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF82288F288228822)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I1(\count_value_i_reg[3] [3]),
        .I2(\gen_fwft.curr_fwft_state_reg[0] ),
        .I3(Q[3]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .I5(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][3] [3]),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0
   (D,
    Q,
    \count_value_i_reg[4] ,
    \syncstages_ff_reg[1] ,
    \dest_graysync_ff_reg[1][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input \syncstages_ff_reg[1] ;
  input [4:0]\dest_graysync_ff_reg[1][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[1][4] ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire \syncstages_ff_reg[1] ;
  wire wr_clk;
  wire \wr_data_count_i[4]_i_2_n_0 ;

  FDRE \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [0]),
        .Q(Q[0]),
        .R(\syncstages_ff_reg[1] ));
  FDRE \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [1]),
        .Q(Q[1]),
        .R(\syncstages_ff_reg[1] ));
  FDRE \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [2]),
        .Q(Q[2]),
        .R(\syncstages_ff_reg[1] ));
  FDRE \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(\syncstages_ff_reg[1] ));
  FDRE \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[1][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(\syncstages_ff_reg[1] ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \wr_data_count_i[3]_i_1 
       (.I0(\wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \wr_data_count_i[4]_i_1 
       (.I0(\wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0_27
   (D,
    Q,
    \rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    count_value_i,
    SR,
    \dest_graysync_ff_reg[3][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]count_value_i;
  input [0:0]SR;
  input [4:0]\dest_graysync_ff_reg[3][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [1:0]count_value_i;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[3][4] ;
  wire rd_clk;
  wire \rd_data_count_i_reg[4] ;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(count_value_i[1]),
        .I4(count_value_i[0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\rd_data_count_i_reg[4] ));
  FDRE \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][4] [4]),
        .Q(Q[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized1
   (ram_empty_i0,
    \gen_pf_ic_rc.diff_pntr_pe_reg[13] ,
    Q,
    rd_en,
    ram_empty_i,
    S,
    \count_value_i_reg[1] ,
    \count_value_i_reg[13] ,
    \count_value_i_reg[13]_0 ,
    SR,
    D,
    rd_clk);
  output ram_empty_i0;
  output [11:0]\gen_pf_ic_rc.diff_pntr_pe_reg[13] ;
  input [1:0]Q;
  input rd_en;
  input ram_empty_i;
  input [0:0]S;
  input [0:0]\count_value_i_reg[1] ;
  input [10:0]\count_value_i_reg[13] ;
  input [10:0]\count_value_i_reg[13]_0 ;
  input [0:0]SR;
  input [11:0]D;
  input rd_clk;

  wire [11:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [10:0]\count_value_i_reg[13] ;
  wire [10:0]\count_value_i_reg[13]_0 ;
  wire [0:0]\count_value_i_reg[1] ;
  wire [11:0]\gen_pf_ic_rc.diff_pntr_pe_reg[13] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_10_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_12_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_13_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_14_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_1 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_2 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_3 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_1 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_2 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_3 ;
  wire going_empty0;
  wire leaving_empty;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire [3:1]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAFFBFAAAAAAAA)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(leaving_empty),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(going_empty0),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_10 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [1]),
        .I1(\count_value_i_reg[13]_0 [0]),
        .I2(\count_value_i_reg[13]_0 [2]),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [3]),
        .I4(\count_value_i_reg[13]_0 [1]),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [2]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_12 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [7]),
        .I1(\count_value_i_reg[13] [6]),
        .I2(\count_value_i_reg[13] [8]),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [9]),
        .I4(\count_value_i_reg[13] [7]),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [8]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_13 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [4]),
        .I1(\count_value_i_reg[13] [3]),
        .I2(\count_value_i_reg[13] [5]),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [6]),
        .I4(\count_value_i_reg[13] [4]),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [5]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_14 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [1]),
        .I1(\count_value_i_reg[13] [0]),
        .I2(\count_value_i_reg[13] [2]),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [3]),
        .I4(\count_value_i_reg[13] [1]),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [2]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [10]),
        .I1(\count_value_i_reg[13]_0 [9]),
        .I2(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [11]),
        .I3(\count_value_i_reg[13]_0 [10]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_7 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [10]),
        .I1(\count_value_i_reg[13] [9]),
        .I2(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [11]),
        .I3(\count_value_i_reg[13] [10]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_8 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [7]),
        .I1(\count_value_i_reg[13]_0 [6]),
        .I2(\count_value_i_reg[13]_0 [8]),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [9]),
        .I4(\count_value_i_reg[13]_0 [7]),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [8]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_9 
       (.I0(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [4]),
        .I1(\count_value_i_reg[13]_0 [3]),
        .I2(\count_value_i_reg[13]_0 [5]),
        .I3(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [6]),
        .I4(\count_value_i_reg[13]_0 [4]),
        .I5(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [5]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_9_n_0 ));
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_2 
       (.CI(\gen_pf_ic_rc.ram_empty_i_reg_i_4_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED [3:1],leaving_empty}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.ram_empty_i_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_3 
       (.CI(\gen_pf_ic_rc.ram_empty_i_reg_i_6_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED [3:1],going_empty0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.ram_empty_i_i_7_n_0 }));
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_4 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.ram_empty_i_reg_i_4_n_0 ,\gen_pf_ic_rc.ram_empty_i_reg_i_4_n_1 ,\gen_pf_ic_rc.ram_empty_i_reg_i_4_n_2 ,\gen_pf_ic_rc.ram_empty_i_reg_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_4_O_UNCONNECTED [3:0]),
        .S({\gen_pf_ic_rc.ram_empty_i_i_8_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_9_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_10_n_0 ,\count_value_i_reg[1] }));
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_6 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.ram_empty_i_reg_i_6_n_0 ,\gen_pf_ic_rc.ram_empty_i_reg_i_6_n_1 ,\gen_pf_ic_rc.ram_empty_i_reg_i_6_n_2 ,\gen_pf_ic_rc.ram_empty_i_reg_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_6_O_UNCONNECTED [3:0]),
        .S({\gen_pf_ic_rc.ram_empty_i_i_12_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_13_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_14_n_0 ,S}));
  FDRE \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [0]),
        .R(SR));
  FDRE \reg_out_i_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [10]),
        .R(SR));
  FDRE \reg_out_i_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [11]),
        .R(SR));
  FDRE \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [1]),
        .R(SR));
  FDRE \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [2]),
        .R(SR));
  FDRE \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [3]),
        .R(SR));
  FDRE \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [4]),
        .R(SR));
  FDRE \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [5]),
        .R(SR));
  FDRE \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [6]),
        .R(SR));
  FDRE \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [7]),
        .R(SR));
  FDRE \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [8]),
        .R(SR));
  FDRE \reg_out_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\gen_pf_ic_rc.diff_pntr_pe_reg[13] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized2
   (D,
    count_value_i,
    S,
    Q,
    SR,
    \dest_graysync_ff_reg[3][12] ,
    rd_clk);
  output [9:0]D;
  input [1:0]count_value_i;
  input [1:0]S;
  input [12:0]Q;
  input [0:0]SR;
  input [12:0]\dest_graysync_ff_reg[3][12] ;
  input rd_clk;

  wire [9:0]D;
  wire [12:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]count_value_i;
  wire [12:0]\dest_graysync_ff_reg[3][12] ;
  wire rd_clk;
  wire \rd_data_count_i[11]_i_2_n_0 ;
  wire \rd_data_count_i[11]_i_3_n_0 ;
  wire \rd_data_count_i[11]_i_4_n_0 ;
  wire \rd_data_count_i[11]_i_5_n_0 ;
  wire \rd_data_count_i[14]_i_3_n_0 ;
  wire \rd_data_count_i[14]_i_4_n_0 ;
  wire \rd_data_count_i[14]_i_5_n_0 ;
  wire \rd_data_count_i[7]_i_3_n_0 ;
  wire \rd_data_count_i[7]_i_4_n_0 ;
  wire \rd_data_count_i[7]_i_5_n_0 ;
  wire \rd_data_count_i[7]_i_6_n_0 ;
  wire \rd_data_count_i[7]_i_7_n_0 ;
  wire \rd_data_count_i[7]_i_8_n_0 ;
  wire \rd_data_count_i_reg[11]_i_1_n_0 ;
  wire \rd_data_count_i_reg[11]_i_1_n_1 ;
  wire \rd_data_count_i_reg[11]_i_1_n_2 ;
  wire \rd_data_count_i_reg[11]_i_1_n_3 ;
  wire \rd_data_count_i_reg[14]_i_2_n_2 ;
  wire \rd_data_count_i_reg[14]_i_2_n_3 ;
  wire \rd_data_count_i_reg[7]_i_1_n_0 ;
  wire \rd_data_count_i_reg[7]_i_1_n_1 ;
  wire \rd_data_count_i_reg[7]_i_1_n_2 ;
  wire \rd_data_count_i_reg[7]_i_1_n_3 ;
  wire \rd_data_count_i_reg[7]_i_2_n_0 ;
  wire \rd_data_count_i_reg[7]_i_2_n_1 ;
  wire \rd_data_count_i_reg[7]_i_2_n_2 ;
  wire \rd_data_count_i_reg[7]_i_2_n_3 ;
  wire [14:2]wr_pntr_rd_adj_dc;
  wire [3:2]\NLW_rd_data_count_i_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_count_i_reg[14]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_rd_data_count_i_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_count_i_reg[7]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[11]_i_2 
       (.I0(wr_pntr_rd_adj_dc[11]),
        .I1(Q[9]),
        .O(\rd_data_count_i[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[11]_i_3 
       (.I0(wr_pntr_rd_adj_dc[10]),
        .I1(Q[8]),
        .O(\rd_data_count_i[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[11]_i_4 
       (.I0(wr_pntr_rd_adj_dc[9]),
        .I1(Q[7]),
        .O(\rd_data_count_i[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[11]_i_5 
       (.I0(wr_pntr_rd_adj_dc[8]),
        .I1(Q[6]),
        .O(\rd_data_count_i[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[14]_i_3 
       (.I0(wr_pntr_rd_adj_dc[14]),
        .I1(Q[12]),
        .O(\rd_data_count_i[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[14]_i_4 
       (.I0(wr_pntr_rd_adj_dc[13]),
        .I1(Q[11]),
        .O(\rd_data_count_i[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[14]_i_5 
       (.I0(wr_pntr_rd_adj_dc[12]),
        .I1(Q[10]),
        .O(\rd_data_count_i[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[7]_i_3 
       (.I0(wr_pntr_rd_adj_dc[7]),
        .I1(Q[5]),
        .O(\rd_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[7]_i_4 
       (.I0(wr_pntr_rd_adj_dc[6]),
        .I1(Q[4]),
        .O(\rd_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[7]_i_5 
       (.I0(wr_pntr_rd_adj_dc[5]),
        .I1(Q[3]),
        .O(\rd_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[7]_i_6 
       (.I0(wr_pntr_rd_adj_dc[4]),
        .I1(Q[2]),
        .O(\rd_data_count_i[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[7]_i_7 
       (.I0(wr_pntr_rd_adj_dc[3]),
        .I1(Q[1]),
        .O(\rd_data_count_i[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_data_count_i[7]_i_8 
       (.I0(wr_pntr_rd_adj_dc[2]),
        .I1(Q[0]),
        .O(\rd_data_count_i[7]_i_8_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rd_data_count_i_reg[11]_i_1 
       (.CI(\rd_data_count_i_reg[7]_i_1_n_0 ),
        .CO({\rd_data_count_i_reg[11]_i_1_n_0 ,\rd_data_count_i_reg[11]_i_1_n_1 ,\rd_data_count_i_reg[11]_i_1_n_2 ,\rd_data_count_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_rd_adj_dc[11:8]),
        .O(D[6:3]),
        .S({\rd_data_count_i[11]_i_2_n_0 ,\rd_data_count_i[11]_i_3_n_0 ,\rd_data_count_i[11]_i_4_n_0 ,\rd_data_count_i[11]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rd_data_count_i_reg[14]_i_2 
       (.CI(\rd_data_count_i_reg[11]_i_1_n_0 ),
        .CO({\NLW_rd_data_count_i_reg[14]_i_2_CO_UNCONNECTED [3:2],\rd_data_count_i_reg[14]_i_2_n_2 ,\rd_data_count_i_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wr_pntr_rd_adj_dc[13:12]}),
        .O({\NLW_rd_data_count_i_reg[14]_i_2_O_UNCONNECTED [3],D[9:7]}),
        .S({1'b0,\rd_data_count_i[14]_i_3_n_0 ,\rd_data_count_i[14]_i_4_n_0 ,\rd_data_count_i[14]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rd_data_count_i_reg[7]_i_1 
       (.CI(\rd_data_count_i_reg[7]_i_2_n_0 ),
        .CO({\rd_data_count_i_reg[7]_i_1_n_0 ,\rd_data_count_i_reg[7]_i_1_n_1 ,\rd_data_count_i_reg[7]_i_1_n_2 ,\rd_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_rd_adj_dc[7:4]),
        .O({D[2:0],\NLW_rd_data_count_i_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\rd_data_count_i[7]_i_3_n_0 ,\rd_data_count_i[7]_i_4_n_0 ,\rd_data_count_i[7]_i_5_n_0 ,\rd_data_count_i[7]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rd_data_count_i_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\rd_data_count_i_reg[7]_i_2_n_0 ,\rd_data_count_i_reg[7]_i_2_n_1 ,\rd_data_count_i_reg[7]_i_2_n_2 ,\rd_data_count_i_reg[7]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({wr_pntr_rd_adj_dc[3:2],count_value_i}),
        .O(\NLW_rd_data_count_i_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\rd_data_count_i[7]_i_7_n_0 ,\rd_data_count_i[7]_i_8_n_0 ,S}));
  FDRE \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [0]),
        .Q(wr_pntr_rd_adj_dc[2]),
        .R(SR));
  FDRE \reg_out_i_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [10]),
        .Q(wr_pntr_rd_adj_dc[12]),
        .R(SR));
  FDRE \reg_out_i_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [11]),
        .Q(wr_pntr_rd_adj_dc[13]),
        .R(SR));
  FDRE \reg_out_i_reg[12] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [12]),
        .Q(wr_pntr_rd_adj_dc[14]),
        .R(SR));
  FDRE \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [1]),
        .Q(wr_pntr_rd_adj_dc[3]),
        .R(SR));
  FDRE \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [2]),
        .Q(wr_pntr_rd_adj_dc[4]),
        .R(SR));
  FDRE \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [3]),
        .Q(wr_pntr_rd_adj_dc[5]),
        .R(SR));
  FDRE \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [4]),
        .Q(wr_pntr_rd_adj_dc[6]),
        .R(SR));
  FDRE \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [5]),
        .Q(wr_pntr_rd_adj_dc[7]),
        .R(SR));
  FDRE \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [6]),
        .Q(wr_pntr_rd_adj_dc[8]),
        .R(SR));
  FDRE \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [7]),
        .Q(wr_pntr_rd_adj_dc[9]),
        .R(SR));
  FDRE \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [8]),
        .Q(wr_pntr_rd_adj_dc[10]),
        .R(SR));
  FDRE \reg_out_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[3][12] [9]),
        .Q(wr_pntr_rd_adj_dc[11]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized3
   (ram_full_i0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_en,
    \gen_rst_ic.fifo_wr_rst_i_reg ,
    dest_rst,
    \count_value_i_reg[11] ,
    \count_value_i_reg[11]_0 ,
    SR,
    D,
    wr_clk);
  output ram_full_i0;
  output [11:0]Q;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input \gen_rst_ic.fifo_wr_rst_i_reg ;
  input dest_rst;
  input [11:0]\count_value_i_reg[11] ;
  input [11:0]\count_value_i_reg[11]_0 ;
  input [0:0]SR;
  input [11:0]D;
  input wr_clk;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [11:0]\count_value_i_reg[11] ;
  wire [11:0]\count_value_i_reg[11]_0 ;
  wire dest_rst;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3 ;
  wire \gen_rst_ic.fifo_wr_rst_i_reg ;
  wire going_full0;
  wire leaving_full;
  wire ram_full_i0;
  wire wr_clk;
  wire wr_en;
  wire [3:0]\NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(leaving_full),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(wr_en),
        .I3(\gen_rst_ic.fifo_wr_rst_i_reg ),
        .I4(dest_rst),
        .I5(going_full0),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[11] [3]),
        .I2(\count_value_i_reg[11] [5]),
        .I3(Q[5]),
        .I4(\count_value_i_reg[11] [4]),
        .I5(Q[4]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[11] [0]),
        .I2(\count_value_i_reg[11] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[11] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[9]),
        .I1(\count_value_i_reg[11]_0 [9]),
        .I2(\count_value_i_reg[11]_0 [11]),
        .I3(Q[11]),
        .I4(\count_value_i_reg[11]_0 [10]),
        .I5(Q[10]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[11]_0 [6]),
        .I2(\count_value_i_reg[11]_0 [8]),
        .I3(Q[8]),
        .I4(\count_value_i_reg[11]_0 [7]),
        .I5(Q[7]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[11]_0 [3]),
        .I2(\count_value_i_reg[11]_0 [5]),
        .I3(Q[5]),
        .I4(\count_value_i_reg[11]_0 [4]),
        .I5(Q[4]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[11]_0 [0]),
        .I2(\count_value_i_reg[11]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[11]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[9]),
        .I1(\count_value_i_reg[11] [9]),
        .I2(\count_value_i_reg[11] [11]),
        .I3(Q[11]),
        .I4(\count_value_i_reg[11] [10]),
        .I5(Q[10]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[11] [6]),
        .I2(\count_value_i_reg[11] [8]),
        .I3(Q[8]),
        .I4(\count_value_i_reg[11] [7]),
        .I5(Q[7]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0 ));
  CARRY4 \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({leaving_full,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0 }));
  CARRY4 \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3 
       (.CI(1'b0),
        .CO({going_full0,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0 ,\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0 }));
  FDRE \reg_out_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \reg_out_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \reg_out_i_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \reg_out_i_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \reg_out_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized4
   (Q,
    SR,
    D,
    wr_clk);
  output [12:0]Q;
  input [0:0]SR;
  input [12:0]D;
  input wr_clk;

  wire [12:0]D;
  wire [12:0]Q;
  wire [0:0]SR;
  wire wr_clk;

  FDRE \reg_out_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \reg_out_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \reg_out_i_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \reg_out_i_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \reg_out_i_reg[14] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \reg_out_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_rst
   (dest_rst,
    D,
    \count_value_i_reg[1] ,
    \count_value_i_reg[1]_0 ,
    overflow_i0,
    \count_value_i_reg[0] ,
    SR,
    underflow_i0,
    \count_value_i_reg[0]_0 ,
    \gen_pf_ic_rc.prog_full_i_reg ,
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[4] ,
    \count_value_i_reg[0]_1 ,
    rd_clk,
    wr_clk,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    Q,
    \count_value_i_reg[1]_1 ,
    \count_value_i_reg[1]_2 ,
    \gen_fwft.curr_fwft_state_reg[1] ,
    rd_en,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pf_ic_rc.prog_full_i_reg_0 ,
    rst,
    rst_d1,
    \reg_out_i_reg[0] );
  output dest_rst;
  output [1:0]D;
  output [1:0]\count_value_i_reg[1] ;
  output [1:0]\count_value_i_reg[1]_0 ;
  output overflow_i0;
  output \count_value_i_reg[0] ;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[0]_0 ;
  output \gen_pf_ic_rc.prog_full_i_reg ;
  output \gen_pf_ic_rc.diff_pntr_pf_q_reg[4] ;
  output \count_value_i_reg[0]_1 ;
  input rd_clk;
  input wr_clk;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input [1:0]Q;
  input [1:0]\count_value_i_reg[1]_1 ;
  input [1:0]\count_value_i_reg[1]_2 ;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;
  input \gen_pf_ic_rc.prog_full_i_reg_0 ;
  input rst;
  input rst_d1;
  input [0:0]\reg_out_i_reg[0] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i_reg[0] ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1] ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire [1:0]\count_value_i_reg[1]_2 ;
  wire dest_rst;
  wire fifo_rd_rst_d3;
  wire fifo_rd_rst_d3_wr_d2;
  wire fifo_rd_rst_done;
  wire fifo_rd_rst_wr_i;
  wire fifo_wr_rst_d2;
  wire fifo_wr_rst_d3;
  wire fifo_wr_rst_done;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.diff_pntr_pf_q_reg[4] ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.prog_full_i_reg ;
  wire \gen_pf_ic_rc.prog_full_i_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_done_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_i_reg_n_0 ;
  wire \gen_rst_ic.wrst_wr_inst_n_1 ;
  wire \gen_rst_ic.wrst_wr_inst_n_2 ;
  wire overflow_i0;
  wire p_0_in;
  wire [1:1]power_on_rst;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire [0:0]\reg_out_i_reg[0] ;
  wire rst;
  wire rst_d1;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \count_value_i[0]_i_1 
       (.I0(fifo_rd_rst_wr_i),
        .I1(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \count_value_i[0]_i_1__0 
       (.I0(fifo_rd_rst_wr_i),
        .I1(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(\count_value_i_reg[1]_1 [0]),
        .O(\count_value_i_reg[1] [0]));
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \count_value_i[0]_i_1__1 
       (.I0(fifo_rd_rst_wr_i),
        .I1(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(\count_value_i_reg[1]_2 [0]),
        .O(\count_value_i_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFBFFFF00040000)) 
    \count_value_i[1]_i_1 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .I2(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .I3(fifo_rd_rst_wr_i),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFBFFFF00040000)) 
    \count_value_i[1]_i_1__0 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .I2(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .I3(fifo_rd_rst_wr_i),
        .I4(\count_value_i_reg[1]_1 [0]),
        .I5(\count_value_i_reg[1]_1 [1]),
        .O(\count_value_i_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFFBFFFF00040000)) 
    \count_value_i[1]_i_1__1 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .I2(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .I3(fifo_rd_rst_wr_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h44444444444D4444)) 
    \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2 
       (.I0(\reg_out_i_reg[0] ),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(fifo_rd_rst_wr_i),
        .I3(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .I4(wr_en),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .O(\gen_pf_ic_rc.diff_pntr_pf_q_reg[4] ));
  LUT5 #(
    .INIT(32'h0000008A)) 
    \gen_pf_ic_rc.prog_full_i_i_1 
       (.I0(\gen_pf_ic_rc.prog_full_i_reg_0 ),
        .I1(rst),
        .I2(rst_d1),
        .I3(fifo_rd_rst_wr_i),
        .I4(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .O(\gen_pf_ic_rc.prog_full_i_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_rd_rst_wr_i),
        .Q(fifo_rd_rst_d3_wr_d2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_rst_ic.fifo_rd_rst_done_i_1 
       (.I0(fifo_wr_rst_done),
        .I1(fifo_rd_rst_done),
        .I2(fifo_rd_rst_d3_wr_d2),
        .I3(fifo_rd_rst_wr_i),
        .O(\gen_rst_ic.fifo_rd_rst_done_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_done_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_done_i_1_n_0 ),
        .Q(fifo_rd_rst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_rst_d2),
        .Q(fifo_wr_rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_done_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wrst_wr_inst_n_2 ),
        .Q(fifo_wr_rst_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_rst_ic.fifo_wr_rst_i_i_2 
       (.I0(fifo_wr_rst_done),
        .I1(fifo_rd_rst_done),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wrst_wr_inst_n_1 ),
        .Q(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .R(1'b0));
  design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0 \gen_rst_ic.rrst_rd_inst 
       (.SR(SR),
        .\count_value_i_reg[0] (\count_value_i_reg[0]_0 ),
        .dest_rst(dest_rst),
        .fifo_rd_rst_d3(fifo_rd_rst_d3),
        .\gen_fwft.curr_fwft_state_reg[1] (\gen_fwft.curr_fwft_state_reg[1] ),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .underflow_i0(underflow_i0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* SIM_ASSERT_CHK = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(fifo_rd_rst_wr_i),
        .src_rst(fifo_rd_rst_d3));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* SIM_ASSERT_CHK = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(dest_rst),
        .src_rst(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ));
  design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit \gen_rst_ic.wrst_wr_inst 
       (.Q(power_on_rst),
        .dest_rst(fifo_rd_rst_wr_i),
        .fifo_rd_rst_done(fifo_rd_rst_done),
        .fifo_wr_rst_d2(fifo_wr_rst_d2),
        .fifo_wr_rst_d3(fifo_wr_rst_d3),
        .fifo_wr_rst_done(fifo_wr_rst_done),
        .\gen_rst_ic.fifo_wr_rst_done_reg (\gen_rst_ic.wrst_wr_inst_n_2 ),
        .\gen_rst_ic.fifo_wr_rst_i_reg (\gen_rst_ic.wrst_wr_inst_n_1 ),
        .\gen_rst_ic.fifo_wr_rst_i_reg_0 (\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .p_0_in(p_0_in),
        .rst(rst),
        .wr_clk(wr_clk));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .I2(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .I3(fifo_rd_rst_wr_i),
        .O(\count_value_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    overflow_i_i_1
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(fifo_rd_rst_wr_i),
        .I3(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .O(overflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(power_on_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(fifo_rd_rst_wr_i),
        .I1(\gen_rst_ic.fifo_wr_rst_i_reg_n_0 ),
        .O(\count_value_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_onsemi_vita_cam_0_0_xpm_fifo_rst__xdcDup__1
   (dest_rst,
    d_out_reg,
    \gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ,
    overflow_i0,
    S,
    \count_value_i_reg[3] ,
    \count_value_i_reg[3]_0 ,
    SR,
    underflow_i0,
    \rd_data_count_i_reg[5] ,
    \count_value_i_reg[0] ,
    E,
    rd_clk,
    wr_clk,
    wr_en,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    Q,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[0]_1 ,
    rd_en,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_fwft.curr_fwft_state_reg[1] ,
    rst);
  output dest_rst;
  output d_out_reg;
  output \gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ;
  output overflow_i0;
  output [0:0]S;
  output [0:0]\count_value_i_reg[3] ;
  output [0:0]\count_value_i_reg[3]_0 ;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\rd_data_count_i_reg[5] ;
  output [0:0]\count_value_i_reg[0] ;
  output [0:0]E;
  input rd_clk;
  input wr_clk;
  input wr_en;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input rst;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[0] ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[3] ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire d_out_reg;
  wire dest_rst;
  wire fifo_rd_rst_d3;
  wire fifo_rd_rst_d3_wr_d2;
  wire fifo_rd_rst_done;
  wire fifo_wr_rst_d2;
  wire fifo_wr_rst_d3;
  wire fifo_wr_rst_done;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_done_i_1_n_0 ;
  wire \gen_rst_ic.wrst_wr_inst_n_1 ;
  wire \gen_rst_ic.wrst_wr_inst_n_2 ;
  wire overflow_i0;
  wire p_0_in;
  wire [1:1]power_on_rst;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire [0:0]\rd_data_count_i_reg[5] ;
  wire rd_en;
  wire rst;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;

  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \count_value_i[3]_i_5 
       (.I0(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .I1(d_out_reg),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(Q),
        .O(S));
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \count_value_i[3]_i_5__0 
       (.I0(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .I1(d_out_reg),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(\count_value_i_reg[0]_0 ),
        .O(\count_value_i_reg[3] ));
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \count_value_i[3]_i_5__1 
       (.I0(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .I1(d_out_reg),
        .I2(wr_en),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .Q(fifo_rd_rst_d3_wr_d2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_rst_ic.fifo_rd_rst_done_i_1 
       (.I0(fifo_wr_rst_done),
        .I1(fifo_rd_rst_done),
        .I2(fifo_rd_rst_d3_wr_d2),
        .I3(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .O(\gen_rst_ic.fifo_rd_rst_done_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_done_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_done_i_1_n_0 ),
        .Q(fifo_rd_rst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_rst_d2),
        .Q(fifo_wr_rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_done_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wrst_wr_inst_n_2 ),
        .Q(fifo_wr_rst_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_rst_ic.fifo_wr_rst_i_i_2 
       (.I0(fifo_wr_rst_done),
        .I1(fifo_rd_rst_done),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wrst_wr_inst_n_1 ),
        .Q(d_out_reg),
        .R(1'b0));
  design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0_36 \gen_rst_ic.rrst_rd_inst 
       (.\count_value_i_reg[0] (\count_value_i_reg[0] ),
        .dest_rst(dest_rst),
        .fifo_rd_rst_d3(fifo_rd_rst_d3),
        .\gen_fwft.curr_fwft_state_reg[1] (\gen_fwft.curr_fwft_state_reg[1] ),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .rd_clk(rd_clk),
        .\rd_data_count_i_reg[5] (\rd_data_count_i_reg[5] ),
        .rd_en(rd_en),
        .underflow_i0(underflow_i0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* SIM_ASSERT_CHK = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .src_rst(fifo_rd_rst_d3));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* SIM_ASSERT_CHK = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(dest_rst),
        .src_rst(d_out_reg));
  design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit_37 \gen_rst_ic.wrst_wr_inst 
       (.Q(power_on_rst),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .fifo_rd_rst_done(fifo_rd_rst_done),
        .fifo_wr_rst_d2(fifo_wr_rst_d2),
        .fifo_wr_rst_d3(fifo_wr_rst_d3),
        .fifo_wr_rst_done(fifo_wr_rst_done),
        .\gen_rst_ic.fifo_wr_rst_done_reg (\gen_rst_ic.wrst_wr_inst_n_2 ),
        .\gen_rst_ic.fifo_wr_rst_i_reg (\gen_rst_ic.wrst_wr_inst_n_1 ),
        .p_0_in(p_0_in),
        .rst(rst),
        .src_rst(d_out_reg),
        .wr_clk(wr_clk));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .I2(d_out_reg),
        .I3(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    overflow_i_i_1
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .I3(d_out_reg),
        .O(overflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(power_on_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0 ),
        .I1(d_out_reg),
        .O(SR));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "1" *) (* BYTE_WRITE_WIDTH_B = "1" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "1" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "16" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "1" *) 
(* P_MIN_WIDTH_DATA_A = "1" *) (* P_MIN_WIDTH_DATA_B = "1" *) (* P_MIN_WIDTH_DATA_ECC = "1" *) 
(* P_MIN_WIDTH_DATA_LDW = "1" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "1" *) 
(* P_WIDTH_COL_WRITE_B = "1" *) (* READ_DATA_WIDTH_A = "1" *) (* READ_DATA_WIDTH_B = "1" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_MEM_INIT = "1" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "1" *) (* WRITE_DATA_WIDTH_B = "1" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) 
module design_1_onsemi_vita_cam_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [0:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [0:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [0:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [0:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]doutb;
  wire doutb_reg0;
  wire enb;
  wire \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ;
  wire \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg[0]_i_1_n_0 ;
  wire \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg_n_0_[0] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_SPO_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1 
       (.I0(doutb),
        .I1(regceb),
        .I2(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg_n_0_[0] ),
        .I3(rstb),
        .O(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ),
        .Q(doutb),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg[0]_i_1 
       (.I0(enb),
        .I1(web),
        .O(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg[0]_i_1_n_0 ),
        .D(doutb_reg0),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(1'b0),
        .D(1'b1),
        .DPO(doutb_reg0),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(1'b0),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "14" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "64" *) (* BYTE_WRITE_WIDTH_B = "16" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "1" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "262144" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16384" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "16" *) 
(* P_MIN_WIDTH_DATA_A = "64" *) (* P_MIN_WIDTH_DATA_B = "16" *) (* P_MIN_WIDTH_DATA_ECC = "16" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "16" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "4" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "4" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "2" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "2" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "12" *) (* P_WIDTH_ADDR_READ_B = "14" *) 
(* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "14" *) (* P_WIDTH_COL_WRITE_A = "16" *) 
(* P_WIDTH_COL_WRITE_B = "16" *) (* READ_DATA_WIDTH_A = "64" *) (* READ_DATA_WIDTH_B = "16" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_MEM_INIT = "1" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "64" *) (* WRITE_DATA_WIDTH_B = "16" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) 
module design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [63:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [63:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [15:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [15:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [63:0]dina;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_wide.mem_reg_0_n_83 ;
  wire \gen_wr_a.gen_word_wide.mem_reg_0_n_84 ;
  wire \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ;
  wire \gen_wr_a.gen_word_wide.mem_reg_5_n_83 ;
  wire \gen_wr_a.gen_word_wide.mem_reg_5_n_84 ;
  wire \gen_wr_a.gen_word_wide.mem_reg_6_n_83 ;
  wire \gen_wr_a.gen_word_wide.mem_reg_6_n_84 ;
  wire \gen_wr_a.gen_word_wide.mem_reg_7_n_83 ;
  wire \gen_wr_a.gen_word_wide.mem_reg_7_n_84 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_wide.mem_reg_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_7_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_wide.mem_reg_0_n_84 ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_wide.mem_reg_5_n_84 ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_wide.mem_reg_5_n_83 ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_wide.mem_reg_6_n_84 ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_wide.mem_reg_6_n_83 ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_wide.mem_reg_7_n_84 ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_wide.mem_reg_7_n_83 ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_wide.mem_reg_0_n_83 ),
        .Q(doutb[1]),
        .R(rstb));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_wide.mem_reg_0 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[49:48],dina[33:32],dina[17:16],dina[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_wide.mem_reg_0_n_83 ,\gen_wr_a.gen_word_wide.mem_reg_0_n_84 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "8" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "2" *) 
  (* \MEM.PORTB.DATA_MSB  = "3" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_wide.mem_reg_1 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[51:50],dina[35:34],dina[19:18],dina[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOBDO_UNCONNECTED [31:2],doutb[3:2]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "16" *) 
  (* \MEM.PORTA.DATA_MSB  = "23" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "4" *) 
  (* \MEM.PORTB.DATA_MSB  = "5" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_wide.mem_reg_2 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[53:52],dina[37:36],dina[21:20],dina[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOBDO_UNCONNECTED [31:2],doutb[5:4]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_2_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "24" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "6" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_wide.mem_reg_3 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[55:54],dina[39:38],dina[23:22],dina[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOBDO_UNCONNECTED [31:2],doutb[7:6]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_3_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "32" *) 
  (* \MEM.PORTA.DATA_MSB  = "39" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "8" *) 
  (* \MEM.PORTB.DATA_MSB  = "9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_wide.mem_reg_4 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[57:56],dina[41:40],dina[25:24],dina[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOBDO_UNCONNECTED [31:2],doutb[9:8]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_4_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_wide.mem_reg_4_i_1 
       (.I0(enb),
        .I1(web),
        .O(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "40" *) 
  (* \MEM.PORTA.DATA_MSB  = "47" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "10" *) 
  (* \MEM.PORTB.DATA_MSB  = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_wide.mem_reg_5 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[59:58],dina[43:42],dina[27:26],dina[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_wide.mem_reg_5_n_83 ,\gen_wr_a.gen_word_wide.mem_reg_5_n_84 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_5_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "48" *) 
  (* \MEM.PORTA.DATA_MSB  = "55" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "12" *) 
  (* \MEM.PORTB.DATA_MSB  = "13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_wide.mem_reg_6 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[61:60],dina[45:44],dina[29:28],dina[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_wide.mem_reg_6_n_83 ,\gen_wr_a.gen_word_wide.mem_reg_6_n_84 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_6_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "56" *) 
  (* \MEM.PORTA.DATA_MSB  = "63" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "14" *) 
  (* \MEM.PORTB.DATA_MSB  = "15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_wide.mem_reg_7 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[63:62],dina[47:46],dina[31:30],dina[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_wide.mem_reg_7_n_83 ,\gen_wr_a.gen_word_wide.mem_reg_7_n_84 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_wide.mem_reg_7_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "xpm_reg_pipe_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit
   (fifo_wr_rst_d2,
    \gen_rst_ic.fifo_wr_rst_i_reg ,
    \gen_rst_ic.fifo_wr_rst_done_reg ,
    \gen_rst_ic.fifo_wr_rst_i_reg_0 ,
    wr_clk,
    p_0_in,
    dest_rst,
    rst,
    Q,
    fifo_wr_rst_done,
    fifo_rd_rst_done,
    fifo_wr_rst_d3);
  output fifo_wr_rst_d2;
  output \gen_rst_ic.fifo_wr_rst_i_reg ;
  output \gen_rst_ic.fifo_wr_rst_done_reg ;
  input \gen_rst_ic.fifo_wr_rst_i_reg_0 ;
  input wr_clk;
  input p_0_in;
  input dest_rst;
  input rst;
  input [0:0]Q;
  input fifo_wr_rst_done;
  input fifo_rd_rst_done;
  input fifo_wr_rst_d3;

  wire [0:0]Q;
  wire d_out;
  wire dest_rst;
  wire fifo_rd_rst_done;
  wire fifo_wr_rst_d2;
  wire fifo_wr_rst_d3;
  wire fifo_wr_rst_done;
  wire \gen_rst_ic.fifo_wr_rst_done_reg ;
  wire \gen_rst_ic.fifo_wr_rst_i_reg ;
  wire \gen_rst_ic.fifo_wr_rst_i_reg_0 ;
  wire p_0_in;
  wire rst;
  wire wr_clk;

  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_30 \gen_pipe_bit[0].pipe_bit_inst 
       (.d_out(d_out),
        .\gen_rst_ic.fifo_wr_rst_i_reg (\gen_rst_ic.fifo_wr_rst_i_reg_0 ),
        .wr_clk(wr_clk));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_31 \gen_pipe_bit[1].pipe_bit_inst 
       (.Q(Q),
        .d_out(d_out),
        .dest_rst(dest_rst),
        .fifo_rd_rst_done(fifo_rd_rst_done),
        .fifo_wr_rst_d2(fifo_wr_rst_d2),
        .fifo_wr_rst_d3(fifo_wr_rst_d3),
        .fifo_wr_rst_done(fifo_wr_rst_done),
        .\gen_rst_ic.fifo_wr_rst_done_reg (\gen_rst_ic.fifo_wr_rst_done_reg ),
        .\gen_rst_ic.fifo_wr_rst_i_reg (\gen_rst_ic.fifo_wr_rst_i_reg ),
        .\gen_rst_ic.fifo_wr_rst_i_reg_0 (\gen_rst_ic.fifo_wr_rst_i_reg_0 ),
        .p_0_in(p_0_in),
        .rst(rst),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "xpm_reg_pipe_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit_37
   (fifo_wr_rst_d2,
    \gen_rst_ic.fifo_wr_rst_i_reg ,
    \gen_rst_ic.fifo_wr_rst_done_reg ,
    src_rst,
    wr_clk,
    p_0_in,
    dest_rst,
    rst,
    Q,
    fifo_wr_rst_done,
    fifo_rd_rst_done,
    fifo_wr_rst_d3);
  output fifo_wr_rst_d2;
  output \gen_rst_ic.fifo_wr_rst_i_reg ;
  output \gen_rst_ic.fifo_wr_rst_done_reg ;
  input src_rst;
  input wr_clk;
  input p_0_in;
  input dest_rst;
  input rst;
  input [0:0]Q;
  input fifo_wr_rst_done;
  input fifo_rd_rst_done;
  input fifo_wr_rst_d3;

  wire [0:0]Q;
  wire d_out;
  wire dest_rst;
  wire fifo_rd_rst_done;
  wire fifo_wr_rst_d2;
  wire fifo_wr_rst_d3;
  wire fifo_wr_rst_done;
  wire \gen_rst_ic.fifo_wr_rst_done_reg ;
  wire \gen_rst_ic.fifo_wr_rst_i_reg ;
  wire p_0_in;
  wire rst;
  wire src_rst;
  wire wr_clk;

  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_38 \gen_pipe_bit[0].pipe_bit_inst 
       (.d_out(d_out),
        .src_rst(src_rst),
        .wr_clk(wr_clk));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_39 \gen_pipe_bit[1].pipe_bit_inst 
       (.Q(Q),
        .d_out(d_out),
        .dest_rst(dest_rst),
        .fifo_rd_rst_done(fifo_rd_rst_done),
        .fifo_wr_rst_d2(fifo_wr_rst_d2),
        .fifo_wr_rst_d3(fifo_wr_rst_d3),
        .fifo_wr_rst_done(fifo_wr_rst_done),
        .\gen_rst_ic.fifo_wr_rst_done_reg (\gen_rst_ic.fifo_wr_rst_done_reg ),
        .\gen_rst_ic.fifo_wr_rst_i_reg (\gen_rst_ic.fifo_wr_rst_i_reg ),
        .p_0_in(p_0_in),
        .rst(rst),
        .src_rst(src_rst),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "xpm_reg_pipe_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0
   (fifo_rd_rst_d3,
    SR,
    underflow_i0,
    \count_value_i_reg[0] ,
    dest_rst,
    rd_clk,
    \gen_fwft.curr_fwft_state_reg[1] ,
    rd_en,
    \gen_fwft.empty_fwft_i_reg );
  output fifo_rd_rst_d3;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\count_value_i_reg[0] ;
  input dest_rst;
  input rd_clk;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;

  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[0] ;
  wire dest_rst;
  wire fifo_rd_rst_d3;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pipe_bit[1].pipe_bit_inst_n_0 ;
  wire rd_clk;
  wire rd_en;
  wire underflow_i0;

  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_32 \gen_pipe_bit[1].pipe_bit_inst 
       (.d_out_reg(\gen_pipe_bit[1].pipe_bit_inst_n_0 ),
        .dest_rst(dest_rst),
        .rd_clk(rd_clk));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_33 \gen_pipe_bit[2].pipe_bit_inst 
       (.SR(SR),
        .\count_value_i_reg[0] (\count_value_i_reg[0] ),
        .dest_rst(dest_rst),
        .\gen_fwft.curr_fwft_state_reg[1] (\gen_fwft.curr_fwft_state_reg[1] ),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\syncstages_ff_reg[0] (fifo_rd_rst_d3),
        .\syncstages_ff_reg[1] (\gen_pipe_bit[1].pipe_bit_inst_n_0 ),
        .underflow_i0(underflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_reg_pipe_bit" *) 
module design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0_36
   (fifo_rd_rst_d3,
    underflow_i0,
    \rd_data_count_i_reg[5] ,
    \count_value_i_reg[0] ,
    dest_rst,
    rd_clk,
    rd_en,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_fwft.curr_fwft_state_reg[1] );
  output fifo_rd_rst_d3;
  output underflow_i0;
  output [0:0]\rd_data_count_i_reg[5] ;
  output [0:0]\count_value_i_reg[0] ;
  input dest_rst;
  input rd_clk;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;
  input [1:0]\gen_fwft.curr_fwft_state_reg[1] ;

  wire [0:0]\count_value_i_reg[0] ;
  wire dest_rst;
  wire fifo_rd_rst_d3;
  wire [1:0]\gen_fwft.curr_fwft_state_reg[1] ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pipe_bit[1].pipe_bit_inst_n_0 ;
  wire rd_clk;
  wire [0:0]\rd_data_count_i_reg[5] ;
  wire rd_en;
  wire underflow_i0;

  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_40 \gen_pipe_bit[1].pipe_bit_inst 
       (.d_out_reg(\gen_pipe_bit[1].pipe_bit_inst_n_0 ),
        .dest_rst(dest_rst),
        .rd_clk(rd_clk));
  design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_41 \gen_pipe_bit[2].pipe_bit_inst 
       (.\count_value_i_reg[0] (\count_value_i_reg[0] ),
        .dest_rst(dest_rst),
        .\gen_fwft.curr_fwft_state_reg[1] (\gen_fwft.curr_fwft_state_reg[1] ),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .rd_clk(rd_clk),
        .\rd_data_count_i_reg[5] (\rd_data_count_i_reg[5] ),
        .rd_en(rd_en),
        .\syncstages_ff_reg[0] (fifo_rd_rst_d3),
        .\syncstages_ff_reg[1] (\gen_pipe_bit[1].pipe_bit_inst_n_0 ),
        .underflow_i0(underflow_i0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
