--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml GIAIMA_7DOAN_ANODE_ENA.twx GIAIMA_7DOAN_ANODE_ENA.ncd -o
GIAIMA_7DOAN_ANODE_ENA.twr GIAIMA_7DOAN_ANODE_ENA.pcf -ucf
KIT_XC3S500E_PQ208.ucf

Design file:              GIAIMA_7DOAN_ANODE_ENA.ncd
Physical constraint file: GIAIMA_7DOAN_ANODE_ENA.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |SSEG<0>        |    7.873|
SW<0>          |SSEG<1>        |    8.277|
SW<0>          |SSEG<2>        |    7.754|
SW<0>          |SSEG<3>        |    7.966|
SW<0>          |SSEG<4>        |    7.725|
SW<0>          |SSEG<5>        |    8.249|
SW<0>          |SSEG<6>        |    7.914|
SW<1>          |SSEG<0>        |    8.102|
SW<1>          |SSEG<1>        |    8.546|
SW<1>          |SSEG<2>        |    7.945|
SW<1>          |SSEG<3>        |    8.356|
SW<1>          |SSEG<4>        |    7.916|
SW<1>          |SSEG<5>        |    8.518|
SW<1>          |SSEG<6>        |    8.304|
SW<2>          |SSEG<0>        |    8.767|
SW<2>          |SSEG<1>        |    9.060|
SW<2>          |SSEG<2>        |    8.464|
SW<2>          |SSEG<3>        |    8.835|
SW<2>          |SSEG<4>        |    8.435|
SW<2>          |SSEG<5>        |    9.032|
SW<2>          |SSEG<6>        |    8.783|
SW<3>          |SSEG<0>        |    8.982|
SW<3>          |SSEG<1>        |    9.227|
SW<3>          |SSEG<2>        |    8.344|
SW<3>          |SSEG<3>        |    8.604|
SW<3>          |SSEG<4>        |    8.315|
SW<3>          |SSEG<5>        |    9.199|
SW<3>          |SSEG<6>        |    8.552|
SW<4>          |SSEG<0>        |    8.228|
SW<4>          |SSEG<1>        |    9.026|
SW<4>          |SSEG<2>        |    8.233|
SW<4>          |SSEG<3>        |    8.509|
SW<4>          |SSEG<4>        |    8.204|
SW<4>          |SSEG<5>        |    8.998|
SW<4>          |SSEG<6>        |    8.457|
---------------+---------------+---------+


Analysis completed Thu Sep 05 16:47:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



