--- a/drivers/clocksource/arm_arch_timer.c	2021-07-19 03:45:03.000000000 -0400
+++ b/drivers/clocksource/arm_arch_timer.c	2021-07-19 08:11:19.931360621 -0400
@@ -345,17 +345,18 @@
  * with all ones or all zeros in the low bits. Bound the loop by the maximum
  * number of CPU cycles in 3 consecutive 24 MHz counter periods.
  */
-#define __sun50i_a64_read_reg(reg) ({					\
-	u64 _val;							\
-	int _retries = 150;						\
-									\
-	do {								\
-		_val = read_sysreg(reg);				\
-		_retries--;						\
-	} while (((_val + 1) & GENMASK(8, 0)) <= 1 && _retries);	\
-									\
-	WARN_ON_ONCE(!_retries);					\
-	_val;								\
+#define __sun50i_a64_read_reg(reg) ({							\
+	u64 _old, _new;												\
+	int _retries = 200;											\
+																\
+	do {														\
+		_old = read_sysreg(reg);								\
+		_new = read_sysreg(reg);								\
+		_retries--;												\
+	} while (unlikely(_old != _new) && _retries);				\
+																\
+	WARN_ON_ONCE(!_retries);									\
+	_new;														\
 })
 
 static u64 notrace sun50i_a64_read_cntpct_el0(void)
