// Mem file initialization records.
//
// SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
// Vivado v2018.3 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday June 30, 2020 - 08:26:02 pm, from:
//
//     Map file     - C:\demo\simple_adder_microblaze_interface\simple_adder_microblaze_interface\simple_adder_microblaze_interface.srcs\sources_1\bd\design_101\design_101.bmm
//     Data file(s) - C:/demo/simple_adder_microblaze_interface/simple_adder_microblaze_interface/simple_adder_microblaze_interface.sdk/sum_test/Debug/sum_test.elf
//
// Address space 'uut_design_101_i_microblaze_0.uut_design_101_i_axi_bram_ctrl_0_bram_8K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
