\BOOKMARK [1][-]{chapter*.3}{Abstract}{}% 1
\BOOKMARK [1][-]{chapter*.4}{Acknowledgements}{}% 2
\BOOKMARK [1][-]{chapter*.9}{Table of Contents}{}% 3
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 4
\BOOKMARK [1][-]{section.1.1}{On-detector}{chapter.1}% 5
\BOOKMARK [2][-]{subsection.1.1.1}{GBTx}{section.1.1}% 6
\BOOKMARK [2][-]{subsection.1.1.2}{GBT protocol}{section.1.1}% 7
\BOOKMARK [2][-]{subsection.1.1.3}{GBT-SCA}{section.1.1}% 8
\BOOKMARK [1][-]{section.1.2}{Off-detector}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.3}{Versatile Link Demo Board}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.4}{Altera's Cyclone V GT}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.5}{Cyclone V Transceiver Technology}{chapter.1}% 12
\BOOKMARK [2][-]{subsection.1.5.1}{Differential Signals}{section.1.5}% 13
\BOOKMARK [2][-]{subsection.1.5.2}{Low-Voltage Differential Signaling}{section.1.5}% 14
\BOOKMARK [2][-]{subsection.1.5.3}{Current-Mode Logic}{section.1.5}% 15
\BOOKMARK [0][-]{chapter.2}{The Gigabit Transceiver}{}% 16
\BOOKMARK [1][-]{section.2.1}{Encoding modes}{chapter.2}% 17
\BOOKMARK [1][-]{section.2.2}{GBT-FPGA Core}{chapter.2}% 18
\BOOKMARK [2][-]{subsection.2.2.1}{GBT Bank}{section.2.2}% 19
\BOOKMARK [2][-]{subsection.2.2.2}{GBT Link}{section.2.2}% 20
\BOOKMARK [0][-]{chapter.3}{HSMC-to-VLDB PCB Design}{}% 21
\BOOKMARK [1][-]{section.3.1}{Design Discussion}{chapter.3}% 22
\BOOKMARK [1][-]{section.3.2}{High Speed PCB Design}{chapter.3}% 23
\BOOKMARK [2][-]{subsection.3.2.1}{Transmission Lines}{section.3.2}% 24
\BOOKMARK [2][-]{subsection.3.2.2}{Reflections and Characteristic Impedance}{section.3.2}% 25
\BOOKMARK [2][-]{subsection.3.2.3}{Routing}{section.3.2}% 26
\BOOKMARK [1][-]{section.3.3}{PCB Design Parameters}{chapter.3}% 27
\BOOKMARK [1][-]{section.3.4}{Pads and Footprints}{chapter.3}% 28
\BOOKMARK [1][-]{section.3.5}{Soldering Process}{chapter.3}% 29
\BOOKMARK [2][-]{subsection.3.5.1}{Soldering the Ground Pads Underneath the HSMC Contact}{section.3.5}% 30
\BOOKMARK [1][-]{section.3.6}{PCB Faults and Compensations}{chapter.3}% 31
\BOOKMARK [0][-]{chapter.4}{PC to CRU control interface}{}% 32
\BOOKMARK [1][-]{section.4.1}{Readily Available Standards}{chapter.4}% 33
\BOOKMARK [1][-]{section.4.2}{User Defined Communication}{chapter.4}% 34
\BOOKMARK [1][-]{section.4.3}{Duplex Systems}{chapter.4}% 35
\BOOKMARK [1][-]{section.4.4}{Choosing Communication Protocol}{chapter.4}% 36
\BOOKMARK [0][-]{chapter.5}{Hardware Design on the FPGA Side}{}% 37
\BOOKMARK [1][-]{section.5.1}{Specification}{chapter.5}% 38
\BOOKMARK [1][-]{section.5.2}{Hardware Components}{chapter.5}% 39
\BOOKMARK [2][-]{subsection.5.2.1}{UART}{section.5.2}% 40
\BOOKMARK [2][-]{subsection.5.2.2}{UART Oversampling and the Baud Rate Generator}{section.5.2}% 41
\BOOKMARK [2][-]{subsection.5.2.3}{UART Receiver}{section.5.2}% 42
\BOOKMARK [2][-]{subsection.5.2.4}{UART Transmitter}{section.5.2}% 43
\BOOKMARK [2][-]{subsection.5.2.5}{FIFO Buffers}{section.5.2}% 44
\BOOKMARK [2][-]{subsection.5.2.6}{UART Decoder}{section.5.2}% 45
\BOOKMARK [0][-]{chapter.6}{Software on the PC Side}{}% 46
\BOOKMARK [1][-]{section.6.1}{Specification}{chapter.6}% 47
\BOOKMARK [1][-]{section.6.2}{Software Structure and Flowchart}{chapter.6}% 48
\BOOKMARK [2][-]{subsection.6.2.1}{Interface module}{section.6.2}% 49
\BOOKMARK [2][-]{subsection.6.2.2}{Send/Receive module}{section.6.2}% 50
\BOOKMARK [1][-]{section.6.3}{Conclusion and Discussion}{chapter.6}% 51
\BOOKMARK [0][-]{chapter.7}{External and Internal Loopback Test of the GBT Bank Quartus Example}{}% 52
\BOOKMARK [1][-]{section.7.1}{120 MHz Reference Clock}{chapter.7}% 53
\BOOKMARK [1][-]{section.7.2}{Configuring the onboard Oscillator on the Cyclone V Board}{chapter.7}% 54
\BOOKMARK [1][-]{section.7.3}{Configuring the Si5338 External Oscillator}{chapter.7}% 55
\BOOKMARK [0][-]{chapter.8}{Testing and Verification of the HDMI Daughter Card}{}% 56
\BOOKMARK [1][-]{section.8.1}{Connectivity Test}{chapter.8}% 57
\BOOKMARK [2][-]{subsection.8.1.1}{Purpose of Test}{section.8.1}% 58
\BOOKMARK [2][-]{subsection.8.1.2}{Experimental Setup}{section.8.1}% 59
\BOOKMARK [2][-]{subsection.8.1.3}{Results}{section.8.1}% 60
\BOOKMARK [1][-]{section.8.2}{External Loop-back Test for the Fiber-Optic Connector}{chapter.8}% 61
\BOOKMARK [2][-]{subsection.8.2.1}{Purpose of Test}{section.8.2}% 62
\BOOKMARK [2][-]{subsection.8.2.2}{Experimental Setup}{section.8.2}% 63
\BOOKMARK [2][-]{subsection.8.2.3}{Results}{section.8.2}% 64
\BOOKMARK [1][-]{section.8.3}{External Loop-back Test for the HDMI Connectors}{chapter.8}% 65
\BOOKMARK [2][-]{subsection.8.3.1}{Purpose of Tests}{section.8.3}% 66
\BOOKMARK [2][-]{subsection.8.3.2}{Experimental Setup}{section.8.3}% 67
\BOOKMARK [2][-]{subsection.8.3.3}{Results}{section.8.3}% 68
\BOOKMARK [1][-]{section.8.4}{Conclusion and Discussions}{chapter.8}% 69
\BOOKMARK [0][-]{chapter.9}{Testing and Verification of the Serial Interface}{}% 70
\BOOKMARK [1][-]{section.9.1}{Hardware Simulation using Testbench in Modelsim}{chapter.9}% 71
\BOOKMARK [2][-]{subsection.9.1.1}{Purpose of Tests}{section.9.1}% 72
\BOOKMARK [2][-]{subsection.9.1.2}{Experimental Setup}{section.9.1}% 73
\BOOKMARK [2][-]{subsection.9.1.3}{Results}{section.9.1}% 74
\BOOKMARK [1][-]{section.9.2}{Connection between COM port and UART using SignalTap II}{chapter.9}% 75
\BOOKMARK [2][-]{subsection.9.2.1}{Purpose of Tests}{section.9.2}% 76
\BOOKMARK [2][-]{subsection.9.2.2}{Experimental Setup}{section.9.2}% 77
\BOOKMARK [2][-]{subsection.9.2.3}{Results}{section.9.2}% 78
\BOOKMARK [1][-]{section.9.3}{Conclusion and Discussions}{chapter.9}% 79
\BOOKMARK [0][-]{chapter.10}{Conclusion and Discussion}{}% 80
\BOOKMARK [0][-]{appendix.A}{SignalTap II: Receiving end of the fiber-optic external loopback test}{}% 81
\BOOKMARK [0][-]{appendix.B}{Basics}{}% 82
\BOOKMARK [1][-]{section.B.1}{Field Programmable Gate Array}{appendix.B}% 83
\BOOKMARK [2][-]{subsection.B.1.1}{Hardware Description Language}{section.B.1}% 84
\BOOKMARK [1][-]{section.B.2}{RS-232}{appendix.B}% 85
\BOOKMARK [0][-]{appendix.C}{Non-standard Libraries}{}% 86
\BOOKMARK [1][-]{section.C.1}{RS232}{appendix.C}% 87
\BOOKMARK [2][-]{subsection.C.1.1}{Associated functions}{section.C.1}% 88
\BOOKMARK [1][-]{section.C.2}{Timer}{appendix.C}% 89
\BOOKMARK [2][-]{subsection.C.2.1}{Associated functions}{section.C.2}% 90
\BOOKMARK [1][-]{section.C.3}{Signals}{appendix.C}% 91
\BOOKMARK [2][-]{subsection.C.3.1}{Associated structures}{section.C.3}% 92
\BOOKMARK [2][-]{subsection.C.3.2}{Associated functions}{section.C.3}% 93
\BOOKMARK [1][-]{section.C.4}{ncurses}{appendix.C}% 94
\BOOKMARK [2][-]{subsection.C.4.1}{Associated functions - Initialization}{section.C.4}% 95
\BOOKMARK [2][-]{subsection.C.4.2}{Associated functions - Various}{section.C.4}% 96
\BOOKMARK [0][-]{appendix.D}{GBT Control Signals}{}% 97
\BOOKMARK [0][-]{appendix.E}{Clock Control Software Setup}{}% 98
\BOOKMARK [1][-]{section.E.1}{Steps for Configuring Windows to run the Clock Control Software}{appendix.E}% 99
\BOOKMARK [0][-]{appendix.F}{C Code}{}% 100
\BOOKMARK [0][-]{appendix.G}{VHDL Code}{}% 101
\BOOKMARK [0][-]{appendix.H}{Schematic and PCB Layout}{}% 102
\BOOKMARK [1][-]{figure.caption.67}{Appendix}{appendix.H}% 103
