 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 40
        -max_paths 40
Design : timer0_1
Version: E-2010.12-SP5-3
Date   : Sun May  3 02:22:11 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U93/QN (NOR2X0)                        0.2791    11.5016 f
  U22/Q (AO222X1)                        0.3206    11.8221 f
  counter1_reg[0]/D (DFFASRX1)           0.0267    11.8488 f
  data arrival time                                11.8488

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.8488
  -----------------------------------------------------------
  slack (MET)                                       8.1110


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U93/QN (NOR2X0)                        0.2791    11.5016 f
  U66/Q (AO222X1)                        0.3206    11.8221 f
  counter1_reg[1]/D (DFFASRX1)           0.0267    11.8488 f
  data arrival time                                11.8488

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.8488
  -----------------------------------------------------------
  slack (MET)                                       8.1110


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U93/QN (NOR2X0)                        0.2791    11.5016 f
  U61/Q (AO222X1)                        0.3206    11.8221 f
  counter1_reg[2]/D (DFFASRX1)           0.0267    11.8488 f
  data arrival time                                11.8488

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.8488
  -----------------------------------------------------------
  slack (MET)                                       8.1110


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U93/QN (NOR2X0)                        0.2791    11.5016 f
  U57/Q (AO222X1)                        0.3206    11.8221 f
  counter1_reg[3]/D (DFFASRX1)           0.0267    11.8488 f
  data arrival time                                11.8488

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.8488
  -----------------------------------------------------------
  slack (MET)                                       8.1110


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U93/QN (NOR2X0)                        0.2791    11.5016 f
  U52/Q (AO222X1)                        0.3206    11.8221 f
  counter1_reg[4]/D (DFFASRX1)           0.0267    11.8488 f
  data arrival time                                11.8488

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.8488
  -----------------------------------------------------------
  slack (MET)                                       8.1110


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U93/QN (NOR2X0)                        0.2791    11.5016 f
  U47/Q (AO222X1)                        0.3206    11.8221 f
  counter1_reg[5]/D (DFFASRX1)           0.0267    11.8488 f
  data arrival time                                11.8488

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.8488
  -----------------------------------------------------------
  slack (MET)                                       8.1110


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U93/QN (NOR2X0)                        0.2791    11.5016 f
  U42/Q (AO222X1)                        0.3206    11.8221 f
  counter1_reg[6]/D (DFFASRX1)           0.0267    11.8488 f
  data arrival time                                11.8488

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.8488
  -----------------------------------------------------------
  slack (MET)                                       8.1110


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U93/QN (NOR2X0)                        0.2791    11.5016 f
  U71/Q (AO222X1)                        0.3206    11.8221 f
  counter1_reg[7]/D (DFFASRX1)           0.0267    11.8488 f
  data arrival time                                11.8488

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.8488
  -----------------------------------------------------------
  slack (MET)                                       8.1110


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8402 f
  U98/QN (NAND2X0)                       0.3823     1.2225 r
  U92/QN (NOR2X0)                        0.2791     1.5016 f
  U31/Q (AO222X1)                        0.3200     1.8215 f
  counter2_reg[0]/D (DFFNASRQX1)         0.0245     1.8461 f
  data arrival time                                 1.8461

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  counter2_reg[0]/CLK (DFFNASRQX1)       0.0000    10.1000 f
  library setup time                    -0.0437    10.0563
  data required time                               10.0563
  -----------------------------------------------------------
  data required time                               10.0563
  data arrival time                                -1.8461
  -----------------------------------------------------------
  slack (MET)                                       8.2102


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[1]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8402 f
  U98/QN (NAND2X0)                       0.3823     1.2225 r
  U92/QN (NOR2X0)                        0.2791     1.5016 f
  U29/Q (AO222X1)                        0.3200     1.8215 f
  counter2_reg[1]/D (DFFNASRQX1)         0.0245     1.8461 f
  data arrival time                                 1.8461

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  counter2_reg[1]/CLK (DFFNASRQX1)       0.0000    10.1000 f
  library setup time                    -0.0437    10.0563
  data required time                               10.0563
  -----------------------------------------------------------
  data required time                               10.0563
  data arrival time                                -1.8461
  -----------------------------------------------------------
  slack (MET)                                       8.2102


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[2]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8402 f
  U98/QN (NAND2X0)                       0.3823     1.2225 r
  U92/QN (NOR2X0)                        0.2791     1.5016 f
  U28/Q (AO222X1)                        0.3200     1.8215 f
  counter2_reg[2]/D (DFFNASRQX1)         0.0245     1.8461 f
  data arrival time                                 1.8461

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  counter2_reg[2]/CLK (DFFNASRQX1)       0.0000    10.1000 f
  library setup time                    -0.0437    10.0563
  data required time                               10.0563
  -----------------------------------------------------------
  data required time                               10.0563
  data arrival time                                -1.8461
  -----------------------------------------------------------
  slack (MET)                                       8.2102


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[3]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8402 f
  U98/QN (NAND2X0)                       0.3823     1.2225 r
  U92/QN (NOR2X0)                        0.2791     1.5016 f
  U27/Q (AO222X1)                        0.3200     1.8215 f
  counter2_reg[3]/D (DFFNASRQX1)         0.0245     1.8461 f
  data arrival time                                 1.8461

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  counter2_reg[3]/CLK (DFFNASRQX1)       0.0000    10.1000 f
  library setup time                    -0.0437    10.0563
  data required time                               10.0563
  -----------------------------------------------------------
  data required time                               10.0563
  data arrival time                                -1.8461
  -----------------------------------------------------------
  slack (MET)                                       8.2102


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[4]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8402 f
  U98/QN (NAND2X0)                       0.3823     1.2225 r
  U92/QN (NOR2X0)                        0.2791     1.5016 f
  U26/Q (AO222X1)                        0.3200     1.8215 f
  counter2_reg[4]/D (DFFNASRQX1)         0.0245     1.8461 f
  data arrival time                                 1.8461

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  counter2_reg[4]/CLK (DFFNASRQX1)       0.0000    10.1000 f
  library setup time                    -0.0437    10.0563
  data required time                               10.0563
  -----------------------------------------------------------
  data required time                               10.0563
  data arrival time                                -1.8461
  -----------------------------------------------------------
  slack (MET)                                       8.2102


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8402 f
  U98/QN (NAND2X0)                       0.3823     1.2225 r
  U92/QN (NOR2X0)                        0.2791     1.5016 f
  U25/Q (AO222X1)                        0.3200     1.8215 f
  counter2_reg[5]/D (DFFNASRQX1)         0.0245     1.8461 f
  data arrival time                                 1.8461

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  counter2_reg[5]/CLK (DFFNASRQX1)       0.0000    10.1000 f
  library setup time                    -0.0437    10.0563
  data required time                               10.0563
  -----------------------------------------------------------
  data required time                               10.0563
  data arrival time                                -1.8461
  -----------------------------------------------------------
  slack (MET)                                       8.2102


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8402 f
  U98/QN (NAND2X0)                       0.3823     1.2225 r
  U92/QN (NOR2X0)                        0.2791     1.5016 f
  U24/Q (AO222X1)                        0.3200     1.8215 f
  counter2_reg[6]/D (DFFNASRQX1)         0.0245     1.8461 f
  data arrival time                                 1.8461

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  counter2_reg[6]/CLK (DFFNASRQX1)       0.0000    10.1000 f
  library setup time                    -0.0437    10.0563
  data required time                               10.0563
  -----------------------------------------------------------
  data required time                               10.0563
  data arrival time                                -1.8461
  -----------------------------------------------------------
  slack (MET)                                       8.2102


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8402 f
  U98/QN (NAND2X0)                       0.3823     1.2225 r
  U92/QN (NOR2X0)                        0.2791     1.5016 f
  U30/Q (AO222X1)                        0.3200     1.8215 f
  counter2_reg[7]/D (DFFNASRQX1)         0.0245     1.8461 f
  data arrival time                                 1.8461

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  counter2_reg[7]/CLK (DFFNASRQX1)       0.0000    10.1000 f
  library setup time                    -0.0437    10.0563
  data required time                               10.0563
  -----------------------------------------------------------
  data required time                               10.0563
  data arrival time                                -1.8461
  -----------------------------------------------------------
  slack (MET)                                       8.2102


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U93/QN (NOR2X0)                        0.3077    11.4564 r
  U22/Q (AO222X1)                        0.2275    11.6839 r
  counter1_reg[0]/D (DFFASRX1)           0.0267    11.7106 r
  data arrival time                                11.7106

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.7106
  -----------------------------------------------------------
  slack (MET)                                       8.2370


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U93/QN (NOR2X0)                        0.3077    11.4564 r
  U66/Q (AO222X1)                        0.2275    11.6839 r
  counter1_reg[1]/D (DFFASRX1)           0.0267    11.7106 r
  data arrival time                                11.7106

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.7106
  -----------------------------------------------------------
  slack (MET)                                       8.2370


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U93/QN (NOR2X0)                        0.3077    11.4564 r
  U61/Q (AO222X1)                        0.2275    11.6839 r
  counter1_reg[2]/D (DFFASRX1)           0.0267    11.7106 r
  data arrival time                                11.7106

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.7106
  -----------------------------------------------------------
  slack (MET)                                       8.2370


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U93/QN (NOR2X0)                        0.3077    11.4564 r
  U57/Q (AO222X1)                        0.2275    11.6839 r
  counter1_reg[3]/D (DFFASRX1)           0.0267    11.7106 r
  data arrival time                                11.7106

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.7106
  -----------------------------------------------------------
  slack (MET)                                       8.2370


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U93/QN (NOR2X0)                        0.3077    11.4564 r
  U52/Q (AO222X1)                        0.2275    11.6839 r
  counter1_reg[4]/D (DFFASRX1)           0.0267    11.7106 r
  data arrival time                                11.7106

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.7106
  -----------------------------------------------------------
  slack (MET)                                       8.2370


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U93/QN (NOR2X0)                        0.3077    11.4564 r
  U47/Q (AO222X1)                        0.2275    11.6839 r
  counter1_reg[5]/D (DFFASRX1)           0.0267    11.7106 r
  data arrival time                                11.7106

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.7106
  -----------------------------------------------------------
  slack (MET)                                       8.2370


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U93/QN (NOR2X0)                        0.3077    11.4564 r
  U42/Q (AO222X1)                        0.2275    11.6839 r
  counter1_reg[6]/D (DFFASRX1)           0.0267    11.7106 r
  data arrival time                                11.7106

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.7106
  -----------------------------------------------------------
  slack (MET)                                       8.2370


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U93/QN (NOR2X0)                        0.3077    11.4564 r
  U71/Q (AO222X1)                        0.2275    11.6839 r
  counter1_reg[7]/D (DFFASRX1)           0.0267    11.7106 r
  data arrival time                                11.7106

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.7106
  -----------------------------------------------------------
  slack (MET)                                       8.2370


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U22/Q (AO222X1)                        0.2559    11.4785 r
  counter1_reg[0]/D (DFFASRX1)           0.0267    11.5052 r
  data arrival time                                11.5052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.5052
  -----------------------------------------------------------
  slack (MET)                                       8.4424


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U66/Q (AO222X1)                        0.2559    11.4785 r
  counter1_reg[1]/D (DFFASRX1)           0.0267    11.5052 r
  data arrival time                                11.5052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.5052
  -----------------------------------------------------------
  slack (MET)                                       8.4424


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U61/Q (AO222X1)                        0.2559    11.4785 r
  counter1_reg[2]/D (DFFASRX1)           0.0267    11.5052 r
  data arrival time                                11.5052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.5052
  -----------------------------------------------------------
  slack (MET)                                       8.4424


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U57/Q (AO222X1)                        0.2559    11.4785 r
  counter1_reg[3]/D (DFFASRX1)           0.0267    11.5052 r
  data arrival time                                11.5052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.5052
  -----------------------------------------------------------
  slack (MET)                                       8.4424


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U52/Q (AO222X1)                        0.2559    11.4785 r
  counter1_reg[4]/D (DFFASRX1)           0.0267    11.5052 r
  data arrival time                                11.5052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.5052
  -----------------------------------------------------------
  slack (MET)                                       8.4424


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U47/Q (AO222X1)                        0.2559    11.4785 r
  counter1_reg[5]/D (DFFASRX1)           0.0267    11.5052 r
  data arrival time                                11.5052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.5052
  -----------------------------------------------------------
  slack (MET)                                       8.4424


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U42/Q (AO222X1)                        0.2559    11.4785 r
  counter1_reg[6]/D (DFFASRX1)           0.0267    11.5052 r
  data arrival time                                11.5052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.5052
  -----------------------------------------------------------
  slack (MET)                                       8.4424


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U98/QN (NAND2X0)                       0.3823    11.2225 r
  U71/Q (AO222X1)                        0.2559    11.4785 r
  counter1_reg[7]/D (DFFASRX1)           0.0267    11.5052 r
  data arrival time                                11.5052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1524    19.9476
  data required time                               19.9476
  -----------------------------------------------------------
  data required time                               19.9476
  data arrival time                               -11.5052
  -----------------------------------------------------------
  slack (MET)                                       8.4424


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U22/Q (AO222X1)                        0.3177    11.4664 f
  counter1_reg[0]/D (DFFASRX1)           0.0267    11.4931 f
  data arrival time                                11.4931

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.4931
  -----------------------------------------------------------
  slack (MET)                                       8.4667


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U66/Q (AO222X1)                        0.3177    11.4664 f
  counter1_reg[1]/D (DFFASRX1)           0.0267    11.4931 f
  data arrival time                                11.4931

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.4931
  -----------------------------------------------------------
  slack (MET)                                       8.4667


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U61/Q (AO222X1)                        0.3177    11.4664 f
  counter1_reg[2]/D (DFFASRX1)           0.0267    11.4931 f
  data arrival time                                11.4931

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.4931
  -----------------------------------------------------------
  slack (MET)                                       8.4667


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U57/Q (AO222X1)                        0.3177    11.4664 f
  counter1_reg[3]/D (DFFASRX1)           0.0267    11.4931 f
  data arrival time                                11.4931

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.4931
  -----------------------------------------------------------
  slack (MET)                                       8.4667


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U52/Q (AO222X1)                        0.3177    11.4664 f
  counter1_reg[4]/D (DFFASRX1)           0.0267    11.4931 f
  data arrival time                                11.4931

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.4931
  -----------------------------------------------------------
  slack (MET)                                       8.4667


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U47/Q (AO222X1)                        0.3177    11.4664 f
  counter1_reg[5]/D (DFFASRX1)           0.0267    11.4931 f
  data arrival time                                11.4931

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.4931
  -----------------------------------------------------------
  slack (MET)                                       8.4667


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U42/Q (AO222X1)                        0.3177    11.4664 f
  counter1_reg[6]/D (DFFASRX1)           0.0267    11.4931 f
  data arrival time                                11.4931

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.4931
  -----------------------------------------------------------
  slack (MET)                                       8.4667


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U98/QN (NAND2X0)                       0.3390    11.1487 f
  U71/Q (AO222X1)                        0.3177    11.4664 f
  counter1_reg[7]/D (DFFASRX1)           0.0267    11.4931 f
  data arrival time                                11.4931

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000    20.1000 r
  library setup time                    -0.1402    19.9598
  data required time                               19.9598
  -----------------------------------------------------------
  data required time                               19.9598
  data arrival time                               -11.4931
  -----------------------------------------------------------
  slack (MET)                                       8.4667


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[5] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2434     2.6434 r
  U85/QN (NAND4X0)                       0.1411     2.7845 f
  U90/QN (INVX0)                         0.0976     2.8821 r
  U20/Q (AND3X1)                         0.2109     3.0930 r
  u3/E (ndff_n8_1)                       0.0000     3.0930 r
  u3/U9/QN (INVX0)                       0.1500     3.2430 f
  u3/U2/Q (AO22X1)                       0.2140     3.4570 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     3.4810 f
  data arrival time                                 3.4810

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4810
  -----------------------------------------------------------
  slack (MET)                                       6.5009


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[5] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2434     2.6434 r
  U85/QN (NAND4X0)                       0.1411     2.7845 f
  U90/QN (INVX0)                         0.0976     2.8821 r
  U20/Q (AND3X1)                         0.2109     3.0930 r
  u3/E (ndff_n8_1)                       0.0000     3.0930 r
  u3/U9/QN (INVX0)                       0.1500     3.2430 f
  u3/U3/Q (AO22X1)                       0.2140     3.4570 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     3.4810 f
  data arrival time                                 3.4810

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4810
  -----------------------------------------------------------
  slack (MET)                                       6.5009


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[5] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2434     2.6434 r
  U85/QN (NAND4X0)                       0.1411     2.7845 f
  U90/QN (INVX0)                         0.0976     2.8821 r
  U20/Q (AND3X1)                         0.2109     3.0930 r
  u3/E (ndff_n8_1)                       0.0000     3.0930 r
  u3/U9/QN (INVX0)                       0.1500     3.2430 f
  u3/U4/Q (AO22X1)                       0.2140     3.4570 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     3.4810 f
  data arrival time                                 3.4810

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4810
  -----------------------------------------------------------
  slack (MET)                                       6.5009


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[5] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2434     2.6434 r
  U85/QN (NAND4X0)                       0.1411     2.7845 f
  U90/QN (INVX0)                         0.0976     2.8821 r
  U20/Q (AND3X1)                         0.2109     3.0930 r
  u3/E (ndff_n8_1)                       0.0000     3.0930 r
  u3/U9/QN (INVX0)                       0.1500     3.2430 f
  u3/U5/Q (AO22X1)                       0.2140     3.4570 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     3.4810 f
  data arrival time                                 3.4810

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4810
  -----------------------------------------------------------
  slack (MET)                                       6.5009


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[5] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2434     2.6434 r
  U85/QN (NAND4X0)                       0.1411     2.7845 f
  U90/QN (INVX0)                         0.0976     2.8821 r
  U20/Q (AND3X1)                         0.2109     3.0930 r
  u3/E (ndff_n8_1)                       0.0000     3.0930 r
  u3/U9/QN (INVX0)                       0.1500     3.2430 f
  u3/U6/Q (AO22X1)                       0.2140     3.4570 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     3.4810 f
  data arrival time                                 3.4810

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4810
  -----------------------------------------------------------
  slack (MET)                                       6.5009


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[5] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2434     2.6434 r
  U85/QN (NAND4X0)                       0.1411     2.7845 f
  U90/QN (INVX0)                         0.0976     2.8821 r
  U20/Q (AND3X1)                         0.2109     3.0930 r
  u3/E (ndff_n8_1)                       0.0000     3.0930 r
  u3/U9/QN (INVX0)                       0.1500     3.2430 f
  u3/U7/Q (AO22X1)                       0.2140     3.4570 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     3.4810 f
  data arrival time                                 3.4810

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4810
  -----------------------------------------------------------
  slack (MET)                                       6.5009


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[5] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2434     2.6434 r
  U85/QN (NAND4X0)                       0.1411     2.7845 f
  U90/QN (INVX0)                         0.0976     2.8821 r
  U20/Q (AND3X1)                         0.2109     3.0930 r
  u3/E (ndff_n8_1)                       0.0000     3.0930 r
  u3/U9/QN (INVX0)                       0.1500     3.2430 f
  u3/U8/Q (AO22X1)                       0.2140     3.4570 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     3.4810 f
  data arrival time                                 3.4810

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4810
  -----------------------------------------------------------
  slack (MET)                                       6.5009


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[5] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2434     2.6434 r
  U85/QN (NAND4X0)                       0.1411     2.7845 f
  U90/QN (INVX0)                         0.0976     2.8821 r
  U20/Q (AND3X1)                         0.2109     3.0930 r
  u3/E (ndff_n8_1)                       0.0000     3.0930 r
  u3/U9/QN (INVX0)                       0.1500     3.2430 f
  u3/U10/Q (AO22X1)                      0.2140     3.4570 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     3.4810 f
  data arrival time                                 3.4810

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4810
  -----------------------------------------------------------
  slack (MET)                                       6.5009


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[7] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2287     2.6287 r
  U85/QN (NAND4X0)                       0.1411     2.7699 f
  U90/QN (INVX0)                         0.0976     2.8675 r
  U20/Q (AND3X1)                         0.2109     3.0784 r
  u3/E (ndff_n8_1)                       0.0000     3.0784 r
  u3/U9/QN (INVX0)                       0.1500     3.2284 f
  u3/U2/Q (AO22X1)                       0.2140     3.4424 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     3.4664 f
  data arrival time                                 3.4664

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4664
  -----------------------------------------------------------
  slack (MET)                                       6.5155


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[7] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2287     2.6287 r
  U85/QN (NAND4X0)                       0.1411     2.7699 f
  U90/QN (INVX0)                         0.0976     2.8675 r
  U20/Q (AND3X1)                         0.2109     3.0784 r
  u3/E (ndff_n8_1)                       0.0000     3.0784 r
  u3/U9/QN (INVX0)                       0.1500     3.2284 f
  u3/U3/Q (AO22X1)                       0.2140     3.4424 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     3.4664 f
  data arrival time                                 3.4664

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4664
  -----------------------------------------------------------
  slack (MET)                                       6.5155


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[7] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2287     2.6287 r
  U85/QN (NAND4X0)                       0.1411     2.7699 f
  U90/QN (INVX0)                         0.0976     2.8675 r
  U20/Q (AND3X1)                         0.2109     3.0784 r
  u3/E (ndff_n8_1)                       0.0000     3.0784 r
  u3/U9/QN (INVX0)                       0.1500     3.2284 f
  u3/U4/Q (AO22X1)                       0.2140     3.4424 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     3.4664 f
  data arrival time                                 3.4664

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4664
  -----------------------------------------------------------
  slack (MET)                                       6.5155


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[7] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2287     2.6287 r
  U85/QN (NAND4X0)                       0.1411     2.7699 f
  U90/QN (INVX0)                         0.0976     2.8675 r
  U20/Q (AND3X1)                         0.2109     3.0784 r
  u3/E (ndff_n8_1)                       0.0000     3.0784 r
  u3/U9/QN (INVX0)                       0.1500     3.2284 f
  u3/U5/Q (AO22X1)                       0.2140     3.4424 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     3.4664 f
  data arrival time                                 3.4664

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4664
  -----------------------------------------------------------
  slack (MET)                                       6.5155


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[7] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2287     2.6287 r
  U85/QN (NAND4X0)                       0.1411     2.7699 f
  U90/QN (INVX0)                         0.0976     2.8675 r
  U20/Q (AND3X1)                         0.2109     3.0784 r
  u3/E (ndff_n8_1)                       0.0000     3.0784 r
  u3/U9/QN (INVX0)                       0.1500     3.2284 f
  u3/U6/Q (AO22X1)                       0.2140     3.4424 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     3.4664 f
  data arrival time                                 3.4664

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4664
  -----------------------------------------------------------
  slack (MET)                                       6.5155


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[7] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2287     2.6287 r
  U85/QN (NAND4X0)                       0.1411     2.7699 f
  U90/QN (INVX0)                         0.0976     2.8675 r
  U20/Q (AND3X1)                         0.2109     3.0784 r
  u3/E (ndff_n8_1)                       0.0000     3.0784 r
  u3/U9/QN (INVX0)                       0.1500     3.2284 f
  u3/U7/Q (AO22X1)                       0.2140     3.4424 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     3.4664 f
  data arrival time                                 3.4664

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4664
  -----------------------------------------------------------
  slack (MET)                                       6.5155


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[7] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2287     2.6287 r
  U85/QN (NAND4X0)                       0.1411     2.7699 f
  U90/QN (INVX0)                         0.0976     2.8675 r
  U20/Q (AND3X1)                         0.2109     3.0784 r
  u3/E (ndff_n8_1)                       0.0000     3.0784 r
  u3/U9/QN (INVX0)                       0.1500     3.2284 f
  u3/U8/Q (AO22X1)                       0.2140     3.4424 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     3.4664 f
  data arrival time                                 3.4664

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4664
  -----------------------------------------------------------
  slack (MET)                                       6.5155


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[7] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.2287     2.6287 r
  U85/QN (NAND4X0)                       0.1411     2.7699 f
  U90/QN (INVX0)                         0.0976     2.8675 r
  U20/Q (AND3X1)                         0.2109     3.0784 r
  u3/E (ndff_n8_1)                       0.0000     3.0784 r
  u3/U9/QN (INVX0)                       0.1500     3.2284 f
  u3/U10/Q (AO22X1)                      0.2140     3.4424 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     3.4664 f
  data arrival time                                 3.4664

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4664
  -----------------------------------------------------------
  slack (MET)                                       6.5155


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[5] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1384     2.5384 f
  U85/QN (NAND4X0)                       0.1899     2.7283 r
  U90/QN (INVX0)                         0.0937     2.8220 f
  U20/Q (AND3X1)                         0.2128     3.0347 f
  u3/E (ndff_n8_1)                       0.0000     3.0347 f
  u3/U9/QN (INVX0)                       0.1751     3.2098 r
  u3/U2/Q (AO22X1)                       0.1620     3.3719 r
  u3/output_reg[0]/D (DFFARX1)           0.0240     3.3959 r
  data arrival time                                 3.3959

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3959
  -----------------------------------------------------------
  slack (MET)                                       6.5412


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[5] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1384     2.5384 f
  U85/QN (NAND4X0)                       0.1899     2.7283 r
  U90/QN (INVX0)                         0.0937     2.8220 f
  U20/Q (AND3X1)                         0.2128     3.0347 f
  u3/E (ndff_n8_1)                       0.0000     3.0347 f
  u3/U9/QN (INVX0)                       0.1751     3.2098 r
  u3/U3/Q (AO22X1)                       0.1620     3.3719 r
  u3/output_reg[1]/D (DFFARX1)           0.0240     3.3959 r
  data arrival time                                 3.3959

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3959
  -----------------------------------------------------------
  slack (MET)                                       6.5412


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[5] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1384     2.5384 f
  U85/QN (NAND4X0)                       0.1899     2.7283 r
  U90/QN (INVX0)                         0.0937     2.8220 f
  U20/Q (AND3X1)                         0.2128     3.0347 f
  u3/E (ndff_n8_1)                       0.0000     3.0347 f
  u3/U9/QN (INVX0)                       0.1751     3.2098 r
  u3/U4/Q (AO22X1)                       0.1620     3.3719 r
  u3/output_reg[2]/D (DFFARX1)           0.0240     3.3959 r
  data arrival time                                 3.3959

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3959
  -----------------------------------------------------------
  slack (MET)                                       6.5412


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[5] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1384     2.5384 f
  U85/QN (NAND4X0)                       0.1899     2.7283 r
  U90/QN (INVX0)                         0.0937     2.8220 f
  U20/Q (AND3X1)                         0.2128     3.0347 f
  u3/E (ndff_n8_1)                       0.0000     3.0347 f
  u3/U9/QN (INVX0)                       0.1751     3.2098 r
  u3/U5/Q (AO22X1)                       0.1620     3.3719 r
  u3/output_reg[3]/D (DFFARX1)           0.0240     3.3959 r
  data arrival time                                 3.3959

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3959
  -----------------------------------------------------------
  slack (MET)                                       6.5412


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[5] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1384     2.5384 f
  U85/QN (NAND4X0)                       0.1899     2.7283 r
  U90/QN (INVX0)                         0.0937     2.8220 f
  U20/Q (AND3X1)                         0.2128     3.0347 f
  u3/E (ndff_n8_1)                       0.0000     3.0347 f
  u3/U9/QN (INVX0)                       0.1751     3.2098 r
  u3/U6/Q (AO22X1)                       0.1620     3.3719 r
  u3/output_reg[4]/D (DFFARX1)           0.0240     3.3959 r
  data arrival time                                 3.3959

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3959
  -----------------------------------------------------------
  slack (MET)                                       6.5412


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[5] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1384     2.5384 f
  U85/QN (NAND4X0)                       0.1899     2.7283 r
  U90/QN (INVX0)                         0.0937     2.8220 f
  U20/Q (AND3X1)                         0.2128     3.0347 f
  u3/E (ndff_n8_1)                       0.0000     3.0347 f
  u3/U9/QN (INVX0)                       0.1751     3.2098 r
  u3/U7/Q (AO22X1)                       0.1620     3.3719 r
  u3/output_reg[5]/D (DFFARX1)           0.0240     3.3959 r
  data arrival time                                 3.3959

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3959
  -----------------------------------------------------------
  slack (MET)                                       6.5412


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[5] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1384     2.5384 f
  U85/QN (NAND4X0)                       0.1899     2.7283 r
  U90/QN (INVX0)                         0.0937     2.8220 f
  U20/Q (AND3X1)                         0.2128     3.0347 f
  u3/E (ndff_n8_1)                       0.0000     3.0347 f
  u3/U9/QN (INVX0)                       0.1751     3.2098 r
  u3/U8/Q (AO22X1)                       0.1620     3.3719 r
  u3/output_reg[6]/D (DFFARX1)           0.0240     3.3959 r
  data arrival time                                 3.3959

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3959
  -----------------------------------------------------------
  slack (MET)                                       6.5412


  Startpoint: add_bus[5] (input port clocked by external_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[5] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1384     2.5384 f
  U85/QN (NAND4X0)                       0.1899     2.7283 r
  U90/QN (INVX0)                         0.0937     2.8220 f
  U20/Q (AND3X1)                         0.2128     3.0347 f
  u3/E (ndff_n8_1)                       0.0000     3.0347 f
  u3/U9/QN (INVX0)                       0.1751     3.2098 r
  u3/U10/Q (AO22X1)                      0.1620     3.3719 r
  u3/output_reg[7]/D (DFFARX1)           0.0240     3.3959 r
  data arrival time                                 3.3959

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3959
  -----------------------------------------------------------
  slack (MET)                                       6.5412


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[7] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1338     2.5338 f
  U85/QN (NAND4X0)                       0.1899     2.7237 r
  U90/QN (INVX0)                         0.0937     2.8174 f
  U20/Q (AND3X1)                         0.2128     3.0302 f
  u3/E (ndff_n8_1)                       0.0000     3.0302 f
  u3/U9/QN (INVX0)                       0.1751     3.2053 r
  u3/U2/Q (AO22X1)                       0.1620     3.3673 r
  u3/output_reg[0]/D (DFFARX1)           0.0240     3.3913 r
  data arrival time                                 3.3913

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3913
  -----------------------------------------------------------
  slack (MET)                                       6.5458


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[7] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1338     2.5338 f
  U85/QN (NAND4X0)                       0.1899     2.7237 r
  U90/QN (INVX0)                         0.0937     2.8174 f
  U20/Q (AND3X1)                         0.2128     3.0302 f
  u3/E (ndff_n8_1)                       0.0000     3.0302 f
  u3/U9/QN (INVX0)                       0.1751     3.2053 r
  u3/U3/Q (AO22X1)                       0.1620     3.3673 r
  u3/output_reg[1]/D (DFFARX1)           0.0240     3.3913 r
  data arrival time                                 3.3913

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3913
  -----------------------------------------------------------
  slack (MET)                                       6.5458


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[7] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1338     2.5338 f
  U85/QN (NAND4X0)                       0.1899     2.7237 r
  U90/QN (INVX0)                         0.0937     2.8174 f
  U20/Q (AND3X1)                         0.2128     3.0302 f
  u3/E (ndff_n8_1)                       0.0000     3.0302 f
  u3/U9/QN (INVX0)                       0.1751     3.2053 r
  u3/U4/Q (AO22X1)                       0.1620     3.3673 r
  u3/output_reg[2]/D (DFFARX1)           0.0240     3.3913 r
  data arrival time                                 3.3913

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3913
  -----------------------------------------------------------
  slack (MET)                                       6.5458


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[7] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1338     2.5338 f
  U85/QN (NAND4X0)                       0.1899     2.7237 r
  U90/QN (INVX0)                         0.0937     2.8174 f
  U20/Q (AND3X1)                         0.2128     3.0302 f
  u3/E (ndff_n8_1)                       0.0000     3.0302 f
  u3/U9/QN (INVX0)                       0.1751     3.2053 r
  u3/U5/Q (AO22X1)                       0.1620     3.3673 r
  u3/output_reg[3]/D (DFFARX1)           0.0240     3.3913 r
  data arrival time                                 3.3913

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3913
  -----------------------------------------------------------
  slack (MET)                                       6.5458


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[7] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1338     2.5338 f
  U85/QN (NAND4X0)                       0.1899     2.7237 r
  U90/QN (INVX0)                         0.0937     2.8174 f
  U20/Q (AND3X1)                         0.2128     3.0302 f
  u3/E (ndff_n8_1)                       0.0000     3.0302 f
  u3/U9/QN (INVX0)                       0.1751     3.2053 r
  u3/U6/Q (AO22X1)                       0.1620     3.3673 r
  u3/output_reg[4]/D (DFFARX1)           0.0240     3.3913 r
  data arrival time                                 3.3913

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3913
  -----------------------------------------------------------
  slack (MET)                                       6.5458


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[7] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1338     2.5338 f
  U85/QN (NAND4X0)                       0.1899     2.7237 r
  U90/QN (INVX0)                         0.0937     2.8174 f
  U20/Q (AND3X1)                         0.2128     3.0302 f
  u3/E (ndff_n8_1)                       0.0000     3.0302 f
  u3/U9/QN (INVX0)                       0.1751     3.2053 r
  u3/U7/Q (AO22X1)                       0.1620     3.3673 r
  u3/output_reg[5]/D (DFFARX1)           0.0240     3.3913 r
  data arrival time                                 3.3913

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3913
  -----------------------------------------------------------
  slack (MET)                                       6.5458


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[7] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1338     2.5338 f
  U85/QN (NAND4X0)                       0.1899     2.7237 r
  U90/QN (INVX0)                         0.0937     2.8174 f
  U20/Q (AND3X1)                         0.2128     3.0302 f
  u3/E (ndff_n8_1)                       0.0000     3.0302 f
  u3/U9/QN (INVX0)                       0.1751     3.2053 r
  u3/U8/Q (AO22X1)                       0.1620     3.3673 r
  u3/output_reg[6]/D (DFFARX1)           0.0240     3.3913 r
  data arrival time                                 3.3913

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3913
  -----------------------------------------------------------
  slack (MET)                                       6.5458


  Startpoint: add_bus[7] (input port clocked by external_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  add_bus[7] (in)                        0.0000     2.4000 r
  U96/QN (NOR4X0)                        0.1338     2.5338 f
  U85/QN (NAND4X0)                       0.1899     2.7237 r
  U90/QN (INVX0)                         0.0937     2.8174 f
  U20/Q (AND3X1)                         0.2128     3.0302 f
  u3/E (ndff_n8_1)                       0.0000     3.0302 f
  u3/U9/QN (INVX0)                       0.1751     3.2053 r
  u3/U10/Q (AO22X1)                      0.1620     3.3673 r
  u3/output_reg[7]/D (DFFARX1)           0.0240     3.3913 r
  data arrival time                                 3.3913

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.3913
  -----------------------------------------------------------
  slack (MET)                                       6.5458


  Startpoint: add_bus[3] (input port clocked by external_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[3] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.1978     2.5978 r
  U85/QN (NAND4X0)                       0.1411     2.7389 f
  U90/QN (INVX0)                         0.0976     2.8365 r
  U20/Q (AND3X1)                         0.2109     3.0474 r
  u3/E (ndff_n8_1)                       0.0000     3.0474 r
  u3/U9/QN (INVX0)                       0.1500     3.1974 f
  u3/U2/Q (AO22X1)                       0.2140     3.4115 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     3.4355 f
  data arrival time                                 3.4355

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4355
  -----------------------------------------------------------
  slack (MET)                                       6.5465


  Startpoint: add_bus[3] (input port clocked by external_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[3] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.1978     2.5978 r
  U85/QN (NAND4X0)                       0.1411     2.7389 f
  U90/QN (INVX0)                         0.0976     2.8365 r
  U20/Q (AND3X1)                         0.2109     3.0474 r
  u3/E (ndff_n8_1)                       0.0000     3.0474 r
  u3/U9/QN (INVX0)                       0.1500     3.1974 f
  u3/U3/Q (AO22X1)                       0.2140     3.4115 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     3.4355 f
  data arrival time                                 3.4355

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4355
  -----------------------------------------------------------
  slack (MET)                                       6.5465


  Startpoint: add_bus[3] (input port clocked by external_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[3] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.1978     2.5978 r
  U85/QN (NAND4X0)                       0.1411     2.7389 f
  U90/QN (INVX0)                         0.0976     2.8365 r
  U20/Q (AND3X1)                         0.2109     3.0474 r
  u3/E (ndff_n8_1)                       0.0000     3.0474 r
  u3/U9/QN (INVX0)                       0.1500     3.1974 f
  u3/U4/Q (AO22X1)                       0.2140     3.4115 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     3.4355 f
  data arrival time                                 3.4355

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4355
  -----------------------------------------------------------
  slack (MET)                                       6.5465


  Startpoint: add_bus[3] (input port clocked by external_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[3] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.1978     2.5978 r
  U85/QN (NAND4X0)                       0.1411     2.7389 f
  U90/QN (INVX0)                         0.0976     2.8365 r
  U20/Q (AND3X1)                         0.2109     3.0474 r
  u3/E (ndff_n8_1)                       0.0000     3.0474 r
  u3/U9/QN (INVX0)                       0.1500     3.1974 f
  u3/U5/Q (AO22X1)                       0.2140     3.4115 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     3.4355 f
  data arrival time                                 3.4355

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4355
  -----------------------------------------------------------
  slack (MET)                                       6.5465


  Startpoint: add_bus[3] (input port clocked by external_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[3] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.1978     2.5978 r
  U85/QN (NAND4X0)                       0.1411     2.7389 f
  U90/QN (INVX0)                         0.0976     2.8365 r
  U20/Q (AND3X1)                         0.2109     3.0474 r
  u3/E (ndff_n8_1)                       0.0000     3.0474 r
  u3/U9/QN (INVX0)                       0.1500     3.1974 f
  u3/U6/Q (AO22X1)                       0.2140     3.4115 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     3.4355 f
  data arrival time                                 3.4355

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4355
  -----------------------------------------------------------
  slack (MET)                                       6.5465


  Startpoint: add_bus[3] (input port clocked by external_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[3] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.1978     2.5978 r
  U85/QN (NAND4X0)                       0.1411     2.7389 f
  U90/QN (INVX0)                         0.0976     2.8365 r
  U20/Q (AND3X1)                         0.2109     3.0474 r
  u3/E (ndff_n8_1)                       0.0000     3.0474 r
  u3/U9/QN (INVX0)                       0.1500     3.1974 f
  u3/U7/Q (AO22X1)                       0.2140     3.4115 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     3.4355 f
  data arrival time                                 3.4355

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4355
  -----------------------------------------------------------
  slack (MET)                                       6.5465


  Startpoint: add_bus[3] (input port clocked by external_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[3] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.1978     2.5978 r
  U85/QN (NAND4X0)                       0.1411     2.7389 f
  U90/QN (INVX0)                         0.0976     2.8365 r
  U20/Q (AND3X1)                         0.2109     3.0474 r
  u3/E (ndff_n8_1)                       0.0000     3.0474 r
  u3/U9/QN (INVX0)                       0.1500     3.1974 f
  u3/U8/Q (AO22X1)                       0.2140     3.4115 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     3.4355 f
  data arrival time                                 3.4355

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4355
  -----------------------------------------------------------
  slack (MET)                                       6.5465


  Startpoint: add_bus[3] (input port clocked by external_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 f
  add_bus[3] (in)                        0.0000     2.4000 f
  U96/QN (NOR4X0)                        0.1978     2.5978 r
  U85/QN (NAND4X0)                       0.1411     2.7389 f
  U90/QN (INVX0)                         0.0976     2.8365 r
  U20/Q (AND3X1)                         0.2109     3.0474 r
  u3/E (ndff_n8_1)                       0.0000     3.0474 r
  u3/U9/QN (INVX0)                       0.1500     3.1974 f
  u3/U10/Q (AO22X1)                      0.2140     3.4115 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     3.4355 f
  data arrival time                                 3.4355

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.4355
  -----------------------------------------------------------
  slack (MET)                                       6.5465


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4308    10.8308 f
  u1/output[0] (ndff_n8_0)               0.0000    10.8308 f
  U103/QN (INVX0)                        0.1090    10.9398 r
  U7/Q (AO21X1)                          0.1631    11.1028 r
  U6/Q (AND2X1)                          0.1352    11.2381 r
  U101/QN (NOR2X0)                       0.0836    11.3217 f
  U3/Q (AO22X1)                          0.2526    11.5743 f
  timer0_out (out)                       0.4643    12.0386 f
  data arrival time                                12.0386

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -12.0386
  -----------------------------------------------------------
  slack (MET)                                       7.0614


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4334    10.8334 f
  u1/output[1] (ndff_n8_0)               0.0000    10.8334 f
  U100/QN (INVX0)                        0.0937    10.9270 r
  U7/Q (AO21X1)                          0.1512    11.0782 r
  U6/Q (AND2X1)                          0.1352    11.2135 r
  U101/QN (NOR2X0)                       0.0836    11.2971 f
  U3/Q (AO22X1)                          0.2526    11.5496 f
  timer0_out (out)                       0.4643    12.0140 f
  data arrival time                                12.0140

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -12.0140
  -----------------------------------------------------------
  slack (MET)                                       7.0860


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3992    10.7992 r
  u1/output[0] (ndff_n8_0)               0.0000    10.7992 r
  U103/QN (INVX0)                        0.0987    10.8979 f
  U7/Q (AO21X1)                          0.1697    11.0676 f
  U6/Q (AND2X1)                          0.1443    11.2119 f
  U101/QN (NOR2X0)                       0.0923    11.3042 r
  U3/Q (AO22X1)                          0.2138    11.5180 r
  timer0_out (out)                       0.4643    11.9823 r
  data arrival time                                11.9823

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.9823
  -----------------------------------------------------------
  slack (MET)                                       7.1177


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4021    10.8021 r
  u1/output[1] (ndff_n8_0)               0.0000    10.8021 r
  U100/QN (INVX0)                        0.0874    10.8895 f
  U7/Q (AO21X1)                          0.1688    11.0583 f
  U6/Q (AND2X1)                          0.1443    11.2026 f
  U101/QN (NOR2X0)                       0.0923    11.2949 r
  U3/Q (AO22X1)                          0.2138    11.5087 r
  timer0_out (out)                       0.4643    11.9730 r
  data arrival time                                11.9730

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.9730
  -----------------------------------------------------------
  slack (MET)                                       7.1270


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3992    10.7992 r
  u1/output[0] (ndff_n8_0)               0.0000    10.7992 r
  U103/QN (INVX0)                        0.0987    10.8979 f
  U7/Q (AO21X1)                          0.1697    11.0676 f
  U6/Q (AND2X1)                          0.1443    11.2119 f
  U3/Q (AO22X1)                          0.2940    11.5058 f
  timer0_out (out)                       0.4643    11.9702 f
  data arrival time                                11.9702

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.9702
  -----------------------------------------------------------
  slack (MET)                                       7.1298


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4021    10.8021 r
  u1/output[1] (ndff_n8_0)               0.0000    10.8021 r
  U100/QN (INVX0)                        0.0874    10.8895 f
  U7/Q (AO21X1)                          0.1688    11.0583 f
  U6/Q (AND2X1)                          0.1443    11.2026 f
  U3/Q (AO22X1)                          0.2940    11.4966 f
  timer0_out (out)                       0.4643    11.9609 f
  data arrival time                                11.9609

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.9609
  -----------------------------------------------------------
  slack (MET)                                       7.1391


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4308    10.8308 f
  u1/output[0] (ndff_n8_0)               0.0000    10.8308 f
  U103/QN (INVX0)                        0.1090    10.9398 r
  U7/Q (AO21X1)                          0.1631    11.1028 r
  U6/Q (AND2X1)                          0.1352    11.2381 r
  U3/Q (AO22X1)                          0.2434    11.4815 r
  timer0_out (out)                       0.4643    11.9458 r
  data arrival time                                11.9458

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.9458
  -----------------------------------------------------------
  slack (MET)                                       7.1542


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4334    10.8334 f
  u1/output[1] (ndff_n8_0)               0.0000    10.8334 f
  U100/QN (INVX0)                        0.0937    10.9270 r
  U7/Q (AO21X1)                          0.1512    11.0782 r
  U6/Q (AND2X1)                          0.1352    11.2135 r
  U3/Q (AO22X1)                          0.2434    11.4568 r
  timer0_out (out)                       0.4643    11.9212 r
  data arrival time                                11.9212

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.9212
  -----------------------------------------------------------
  slack (MET)                                       7.1788


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4255    10.8255 f
  u1/output[2] (ndff_n8_0)               0.0000    10.8255 f
  U7/Q (AO21X1)                          0.1525    10.9781 f
  U6/Q (AND2X1)                          0.1443    11.1223 f
  U101/QN (NOR2X0)                       0.0923    11.2146 r
  U3/Q (AO22X1)                          0.2138    11.4284 r
  timer0_out (out)                       0.4643    11.8927 r
  data arrival time                                11.8927

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8927
  -----------------------------------------------------------
  slack (MET)                                       7.2073


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4255    10.8255 f
  u1/output[2] (ndff_n8_0)               0.0000    10.8255 f
  U7/Q (AO21X1)                          0.1525    10.9781 f
  U6/Q (AND2X1)                          0.1443    11.1223 f
  U3/Q (AO22X1)                          0.2940    11.4163 f
  timer0_out (out)                       0.4643    11.8806 f
  data arrival time                                11.8806

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8806
  -----------------------------------------------------------
  slack (MET)                                       7.2194


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4408    10.8408 f
  u3/output[1] (ndff_n8_1)               0.0000    10.8408 f
  u4/Input[1] (tsb_n8_1)                 0.0000    10.8408 f
  u4/Output_tri[1]/Z (TNBUFFX1)          0.2505    11.0912 f
  u4/Output[1] (tsb_n8_1)                0.0000    11.0912 f
  data_bus[1] (inout)                    0.7693    11.8605 f
  data arrival time                                11.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8605
  -----------------------------------------------------------
  slack (MET)                                       7.2395


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4408    10.8408 f
  u3/output[2] (ndff_n8_1)               0.0000    10.8408 f
  u4/Input[2] (tsb_n8_1)                 0.0000    10.8408 f
  u4/Output_tri[2]/Z (TNBUFFX1)          0.2505    11.0912 f
  u4/Output[2] (tsb_n8_1)                0.0000    11.0912 f
  data_bus[2] (inout)                    0.7693    11.8605 f
  data arrival time                                11.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8605
  -----------------------------------------------------------
  slack (MET)                                       7.2395


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.4408    10.8408 f
  u3/output[3] (ndff_n8_1)               0.0000    10.8408 f
  u4/Input[3] (tsb_n8_1)                 0.0000    10.8408 f
  u4/Output_tri[3]/Z (TNBUFFX1)          0.2505    11.0912 f
  u4/Output[3] (tsb_n8_1)                0.0000    11.0912 f
  data_bus[3] (inout)                    0.7693    11.8605 f
  data arrival time                                11.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8605
  -----------------------------------------------------------
  slack (MET)                                       7.2395


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.4408    10.8408 f
  u3/output[4] (ndff_n8_1)               0.0000    10.8408 f
  u4/Input[4] (tsb_n8_1)                 0.0000    10.8408 f
  u4/Output_tri[4]/Z (TNBUFFX1)          0.2505    11.0912 f
  u4/Output[4] (tsb_n8_1)                0.0000    11.0912 f
  data_bus[4] (inout)                    0.7693    11.8605 f
  data arrival time                                11.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8605
  -----------------------------------------------------------
  slack (MET)                                       7.2395


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.4408    10.8408 f
  u3/output[5] (ndff_n8_1)               0.0000    10.8408 f
  u4/Input[5] (tsb_n8_1)                 0.0000    10.8408 f
  u4/Output_tri[5]/Z (TNBUFFX1)          0.2505    11.0912 f
  u4/Output[5] (tsb_n8_1)                0.0000    11.0912 f
  data_bus[5] (inout)                    0.7693    11.8605 f
  data arrival time                                11.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8605
  -----------------------------------------------------------
  slack (MET)                                       7.2395


  Startpoint: u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[6]/Q (DFFARX1)           0.4408    10.8408 f
  u3/output[6] (ndff_n8_1)               0.0000    10.8408 f
  u4/Input[6] (tsb_n8_1)                 0.0000    10.8408 f
  u4/Output_tri[6]/Z (TNBUFFX1)          0.2505    11.0912 f
  u4/Output[6] (tsb_n8_1)                0.0000    11.0912 f
  data_bus[6] (inout)                    0.7693    11.8605 f
  data arrival time                                11.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8605
  -----------------------------------------------------------
  slack (MET)                                       7.2395


  Startpoint: u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[7]/Q (DFFARX1)           0.4408    10.8408 f
  u3/output[7] (ndff_n8_1)               0.0000    10.8408 f
  u4/Input[7] (tsb_n8_1)                 0.0000    10.8408 f
  u4/Output_tri[7]/Z (TNBUFFX1)          0.2505    11.0912 f
  u4/Output[7] (tsb_n8_1)                0.0000    11.0912 f
  data_bus[7] (inout)                    0.7693    11.8605 f
  data arrival time                                11.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8605
  -----------------------------------------------------------
  slack (MET)                                       7.2395


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4405    10.8405 f
  u3/output[0] (ndff_n8_1)               0.0000    10.8405 f
  u4/Input[0] (tsb_n8_1)                 0.0000    10.8405 f
  u4/Output_tri[0]/Z (TNBUFFX1)          0.2504    11.0910 f
  u4/Output[0] (tsb_n8_1)                0.0000    11.0910 f
  data_bus[0] (inout)                    0.7693    11.8603 f
  data arrival time                                11.8603

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8603
  -----------------------------------------------------------
  slack (MET)                                       7.2397


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  u2/Input[4] (tsb_n8_0)                 0.0000    10.8402 f
  u2/Output_tri[4]/Z (TNBUFFX1)          0.2504    11.0906 f
  u2/Output[4] (tsb_n8_0)                0.0000    11.0906 f
  data_bus[4] (inout)                    0.7693    11.8599 f
  data arrival time                                11.8599

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8599
  -----------------------------------------------------------
  slack (MET)                                       7.2401


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3937    10.7937 r
  u1/output[2] (ndff_n8_0)               0.0000    10.7937 r
  U7/Q (AO21X1)                          0.1291    10.9228 r
  U6/Q (AND2X1)                          0.1352    11.0580 r
  U101/QN (NOR2X0)                       0.0836    11.1417 f
  U3/Q (AO22X1)                          0.2526    11.3942 f
  timer0_out (out)                       0.4643    11.8586 f
  data arrival time                                11.8586

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8586
  -----------------------------------------------------------
  slack (MET)                                       7.2414


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[1] (ndff_n8_1)               0.0000    10.8103 r
  u4/Input[1] (tsb_n8_1)                 0.0000    10.8103 r
  u4/Output_tri[1]/Z (TNBUFFX1)          0.2758    11.0861 r
  u4/Output[1] (tsb_n8_1)                0.0000    11.0861 r
  data_bus[1] (inout)                    0.7693    11.8554 r
  data arrival time                                11.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8554
  -----------------------------------------------------------
  slack (MET)                                       7.2446


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[2] (ndff_n8_1)               0.0000    10.8103 r
  u4/Input[2] (tsb_n8_1)                 0.0000    10.8103 r
  u4/Output_tri[2]/Z (TNBUFFX1)          0.2758    11.0861 r
  u4/Output[2] (tsb_n8_1)                0.0000    11.0861 r
  data_bus[2] (inout)                    0.7693    11.8554 r
  data arrival time                                11.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8554
  -----------------------------------------------------------
  slack (MET)                                       7.2446


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[3] (ndff_n8_1)               0.0000    10.8103 r
  u4/Input[3] (tsb_n8_1)                 0.0000    10.8103 r
  u4/Output_tri[3]/Z (TNBUFFX1)          0.2758    11.0861 r
  u4/Output[3] (tsb_n8_1)                0.0000    11.0861 r
  data_bus[3] (inout)                    0.7693    11.8554 r
  data arrival time                                11.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8554
  -----------------------------------------------------------
  slack (MET)                                       7.2446


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[4] (ndff_n8_1)               0.0000    10.8103 r
  u4/Input[4] (tsb_n8_1)                 0.0000    10.8103 r
  u4/Output_tri[4]/Z (TNBUFFX1)          0.2758    11.0861 r
  u4/Output[4] (tsb_n8_1)                0.0000    11.0861 r
  data_bus[4] (inout)                    0.7693    11.8554 r
  data arrival time                                11.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8554
  -----------------------------------------------------------
  slack (MET)                                       7.2446


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[5] (ndff_n8_1)               0.0000    10.8103 r
  u4/Input[5] (tsb_n8_1)                 0.0000    10.8103 r
  u4/Output_tri[5]/Z (TNBUFFX1)          0.2758    11.0861 r
  u4/Output[5] (tsb_n8_1)                0.0000    11.0861 r
  data_bus[5] (inout)                    0.7693    11.8554 r
  data arrival time                                11.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8554
  -----------------------------------------------------------
  slack (MET)                                       7.2446


  Startpoint: u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[6]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[6] (ndff_n8_1)               0.0000    10.8103 r
  u4/Input[6] (tsb_n8_1)                 0.0000    10.8103 r
  u4/Output_tri[6]/Z (TNBUFFX1)          0.2758    11.0861 r
  u4/Output[6] (tsb_n8_1)                0.0000    11.0861 r
  data_bus[6] (inout)                    0.7693    11.8554 r
  data arrival time                                11.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8554
  -----------------------------------------------------------
  slack (MET)                                       7.2446


  Startpoint: u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[7]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[7] (ndff_n8_1)               0.0000    10.8103 r
  u4/Input[7] (tsb_n8_1)                 0.0000    10.8103 r
  u4/Output_tri[7]/Z (TNBUFFX1)          0.2758    11.0861 r
  u4/Output[7] (tsb_n8_1)                0.0000    11.0861 r
  data_bus[7] (inout)                    0.7693    11.8554 r
  data arrival time                                11.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8554
  -----------------------------------------------------------
  slack (MET)                                       7.2446


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4101    10.8101 r
  u3/output[0] (ndff_n8_1)               0.0000    10.8101 r
  u4/Input[0] (tsb_n8_1)                 0.0000    10.8101 r
  u4/Output_tri[0]/Z (TNBUFFX1)          0.2757    11.0857 r
  u4/Output[0] (tsb_n8_1)                0.0000    11.0857 r
  data_bus[0] (inout)                    0.7693    11.8550 r
  data arrival time                                11.8550

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8550
  -----------------------------------------------------------
  slack (MET)                                       7.2450


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  u2/Input[4] (tsb_n8_0)                 0.0000    10.8097 r
  u2/Output_tri[4]/Z (TNBUFFX1)          0.2755    11.0853 r
  u2/Output[4] (tsb_n8_0)                0.0000    11.0853 r
  data_bus[4] (inout)                    0.7693    11.8546 r
  data arrival time                                11.8546

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8546
  -----------------------------------------------------------
  slack (MET)                                       7.2454


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4334    10.8334 f
  u1/output[1] (ndff_n8_0)               0.0000    10.8334 f
  u2/Input[1] (tsb_n8_0)                 0.0000    10.8334 f
  u2/Output_tri[1]/Z (TNBUFFX1)          0.2434    11.0768 f
  u2/Output[1] (tsb_n8_0)                0.0000    11.0768 f
  data_bus[1] (inout)                    0.7693    11.8461 f
  data arrival time                                11.8461

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8461
  -----------------------------------------------------------
  slack (MET)                                       7.2539


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4308    10.8308 f
  u1/output[0] (ndff_n8_0)               0.0000    10.8308 f
  u2/Input[0] (tsb_n8_0)                 0.0000    10.8308 f
  u2/Output_tri[0]/Z (TNBUFFX1)          0.2428    11.0736 f
  u2/Output[0] (tsb_n8_0)                0.0000    11.0736 f
  data_bus[0] (inout)                    0.7693    11.8429 f
  data arrival time                                11.8429

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8429
  -----------------------------------------------------------
  slack (MET)                                       7.2571


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4021    10.8021 r
  u1/output[1] (ndff_n8_0)               0.0000    10.8021 r
  u2/Input[1] (tsb_n8_0)                 0.0000    10.8021 r
  u2/Output_tri[1]/Z (TNBUFFX1)          0.2673    11.0694 r
  u2/Output[1] (tsb_n8_0)                0.0000    11.0694 r
  data_bus[1] (inout)                    0.7693    11.8387 r
  data arrival time                                11.8387

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8387
  -----------------------------------------------------------
  slack (MET)                                       7.2613


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3992    10.7992 r
  u1/output[0] (ndff_n8_0)               0.0000    10.7992 r
  u2/Input[0] (tsb_n8_0)                 0.0000    10.7992 r
  u2/Output_tri[0]/Z (TNBUFFX1)          0.2663    11.0655 r
  u2/Output[0] (tsb_n8_0)                0.0000    11.0655 r
  data_bus[0] (inout)                    0.7693    11.8348 r
  data arrival time                                11.8348

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8348
  -----------------------------------------------------------
  slack (MET)                                       7.2652


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4255    10.8255 f
  u1/output[2] (ndff_n8_0)               0.0000    10.8255 f
  u2/Input[2] (tsb_n8_0)                 0.0000    10.8255 f
  u2/Output_tri[2]/Z (TNBUFFX1)          0.2389    11.0644 f
  u2/Output[2] (tsb_n8_0)                0.0000    11.0644 f
  data_bus[2] (inout)                    0.7693    11.8337 f
  data arrival time                                11.8337

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8337
  -----------------------------------------------------------
  slack (MET)                                       7.2663


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3937    10.7937 r
  u1/output[2] (ndff_n8_0)               0.0000    10.7937 r
  u2/Input[2] (tsb_n8_0)                 0.0000    10.7937 r
  u2/Output_tri[2]/Z (TNBUFFX1)          0.2615    11.0552 r
  u2/Output[2] (tsb_n8_0)                0.0000    11.0552 r
  data_bus[2] (inout)                    0.7693    11.8245 r
  data arrival time                                11.8245

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8245
  -----------------------------------------------------------
  slack (MET)                                       7.2755


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4199    10.8199 f
  u1/output[3] (ndff_n8_0)               0.0000    10.8199 f
  u2/Input[3] (tsb_n8_0)                 0.0000    10.8199 f
  u2/Output_tri[3]/Z (TNBUFFX1)          0.2344    11.0543 f
  u2/Output[3] (tsb_n8_0)                0.0000    11.0543 f
  data_bus[3] (inout)                    0.7693    11.8236 f
  data arrival time                                11.8236

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8236
  -----------------------------------------------------------
  slack (MET)                                       7.2764


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.4199    10.8199 f
  u1/output[5] (ndff_n8_0)               0.0000    10.8199 f
  u2/Input[5] (tsb_n8_0)                 0.0000    10.8199 f
  u2/Output_tri[5]/Z (TNBUFFX1)          0.2344    11.0543 f
  u2/Output[5] (tsb_n8_0)                0.0000    11.0543 f
  data_bus[5] (inout)                    0.7693    11.8236 f
  data arrival time                                11.8236

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8236
  -----------------------------------------------------------
  slack (MET)                                       7.2764


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.4199    10.8199 f
  u1/output[6] (ndff_n8_0)               0.0000    10.8199 f
  u2/Input[6] (tsb_n8_0)                 0.0000    10.8199 f
  u2/Output_tri[6]/Z (TNBUFFX1)          0.2344    11.0543 f
  u2/Output[6] (tsb_n8_0)                0.0000    11.0543 f
  data_bus[6] (inout)                    0.7693    11.8236 f
  data arrival time                                11.8236

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8236
  -----------------------------------------------------------
  slack (MET)                                       7.2764


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.4199    10.8199 f
  u1/output[7] (ndff_n8_0)               0.0000    10.8199 f
  u2/Input[7] (tsb_n8_0)                 0.0000    10.8199 f
  u2/Output_tri[7]/Z (TNBUFFX1)          0.2344    11.0543 f
  u2/Output[7] (tsb_n8_0)                0.0000    11.0543 f
  data_bus[7] (inout)                    0.7693    11.8236 f
  data arrival time                                11.8236

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8236
  -----------------------------------------------------------
  slack (MET)                                       7.2764


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3879    10.7879 r
  u1/output[3] (ndff_n8_0)               0.0000    10.7879 r
  u2/Input[3] (tsb_n8_0)                 0.0000    10.7879 r
  u2/Output_tri[3]/Z (TNBUFFX1)          0.2561    11.0440 r
  u2/Output[3] (tsb_n8_0)                0.0000    11.0440 r
  data_bus[3] (inout)                    0.7693    11.8133 r
  data arrival time                                11.8133

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -11.8133
  -----------------------------------------------------------
  slack (MET)                                       7.2867


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4959     0.8959 f
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8959 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2644     1.1603 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4117 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6631 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9145 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     2.1659 f
  add_100/U1_1_6/C1 (HADDX1)                            0.2502     2.4161 f
  add_100/U2/Q (XOR2X1)                                 0.1958     2.6120 f
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.6120 f
  U71/Q (AO222X1)                                       0.2779     2.8899 f
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.9166 f
  data arrival time                                                2.9166

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.9166
  --------------------------------------------------------------------------
  slack (MET)                                                     17.0432


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     2.1647 f
  add_100/U1_1_6/C1 (HADDX1)                            0.2502     2.4149 f
  add_100/U2/Q (XOR2X1)                                 0.1958     2.6107 f
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.6107 f
  U71/Q (AO222X1)                                       0.2779     2.8886 f
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.9154 f
  data arrival time                                                2.9154

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.9154
  --------------------------------------------------------------------------
  slack (MET)                                                     17.0444


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4959     0.8959 f
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8959 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2644     1.1603 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4117 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6631 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9145 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     2.1659 f
  add_100/U1_1_6/C1 (HADDX1)                            0.2502     2.4161 f
  add_100/U2/Q (XOR2X1)                                 0.2186     2.6347 r
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.6347 r
  U71/Q (AO222X1)                                       0.1863     2.8210 r
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.8477 r
  data arrival time                                                2.8477

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.8477
  --------------------------------------------------------------------------
  slack (MET)                                                     17.0998


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     2.1647 f
  add_100/U1_1_6/C1 (HADDX1)                            0.2502     2.4149 f
  add_100/U2/Q (XOR2X1)                                 0.2186     2.6335 r
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.6335 r
  U71/Q (AO222X1)                                       0.1863     2.8198 r
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.8465 r
  data arrival time                                                2.8465

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.8465
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1011


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)                        0.4957    10.8957 f
  add_121/A[1] (timer0_1_DW01_inc_0)                    0.0000    10.8957 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2801    11.1758 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4272 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6786 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9300 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    12.1814 f
  add_121/U1_1_6/C1 (HADDX1)                            0.2502    12.4316 f
  add_121/U2/Q (XOR2X1)                                 0.1958    12.6275 f
  add_121/SUM[7] (timer0_1_DW01_inc_0)                  0.0000    12.6275 f
  U30/Q (AO222X1)                                       0.2773    12.9048 f
  counter2_reg[7]/D (DFFNASRQX1)                        0.0245    12.9293 f
  data arrival time                                               12.9293

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.9293
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1270


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)                        0.5008    10.9008 f
  add_121/A[0] (timer0_1_DW01_inc_0)                    0.0000    10.9008 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2662    11.1670 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4184 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6698 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9212 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    12.1726 f
  add_121/U1_1_6/C1 (HADDX1)                            0.2502    12.4228 f
  add_121/U2/Q (XOR2X1)                                 0.1958    12.6187 f
  add_121/SUM[7] (timer0_1_DW01_inc_0)                  0.0000    12.6187 f
  U30/Q (AO222X1)                                       0.2773    12.8960 f
  counter2_reg[7]/D (DFFNASRQX1)                        0.0245    12.9205 f
  data arrival time                                               12.9205

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.9205
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1358


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4959     0.8959 f
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8959 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2644     1.1603 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4117 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6631 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9145 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     2.1659 f
  add_100/U1_1_6/SO (HADDX1)                            0.3335     2.4994 f
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.4994 f
  U42/Q (AO222X1)                                       0.2781     2.7775 f
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.8043 f
  data arrival time                                                2.8043

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.8043
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1555


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     2.1647 f
  add_100/U1_1_6/SO (HADDX1)                            0.3335     2.4982 f
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.4982 f
  U42/Q (AO222X1)                                       0.2781     2.7763 f
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.8030 f
  data arrival time                                                2.8030

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.8030
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1568


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4959     0.8959 f
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8959 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2644     1.1603 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4117 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6631 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9145 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     2.1659 f
  add_100/U1_1_6/SO (HADDX1)                            0.3854     2.5513 r
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.5513 r
  U42/Q (AO222X1)                                       0.1889     2.7402 r
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.7669 r
  data arrival time                                                2.7669

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.7669
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1806


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     2.1647 f
  add_100/U1_1_6/SO (HADDX1)                            0.3854     2.5501 r
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.5501 r
  U42/Q (AO222X1)                                       0.1889     2.7390 r
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.7657 r
  data arrival time                                                2.7657

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.7657
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1818


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)                        0.4957    10.8957 f
  add_121/A[1] (timer0_1_DW01_inc_0)                    0.0000    10.8957 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2801    11.1758 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4272 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6786 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9300 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    12.1814 f
  add_121/U1_1_6/SO (HADDX1)                            0.3335    12.5149 f
  add_121/SUM[6] (timer0_1_DW01_inc_0)                  0.0000    12.5149 f
  U24/Q (AO222X1)                                       0.2775    12.7924 f
  counter2_reg[6]/D (DFFNASRQX1)                        0.0245    12.8170 f
  data arrival time                                               12.8170

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[6]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.8170
  --------------------------------------------------------------------------
  slack (MET)                                                     17.2393


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)                        0.5008    10.9008 f
  add_121/A[0] (timer0_1_DW01_inc_0)                    0.0000    10.9008 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2662    11.1670 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4184 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6698 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9212 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    12.1726 f
  add_121/U1_1_6/SO (HADDX1)                            0.3335    12.5061 f
  add_121/SUM[6] (timer0_1_DW01_inc_0)                  0.0000    12.5061 f
  U24/Q (AO222X1)                                       0.2775    12.7836 f
  counter2_reg[6]/D (DFFNASRQX1)                        0.0245    12.8082 f
  data arrival time                                               12.8082

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[6]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.8082
  --------------------------------------------------------------------------
  slack (MET)                                                     17.2481


  Startpoint: counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[2]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[2]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[2] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_6/C1 (HADDX1)                            0.2502     2.1635 f
  add_100/U2/Q (XOR2X1)                                 0.1958     2.3593 f
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.3593 f
  U71/Q (AO222X1)                                       0.2779     2.6372 f
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.6640 f
  data arrival time                                                2.6640

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.6640
  --------------------------------------------------------------------------
  slack (MET)                                                     17.2958


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4825     0.8825 r
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8825 r
  add_100/U1_1_1/C1 (HADDX1)                            0.2259     1.1083 r
  add_100/U1_1_2/C1 (HADDX1)                            0.2082     1.3166 r
  add_100/U1_1_3/C1 (HADDX1)                            0.2082     1.5248 r
  add_100/U1_1_4/C1 (HADDX1)                            0.2082     1.7330 r
  add_100/U1_1_5/C1 (HADDX1)                            0.2082     1.9412 r
  add_100/U1_1_6/C1 (HADDX1)                            0.2071     2.1483 r
  add_100/U2/Q (XOR2X1)                                 0.1943     2.3427 f
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.3427 f
  U71/Q (AO222X1)                                       0.2779     2.6206 f
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.6473 f
  data arrival time                                                2.6473

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.6473
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3125


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4725     0.8725 r
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8725 r
  add_100/U1_1_1/C1 (HADDX1)                            0.2234     1.0958 r
  add_100/U1_1_2/C1 (HADDX1)                            0.2082     1.3040 r
  add_100/U1_1_3/C1 (HADDX1)                            0.2082     1.5123 r
  add_100/U1_1_4/C1 (HADDX1)                            0.2082     1.7205 r
  add_100/U1_1_5/C1 (HADDX1)                            0.2082     1.9287 r
  add_100/U1_1_6/C1 (HADDX1)                            0.2071     2.1358 r
  add_100/U2/Q (XOR2X1)                                 0.1943     2.3302 f
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.3302 f
  U71/Q (AO222X1)                                       0.2779     2.6080 f
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.6348 f
  data arrival time                                                2.6348

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.6348
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3250


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)                        0.4957    10.8957 f
  add_121/A[1] (timer0_1_DW01_inc_0)                    0.0000    10.8957 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2801    11.1758 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4272 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6786 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9300 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    12.1814 f
  add_121/U1_1_6/C1 (HADDX1)                            0.2502    12.4316 f
  add_121/U2/Q (XOR2X1)                                 0.2186    12.6502 r
  add_121/SUM[7] (timer0_1_DW01_inc_0)                  0.0000    12.6502 r
  U30/Q (AO222X1)                                       0.1857    12.8360 r
  counter2_reg[7]/D (DFFNASRQX1)                        0.0245    12.8605 r
  data arrival time                                               12.8605

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                    0.0890    30.1890
  data required time                                              30.1890
  --------------------------------------------------------------------------
  data required time                                              30.1890
  data arrival time                                              -12.8605
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3285


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)                        0.5008    10.9008 f
  add_121/A[0] (timer0_1_DW01_inc_0)                    0.0000    10.9008 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2662    11.1670 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4184 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6698 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9212 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    12.1726 f
  add_121/U1_1_6/C1 (HADDX1)                            0.2502    12.4228 f
  add_121/U2/Q (XOR2X1)                                 0.2186    12.6414 r
  add_121/SUM[7] (timer0_1_DW01_inc_0)                  0.0000    12.6414 r
  U30/Q (AO222X1)                                       0.1857    12.8272 r
  counter2_reg[7]/D (DFFNASRQX1)                        0.0245    12.8517 r
  data arrival time                                               12.8517

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                    0.0890    30.1890
  data required time                                              30.1890
  --------------------------------------------------------------------------
  data required time                                              30.1890
  data arrival time                                              -12.8517
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3373


  Startpoint: counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[2]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[2]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[2] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_6/C1 (HADDX1)                            0.2502     2.1635 f
  add_100/U2/Q (XOR2X1)                                 0.2186     2.3821 r
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.3821 r
  U71/Q (AO222X1)                                       0.1863     2.5684 r
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.5951 r
  data arrival time                                                2.5951

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5951
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3525


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4825     0.8825 r
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8825 r
  add_100/U1_1_1/C1 (HADDX1)                            0.2259     1.1083 r
  add_100/U1_1_2/C1 (HADDX1)                            0.2082     1.3166 r
  add_100/U1_1_3/C1 (HADDX1)                            0.2082     1.5248 r
  add_100/U1_1_4/C1 (HADDX1)                            0.2082     1.7330 r
  add_100/U1_1_5/C1 (HADDX1)                            0.2082     1.9412 r
  add_100/U1_1_6/C1 (HADDX1)                            0.2071     2.1483 r
  add_100/U2/Q (XOR2X1)                                 0.2167     2.3650 r
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.3650 r
  U71/Q (AO222X1)                                       0.1863     2.5513 r
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.5780 r
  data arrival time                                                2.5780

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5780
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3695


  Startpoint: counter2_reg[2]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[2]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[2]/Q (DFFNASRQX1)                        0.4965    10.8965 f
  add_121/A[2] (timer0_1_DW01_inc_0)                    0.0000    10.8965 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2802    11.1767 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.4281 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.6795 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    11.9309 f
  add_121/U1_1_6/C1 (HADDX1)                            0.2502    12.1811 f
  add_121/U2/Q (XOR2X1)                                 0.1958    12.3770 f
  add_121/SUM[7] (timer0_1_DW01_inc_0)                  0.0000    12.3770 f
  U30/Q (AO222X1)                                       0.2773    12.6543 f
  counter2_reg[7]/D (DFFNASRQX1)                        0.0245    12.6788 f
  data arrival time                                               12.6788

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.6788
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3775


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4725     0.8725 r
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8725 r
  add_100/U1_1_1/C1 (HADDX1)                            0.2234     1.0958 r
  add_100/U1_1_2/C1 (HADDX1)                            0.2082     1.3040 r
  add_100/U1_1_3/C1 (HADDX1)                            0.2082     1.5123 r
  add_100/U1_1_4/C1 (HADDX1)                            0.2082     1.7205 r
  add_100/U1_1_5/C1 (HADDX1)                            0.2082     1.9287 r
  add_100/U1_1_6/C1 (HADDX1)                            0.2071     2.1358 r
  add_100/U2/Q (XOR2X1)                                 0.2167     2.3525 r
  add_100/SUM[7] (timer0_1_DW01_inc_1)                  0.0000     2.3525 r
  U71/Q (AO222X1)                                       0.1863     2.5388 r
  counter1_reg[7]/D (DFFASRX1)                          0.0267     2.5655 r
  data arrival time                                                2.5655

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[7]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5655
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3820


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4825     0.8825 r
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8825 r
  add_100/U1_1_1/C1 (HADDX1)                            0.2259     1.1083 r
  add_100/U1_1_2/C1 (HADDX1)                            0.2082     1.3166 r
  add_100/U1_1_3/C1 (HADDX1)                            0.2082     1.5248 r
  add_100/U1_1_4/C1 (HADDX1)                            0.2082     1.7330 r
  add_100/U1_1_5/C1 (HADDX1)                            0.2082     1.9412 r
  add_100/U1_1_6/SO (HADDX1)                            0.3316     2.2729 f
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.2729 f
  U42/Q (AO222X1)                                       0.2781     2.5510 f
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.5777 f
  data arrival time                                                2.5777

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5777
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3821


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4725     0.8725 r
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8725 r
  add_100/U1_1_1/C1 (HADDX1)                            0.2234     1.0958 r
  add_100/U1_1_2/C1 (HADDX1)                            0.2082     1.3040 r
  add_100/U1_1_3/C1 (HADDX1)                            0.2082     1.5123 r
  add_100/U1_1_4/C1 (HADDX1)                            0.2082     1.7205 r
  add_100/U1_1_5/C1 (HADDX1)                            0.2082     1.9287 r
  add_100/U1_1_6/SO (HADDX1)                            0.3316     2.2604 f
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.2604 f
  U42/Q (AO222X1)                                       0.2781     2.5385 f
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.5652 f
  data arrival time                                                2.5652

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5652
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3946


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4959     0.8959 f
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8959 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2644     1.1603 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4117 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6631 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9145 f
  add_100/U1_1_5/SO (HADDX1)                            0.3335     2.2480 f
  add_100/SUM[5] (timer0_1_DW01_inc_1)                  0.0000     2.2480 f
  U47/Q (AO222X1)                                       0.2781     2.5261 f
  counter1_reg[5]/D (DFFASRX1)                          0.0267     2.5529 f
  data arrival time                                                2.5529

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[5]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5529
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4069


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4825     0.8825 r
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8825 r
  add_100/U1_1_1/C1 (HADDX1)                            0.2259     1.1083 r
  add_100/U1_1_2/C1 (HADDX1)                            0.2082     1.3166 r
  add_100/U1_1_3/C1 (HADDX1)                            0.2082     1.5248 r
  add_100/U1_1_4/C1 (HADDX1)                            0.2082     1.7330 r
  add_100/U1_1_5/C1 (HADDX1)                            0.2082     1.9412 r
  add_100/U1_1_6/SO (HADDX1)                            0.3837     2.3249 r
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.3249 r
  U42/Q (AO222X1)                                       0.1889     2.5138 r
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.5405 r
  data arrival time                                                2.5405

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5405
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4070


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_5/SO (HADDX1)                            0.3335     2.2468 f
  add_100/SUM[5] (timer0_1_DW01_inc_1)                  0.0000     2.2468 f
  U47/Q (AO222X1)                                       0.2781     2.5249 f
  counter1_reg[5]/D (DFFASRX1)                          0.0267     2.5516 f
  data arrival time                                                2.5516

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[5]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5516
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4082


  Startpoint: counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[2]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[2]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[2] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_6/SO (HADDX1)                            0.3335     2.2468 f
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.2468 f
  U42/Q (AO222X1)                                       0.2781     2.5249 f
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.5516 f
  data arrival time                                                2.5516

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5516
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4082


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)                        0.4957    10.8957 f
  add_121/A[1] (timer0_1_DW01_inc_0)                    0.0000    10.8957 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2801    11.1758 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4272 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6786 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9300 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    12.1814 f
  add_121/U1_1_6/SO (HADDX1)                            0.3854    12.5669 r
  add_121/SUM[6] (timer0_1_DW01_inc_0)                  0.0000    12.5669 r
  U24/Q (AO222X1)                                       0.1883    12.7552 r
  counter2_reg[6]/D (DFFNASRQX1)                        0.0245    12.7797 r
  data arrival time                                               12.7797

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[6]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                    0.0890    30.1890
  data required time                                              30.1890
  --------------------------------------------------------------------------
  data required time                                              30.1890
  data arrival time                                              -12.7797
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4092


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)                        0.4789    10.8789 r
  add_121/A[0] (timer0_1_DW01_inc_0)                    0.0000    10.8789 r
  add_121/U1_1_1/C1 (HADDX1)                            0.2244    11.1033 r
  add_121/U1_1_2/C1 (HADDX1)                            0.2082    11.3116 r
  add_121/U1_1_3/C1 (HADDX1)                            0.2082    11.5198 r
  add_121/U1_1_4/C1 (HADDX1)                            0.2082    11.7280 r
  add_121/U1_1_5/C1 (HADDX1)                            0.2082    11.9362 r
  add_121/U1_1_6/C1 (HADDX1)                            0.2071    12.1433 r
  add_121/U2/Q (XOR2X1)                                 0.1943    12.3377 f
  add_121/SUM[7] (timer0_1_DW01_inc_0)                  0.0000    12.3377 f
  U30/Q (AO222X1)                                       0.2773    12.6150 f
  counter2_reg[7]/D (DFFNASRQX1)                        0.0245    12.6395 f
  data arrival time                                               12.6395

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.6395
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4168


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)                        0.5008    10.9008 f
  add_121/A[0] (timer0_1_DW01_inc_0)                    0.0000    10.9008 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2662    11.1670 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4184 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6698 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9212 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    12.1726 f
  add_121/U1_1_6/SO (HADDX1)                            0.3854    12.5581 r
  add_121/SUM[6] (timer0_1_DW01_inc_0)                  0.0000    12.5581 r
  U24/Q (AO222X1)                                       0.1883    12.7464 r
  counter2_reg[6]/D (DFFNASRQX1)                        0.0245    12.7709 r
  data arrival time                                               12.7709

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[6]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                    0.0890    30.1890
  data required time                                              30.1890
  --------------------------------------------------------------------------
  data required time                                              30.1890
  data arrival time                                              -12.7709
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4180


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)                        0.4732    10.8732 r
  add_121/A[1] (timer0_1_DW01_inc_0)                    0.0000    10.8732 r
  add_121/U1_1_1/C1 (HADDX1)                            0.2274    11.1006 r
  add_121/U1_1_2/C1 (HADDX1)                            0.2082    11.3088 r
  add_121/U1_1_3/C1 (HADDX1)                            0.2082    11.5171 r
  add_121/U1_1_4/C1 (HADDX1)                            0.2082    11.7253 r
  add_121/U1_1_5/C1 (HADDX1)                            0.2082    11.9335 r
  add_121/U1_1_6/C1 (HADDX1)                            0.2071    12.1406 r
  add_121/U2/Q (XOR2X1)                                 0.1943    12.3349 f
  add_121/SUM[7] (timer0_1_DW01_inc_0)                  0.0000    12.3349 f
  U30/Q (AO222X1)                                       0.2773    12.6122 f
  counter2_reg[7]/D (DFFNASRQX1)                        0.0245    12.6368 f
  data arrival time                                               12.6368

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.6368
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4195


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4725     0.8725 r
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8725 r
  add_100/U1_1_1/C1 (HADDX1)                            0.2234     1.0958 r
  add_100/U1_1_2/C1 (HADDX1)                            0.2082     1.3040 r
  add_100/U1_1_3/C1 (HADDX1)                            0.2082     1.5123 r
  add_100/U1_1_4/C1 (HADDX1)                            0.2082     1.7205 r
  add_100/U1_1_5/C1 (HADDX1)                            0.2082     1.9287 r
  add_100/U1_1_6/SO (HADDX1)                            0.3837     2.3124 r
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.3124 r
  U42/Q (AO222X1)                                       0.1889     2.5013 r
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.5280 r
  data arrival time                                                2.5280

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5280
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4195


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)                          0.4959     0.8959 f
  add_100/A[0] (timer0_1_DW01_inc_1)                    0.0000     0.8959 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2644     1.1603 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4117 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6631 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9145 f
  add_100/U1_1_5/SO (HADDX1)                            0.3854     2.2999 r
  add_100/SUM[5] (timer0_1_DW01_inc_1)                  0.0000     2.2999 r
  U47/Q (AO222X1)                                       0.1889     2.4888 r
  counter1_reg[5]/D (DFFASRX1)                          0.0267     2.5155 r
  data arrival time                                                2.5155

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[5]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5155
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4320


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[1] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_1/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_5/SO (HADDX1)                            0.3854     2.2987 r
  add_100/SUM[5] (timer0_1_DW01_inc_1)                  0.0000     2.2987 r
  U47/Q (AO222X1)                                       0.1889     2.4876 r
  counter1_reg[5]/D (DFFASRX1)                          0.0267     2.5143 r
  data arrival time                                                2.5143

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[5]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5143
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4332


  Startpoint: counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  counter1_reg[2]/CLK (DFFASRX1)                        0.0000     0.4000 r
  counter1_reg[2]/Q (DFFASRX1)                          0.4860     0.8860 f
  add_100/A[2] (timer0_1_DW01_inc_1)                    0.0000     0.8860 f
  add_100/U1_1_2/C1 (HADDX1)                            0.2731     1.1591 f
  add_100/U1_1_3/C1 (HADDX1)                            0.2514     1.4105 f
  add_100/U1_1_4/C1 (HADDX1)                            0.2514     1.6619 f
  add_100/U1_1_5/C1 (HADDX1)                            0.2514     1.9133 f
  add_100/U1_1_6/SO (HADDX1)                            0.3854     2.2987 r
  add_100/SUM[6] (timer0_1_DW01_inc_1)                  0.0000     2.2987 r
  U42/Q (AO222X1)                                       0.1889     2.4876 r
  counter1_reg[6]/D (DFFASRX1)                          0.0267     2.5143 r
  data arrival time                                                2.5143

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  counter1_reg[6]/CLK (DFFASRX1)                        0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5143
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4332


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)                        0.4789    10.8789 r
  add_121/A[0] (timer0_1_DW01_inc_0)                    0.0000    10.8789 r
  add_121/U1_1_1/C1 (HADDX1)                            0.2244    11.1033 r
  add_121/U1_1_2/C1 (HADDX1)                            0.2082    11.3116 r
  add_121/U1_1_3/C1 (HADDX1)                            0.2082    11.5198 r
  add_121/U1_1_4/C1 (HADDX1)                            0.2082    11.7280 r
  add_121/U1_1_5/C1 (HADDX1)                            0.2082    11.9362 r
  add_121/U1_1_6/SO (HADDX1)                            0.3316    12.2679 f
  add_121/SUM[6] (timer0_1_DW01_inc_0)                  0.0000    12.2679 f
  U24/Q (AO222X1)                                       0.2775    12.5454 f
  counter2_reg[6]/D (DFFNASRQX1)                        0.0245    12.5700 f
  data arrival time                                               12.5700

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[6]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5700
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4863


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)                        0.4732    10.8732 r
  add_121/A[1] (timer0_1_DW01_inc_0)                    0.0000    10.8732 r
  add_121/U1_1_1/C1 (HADDX1)                            0.2274    11.1006 r
  add_121/U1_1_2/C1 (HADDX1)                            0.2082    11.3088 r
  add_121/U1_1_3/C1 (HADDX1)                            0.2082    11.5171 r
  add_121/U1_1_4/C1 (HADDX1)                            0.2082    11.7253 r
  add_121/U1_1_5/C1 (HADDX1)                            0.2082    11.9335 r
  add_121/U1_1_6/SO (HADDX1)                            0.3316    12.2651 f
  add_121/SUM[6] (timer0_1_DW01_inc_0)                  0.0000    12.2651 f
  U24/Q (AO222X1)                                       0.2775    12.5427 f
  counter2_reg[6]/D (DFFNASRQX1)                        0.0245    12.5672 f
  data arrival time                                               12.5672

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[6]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5672
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4891


  Startpoint: counter2_reg[2]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[2]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[2]/Q (DFFNASRQX1)                        0.4965    10.8965 f
  add_121/A[2] (timer0_1_DW01_inc_0)                    0.0000    10.8965 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2802    11.1767 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.4281 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.6795 f
  add_121/U1_1_5/C1 (HADDX1)                            0.2514    11.9309 f
  add_121/U1_1_6/SO (HADDX1)                            0.3335    12.2644 f
  add_121/SUM[6] (timer0_1_DW01_inc_0)                  0.0000    12.2644 f
  U24/Q (AO222X1)                                       0.2775    12.5420 f
  counter2_reg[6]/D (DFFNASRQX1)                        0.0245    12.5665 f
  data arrival time                                               12.5665

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[6]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5665
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4898


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)                        0.4957    10.8957 f
  add_121/A[1] (timer0_1_DW01_inc_0)                    0.0000    10.8957 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2801    11.1758 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4272 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6786 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9300 f
  add_121/U1_1_5/SO (HADDX1)                            0.3335    12.2635 f
  add_121/SUM[5] (timer0_1_DW01_inc_0)                  0.0000    12.2635 f
  U25/Q (AO222X1)                                       0.2775    12.5410 f
  counter2_reg[5]/D (DFFNASRQX1)                        0.0245    12.5656 f
  data arrival time                                               12.5656

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[5]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5656
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4907


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)                        0.5008    10.9008 f
  add_121/A[0] (timer0_1_DW01_inc_0)                    0.0000    10.9008 f
  add_121/U1_1_1/C1 (HADDX1)                            0.2662    11.1670 f
  add_121/U1_1_2/C1 (HADDX1)                            0.2514    11.4184 f
  add_121/U1_1_3/C1 (HADDX1)                            0.2514    11.6698 f
  add_121/U1_1_4/C1 (HADDX1)                            0.2514    11.9212 f
  add_121/U1_1_5/SO (HADDX1)                            0.3335    12.2547 f
  add_121/SUM[5] (timer0_1_DW01_inc_0)                  0.0000    12.2547 f
  U25/Q (AO222X1)                                       0.2775    12.5322 f
  counter2_reg[5]/D (DFFNASRQX1)                        0.0245    12.5568 f
  data arrival time                                               12.5568

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  counter2_reg[5]/CLK (DFFNASRQX1)                      0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5568
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4995


1
