0.7
2020.1
May 27 2020
20:09:33
E:/Code/Vivado/Lab 3/FPGA/FPGA.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_TeamX_Parameterized_Ping_Pong_Counter.v,1604983954,verilog,,E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/new/tb.v,,Parameterized_Ping_Pong_Counter;change_clk;de_op;dis_clk,,,,,,,,
E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/new/tb.v,1604984065,verilog,,,,tb,,,,,,,,
