
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: GW-SW-049

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
45       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\par2iis_ver2.v (2020-05-27 14:56:04, 2020-06-10 14:56:44)
47       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\serial2iis_vers.v (2020-05-27 14:55:51, 2020-06-10 14:56:09)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.USB_TOP.verilog may have changed because the following files changed:
                        E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\par2iis_ver2.v (2020-05-27 14:56:04, 2020-06-10 14:56:44) <-- (may instantiate this module)
                        E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\serial2iis_vers.v (2020-05-27 14:55:51, 2020-06-10 14:56:09) <-- (may instantiate this module)
1        work.\~usb_1p1.USB_TOP.verilog may have changed because the following files changed:
                        E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\par2iis_ver2.v (2020-05-27 14:56:04, 2020-06-10 14:56:44) <-- (may instantiate this module)
                        E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\serial2iis_vers.v (2020-05-27 14:55:51, 2020-06-10 14:56:09) <-- (may instantiate this module)
2        work.par2i2s.verilog may have changed because the following files changed:
                        E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\par2iis_ver2.v (2020-05-27 14:56:04, 2020-06-10 14:56:44) <-- (module definition)
                        E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\serial2iis_vers.v (2020-05-27 14:55:51, 2020-06-10 14:56:09) <-- (may instantiate this module)
3        work.serial2iis.verilog may have changed because the following files changed:
                        E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\par2iis_ver2.v (2020-05-27 14:56:04, 2020-06-10 14:56:44) <-- (may instantiate this module)
                        E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\serial2iis_vers.v (2020-05-27 14:55:51, 2020-06-10 14:56:09) <-- (module definition)

*******************************************************************
Unmodified files: 24
FID:  path (timestamp)
28       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw1ns.v (2020-05-12 03:01:26)
29       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\arith.vhd (2020-05-12 03:02:52)
30       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\hyperents.vhd (2020-05-12 03:02:52)
31       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\location.map (2020-05-12 07:11:18)
32       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\numeric.vhd (2020-05-12 03:02:52)
33       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2020-05-12 03:02:52)
34       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\std.vhd (2020-05-12 03:02:52)
35       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\std1164.vhd (2020-05-12 03:02:52)
36       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\umr_capim.vhd (2020-05-12 03:02:52)
37       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vhd\unsigned.vhd (2020-05-12 03:02:52)
38       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\hypermods.v (2020-05-12 03:02:52)
39       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\scemi_objects.v (2020-05-12 03:02:52)
40       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-05-12 03:02:52)
41       C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\umr_capim.v (2020-05-12 03:02:52)
42       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\TOP.v (2020-04-17 10:24:58)
43       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\USB_TOP.v (2020-04-17 10:28:08)
44       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\define.v (2020-04-17 10:10:24)
46       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\parameter.v (2020-04-27 14:24:34)
48       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\usb_control.vhd (2020-04-17 10:04:02)
49       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\usb_ini.vhd (2020-04-17 10:04:19)
50       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\usb_packet.vhd (2020-04-17 10:04:40)
51       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\usb_pkg.vhd (2020-04-17 10:04:57)
52       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\usb_serial.vhd (2020-04-17 10:05:16)
53       E:\IP_PROJECT\USB\USB2IIS\test_0525\usb2iis\only_rx\src\usb_transact.vhd (2020-04-17 10:07:04)

*******************************************************************
Unchanged modules: 10
MID:  lib.cell.view
4        work.usb_control.usb_control_arch
5        work.usb_control.vhdl
6        work.usb_init.usb_init_arch
7        work.usb_init.vhdl
8        work.usb_packet.usb_packet_arch
9        work.usb_packet.vhdl
10       work.usb_serial.usb_serial_arch
11       work.usb_serial.vhdl
12       work.usb_transact.usb_transact_arch
13       work.usb_transact.vhdl
