<h1 align="center">ğŸ”³ RISC-V SoC Tapeout Program â€” Week 4ï¸âƒ£</h1>

<p align="center"><img src=" DAY1/ASSETS/0.png" width="500" alt="image 0"/></p>



---

<div align="center">

# âš¡ Week 4 â€” CMOS Power Supply & Device Variation Robustness (Ngspice + Sky130)

ğŸŒŸ This is **Week 4** of the **VSD RISC-V SoC Tapeout Program** â€”

I explored **power-supply variation** and **device-variation robustness** of a CMOS inverter

using **Ngspice simulation + Sky130 PDK models**.

This week was all about analyzing how **process variations, oxide thickness, etching irregularities, and supply fluctuations** impact the **static transfer characteristics (VTC)**,

and how to design for **robust CMOS behavior** under real-world manufacturing deviations. âš™ï¸

</div>

---

## ğŸ¯ Week 4 Objectives

âœ”ï¸ Analyze **CMOS inverter robustness** against **power-supply variations** ğŸ”‹

âœ”ï¸ Simulate **VTC curves under VDD sweep** using Ngspice ğŸ“ˆ

âœ”ï¸ Explore **advantages/disadvantages of low-supply voltage** âš–ï¸

âœ”ï¸ Study **device-level variations** â†’ etching & oxide thickness impact ğŸ§ª

âœ”ï¸ Perform **Smart Spice simulation for device variation models** ğŸ§ 

âœ”ï¸ Compare **strong/weak device pairings (PMOS vs NMOS)** ğŸ§©

âœ”ï¸ Evaluate **noise margins, switching threshold (V_M)** across corners ğŸšï¸

âœ”ï¸ Run **Sky130 variation labs** to observe practical layout/process impact ğŸ§·

---

## âœ… Tasks Completed

| ğŸ“ Task | ğŸ“Œ Description | ğŸ¯ Status |
| --- | --- | --- |
| 1 | Simulated **power-supply variation** in CMOS inverter (Ngspice) | âœ… Done |
| 2 | Plotted **VTC curves for different VDD levels** | âœ… Done |
| 3 | Compared **noise margins vs VDD** | âœ… Done |
| 4 | Discussed **pros/cons of low-supply operation** | âœ… Done |
| 5 | Studied **etching process as a source of variation** | âœ… Done |
| 6 | Analyzed **oxide-thickness impact on V_T & I_D** | âœ… Done |
| 7 | Ran **Smart Spice device-variation simulations** | âœ… Done |
| 8 | Observed **V_M shifts due to PMOS/NMOS strength changes** | âœ… Done |
| 9 | Executed **Sky130 device variation labs** | âœ… Done |
| 10 | Summarized **robustness and tolerance findings** | âœ… Done |

---

## ğŸ“’ Key Learnings

### ğŸ“Œ Day 1 & 2 â€” Power Supply Variation Analysis

- Varying **VDD** from 1.6 V â†’ 1.8 V â†’ 2.0 V affects inverter **switching point (V_M)** and **noise margins**.
- Higher VDD â‡’ faster transition, larger noise margin, but higher power.
- Lower VDD â‡’ energy efficient, but reduced logic swing & noise immunity.
- **Ngspice sweeps** show smooth VTC shifts proving design robustness over Â±10 % supply variation.

### ğŸ“Œ Day 3 â€” Device Variation Sources

- **Etching process variation** alters channel dimensions (W/L), impacting drive current IDâˆ(W/L)I_D âˆ (W/L)IDâˆ(W/L).
- **Oxide-thickness variation (Î”T_ox)** affects gate capacitance and threshold voltage.
- These physical variations cause functional mismatch between nominally identical devices.

### ğŸ“Œ Day 4 â€” Smart Spice Device Variation Simulation

- Simulated cases:
    - **Strong PMOS / Weak NMOS**
    - **Weak PMOS / Strong NMOS**
    - **Nominal devices**
- Observed V_M shifts toward stronger deviceâ€™s transfer characteristic.
- Despite these shifts, **Sky130 inverter remains functionally robust**, proving good device matching and process control.

### ğŸ“Œ Day 5 â€” Sky130 Device Variation Lab

- Used Sky130 PDK device models to observe practical impact of Î”W, Î”L, Î”T_ox.
- Verified that small process changes (Â±10 %) lead to minor VTC shifts â€” well within noise margin limits.
- Concluded that **the CMOS inverter is inherently robust to moderate supply and device variation**.

---

## ğŸ› ï¸ Tools in Use

- **Ngspice** â†’ Analog simulation of CMOS inverter VTC âš™ï¸
- **Sky130 PDK** â†’ Process device models for NMOS/PMOS ğŸ§±
- **Smart Spice** â†’ Variation simulation and parameter sweeps ğŸ“‰
- **Python + Matplotlib** â†’ Custom plotting of VTC curves ğŸ“Š

---

> ğŸ’¡ â€œWeek 4 gave me a deep appreciation for how device physics and manufacturing variations affect circuit-level behavior.
From supply voltage sweeps to oxide thickness deviation, I learned how to analyze and design for robustness using Ngspice and Sky130.â€ ğŸš€
>
---
## ğŸ™ Special Thanks ğŸ‘  
I sincerely thank all the organizations and their key members for making this program possible ğŸ’¡:  

- ğŸ§‘â€ğŸ« **VLSI System Design (VSD)** â€“ [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) for mentorship and vision.  
- ğŸ¤ **Efabless** â€“ [Michael Wishart](https://www.linkedin.com/in/mike-wishart-81480612/) & [Mohamed Kassem](https://www.linkedin.com/in/mkkassem/) for enabling collaborative open-source chip design.  
- ğŸ­ **[Semiconductor Laboratory (SCL)](https://www.scl.gov.in/)** â€“ for PDK & foundry support.  
- ğŸ“ **[IIT Gandhinagar (IITGN)](https://www.linkedin.com/school/indian-institute-of-technology-gandhinagar-iitgn-/?originalSubdomain=in)** â€“ for on-site training & project facilitation.  
- ğŸ› ï¸ **Synopsys** â€“ [Sassine Ghazi](https://www.linkedin.com/in/sassine-ghazi/) for providing industry-grade EDA tools under C2S program.  
--- 
ğŸ‘‰ Main Repo Link : [[https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program](https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program)]
