INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/sim/map_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0_1/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_xbar_0_1/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_7ANRHB
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1W07O72
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_5LX7BU
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1XR4ZAZ
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_4YOIXL
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_right2_rom/sim/girl_right2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module girl_right2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_right1_rom/sim/girl_right1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module girl_right1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_left2_rom/sim/girl_left2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module girl_left2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_left1_rom/sim/girl_left1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module girl_left1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/wg_rom/sim/wg_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wg_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/start_background_rom/sim/start_background_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_background_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/imports/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wall_checker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/color_mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/game_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map
INFO: [VRFC 10-311] analyzing module map_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/start_background.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module background
INFO: [VRFC 10-311] analyzing module background_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_final_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watergirl
INFO: [VRFC 10-311] analyzing module girl_palette
INFO: [VRFC 10-311] analyzing module girl_left1_palette
INFO: [VRFC 10-311] analyzing module girl_left2_palette
INFO: [VRFC 10-311] analyzing module girl_right1_palette
INFO: [VRFC 10-311] analyzing module girl_right2_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watergirlpos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sim_1/new/top_level_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mb_final_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/OneDrive/Documents/GitHub/ECE385/fireboy_watergirl_final_project/fireboy_watergirl_final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
