Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8eb774812d074179bece6e883e79f142 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot eight_bits_binary_counter_testbench_behav xil_defaultlib.eight_bits_binary_counter_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_1 of entity xil_defaultlib.jk_trigger [jk_trigger_default]
Compiling architecture arch_1 of entity xil_defaultlib.eight_bits_binary_counter [eight_bits_binary_counter_defaul...]
Compiling architecture arch_1 of entity xil_defaultlib.eight_bits_binary_counter_testbe...
Built simulation snapshot eight_bits_binary_counter_testbench_behav
