package top.criwits.scaleda
package verilog.psi.nodes.signal

import com.intellij.lang.ASTNode

class PortIdentifierPsiNode(node: ASTNode) extends SignalIdentifierPsiNode(node)
