# 2008 ISCA

- 35th International Symposium on Computer Architecture (ISCA 2008), June 21-25, 2008, Beijing, China. IEEE Computer Society 2008, ISBN 978-0-7695-3174-8

## Novel Microarchitectures - Part I

- [Francis Tseng](http://dblp2.uni-trier.de/pers/hd/t/Tseng:Francis), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  Achieving Out-of-Order Performance with Almost In-Order Complexity. 3-12

- [Mayank Agarwal](http://dblp2.uni-trier.de/pers/hd/a/Agarwal:Mayank), [Nitin Navale](http://dblp2.uni-trier.de/pers/hd/n/Navale:Nitin), [Kshitiz Malik](http://dblp2.uni-trier.de/pers/hd/m/Malik:Kshitiz), [Matthew I. Frank](http://dblp2.uni-trier.de/pers/hd/f/Frank:Matthew_I=):
  Fetch-Criticality Reduction through Control Independence. 13-24

- [Miquel Pericàs](http://dblp2.uni-trier.de/pers/hd/p/Peric=agrave=s:Miquel), [Adrián Cristal](http://dblp2.uni-trier.de/pers/hd/c/Cristal:Adri=aacute=n), [Francisco J. Cazorla](http://dblp2.uni-trier.de/pers/hd/c/Cazorla:Francisco_J=), [Rubén González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez:Rub=eacute=n), [Alexander V. Veidenbaum](http://dblp2.uni-trier.de/pers/hd/v/Veidenbaum:Alexander_V=), [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=), [Mateo Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Mateo):
  **A Two-Level Load/Store Queue Based on Execution Locality**. 25-36

## Novel Memory Systems

- [Engin Ipek](http://dblp2.uni-trier.de/pers/hd/i/Ipek:Engin), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [José F. Martínez](http://dblp2.uni-trier.de/pers/hd/m/Mart=iacute=nez:Jos=eacute=_F=), [Rich Caruana](http://dblp2.uni-trier.de/pers/hd/c/Caruana:Rich):
  Self-Optimizing Memory Controllers: A Reinforcement Learning Approach. 39-50

- [Shyamkumar Thoziyoor](http://dblp2.uni-trier.de/pers/hd/t/Thoziyoor:Shyamkumar), [Jung Ho Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jung_Ho), [Matteo Monchiero](http://dblp2.uni-trier.de/pers/hd/m/Monchiero:Matteo), [Jay B. Brockman](http://dblp2.uni-trier.de/pers/hd/b/Brockman:Jay_B=), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies. 51-62

- [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Thomas Moscibroda](http://dblp2.uni-trier.de/pers/hd/m/Moscibroda:Thomas):
  **Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems**. 63-74

## Interconnect Networks - Part I

- [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John), [William J. Dally](http://dblp2.uni-trier.de/pers/hd/d/Dally:William_J=), [Steve Scott](http://dblp2.uni-trier.de/pers/hd/s/Scott:Steve), [Dennis Abts](http://dblp2.uni-trier.de/pers/hd/a/Abts:Dennis):
  Technology-Driven, Highly-Scalable Dragonfly Topology. 77-88

- [Jae W. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jae_W=), [Man Cheuk Ng](http://dblp2.uni-trier.de/pers/hd/n/Ng:Man_Cheuk), [Krste Asanovic](http://dblp2.uni-trier.de/pers/hd/a/Asanovic:Krste):
  Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks. 89-100

- [Martha Mercaldi Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Martha_Mercaldi), [John D. Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:John_D=), [Mark Oskin](http://dblp2.uni-trier.de/pers/hd/o/Oskin:Mark), [Todd M. Austin](http://dblp2.uni-trier.de/pers/hd/a/Austin:Todd_M=):
  Polymorphic On-Chip Networks. 101-112

## Transactional Memory

- [Lee Baugh](http://dblp2.uni-trier.de/pers/hd/b/Baugh:Lee), [Naveen Neelakantam](http://dblp2.uni-trier.de/pers/hd/n/Neelakantam:Naveen), [Craig B. Zilles](http://dblp2.uni-trier.de/pers/hd/z/Zilles:Craig_B=):
  Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory. 115-126

- [Jayaram Bobba](http://dblp2.uni-trier.de/pers/hd/b/Bobba:Jayaram), [Neelam Goyal](http://dblp2.uni-trier.de/pers/hd/g/Goyal:Neelam), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [Michael M. Swift](http://dblp2.uni-trier.de/pers/hd/s/Swift:Michael_M=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory. 127-138

- [Arrvindh Shriraman](http://dblp2.uni-trier.de/pers/hd/s/Shriraman:Arrvindh), [Sandhya Dwarkadas](http://dblp2.uni-trier.de/pers/hd/d/Dwarkadas:Sandhya), [Michael L. Scott](http://dblp2.uni-trier.de/pers/hd/s/Scott:Michael_L=):
  Flexible Decoupled Transactional Memory Support. 139-150

## Emergent Technology

- [Dana Vantrease](http://dblp2.uni-trier.de/pers/hd/v/Vantrease:Dana), [Robert Schreiber](http://dblp2.uni-trier.de/pers/hd/s/Schreiber:Robert), [Matteo Monchiero](http://dblp2.uni-trier.de/pers/hd/m/Monchiero:Matteo), [Moray McLaren](http://dblp2.uni-trier.de/pers/hd/m/McLaren:Moray), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=), [Marco Fiorentino](http://dblp2.uni-trier.de/pers/hd/f/Fiorentino:Marco), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al), [Nathan L. Binkert](http://dblp2.uni-trier.de/pers/hd/b/Binkert:Nathan_L=), [Raymond G. Beausoleil](http://dblp2.uni-trier.de/pers/hd/b/Beausoleil:Raymond_G=), [Jung Ho Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jung_Ho):
  Corona: System Implications of Emerging Nanophotonic Technology. 153-164

- [Lucas Kreger-Stickles](http://dblp2.uni-trier.de/pers/hd/k/Kreger=Stickles:Lucas), [Mark Oskin](http://dblp2.uni-trier.de/pers/hd/o/Oskin:Mark):
  Microcoded Architectures for Ion-Tap Quantum Computers. 165-176

- [Nemanja Isailovic](http://dblp2.uni-trier.de/pers/hd/i/Isailovic:Nemanja), [Mark Whitney](http://dblp2.uni-trier.de/pers/hd/w/Whitney:Mark), [Yatish Patel](http://dblp2.uni-trier.de/pers/hd/p/Patel:Yatish), [John Kubiatowicz](http://dblp2.uni-trier.de/pers/hd/k/Kubiatowicz:John):
  Running a Quantum Circuit at the Speed of Data. 177-188

## Novel Microarchitectures - Part II

- [Xiaoyao Liang](http://dblp2.uni-trier.de/pers/hd/l/Liang:Xiaoyao), [Gu-Yeon Wei](http://dblp2.uni-trier.de/pers/hd/w/Wei:Gu=Yeon), [David M. Brooks](http://dblp2.uni-trier.de/pers/hd/b/Brooks:David_M=):
  ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency. 191-202

- [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Hongliang Gao](http://dblp2.uni-trier.de/pers/hd/g/Gao:Hongliang), [Alaa R. Alameldeen](http://dblp2.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=), [Zeshan Chishti](http://dblp2.uni-trier.de/pers/hd/c/Chishti:Zeshan), [Muhammad M. Khellah](http://dblp2.uni-trier.de/pers/hd/k/Khellah:Muhammad_M=), [Shih-Lien Lu](http://dblp2.uni-trier.de/pers/hd/l/Lu:Shih=Lien):
  Trading off Cache Capacity for Reliability to Enable Low Voltage Operation. 203-214

- [Franziska Roesner](http://dblp2.uni-trier.de/pers/hd/r/Roesner:Franziska), [Doug Burger](http://dblp2.uni-trier.de/pers/hd/b/Burger:Doug), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=):
  Counting Dependence Predictors. 215-226

## Interconnect Networks - Part II

- [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Li-Shiuan Peh](http://dblp2.uni-trier.de/pers/hd/p/Peh:Li=Shiuan), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support. 229-240

- [Avinash Karanth Kodi](http://dblp2.uni-trier.de/pers/hd/k/Kodi:Avinash_Karanth), [Ashwini Sarathy](http://dblp2.uni-trier.de/pers/hd/s/Sarathy:Ashwini), [Ahmed Louri](http://dblp2.uni-trier.de/pers/hd/l/Louri:Ahmed):
  iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures. 241-250

- [Dongkook Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Dongkook), [Soumya Eachempati](http://dblp2.uni-trier.de/pers/hd/e/Eachempati:Soumya), [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Asit K. Mishra](http://dblp2.uni-trier.de/pers/hd/m/Mishra:Asit_K=), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan), [Narayanan Vijaykrishnan](http://dblp2.uni-trier.de/pers/hd/v/Vijaykrishnan:Narayanan), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  MIRA: A Multi-layered On-Chip Interconnect Router Architecture. 251-261

## Debugging Parallel Programs

- [Derek Hower](http://dblp2.uni-trier.de/pers/hd/h/Hower:Derek), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=):
  Rerun: Exploiting Episodes for Lightweight Memory Race Recording. 265-276

- [Brandon Lucia](http://dblp2.uni-trier.de/pers/hd/l/Lucia:Brandon), [Joseph Devietti](http://dblp2.uni-trier.de/pers/hd/d/Devietti:Joseph), [Karin Strauss](http://dblp2.uni-trier.de/pers/hd/s/Strauss:Karin), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis):
  Atom-Aid: Detecting and Surviving Atomicity Violations. 277-288

- [Pablo Montesinos](http://dblp2.uni-trier.de/pers/hd/m/Montesinos:Pablo), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently. 289-300

## System Architecture and I/O

- [Sriram Sankar](http://dblp2.uni-trier.de/pers/hd/s/Sankar:Sriram), [Sudhanva Gurumurthi](http://dblp2.uni-trier.de/pers/hd/g/Gurumurthi:Sudhanva), [Mircea R. Stan](http://dblp2.uni-trier.de/pers/hd/s/Stan:Mircea_R=):
  **Intra-disk Parallelism: An Idea Whose Time Has Come**. 303-314

- [Kevin T. Lim](http://dblp2.uni-trier.de/pers/hd/l/Lim:Kevin_T=), [Parthasarathy Ranganathan](http://dblp2.uni-trier.de/pers/hd/r/Ranganathan:Parthasarathy), [Jichuan Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Jichuan), [Chandrakant D. Patel](http://dblp2.uni-trier.de/pers/hd/p/Patel:Chandrakant_D=), [Trevor N. Mudge](http://dblp2.uni-trier.de/pers/hd/m/Mudge:Trevor_N=), [Steven K. Reinhardt](http://dblp2.uni-trier.de/pers/hd/r/Reinhardt:Steven_K=):
  Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments. 315-326

- [Taeho Kgil](http://dblp2.uni-trier.de/pers/hd/k/Kgil:Taeho), [David Roberts](http://dblp2.uni-trier.de/pers/hd/r/Roberts:David), [Trevor N. Mudge](http://dblp2.uni-trier.de/pers/hd/m/Mudge:Trevor_N=):
  **Improving NAND Flash Based Disk Caches**. 327-338

## Reliability

- [Xiaodong Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Xiaodong), [Sarita V. Adve](http://dblp2.uni-trier.de/pers/hd/a/Adve:Sarita_V=), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Jude A. Rivers](http://dblp2.uni-trier.de/pers/hd/r/Rivers:Jude_A=):
  Online Estimation of Architectural Vulnerability Factor for Soft Errors. 341-352

- [Jeonghee Shin](http://dblp2.uni-trier.de/pers/hd/s/Shin:Jeonghee), [Victor V. Zyuban](http://dblp2.uni-trier.de/pers/hd/z/Zyuban:Victor_V=), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Timothy Mark Pinkston](http://dblp2.uni-trier.de/pers/hd/p/Pinkston:Timothy_Mark):
  A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime. 353-362

- [Radu Teodorescu](http://dblp2.uni-trier.de/pers/hd/t/Teodorescu:Radu), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors. 363-374

## Application Acceleration

- [Shimin Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Shimin), [Michael Kozuch](http://dblp2.uni-trier.de/pers/hd/k/Kozuch:Michael), [Theodoros Strigkos](http://dblp2.uni-trier.de/pers/hd/s/Strigkos:Theodoros), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak), [Phillip B. Gibbons](http://dblp2.uni-trier.de/pers/hd/g/Gibbons:Phillip_B=), [Todd C. Mowry](http://dblp2.uni-trier.de/pers/hd/m/Mowry:Todd_C=), [Vijaya Ramachandran](http://dblp2.uni-trier.de/pers/hd/r/Ramachandran:Vijaya), [Olatunji Ruwase](http://dblp2.uni-trier.de/pers/hd/r/Ruwase:Olatunji), [Michael P. Ryan](http://dblp2.uni-trier.de/pers/hd/r/Ryan:Michael_P=), [Evangelos Vlachos](http://dblp2.uni-trier.de/pers/hd/v/Vlachos:Evangelos):
  Flexible Hardware Acceleration for Instruction-Grain Program Monitoring. 377-388

- [Nathan Clark](http://dblp2.uni-trier.de/pers/hd/c/Clark:Nathan), [Amir Hormati](http://dblp2.uni-trier.de/pers/hd/h/Hormati:Amir), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  VEAL: Virtualized Execution Accelerator for Loops. 389-400

- [Haibo Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Haibo), [Xi Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu_0001:Xi), [Liwei Yuan](http://dblp2.uni-trier.de/pers/hd/y/Yuan:Liwei), [Binyu Zang](http://dblp2.uni-trier.de/pers/hd/z/Zang:Binyu), [Pen-Chung Yew](http://dblp2.uni-trier.de/pers/hd/y/Yew:Pen=Chung), [Frederic T. Chong](http://dblp2.uni-trier.de/pers/hd/c/Chong:Frederic_T=):
  From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware. 401-412

## Performance Evaluation

- [Carlos Boneti](http://dblp2.uni-trier.de/pers/hd/b/Boneti:Carlos), [Francisco J. Cazorla](http://dblp2.uni-trier.de/pers/hd/c/Cazorla:Francisco_J=), [Roberto Gioiosa](http://dblp2.uni-trier.de/pers/hd/g/Gioiosa:Roberto), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Chen-Yong Cher](http://dblp2.uni-trier.de/pers/hd/c/Cher:Chen=Yong), [Mateo Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Mateo):
  Software-Controlled Priority Characterization of POWER5 Processor. 415-426

- [Alex Shye](http://dblp2.uni-trier.de/pers/hd/s/Shye:Alex), [Berkin Özisikyilmaz](http://dblp2.uni-trier.de/pers/hd/=/=Ouml=zisikyilmaz:Berkin), [Arindam Mallik](http://dblp2.uni-trier.de/pers/hd/m/Mallik:Arindam), [Gokhan Memik](http://dblp2.uni-trier.de/pers/hd/m/Memik:Gokhan), [Peter A. Dinda](http://dblp2.uni-trier.de/pers/hd/d/Dinda:Peter_A=), [Robert P. Dick](http://dblp2.uni-trier.de/pers/hd/d/Dick:Robert_P=), [Alok N. Choudhary](http://dblp2.uni-trier.de/pers/hd/c/Choudhary:Alok_N=):
  Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction. 427-438

## Multi-core/Many-core Design

- [Sanjeev Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar:Sanjeev), [Daehyun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Daehyun), [Mikhail Smelyanskiy](http://dblp2.uni-trier.de/pers/hd/s/Smelyanskiy:Mikhail), [Yen-Kuang Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yen=Kuang), [Jatin Chhugani](http://dblp2.uni-trier.de/pers/hd/c/Chhugani:Jatin), [Christopher J. Hughes](http://dblp2.uni-trier.de/pers/hd/h/Hughes:Christopher_J=), [Changkyu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Changkyu), [Victor W. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Victor_W=), [Anthony D. Nguyen](http://dblp2.uni-trier.de/pers/hd/n/Nguyen:Anthony_D=):
  Atomic Vector Operations on Chip Multiprocessors. 441-452

- [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=):
  3D-Stacked Memory Architectures for Multi-core Processors. 453-464