// Seed: 2150447048
module module_0;
  integer id_1 (
      .id_0(1),
      .id_1(1'h0),
      .id_2(-1),
      .id_3(1 - id_2),
      .id_4(id_2)
  );
  genvar id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    output tri id_0,
    inout supply0 id_1,
    input uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5,
    input wire void id_6,
    output tri1 id_7,
    output uwire id_8,
    output uwire id_9,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    input uwire id_13
);
  assign id_7 = id_6;
  module_0 modCall_1 ();
endmodule
