<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='193' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getRegClassForReg(const llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='393' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='586' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjijbjjlPNS_17MachineMemOperandEPNS_12RegScavengerE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1592' ll='1599' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getRegClassForReg(const llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1603' u='c' c='_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj'/>
