<profile>

<section name = "Vivado HLS Report for 'Loop_2_proc'" level="0">
<item name = "Date">Tue Jul 14 13:29:09 2020
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">ALG</item>
<item name = "Solution">solution22</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.38, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">19, 19, 19, 19, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">17, 17, 3, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 48</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 198</column>
<column name="Register">-, -, 104, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_1_fu_130_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_pp0_stage0_flag00001001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_124_p2">icmp, 0, 0, 3, 5, 6</column>
<column name="last_assign_fu_136_p2">icmp, 0, 0, 2, 5, 4</column>
<column name="output_AX_ALG_data_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_AX_ALG_last_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="ap_block_pp0_stage0_flag00011001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="k_reg_113">9, 2, 5, 10</column>
<column name="output_AX_ALG_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_AX_ALG_data_V_1_data_out">9, 2, 32, 64</column>
<column name="output_AX_ALG_data_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_dest_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_id_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_AX_ALG_last_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_strb_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_user_V_1_state">15, 3, 2, 6</column>
<column name="y_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_reg_142">1, 0, 1, 0</column>
<column name="exitcond_reg_142">1, 0, 1, 0</column>
<column name="k_reg_113">5, 0, 5, 0</column>
<column name="last_assign_reg_151">1, 0, 1, 0</column>
<column name="output_AX_ALG_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="output_AX_ALG_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="output_AX_ALG_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_data_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_dest_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_id_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_AX_ALG_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_AX_ALG_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_last_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_strb_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_user_V_1_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="y_V_dout">in, 32, ap_fifo, y_V, pointer</column>
<column name="y_V_empty_n">in, 1, ap_fifo, y_V, pointer</column>
<column name="y_V_read">out, 1, ap_fifo, y_V, pointer</column>
<column name="output_AX_ALG_TDATA">out, 32, axis, output_AX_ALG_data_V, pointer</column>
<column name="output_AX_ALG_TVALID">out, 1, axis, output_AX_ALG_data_V, pointer</column>
<column name="output_AX_ALG_TREADY">in, 1, axis, output_AX_ALG_data_V, pointer</column>
<column name="output_AX_ALG_TKEEP">out, 4, axis, output_AX_ALG_keep_V, pointer</column>
<column name="output_AX_ALG_TSTRB">out, 4, axis, output_AX_ALG_strb_V, pointer</column>
<column name="output_AX_ALG_TUSER">out, 4, axis, output_AX_ALG_user_V, pointer</column>
<column name="output_AX_ALG_TLAST">out, 1, axis, output_AX_ALG_last_V, pointer</column>
<column name="output_AX_ALG_TID">out, 5, axis, output_AX_ALG_id_V, pointer</column>
<column name="output_AX_ALG_TDEST">out, 5, axis, output_AX_ALG_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
