;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-20
	SLT 10, 28
	SUB #72, @200
	SLT -70, @12
	SUB @127, 106
	SUB -70, @12
	SUB @127, 106
	SUB @-127, 100
	SLT -701, <-20
	SUB #357, <-320
	SPL <127, 100
	SLT -701, <-20
	SUB 80, -0
	SLT #270, @301
	CMP 100, <280
	SUB @127, 106
	SLT 10, 28
	CMP -207, <-120
	SUB @121, 103
	SUB 8, 0
	ADD @130, 9
	CMP 20, @12
	SPL 0, <-22
	SUB @-127, 100
	CMP 100, <220
	SUB @-127, 100
	SUB 8, 200
	DJN -1, @-20
	SUB 80, -0
	CMP @0, @2
	SUB -207, <-120
	ADD #270, <1
	SUB #270, <1
	SPL 0, <-22
	ADD #270, <1
	SLT 20, @12
	SPL 0, <-22
	SLT 20, @12
	MOV -1, <-20
	JMN <800, #1
	ADD 210, 60
	CMP -207, <-120
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
