// Seed: 1502721649
module module_0 #(
    parameter id_7 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_4;
  defparam id_7 = id_3 * id_4;
  supply0 id_8;
  uwire   id_9;
  assign id_9#(
      .id_1(id_8),
      .id_9(id_8)
  ) = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input wor id_2,
    output wire id_3,
    input supply0 id_4,
    input tri id_5,
    input wor id_6,
    output tri0 id_7,
    input supply1 id_8
);
  assign id_7 = 1;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
