{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574521508451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574521508461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 23:05:08 2019 " "Processing started: Sat Nov 23 23:05:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574521508461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521508461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task7_modified_sec1 -c task7_modified_sec1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task7_modified_sec1 -c task7_modified_sec1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521508461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574521509825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574521509825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_delay-bhv " "Found design unit 1: switch_delay-bhv" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523109 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_delay " "Found entity 1: switch_delay" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-bhv " "Found design unit 1: shift-bhv" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523120 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task7_modified_sec1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task7_modified_sec1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 task7_modified_sec1-bhv " "Found design unit 1: task7_modified_sec1-bhv" {  } { { "task7_modified_sec1.vhd" "" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523131 ""} { "Info" "ISGN_ENTITY_NAME" "1 task7_modified_sec1 " "Found entity 1: task7_modified_sec1" {  } { { "task7_modified_sec1.vhd" "" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xd-a " "Found design unit 1: xd-a" {  } { { "xd.vhd" "" { Text "D:/VHDL/task7_modified_sec1/xd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523142 ""} { "Info" "ISGN_ENTITY_NAME" "1 xd " "Found entity 1: xd" {  } { { "xd.vhd" "" { Text "D:/VHDL/task7_modified_sec1/xd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_scan-bhv " "Found design unit 1: serial_scan-bhv" {  } { { "serial_scan.vhd" "" { Text "D:/VHDL/task7_modified_sec1/serial_scan.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523212 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_scan " "Found entity 1: serial_scan" {  } { { "serial_scan.vhd" "" { Text "D:/VHDL/task7_modified_sec1/serial_scan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-bhv " "Found design unit 1: inverter-bhv" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523222 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-bhv " "Found design unit 1: decoder-bhv" {  } { { "decoder.vhd" "" { Text "D:/VHDL/task7_modified_sec1/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523238 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/VHDL/task7_modified_sec1/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-bhv " "Found design unit 1: cnt-bhv" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task7_modified_sec1/cnt.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523250 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task7_modified_sec1/cnt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-behav " "Found design unit 1: clock_gen-behav" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task7_modified_sec1/clock_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523262 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task7_modified_sec1/clock_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_state-bhv " "Found design unit 1: sel_state-bhv" {  } { { "sel_state.vhd" "" { Text "D:/VHDL/task7_modified_sec1/sel_state.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523273 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_state " "Found entity 1: sel_state" {  } { { "sel_state.vhd" "" { Text "D:/VHDL/task7_modified_sec1/sel_state.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flicker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flicker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flicker-bhv " "Found design unit 1: flicker-bhv" {  } { { "flicker.vhd" "" { Text "D:/VHDL/task7_modified_sec1/flicker.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523289 ""} { "Info" "ISGN_ENTITY_NAME" "1 flicker " "Found entity 1: flicker" {  } { { "flicker.vhd" "" { Text "D:/VHDL/task7_modified_sec1/flicker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-bhv " "Found design unit 1: compare-bhv" {  } { { "compare.vhd" "" { Text "D:/VHDL/task7_modified_sec1/compare.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523299 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "D:/VHDL/task7_modified_sec1/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574521523299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task7_modified_sec1 " "Elaborating entity \"task7_modified_sec1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574521523590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout3 task7_modified_sec1.vhd(163) " "Verilog HDL or VHDL warning at task7_modified_sec1.vhd(163): object \"cout3\" assigned a value but never read" {  } { { "task7_modified_sec1.vhd" "" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574521523618 "|task7_modified_sec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xd xd:xd_clear " "Elaborating entity \"xd\" for hierarchy \"xd:xd_clear\"" {  } { { "task7_modified_sec1.vhd" "xd_clear" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter inverter:inverter0 " "Elaborating entity \"inverter\" for hierarchy \"inverter:inverter0\"" {  } { { "task7_modified_sec1.vhd" "inverter0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:clock_10ms " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:clock_10ms\"" {  } { { "task7_modified_sec1.vhd" "clock_10ms" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523655 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_500ms clock_gen.vhd(15) " "VHDL Signal Declaration warning at clock_gen.vhd(15): used implicit default value for signal \"clk_500ms\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task7_modified_sec1/clock_gen.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574521523662 "|task7_modified_sec1|clock_gen:clock_10ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:cnt0 " "Elaborating entity \"cnt\" for hierarchy \"cnt:cnt0\"" {  } { { "task7_modified_sec1.vhd" "cnt0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:cnt3 " "Elaborating entity \"cnt\" for hierarchy \"cnt:cnt3\"" {  } { { "task7_modified_sec1.vhd" "cnt3" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:shift0 " "Elaborating entity \"shift\" for hierarchy \"shift:shift0\"" {  } { { "task7_modified_sec1.vhd" "shift0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523687 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg3_out0 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg3_out0\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg3_out1 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg3_out1\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg3_out2 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg3_out2\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg3_out3 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg3_out3\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg2_out0 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg2_out0\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg2_out1 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg2_out1\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg2_out2 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg2_out2\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg2_out3 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg2_out3\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1_out0 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg1_out0\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1_out1 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg1_out1\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1_out2 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg1_out2\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1_out3 shift.vhd(18) " "VHDL Process Statement warning at shift.vhd(18): inferring latch(es) for signal or variable \"reg1_out3\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out3\[0\] shift.vhd(18) " "Inferred latch for \"reg1_out3\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out3\[1\] shift.vhd(18) " "Inferred latch for \"reg1_out3\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out3\[2\] shift.vhd(18) " "Inferred latch for \"reg1_out3\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out3\[3\] shift.vhd(18) " "Inferred latch for \"reg1_out3\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out2\[0\] shift.vhd(18) " "Inferred latch for \"reg1_out2\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out2\[1\] shift.vhd(18) " "Inferred latch for \"reg1_out2\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out2\[2\] shift.vhd(18) " "Inferred latch for \"reg1_out2\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out2\[3\] shift.vhd(18) " "Inferred latch for \"reg1_out2\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523690 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out1\[0\] shift.vhd(18) " "Inferred latch for \"reg1_out1\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out1\[1\] shift.vhd(18) " "Inferred latch for \"reg1_out1\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out1\[2\] shift.vhd(18) " "Inferred latch for \"reg1_out1\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out1\[3\] shift.vhd(18) " "Inferred latch for \"reg1_out1\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out0\[0\] shift.vhd(18) " "Inferred latch for \"reg1_out0\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out0\[1\] shift.vhd(18) " "Inferred latch for \"reg1_out0\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out0\[2\] shift.vhd(18) " "Inferred latch for \"reg1_out0\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_out0\[3\] shift.vhd(18) " "Inferred latch for \"reg1_out0\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out3\[0\] shift.vhd(18) " "Inferred latch for \"reg2_out3\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out3\[1\] shift.vhd(18) " "Inferred latch for \"reg2_out3\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out3\[2\] shift.vhd(18) " "Inferred latch for \"reg2_out3\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out3\[3\] shift.vhd(18) " "Inferred latch for \"reg2_out3\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out2\[0\] shift.vhd(18) " "Inferred latch for \"reg2_out2\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out2\[1\] shift.vhd(18) " "Inferred latch for \"reg2_out2\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out2\[2\] shift.vhd(18) " "Inferred latch for \"reg2_out2\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out2\[3\] shift.vhd(18) " "Inferred latch for \"reg2_out2\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out1\[0\] shift.vhd(18) " "Inferred latch for \"reg2_out1\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out1\[1\] shift.vhd(18) " "Inferred latch for \"reg2_out1\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out1\[2\] shift.vhd(18) " "Inferred latch for \"reg2_out1\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out1\[3\] shift.vhd(18) " "Inferred latch for \"reg2_out1\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out0\[0\] shift.vhd(18) " "Inferred latch for \"reg2_out0\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out0\[1\] shift.vhd(18) " "Inferred latch for \"reg2_out0\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out0\[2\] shift.vhd(18) " "Inferred latch for \"reg2_out0\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_out0\[3\] shift.vhd(18) " "Inferred latch for \"reg2_out0\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out3\[0\] shift.vhd(18) " "Inferred latch for \"reg3_out3\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out3\[1\] shift.vhd(18) " "Inferred latch for \"reg3_out3\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out3\[2\] shift.vhd(18) " "Inferred latch for \"reg3_out3\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out3\[3\] shift.vhd(18) " "Inferred latch for \"reg3_out3\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out2\[0\] shift.vhd(18) " "Inferred latch for \"reg3_out2\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out2\[1\] shift.vhd(18) " "Inferred latch for \"reg3_out2\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523691 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out2\[2\] shift.vhd(18) " "Inferred latch for \"reg3_out2\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out2\[3\] shift.vhd(18) " "Inferred latch for \"reg3_out2\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out1\[0\] shift.vhd(18) " "Inferred latch for \"reg3_out1\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out1\[1\] shift.vhd(18) " "Inferred latch for \"reg3_out1\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out1\[2\] shift.vhd(18) " "Inferred latch for \"reg3_out1\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out1\[3\] shift.vhd(18) " "Inferred latch for \"reg3_out1\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out0\[0\] shift.vhd(18) " "Inferred latch for \"reg3_out0\[0\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out0\[1\] shift.vhd(18) " "Inferred latch for \"reg3_out0\[1\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out0\[2\] shift.vhd(18) " "Inferred latch for \"reg3_out0\[2\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_out0\[3\] shift.vhd(18) " "Inferred latch for \"reg3_out0\[3\]\" at shift.vhd(18)" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521523692 "|task7_modified_sec1|shift:shift0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_state sel_state:sel_state0 " "Elaborating entity \"sel_state\" for hierarchy \"sel_state:sel_state0\"" {  } { { "task7_modified_sec1.vhd" "sel_state0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:compare0 " "Elaborating entity \"compare\" for hierarchy \"compare:compare0\"" {  } { { "task7_modified_sec1.vhd" "compare0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flicker flicker:flicker0 " "Elaborating entity \"flicker\" for hierarchy \"flicker:flicker0\"" {  } { { "task7_modified_sec1.vhd" "flicker0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder0\"" {  } { { "task7_modified_sec1.vhd" "decoder0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_scan serial_scan:serial_scan0 " "Elaborating entity \"serial_scan\" for hierarchy \"serial_scan:serial_scan0\"" {  } { { "task7_modified_sec1.vhd" "serial_scan0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_delay switch_delay:switch_delay0 " "Elaborating entity \"switch_delay\" for hierarchy \"switch_delay:switch_delay0\"" {  } { { "task7_modified_sec1.vhd" "switch_delay0" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521523767 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp switch_delay.vhd(17) " "VHDL Process Statement warning at switch_delay.vhd(17): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574521523774 "|task7_modified_sec1|switch_delay:switch_delay0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out0\[0\] " "Latch shift:shift0\|reg3_out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524519 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out0\[0\] " "Latch shift:shift0\|reg2_out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524519 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out0\[0\] " "Latch shift:shift0\|reg1_out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out0\[1\] " "Latch shift:shift0\|reg2_out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out0\[1\] " "Latch shift:shift0\|reg3_out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out0\[1\] " "Latch shift:shift0\|reg1_out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out0\[2\] " "Latch shift:shift0\|reg3_out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out0\[2\] " "Latch shift:shift0\|reg2_out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out0\[2\] " "Latch shift:shift0\|reg1_out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out0\[3\] " "Latch shift:shift0\|reg2_out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out0\[3\] " "Latch shift:shift0\|reg3_out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out0\[3\] " "Latch shift:shift0\|reg1_out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out1\[0\] " "Latch shift:shift0\|reg3_out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524520 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out1\[0\] " "Latch shift:shift0\|reg2_out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out1\[0\] " "Latch shift:shift0\|reg1_out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out1\[1\] " "Latch shift:shift0\|reg2_out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out1\[1\] " "Latch shift:shift0\|reg3_out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out1\[1\] " "Latch shift:shift0\|reg1_out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out1\[2\] " "Latch shift:shift0\|reg3_out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out1\[2\] " "Latch shift:shift0\|reg2_out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out1\[2\] " "Latch shift:shift0\|reg1_out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out1\[3\] " "Latch shift:shift0\|reg2_out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out1\[3\] " "Latch shift:shift0\|reg3_out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out1\[3\] " "Latch shift:shift0\|reg1_out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524521 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out2\[0\] " "Latch shift:shift0\|reg3_out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out2\[0\] " "Latch shift:shift0\|reg2_out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out2\[0\] " "Latch shift:shift0\|reg1_out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out2\[1\] " "Latch shift:shift0\|reg2_out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out2\[1\] " "Latch shift:shift0\|reg3_out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out2\[1\] " "Latch shift:shift0\|reg1_out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out2\[2\] " "Latch shift:shift0\|reg3_out2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out2\[2\] " "Latch shift:shift0\|reg2_out2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out2\[2\] " "Latch shift:shift0\|reg1_out2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out2\[3\] " "Latch shift:shift0\|reg2_out2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out2\[3\] " "Latch shift:shift0\|reg3_out2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out2\[3\] " "Latch shift:shift0\|reg1_out2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524522 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out3\[0\] " "Latch shift:shift0\|reg3_out3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out3\[0\] " "Latch shift:shift0\|reg2_out3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out3\[0\] " "Latch shift:shift0\|reg1_out3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out3\[1\] " "Latch shift:shift0\|reg2_out3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out3\[1\] " "Latch shift:shift0\|reg3_out3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out3\[1\] " "Latch shift:shift0\|reg1_out3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out3\[2\] " "Latch shift:shift0\|reg3_out3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out3\[2\] " "Latch shift:shift0\|reg2_out3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out3\[2\] " "Latch shift:shift0\|reg1_out3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg2_out3\[3\] " "Latch shift:shift0\|reg2_out3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg3_out3\[3\] " "Latch shift:shift0\|reg3_out3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift:shift0\|reg1_out3\[3\] " "Latch shift:shift0\|reg1_out3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inverter:inverter0\|temp " "Ports D and ENA on the latch are fed by the same signal inverter:inverter0\|temp" {  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574521524523 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574521524523 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flicker.vhd" "" { Text "D:/VHDL/task7_modified_sec1/flicker.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574521524525 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574521524525 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[12\] shift:shift0\|reg3\[12\]~_emulated shift:shift0\|reg3\[12\]~1 " "Register \"shift:shift0\|reg3\[12\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[12\]~_emulated\" and latch \"shift:shift0\|reg3\[12\]~1\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[12\] shift:shift0\|reg2\[12\]~_emulated shift:shift0\|reg2\[12\]~1 " "Register \"shift:shift0\|reg2\[12\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[12\]~_emulated\" and latch \"shift:shift0\|reg2\[12\]~1\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[12\] shift:shift0\|reg1\[12\]~_emulated shift:shift0\|reg1\[12\]~1 " "Register \"shift:shift0\|reg1\[12\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[12\]~_emulated\" and latch \"shift:shift0\|reg1\[12\]~1\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[13\] shift:shift0\|reg2\[13\]~_emulated shift:shift0\|reg2\[13\]~5 " "Register \"shift:shift0\|reg2\[13\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[13\]~_emulated\" and latch \"shift:shift0\|reg2\[13\]~5\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[13\] shift:shift0\|reg3\[13\]~_emulated shift:shift0\|reg3\[13\]~5 " "Register \"shift:shift0\|reg3\[13\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[13\]~_emulated\" and latch \"shift:shift0\|reg3\[13\]~5\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[13\] shift:shift0\|reg1\[13\]~_emulated shift:shift0\|reg1\[13\]~5 " "Register \"shift:shift0\|reg1\[13\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[13\]~_emulated\" and latch \"shift:shift0\|reg1\[13\]~5\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[14\] shift:shift0\|reg3\[14\]~_emulated shift:shift0\|reg3\[14\]~9 " "Register \"shift:shift0\|reg3\[14\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[14\]~_emulated\" and latch \"shift:shift0\|reg3\[14\]~9\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[14\] shift:shift0\|reg2\[14\]~_emulated shift:shift0\|reg2\[14\]~9 " "Register \"shift:shift0\|reg2\[14\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[14\]~_emulated\" and latch \"shift:shift0\|reg2\[14\]~9\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[14\] shift:shift0\|reg1\[14\]~_emulated shift:shift0\|reg1\[14\]~9 " "Register \"shift:shift0\|reg1\[14\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[14\]~_emulated\" and latch \"shift:shift0\|reg1\[14\]~9\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[15\] shift:shift0\|reg2\[15\]~_emulated shift:shift0\|reg2\[15\]~13 " "Register \"shift:shift0\|reg2\[15\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[15\]~_emulated\" and latch \"shift:shift0\|reg2\[15\]~13\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[15\] shift:shift0\|reg3\[15\]~_emulated shift:shift0\|reg3\[15\]~13 " "Register \"shift:shift0\|reg3\[15\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[15\]~_emulated\" and latch \"shift:shift0\|reg3\[15\]~13\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[15\] shift:shift0\|reg1\[15\]~_emulated shift:shift0\|reg1\[15\]~13 " "Register \"shift:shift0\|reg1\[15\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[15\]~_emulated\" and latch \"shift:shift0\|reg1\[15\]~13\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[8\] shift:shift0\|reg3\[8\]~_emulated shift:shift0\|reg3\[8\]~17 " "Register \"shift:shift0\|reg3\[8\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[8\]~_emulated\" and latch \"shift:shift0\|reg3\[8\]~17\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[8\] shift:shift0\|reg2\[8\]~_emulated shift:shift0\|reg2\[8\]~17 " "Register \"shift:shift0\|reg2\[8\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[8\]~_emulated\" and latch \"shift:shift0\|reg2\[8\]~17\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[8\] shift:shift0\|reg1\[8\]~_emulated shift:shift0\|reg1\[8\]~17 " "Register \"shift:shift0\|reg1\[8\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[8\]~_emulated\" and latch \"shift:shift0\|reg1\[8\]~17\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[9\] shift:shift0\|reg2\[9\]~_emulated shift:shift0\|reg2\[9\]~21 " "Register \"shift:shift0\|reg2\[9\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[9\]~_emulated\" and latch \"shift:shift0\|reg2\[9\]~21\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[9\] shift:shift0\|reg3\[9\]~_emulated shift:shift0\|reg3\[9\]~21 " "Register \"shift:shift0\|reg3\[9\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[9\]~_emulated\" and latch \"shift:shift0\|reg3\[9\]~21\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[9\] shift:shift0\|reg1\[9\]~_emulated shift:shift0\|reg1\[9\]~21 " "Register \"shift:shift0\|reg1\[9\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[9\]~_emulated\" and latch \"shift:shift0\|reg1\[9\]~21\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[10\] shift:shift0\|reg3\[10\]~_emulated shift:shift0\|reg3\[10\]~25 " "Register \"shift:shift0\|reg3\[10\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[10\]~_emulated\" and latch \"shift:shift0\|reg3\[10\]~25\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[10\] shift:shift0\|reg2\[10\]~_emulated shift:shift0\|reg2\[10\]~25 " "Register \"shift:shift0\|reg2\[10\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[10\]~_emulated\" and latch \"shift:shift0\|reg2\[10\]~25\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[10\] shift:shift0\|reg1\[10\]~_emulated shift:shift0\|reg1\[10\]~25 " "Register \"shift:shift0\|reg1\[10\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[10\]~_emulated\" and latch \"shift:shift0\|reg1\[10\]~25\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[11\] shift:shift0\|reg2\[11\]~_emulated shift:shift0\|reg2\[11\]~29 " "Register \"shift:shift0\|reg2\[11\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[11\]~_emulated\" and latch \"shift:shift0\|reg2\[11\]~29\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[11\] shift:shift0\|reg3\[11\]~_emulated shift:shift0\|reg3\[11\]~29 " "Register \"shift:shift0\|reg3\[11\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[11\]~_emulated\" and latch \"shift:shift0\|reg3\[11\]~29\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[11\] shift:shift0\|reg1\[11\]~_emulated shift:shift0\|reg1\[11\]~29 " "Register \"shift:shift0\|reg1\[11\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[11\]~_emulated\" and latch \"shift:shift0\|reg1\[11\]~29\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[4\] shift:shift0\|reg3\[4\]~_emulated shift:shift0\|reg3\[4\]~33 " "Register \"shift:shift0\|reg3\[4\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[4\]~_emulated\" and latch \"shift:shift0\|reg3\[4\]~33\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[4\] shift:shift0\|reg2\[4\]~_emulated shift:shift0\|reg2\[4\]~33 " "Register \"shift:shift0\|reg2\[4\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[4\]~_emulated\" and latch \"shift:shift0\|reg2\[4\]~33\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[4\] shift:shift0\|reg1\[4\]~_emulated shift:shift0\|reg1\[4\]~33 " "Register \"shift:shift0\|reg1\[4\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[4\]~_emulated\" and latch \"shift:shift0\|reg1\[4\]~33\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[5\] shift:shift0\|reg2\[5\]~_emulated shift:shift0\|reg2\[5\]~37 " "Register \"shift:shift0\|reg2\[5\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[5\]~_emulated\" and latch \"shift:shift0\|reg2\[5\]~37\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[5\] shift:shift0\|reg3\[5\]~_emulated shift:shift0\|reg3\[5\]~37 " "Register \"shift:shift0\|reg3\[5\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[5\]~_emulated\" and latch \"shift:shift0\|reg3\[5\]~37\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[5\] shift:shift0\|reg1\[5\]~_emulated shift:shift0\|reg1\[5\]~37 " "Register \"shift:shift0\|reg1\[5\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[5\]~_emulated\" and latch \"shift:shift0\|reg1\[5\]~37\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[6\] shift:shift0\|reg3\[6\]~_emulated shift:shift0\|reg3\[6\]~41 " "Register \"shift:shift0\|reg3\[6\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[6\]~_emulated\" and latch \"shift:shift0\|reg3\[6\]~41\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[6\] shift:shift0\|reg2\[6\]~_emulated shift:shift0\|reg2\[6\]~41 " "Register \"shift:shift0\|reg2\[6\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[6\]~_emulated\" and latch \"shift:shift0\|reg2\[6\]~41\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[6\] shift:shift0\|reg1\[6\]~_emulated shift:shift0\|reg1\[6\]~41 " "Register \"shift:shift0\|reg1\[6\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[6\]~_emulated\" and latch \"shift:shift0\|reg1\[6\]~41\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[7\] shift:shift0\|reg2\[7\]~_emulated shift:shift0\|reg2\[7\]~45 " "Register \"shift:shift0\|reg2\[7\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[7\]~_emulated\" and latch \"shift:shift0\|reg2\[7\]~45\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[7\] shift:shift0\|reg3\[7\]~_emulated shift:shift0\|reg3\[7\]~45 " "Register \"shift:shift0\|reg3\[7\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[7\]~_emulated\" and latch \"shift:shift0\|reg3\[7\]~45\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[7\] shift:shift0\|reg1\[7\]~_emulated shift:shift0\|reg1\[7\]~45 " "Register \"shift:shift0\|reg1\[7\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[7\]~_emulated\" and latch \"shift:shift0\|reg1\[7\]~45\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[0\] shift:shift0\|reg3\[0\]~_emulated shift:shift0\|reg3\[0\]~49 " "Register \"shift:shift0\|reg3\[0\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[0\]~_emulated\" and latch \"shift:shift0\|reg3\[0\]~49\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[0\] shift:shift0\|reg2\[0\]~_emulated shift:shift0\|reg2\[0\]~49 " "Register \"shift:shift0\|reg2\[0\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[0\]~_emulated\" and latch \"shift:shift0\|reg2\[0\]~49\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[0\] shift:shift0\|reg1\[0\]~_emulated shift:shift0\|reg1\[0\]~49 " "Register \"shift:shift0\|reg1\[0\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[0\]~_emulated\" and latch \"shift:shift0\|reg1\[0\]~49\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[1\] shift:shift0\|reg2\[1\]~_emulated shift:shift0\|reg2\[1\]~53 " "Register \"shift:shift0\|reg2\[1\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[1\]~_emulated\" and latch \"shift:shift0\|reg2\[1\]~53\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[1\] shift:shift0\|reg3\[1\]~_emulated shift:shift0\|reg3\[1\]~53 " "Register \"shift:shift0\|reg3\[1\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[1\]~_emulated\" and latch \"shift:shift0\|reg3\[1\]~53\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[1\] shift:shift0\|reg1\[1\]~_emulated shift:shift0\|reg1\[1\]~53 " "Register \"shift:shift0\|reg1\[1\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[1\]~_emulated\" and latch \"shift:shift0\|reg1\[1\]~53\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[2\] shift:shift0\|reg3\[2\]~_emulated shift:shift0\|reg3\[2\]~57 " "Register \"shift:shift0\|reg3\[2\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[2\]~_emulated\" and latch \"shift:shift0\|reg3\[2\]~57\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[2\] shift:shift0\|reg2\[2\]~_emulated shift:shift0\|reg2\[2\]~57 " "Register \"shift:shift0\|reg2\[2\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[2\]~_emulated\" and latch \"shift:shift0\|reg2\[2\]~57\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[2\] shift:shift0\|reg1\[2\]~_emulated shift:shift0\|reg1\[2\]~57 " "Register \"shift:shift0\|reg1\[2\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[2\]~_emulated\" and latch \"shift:shift0\|reg1\[2\]~57\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg2\[3\] shift:shift0\|reg2\[3\]~_emulated shift:shift0\|reg2\[3\]~61 " "Register \"shift:shift0\|reg2\[3\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg2\[3\]~_emulated\" and latch \"shift:shift0\|reg2\[3\]~61\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg3\[3\] shift:shift0\|reg3\[3\]~_emulated shift:shift0\|reg3\[3\]~61 " "Register \"shift:shift0\|reg3\[3\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg3\[3\]~_emulated\" and latch \"shift:shift0\|reg3\[3\]~61\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shift:shift0\|reg1\[3\] shift:shift0\|reg1\[3\]~_emulated shift:shift0\|reg1\[3\]~61 " "Register \"shift:shift0\|reg1\[3\]\" is converted into an equivalent circuit using register \"shift:shift0\|reg1\[3\]~_emulated\" and latch \"shift:shift0\|reg1\[3\]~61\"" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574521524527 "|task7_modified_sec1|shift:shift0|reg1[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1574521524527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574521524760 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "switch_delay:switch_delay0\|cnt\[4\] High " "Register switch_delay:switch_delay0\|cnt\[4\] will power up to High" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574521524905 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "switch_delay:switch_delay0\|cnt\[3\] High " "Register switch_delay:switch_delay0\|cnt\[3\] will power up to High" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574521524905 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "switch_delay:switch_delay0\|cnt\[2\] High " "Register switch_delay:switch_delay0\|cnt\[2\] will power up to High" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574521524905 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "switch_delay:switch_delay0\|cnt\[1\] High " "Register switch_delay:switch_delay0\|cnt\[1\] will power up to High" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574521524905 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1574521524905 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574521526002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574521526259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574521526259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en_key " "No output dependent on input pin \"en_key\"" {  } { { "task7_modified_sec1.vhd" "" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521526357 "|task7_modified_sec1|en_key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574521526357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "643 " "Implemented 643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574521526358 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574521526358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "625 " "Implemented 625 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574521526358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574521526358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574521526392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 23:05:26 2019 " "Processing ended: Sat Nov 23 23:05:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574521526392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574521526392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574521526392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574521526392 ""}
