
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2 -attr oid 1 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-3 -attr oid 2 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-4 -attr oid 3 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-5 -attr oid 4 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-6 -attr oid 5 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-14 -attr oid 13 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-16 -attr oid 15 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-17 -attr oid 16 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-18 -attr oid 17 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-19 -attr oid 18 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-20 -attr oid 19 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-21 -attr oid 20 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-22 -attr oid 21 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-23 -attr oid 22 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-24 -attr oid 23 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-25 -attr oid 24 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-31 -attr oid 30 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-38 -attr oid 37 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-39 -attr oid 38 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-40 -attr oid 39 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-41 -attr oid 40 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-42 -attr oid 41 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-43 -attr oid 42 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-44 -attr oid 43 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" \
 -symlib {5d1faecc-a74a-4fee-9d26-5939dec11f32-35 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-46 -attr oid 44 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-47 -attr oid 45 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-48 -attr oid 46 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-49 -attr oid 47 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-50 -attr oid 48 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-51 -attr oid 49 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-52 -attr oid 50 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-53 -attr oid 51 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-62 -attr oid 60 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-72 -attr oid 70 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-73 -attr oid 71 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-74 -attr oid 72 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-75 -attr oid 73 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-76 -attr oid 74 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-77 -attr oid 75 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-78 -attr oid 76 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-79 -attr oid 77 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-80 -attr oid 78 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-81 -attr oid 79 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-82 -attr oid 80 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-83 -attr oid 81 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-84 -attr oid 82 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-85 -attr oid 83 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-86 -attr oid 84 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(12)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-87 -attr oid 85 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-88 -attr oid 86 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-89 -attr oid 87 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-90 -attr oid 88 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-91 -attr oid 89 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-92 -attr oid 90 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-93 -attr oid 91 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-94 -attr oid 92 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load portBus vec:rsci.wea_d.core.psct input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-95 -attr oid 93 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-96 -attr oid 94 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-97 -attr oid 95 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {vec:rsci.biwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-98 -attr oid 96 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load port {vec:rsci.bdwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-99 -attr oid 97 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-100 -attr oid 98 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-101 -attr oid 99 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load portBus vec:rsci.wea_d.core.sct output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-102 -attr oid 100 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-103 -attr oid 101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-104 -attr oid 102 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-105 -attr oid 103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-106 -attr oid 104 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-107 -attr oid 105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load net {VEC_LOOP:conc#20.itm(0)} -attr vt d
load net {VEC_LOOP:conc#20.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#20.itm} 2 {VEC_LOOP:conc#20.itm(0)} {VEC_LOOP:conc#20.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-108 -attr oid 106 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-109 -attr oid 107 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-110 -attr oid 108 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-111 -attr oid 109 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-112 -attr oid 110 -attr vt d
load net {vec:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-113 -attr oid 111 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-114 -attr oid 112 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-115 -attr oid 113 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-116 -attr oid 114 -attr vt d
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-117 -attr oid 115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-118 -attr oid 116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-119 -attr oid 117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-120 -attr oid 118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-121 -attr oid 119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-122 -attr oid 120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-123 -attr oid 121 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-124 -attr oid 122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load net {vec:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-125 -attr oid 123 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-126 -attr oid 124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-127 -attr oid 125 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-128 -attr oid 126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-129 -attr oid 127 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-130 -attr oid 128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-131 -attr oid 129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {VEC_LOOP:and#8.itm} -port {vec:rsci.wea_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {GND} -port {vec:rsci.wea_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-132 -attr oid 130 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-133 -attr oid 131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {VEC_LOOP:and#10.itm} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {GND} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-134 -attr oid 132 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-135 -attr oid 133 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-136 -attr oid 134 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-137 -attr oid 135 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-138 -attr oid 136 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-139 -attr oid 137 -attr vt d
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-140 -attr oid 138 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {core.wen} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load inst "VEC_LOOP:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-141 -attr oid 139 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load inst "VEC_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-142 -attr oid 140 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-143 -attr oid 141 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {core.wen} -pin  "VEC_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-144 -attr oid 142 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-145 -attr oid 143 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-146 -attr oid 144 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.wea_d.core.psct(0)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.wea_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-147 -attr oid 145 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-148 -attr oid 146 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load net {vec:rsci.oswt.pff} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load inst "VEC_LOOP:not#3" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-149 -attr oid 147 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-150 -attr oid 148 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load net {vec:rsci.oswt#1.pff} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12.itm}
load inst "VEC_LOOP:and#9" "and(2,2)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-151 -attr oid 149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#9} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#9" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "VEC_LOOP:and#9" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#9" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#9" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "VEC_LOOP:and#9" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "VEC_LOOP:and#9" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-152 -attr oid 150 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-153 -attr oid 151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-154 -attr oid 152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-155 -attr oid 153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-156 -attr oid 154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-157 -attr oid 155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-158 -attr oid 156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load port {vec:rsci.biwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-159 -attr oid 157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load port {vec:rsci.bdwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-160 -attr oid 158 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-161 -attr oid 159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-162 -attr oid 160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.qa_d.bfwt(63:32)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(63:32)} 32 {vec:rsci.qa_d.bfwt(63:32)(0)} {vec:rsci.qa_d.bfwt(63:32)(1)} {vec:rsci.qa_d.bfwt(63:32)(2)} {vec:rsci.qa_d.bfwt(63:32)(3)} {vec:rsci.qa_d.bfwt(63:32)(4)} {vec:rsci.qa_d.bfwt(63:32)(5)} {vec:rsci.qa_d.bfwt(63:32)(6)} {vec:rsci.qa_d.bfwt(63:32)(7)} {vec:rsci.qa_d.bfwt(63:32)(8)} {vec:rsci.qa_d.bfwt(63:32)(9)} {vec:rsci.qa_d.bfwt(63:32)(10)} {vec:rsci.qa_d.bfwt(63:32)(11)} {vec:rsci.qa_d.bfwt(63:32)(12)} {vec:rsci.qa_d.bfwt(63:32)(13)} {vec:rsci.qa_d.bfwt(63:32)(14)} {vec:rsci.qa_d.bfwt(63:32)(15)} {vec:rsci.qa_d.bfwt(63:32)(16)} {vec:rsci.qa_d.bfwt(63:32)(17)} {vec:rsci.qa_d.bfwt(63:32)(18)} {vec:rsci.qa_d.bfwt(63:32)(19)} {vec:rsci.qa_d.bfwt(63:32)(20)} {vec:rsci.qa_d.bfwt(63:32)(21)} {vec:rsci.qa_d.bfwt(63:32)(22)} {vec:rsci.qa_d.bfwt(63:32)(23)} {vec:rsci.qa_d.bfwt(63:32)(24)} {vec:rsci.qa_d.bfwt(63:32)(25)} {vec:rsci.qa_d.bfwt(63:32)(26)} {vec:rsci.qa_d.bfwt(63:32)(27)} {vec:rsci.qa_d.bfwt(63:32)(28)} {vec:rsci.qa_d.bfwt(63:32)(29)} {vec:rsci.qa_d.bfwt(63:32)(30)} {vec:rsci.qa_d.bfwt(63:32)(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-163 -attr oid 161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(31:0)} 32 {vec:rsci.qa_d.bfwt(31:0)(0)} {vec:rsci.qa_d.bfwt(31:0)(1)} {vec:rsci.qa_d.bfwt(31:0)(2)} {vec:rsci.qa_d.bfwt(31:0)(3)} {vec:rsci.qa_d.bfwt(31:0)(4)} {vec:rsci.qa_d.bfwt(31:0)(5)} {vec:rsci.qa_d.bfwt(31:0)(6)} {vec:rsci.qa_d.bfwt(31:0)(7)} {vec:rsci.qa_d.bfwt(31:0)(8)} {vec:rsci.qa_d.bfwt(31:0)(9)} {vec:rsci.qa_d.bfwt(31:0)(10)} {vec:rsci.qa_d.bfwt(31:0)(11)} {vec:rsci.qa_d.bfwt(31:0)(12)} {vec:rsci.qa_d.bfwt(31:0)(13)} {vec:rsci.qa_d.bfwt(31:0)(14)} {vec:rsci.qa_d.bfwt(31:0)(15)} {vec:rsci.qa_d.bfwt(31:0)(16)} {vec:rsci.qa_d.bfwt(31:0)(17)} {vec:rsci.qa_d.bfwt(31:0)(18)} {vec:rsci.qa_d.bfwt(31:0)(19)} {vec:rsci.qa_d.bfwt(31:0)(20)} {vec:rsci.qa_d.bfwt(31:0)(21)} {vec:rsci.qa_d.bfwt(31:0)(22)} {vec:rsci.qa_d.bfwt(31:0)(23)} {vec:rsci.qa_d.bfwt(31:0)(24)} {vec:rsci.qa_d.bfwt(31:0)(25)} {vec:rsci.qa_d.bfwt(31:0)(26)} {vec:rsci.qa_d.bfwt(31:0)(27)} {vec:rsci.qa_d.bfwt(31:0)(28)} {vec:rsci.qa_d.bfwt(31:0)(29)} {vec:rsci.qa_d.bfwt(31:0)(30)} {vec:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-164 -attr oid 162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-165 -attr oid 163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-166 -attr oid 164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {VEC_LOOP:mux#2.itm(0)} -attr vt d
load net {VEC_LOOP:mux#2.itm(1)} -attr vt d
load net {VEC_LOOP:mux#2.itm(2)} -attr vt d
load net {VEC_LOOP:mux#2.itm(3)} -attr vt d
load net {VEC_LOOP:mux#2.itm(4)} -attr vt d
load net {VEC_LOOP:mux#2.itm(5)} -attr vt d
load net {VEC_LOOP:mux#2.itm(6)} -attr vt d
load net {VEC_LOOP:mux#2.itm(7)} -attr vt d
load net {VEC_LOOP:mux#2.itm(8)} -attr vt d
load net {VEC_LOOP:mux#2.itm(9)} -attr vt d
load net {VEC_LOOP:mux#2.itm(10)} -attr vt d
load net {VEC_LOOP:mux#2.itm(11)} -attr vt d
load net {VEC_LOOP:mux#2.itm(12)} -attr vt d
load net {VEC_LOOP:mux#2.itm(13)} -attr vt d
load net {VEC_LOOP:mux#2.itm(14)} -attr vt d
load net {VEC_LOOP:mux#2.itm(15)} -attr vt d
load net {VEC_LOOP:mux#2.itm(16)} -attr vt d
load net {VEC_LOOP:mux#2.itm(17)} -attr vt d
load net {VEC_LOOP:mux#2.itm(18)} -attr vt d
load net {VEC_LOOP:mux#2.itm(19)} -attr vt d
load net {VEC_LOOP:mux#2.itm(20)} -attr vt d
load net {VEC_LOOP:mux#2.itm(21)} -attr vt d
load net {VEC_LOOP:mux#2.itm(22)} -attr vt d
load net {VEC_LOOP:mux#2.itm(23)} -attr vt d
load net {VEC_LOOP:mux#2.itm(24)} -attr vt d
load net {VEC_LOOP:mux#2.itm(25)} -attr vt d
load net {VEC_LOOP:mux#2.itm(26)} -attr vt d
load net {VEC_LOOP:mux#2.itm(27)} -attr vt d
load net {VEC_LOOP:mux#2.itm(28)} -attr vt d
load net {VEC_LOOP:mux#2.itm(29)} -attr vt d
load net {VEC_LOOP:mux#2.itm(30)} -attr vt d
load net {VEC_LOOP:mux#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#2.itm} 32 {VEC_LOOP:mux#2.itm(0)} {VEC_LOOP:mux#2.itm(1)} {VEC_LOOP:mux#2.itm(2)} {VEC_LOOP:mux#2.itm(3)} {VEC_LOOP:mux#2.itm(4)} {VEC_LOOP:mux#2.itm(5)} {VEC_LOOP:mux#2.itm(6)} {VEC_LOOP:mux#2.itm(7)} {VEC_LOOP:mux#2.itm(8)} {VEC_LOOP:mux#2.itm(9)} {VEC_LOOP:mux#2.itm(10)} {VEC_LOOP:mux#2.itm(11)} {VEC_LOOP:mux#2.itm(12)} {VEC_LOOP:mux#2.itm(13)} {VEC_LOOP:mux#2.itm(14)} {VEC_LOOP:mux#2.itm(15)} {VEC_LOOP:mux#2.itm(16)} {VEC_LOOP:mux#2.itm(17)} {VEC_LOOP:mux#2.itm(18)} {VEC_LOOP:mux#2.itm(19)} {VEC_LOOP:mux#2.itm(20)} {VEC_LOOP:mux#2.itm(21)} {VEC_LOOP:mux#2.itm(22)} {VEC_LOOP:mux#2.itm(23)} {VEC_LOOP:mux#2.itm(24)} {VEC_LOOP:mux#2.itm(25)} {VEC_LOOP:mux#2.itm(26)} {VEC_LOOP:mux#2.itm(27)} {VEC_LOOP:mux#2.itm(28)} {VEC_LOOP:mux#2.itm(29)} {VEC_LOOP:mux#2.itm(30)} {VEC_LOOP:mux#2.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-167 -attr oid 165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-168 -attr oid 166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-169 -attr oid 167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-170 -attr oid 168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-171 -attr oid 169 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-172 -attr oid 170 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-173 -attr oid 171 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-174 -attr oid 172 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-175 -attr oid 173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-176 -attr oid 174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-177 -attr oid 175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-178 -attr oid 176 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-179 -attr oid 177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-180 -attr oid 178 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(0)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(1)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(2)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(3)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(4)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(5)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(6)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(7)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(8)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(9)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(10)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(11)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(12)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(13)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(14)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(15)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(16)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(17)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(18)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(19)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(20)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(21)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(22)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(23)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(24)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(25)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(26)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(27)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(28)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(29)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(30)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(31)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-181 -attr oid 179 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-182 -attr oid 180 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-183 -attr oid 181 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-184 -attr oid 182 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-185 -attr oid 183 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-186 -attr oid 184 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-187 -attr oid 185 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-188 -attr oid 186 -attr vt d
load inst "VEC_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-189 -attr oid 187 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load inst "VEC_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-190 -attr oid 188 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load inst "reg(vec:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-191 -attr oid 189 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor.itm} -pin  "reg(vec:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-192 -attr oid 190 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt} -pin  "reg(vec:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load inst "VEC_LOOP:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-193 -attr oid 191 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-194 -attr oid 192 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load inst "reg(vec:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-195 -attr oid 193 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor#2.itm} -pin  "reg(vec:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt#1)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-196 -attr oid 194 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt#1} -pin  "reg(vec:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load inst "reg(vec:rsci.qa_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-197 -attr oid 195 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(32)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(33)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(34)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(35)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(36)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(37)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(38)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(39)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(40)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(41)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(42)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(43)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(44)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(45)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(46)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(47)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(48)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(49)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(50)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(51)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(52)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(53)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(54)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(55)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(56)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(57)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(58)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(59)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(60)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(61)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(62)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(63)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-198 -attr oid 196 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt#1} -pin  "reg(vec:rsci.qa_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load inst "reg(vec:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-199 -attr oid 197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-200 -attr oid 198 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load inst "VEC_LOOP:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-201 -attr oid 199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(32)} -pin  "VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(33)} -pin  "VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(34)} -pin  "VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(35)} -pin  "VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(36)} -pin  "VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(37)} -pin  "VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(38)} -pin  "VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(39)} -pin  "VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(40)} -pin  "VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(41)} -pin  "VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(42)} -pin  "VEC_LOOP:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(43)} -pin  "VEC_LOOP:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(44)} -pin  "VEC_LOOP:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(45)} -pin  "VEC_LOOP:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(46)} -pin  "VEC_LOOP:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(47)} -pin  "VEC_LOOP:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(48)} -pin  "VEC_LOOP:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(49)} -pin  "VEC_LOOP:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(50)} -pin  "VEC_LOOP:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(51)} -pin  "VEC_LOOP:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(52)} -pin  "VEC_LOOP:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(53)} -pin  "VEC_LOOP:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(54)} -pin  "VEC_LOOP:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(55)} -pin  "VEC_LOOP:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(56)} -pin  "VEC_LOOP:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(57)} -pin  "VEC_LOOP:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(58)} -pin  "VEC_LOOP:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(59)} -pin  "VEC_LOOP:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(60)} -pin  "VEC_LOOP:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(61)} -pin  "VEC_LOOP:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(62)} -pin  "VEC_LOOP:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(63)} -pin  "VEC_LOOP:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "VEC_LOOP:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "VEC_LOOP:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "VEC_LOOP:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "VEC_LOOP:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "VEC_LOOP:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "VEC_LOOP:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "VEC_LOOP:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "VEC_LOOP:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "VEC_LOOP:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "VEC_LOOP:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "VEC_LOOP:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "VEC_LOOP:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "VEC_LOOP:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "VEC_LOOP:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "VEC_LOOP:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "VEC_LOOP:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "VEC_LOOP:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "VEC_LOOP:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "VEC_LOOP:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "VEC_LOOP:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "VEC_LOOP:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "VEC_LOOP:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(10)} -pin  "VEC_LOOP:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(11)} -pin  "VEC_LOOP:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(12)} -pin  "VEC_LOOP:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(13)} -pin  "VEC_LOOP:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(14)} -pin  "VEC_LOOP:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(15)} -pin  "VEC_LOOP:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(16)} -pin  "VEC_LOOP:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(17)} -pin  "VEC_LOOP:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(18)} -pin  "VEC_LOOP:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(19)} -pin  "VEC_LOOP:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(20)} -pin  "VEC_LOOP:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(21)} -pin  "VEC_LOOP:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(22)} -pin  "VEC_LOOP:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(23)} -pin  "VEC_LOOP:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(24)} -pin  "VEC_LOOP:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(25)} -pin  "VEC_LOOP:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(26)} -pin  "VEC_LOOP:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(27)} -pin  "VEC_LOOP:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(28)} -pin  "VEC_LOOP:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(29)} -pin  "VEC_LOOP:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(30)} -pin  "VEC_LOOP:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(31)} -pin  "VEC_LOOP:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-202 -attr oid 200 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-203 -attr oid 201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-204 -attr oid 202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-205 -attr oid 203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-206 -attr oid 204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-207 -attr oid 205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-208 -attr oid 206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-209 -attr oid 207 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-210 -attr oid 208 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-211 -attr oid 209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-212 -attr oid 210 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-213 -attr oid 211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-214 -attr oid 212 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-215 -attr oid 213 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-216 -attr oid 214 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-217 -attr oid 215 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-218 -attr oid 216 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-219 -attr oid 217 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-220 -attr oid 218 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-221 -attr oid 219 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {vec:rsci.biwt} output \
     port {vec:rsci.bdwt} output \
     port {vec:rsci.biwt#1} output \
     port {vec:rsci.bdwt#2} output \
     portBus vec:rsci.wea_d.core.sct(1:0) output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     port {vec:rsci.biwt} input \
     port {vec:rsci.bdwt} input \
     port {vec:rsci.biwt#1} input \
     port {vec:rsci.bdwt#2} input \

load net {vec:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-222 -attr oid 220 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-223 -attr oid 221 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-224 -attr oid 222 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-225 -attr oid 223 -attr vt d
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-226 -attr oid 224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-227 -attr oid 225 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-228 -attr oid 226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-229 -attr oid 227 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {VEC_LOOP:conc#6.itm(0)} -attr vt d
load net {VEC_LOOP:conc#6.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#6.itm} 2 {VEC_LOOP:conc#6.itm(0)} {VEC_LOOP:conc#6.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-230 -attr oid 228 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {VEC_LOOP:conc#7.itm(0)} -attr vt d
load net {VEC_LOOP:conc#7.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#7.itm} 2 {VEC_LOOP:conc#7.itm(0)} {VEC_LOOP:conc#7.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-231 -attr oid 229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {VEC_LOOP:conc#8.itm(0)} -attr vt d
load net {VEC_LOOP:conc#8.itm(1)} -attr vt d
load net {VEC_LOOP:conc#8.itm(2)} -attr vt d
load net {VEC_LOOP:conc#8.itm(3)} -attr vt d
load net {VEC_LOOP:conc#8.itm(4)} -attr vt d
load net {VEC_LOOP:conc#8.itm(5)} -attr vt d
load net {VEC_LOOP:conc#8.itm(6)} -attr vt d
load net {VEC_LOOP:conc#8.itm(7)} -attr vt d
load net {VEC_LOOP:conc#8.itm(8)} -attr vt d
load net {VEC_LOOP:conc#8.itm(9)} -attr vt d
load net {VEC_LOOP:conc#8.itm(10)} -attr vt d
load net {VEC_LOOP:conc#8.itm(11)} -attr vt d
load net {VEC_LOOP:conc#8.itm(12)} -attr vt d
load net {VEC_LOOP:conc#8.itm(13)} -attr vt d
load net {VEC_LOOP:conc#8.itm(14)} -attr vt d
load net {VEC_LOOP:conc#8.itm(15)} -attr vt d
load net {VEC_LOOP:conc#8.itm(16)} -attr vt d
load net {VEC_LOOP:conc#8.itm(17)} -attr vt d
load net {VEC_LOOP:conc#8.itm(18)} -attr vt d
load net {VEC_LOOP:conc#8.itm(19)} -attr vt d
load net {VEC_LOOP:conc#8.itm(20)} -attr vt d
load net {VEC_LOOP:conc#8.itm(21)} -attr vt d
load net {VEC_LOOP:conc#8.itm(22)} -attr vt d
load net {VEC_LOOP:conc#8.itm(23)} -attr vt d
load net {VEC_LOOP:conc#8.itm(24)} -attr vt d
load net {VEC_LOOP:conc#8.itm(25)} -attr vt d
load net {VEC_LOOP:conc#8.itm(26)} -attr vt d
load net {VEC_LOOP:conc#8.itm(27)} -attr vt d
load net {VEC_LOOP:conc#8.itm(28)} -attr vt d
load net {VEC_LOOP:conc#8.itm(29)} -attr vt d
load net {VEC_LOOP:conc#8.itm(30)} -attr vt d
load net {VEC_LOOP:conc#8.itm(31)} -attr vt d
load net {VEC_LOOP:conc#8.itm(32)} -attr vt d
load net {VEC_LOOP:conc#8.itm(33)} -attr vt d
load net {VEC_LOOP:conc#8.itm(34)} -attr vt d
load net {VEC_LOOP:conc#8.itm(35)} -attr vt d
load net {VEC_LOOP:conc#8.itm(36)} -attr vt d
load net {VEC_LOOP:conc#8.itm(37)} -attr vt d
load net {VEC_LOOP:conc#8.itm(38)} -attr vt d
load net {VEC_LOOP:conc#8.itm(39)} -attr vt d
load net {VEC_LOOP:conc#8.itm(40)} -attr vt d
load net {VEC_LOOP:conc#8.itm(41)} -attr vt d
load net {VEC_LOOP:conc#8.itm(42)} -attr vt d
load net {VEC_LOOP:conc#8.itm(43)} -attr vt d
load net {VEC_LOOP:conc#8.itm(44)} -attr vt d
load net {VEC_LOOP:conc#8.itm(45)} -attr vt d
load net {VEC_LOOP:conc#8.itm(46)} -attr vt d
load net {VEC_LOOP:conc#8.itm(47)} -attr vt d
load net {VEC_LOOP:conc#8.itm(48)} -attr vt d
load net {VEC_LOOP:conc#8.itm(49)} -attr vt d
load net {VEC_LOOP:conc#8.itm(50)} -attr vt d
load net {VEC_LOOP:conc#8.itm(51)} -attr vt d
load net {VEC_LOOP:conc#8.itm(52)} -attr vt d
load net {VEC_LOOP:conc#8.itm(53)} -attr vt d
load net {VEC_LOOP:conc#8.itm(54)} -attr vt d
load net {VEC_LOOP:conc#8.itm(55)} -attr vt d
load net {VEC_LOOP:conc#8.itm(56)} -attr vt d
load net {VEC_LOOP:conc#8.itm(57)} -attr vt d
load net {VEC_LOOP:conc#8.itm(58)} -attr vt d
load net {VEC_LOOP:conc#8.itm(59)} -attr vt d
load net {VEC_LOOP:conc#8.itm(60)} -attr vt d
load net {VEC_LOOP:conc#8.itm(61)} -attr vt d
load net {VEC_LOOP:conc#8.itm(62)} -attr vt d
load net {VEC_LOOP:conc#8.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#8.itm} 64 {VEC_LOOP:conc#8.itm(0)} {VEC_LOOP:conc#8.itm(1)} {VEC_LOOP:conc#8.itm(2)} {VEC_LOOP:conc#8.itm(3)} {VEC_LOOP:conc#8.itm(4)} {VEC_LOOP:conc#8.itm(5)} {VEC_LOOP:conc#8.itm(6)} {VEC_LOOP:conc#8.itm(7)} {VEC_LOOP:conc#8.itm(8)} {VEC_LOOP:conc#8.itm(9)} {VEC_LOOP:conc#8.itm(10)} {VEC_LOOP:conc#8.itm(11)} {VEC_LOOP:conc#8.itm(12)} {VEC_LOOP:conc#8.itm(13)} {VEC_LOOP:conc#8.itm(14)} {VEC_LOOP:conc#8.itm(15)} {VEC_LOOP:conc#8.itm(16)} {VEC_LOOP:conc#8.itm(17)} {VEC_LOOP:conc#8.itm(18)} {VEC_LOOP:conc#8.itm(19)} {VEC_LOOP:conc#8.itm(20)} {VEC_LOOP:conc#8.itm(21)} {VEC_LOOP:conc#8.itm(22)} {VEC_LOOP:conc#8.itm(23)} {VEC_LOOP:conc#8.itm(24)} {VEC_LOOP:conc#8.itm(25)} {VEC_LOOP:conc#8.itm(26)} {VEC_LOOP:conc#8.itm(27)} {VEC_LOOP:conc#8.itm(28)} {VEC_LOOP:conc#8.itm(29)} {VEC_LOOP:conc#8.itm(30)} {VEC_LOOP:conc#8.itm(31)} {VEC_LOOP:conc#8.itm(32)} {VEC_LOOP:conc#8.itm(33)} {VEC_LOOP:conc#8.itm(34)} {VEC_LOOP:conc#8.itm(35)} {VEC_LOOP:conc#8.itm(36)} {VEC_LOOP:conc#8.itm(37)} {VEC_LOOP:conc#8.itm(38)} {VEC_LOOP:conc#8.itm(39)} {VEC_LOOP:conc#8.itm(40)} {VEC_LOOP:conc#8.itm(41)} {VEC_LOOP:conc#8.itm(42)} {VEC_LOOP:conc#8.itm(43)} {VEC_LOOP:conc#8.itm(44)} {VEC_LOOP:conc#8.itm(45)} {VEC_LOOP:conc#8.itm(46)} {VEC_LOOP:conc#8.itm(47)} {VEC_LOOP:conc#8.itm(48)} {VEC_LOOP:conc#8.itm(49)} {VEC_LOOP:conc#8.itm(50)} {VEC_LOOP:conc#8.itm(51)} {VEC_LOOP:conc#8.itm(52)} {VEC_LOOP:conc#8.itm(53)} {VEC_LOOP:conc#8.itm(54)} {VEC_LOOP:conc#8.itm(55)} {VEC_LOOP:conc#8.itm(56)} {VEC_LOOP:conc#8.itm(57)} {VEC_LOOP:conc#8.itm(58)} {VEC_LOOP:conc#8.itm(59)} {VEC_LOOP:conc#8.itm(60)} {VEC_LOOP:conc#8.itm(61)} {VEC_LOOP:conc#8.itm(62)} {VEC_LOOP:conc#8.itm(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-232 -attr oid 230 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-233 -attr oid 231 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-234 -attr oid 232 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-235 -attr oid 233 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-236 -attr oid 234 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-237 -attr oid 235 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-238 -attr oid 236 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-239 -attr oid 237 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-240 -attr oid 238 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-241 -attr oid 239 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-242 -attr oid 240 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-243 -attr oid 241 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-244 -attr oid 242 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-245 -attr oid 243 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-246 -attr oid 244 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-247 -attr oid 245 -attr vt d
load net {vec:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-248 -attr oid 246 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-249 -attr oid 247 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-250 -attr oid 248 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-251 -attr oid 249 -attr vt d
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-252 -attr oid 250 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-253 -attr oid 251 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-254 -attr oid 252 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-255 -attr oid 253 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-256 -attr oid 254 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-257 -attr oid 255 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-258 -attr oid 256 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-259 -attr oid 257 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-260 -attr oid 258 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-261 -attr oid 259 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-262 -attr oid 260 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-263 -attr oid 261 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-264 -attr oid 262 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-265 -attr oid 263 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-266 -attr oid 264 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-267 -attr oid 265 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst} -attr area 10.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-268 -attr oid 266 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-269 -attr oid 267 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-270 -attr oid 268 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-271 -attr oid 269 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load net {vec:rsci.wea_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-272 -attr oid 270 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-273 -attr oid 271 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-274 -attr oid 272 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt#2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-275 -attr oid 273 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.wea_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-276 -attr oid 274 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load net {vec:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-277 -attr oid 275 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load net {vec:rsci.oswt#1.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-278 -attr oid 276 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-279 -attr oid 277 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst} -attr area 68.006000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-280 -attr oid 278 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-281 -attr oid 279 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-282 -attr oid 280 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-283 -attr oid 281 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-284 -attr oid 282 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt#2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-285 -attr oid 283 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {ensig.cgo_iro} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-286 -attr oid 284 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load port {ensig.cgo_iro#1} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-287 -attr oid 285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-288 -attr oid 286 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load port {ensig.cgo} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-289 -attr oid 287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-290 -attr oid 288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load port {ensig.cgo#1} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-291 -attr oid 289 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-292 -attr oid 290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {ensig.cgo_iro} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-293 -attr oid 291 -attr vt d
load net {ensig.cgo_iro} -port {ensig.cgo_iro} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-294 -attr oid 292 -attr vt d
load net {ensig.cgo_iro#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-295 -attr oid 293 -attr vt d
load net {ensig.cgo_iro#1} -port {ensig.cgo_iro#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-296 -attr oid 294 -attr vt d
load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-297 -attr oid 295 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-298 -attr oid 296 -attr vt d
load net {ensig.cgo} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-299 -attr oid 297 -attr vt d
load net {ensig.cgo} -port {ensig.cgo} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-300 -attr oid 298 -attr vt d
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-301 -attr oid 299 -attr vt d
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-302 -attr oid 300 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load net {ensig.cgo#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-303 -attr oid 301 -attr vt d
load net {ensig.cgo#1} -port {ensig.cgo#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-304 -attr oid 302 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-305 -attr oid 303 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-306 -attr oid 304 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#2" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-307 -attr oid 305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo} -pin  "VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load net {ensig.cgo_iro} -pin  "VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-308 -attr oid 306 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#3" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-309 -attr oid 307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo#1} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load net {ensig.cgo_iro#1} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-310 -attr oid 308 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-311 -attr oid 309 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-312 -attr oid 310 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-313 -attr oid 311 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-314 -attr oid 312 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-315 -attr oid 313 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-316 -attr oid 314 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-317 -attr oid 315 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-318 -attr oid 316 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-319 -attr oid 317 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-320 -attr oid 318 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-321 -attr oid 319 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-322 -attr oid 320 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-323 -attr oid 321 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-324 -attr oid 322 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-325 -attr oid 323 -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-326 -attr oid 324 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-327 -attr oid 325 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-328 -attr oid 326 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-329 -attr oid 327 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-330 -attr oid 328 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-331 -attr oid 329 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-332 -attr oid 330 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {COMP_LOOP:twiddle_f:and#7.itm} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {GND} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-333 -attr oid 331 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-334 -attr oid 332 -attr vt d
load net {twiddle:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-335 -attr oid 333 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-336 -attr oid 334 -attr vt d
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-337 -attr oid 335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "COMP_LOOP:twiddle_f:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-338 -attr oid 336 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_f:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-339 -attr oid 337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "COMP_LOOP:twiddle_f:not#2" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-340 -attr oid 338 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_f:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_f:not#2.itm} -pin  "COMP_LOOP:twiddle_f:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2.itm}
load inst "COMP_LOOP:twiddle_f:and#7" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-341 -attr oid 339 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "COMP_LOOP:twiddle_f:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:slc(twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct)(0).itm}
load net {COMP_LOOP:twiddle_f:not#2.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2.itm}
load net {twiddle:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_f:and#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#7.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-342 -attr oid 340 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-343 -attr oid 341 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-344 -attr oid 342 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-345 -attr oid 343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load portBus twiddle:rsci.adra_d.core(27:0) input 28 {twiddle:rsci.adra_d.core(27)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-346 -attr oid 344 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core}
load portBus twiddle:rsci.qa_d.mxwt(31:0) output 32 {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-347 -attr oid 345 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-348 -attr oid 346 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-349 -attr oid 347 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.bfwt(31:0)} 32 {twiddle:rsci.qa_d.bfwt(31:0)(0)} {twiddle:rsci.qa_d.bfwt(31:0)(1)} {twiddle:rsci.qa_d.bfwt(31:0)(2)} {twiddle:rsci.qa_d.bfwt(31:0)(3)} {twiddle:rsci.qa_d.bfwt(31:0)(4)} {twiddle:rsci.qa_d.bfwt(31:0)(5)} {twiddle:rsci.qa_d.bfwt(31:0)(6)} {twiddle:rsci.qa_d.bfwt(31:0)(7)} {twiddle:rsci.qa_d.bfwt(31:0)(8)} {twiddle:rsci.qa_d.bfwt(31:0)(9)} {twiddle:rsci.qa_d.bfwt(31:0)(10)} {twiddle:rsci.qa_d.bfwt(31:0)(11)} {twiddle:rsci.qa_d.bfwt(31:0)(12)} {twiddle:rsci.qa_d.bfwt(31:0)(13)} {twiddle:rsci.qa_d.bfwt(31:0)(14)} {twiddle:rsci.qa_d.bfwt(31:0)(15)} {twiddle:rsci.qa_d.bfwt(31:0)(16)} {twiddle:rsci.qa_d.bfwt(31:0)(17)} {twiddle:rsci.qa_d.bfwt(31:0)(18)} {twiddle:rsci.qa_d.bfwt(31:0)(19)} {twiddle:rsci.qa_d.bfwt(31:0)(20)} {twiddle:rsci.qa_d.bfwt(31:0)(21)} {twiddle:rsci.qa_d.bfwt(31:0)(22)} {twiddle:rsci.qa_d.bfwt(31:0)(23)} {twiddle:rsci.qa_d.bfwt(31:0)(24)} {twiddle:rsci.qa_d.bfwt(31:0)(25)} {twiddle:rsci.qa_d.bfwt(31:0)(26)} {twiddle:rsci.qa_d.bfwt(31:0)(27)} {twiddle:rsci.qa_d.bfwt(31:0)(28)} {twiddle:rsci.qa_d.bfwt(31:0)(29)} {twiddle:rsci.qa_d.bfwt(31:0)(30)} {twiddle:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-350 -attr oid 348 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-351 -attr oid 349 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-352 -attr oid 350 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-353 -attr oid 351 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-354 -attr oid 352 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-355 -attr oid 353 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-356 -attr oid 354 -attr vt d
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 14 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-357 -attr oid 355 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(12)} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(13)} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-358 -attr oid 356 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-359 -attr oid 357 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load net {twiddle:rsci.adra_d.core(0)} -attr vt d
load net {twiddle:rsci.adra_d.core(1)} -attr vt d
load net {twiddle:rsci.adra_d.core(2)} -attr vt d
load net {twiddle:rsci.adra_d.core(3)} -attr vt d
load net {twiddle:rsci.adra_d.core(4)} -attr vt d
load net {twiddle:rsci.adra_d.core(5)} -attr vt d
load net {twiddle:rsci.adra_d.core(6)} -attr vt d
load net {twiddle:rsci.adra_d.core(7)} -attr vt d
load net {twiddle:rsci.adra_d.core(8)} -attr vt d
load net {twiddle:rsci.adra_d.core(9)} -attr vt d
load net {twiddle:rsci.adra_d.core(10)} -attr vt d
load net {twiddle:rsci.adra_d.core(11)} -attr vt d
load net {twiddle:rsci.adra_d.core(12)} -attr vt d
load net {twiddle:rsci.adra_d.core(13)} -attr vt d
load net {twiddle:rsci.adra_d.core(14)} -attr vt d
load net {twiddle:rsci.adra_d.core(15)} -attr vt d
load net {twiddle:rsci.adra_d.core(16)} -attr vt d
load net {twiddle:rsci.adra_d.core(17)} -attr vt d
load net {twiddle:rsci.adra_d.core(18)} -attr vt d
load net {twiddle:rsci.adra_d.core(19)} -attr vt d
load net {twiddle:rsci.adra_d.core(20)} -attr vt d
load net {twiddle:rsci.adra_d.core(21)} -attr vt d
load net {twiddle:rsci.adra_d.core(22)} -attr vt d
load net {twiddle:rsci.adra_d.core(23)} -attr vt d
load net {twiddle:rsci.adra_d.core(24)} -attr vt d
load net {twiddle:rsci.adra_d.core(25)} -attr vt d
load net {twiddle:rsci.adra_d.core(26)} -attr vt d
load net {twiddle:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core} 28 {twiddle:rsci.adra_d.core(0)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-360 -attr oid 358 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core}
load net {twiddle:rsci.adra_d.core(0)} -port {twiddle:rsci.adra_d.core(0)} -attr vt d
load net {twiddle:rsci.adra_d.core(1)} -port {twiddle:rsci.adra_d.core(1)} -attr vt d
load net {twiddle:rsci.adra_d.core(2)} -port {twiddle:rsci.adra_d.core(2)} -attr vt d
load net {twiddle:rsci.adra_d.core(3)} -port {twiddle:rsci.adra_d.core(3)} -attr vt d
load net {twiddle:rsci.adra_d.core(4)} -port {twiddle:rsci.adra_d.core(4)} -attr vt d
load net {twiddle:rsci.adra_d.core(5)} -port {twiddle:rsci.adra_d.core(5)} -attr vt d
load net {twiddle:rsci.adra_d.core(6)} -port {twiddle:rsci.adra_d.core(6)} -attr vt d
load net {twiddle:rsci.adra_d.core(7)} -port {twiddle:rsci.adra_d.core(7)} -attr vt d
load net {twiddle:rsci.adra_d.core(8)} -port {twiddle:rsci.adra_d.core(8)} -attr vt d
load net {twiddle:rsci.adra_d.core(9)} -port {twiddle:rsci.adra_d.core(9)} -attr vt d
load net {twiddle:rsci.adra_d.core(10)} -port {twiddle:rsci.adra_d.core(10)} -attr vt d
load net {twiddle:rsci.adra_d.core(11)} -port {twiddle:rsci.adra_d.core(11)} -attr vt d
load net {twiddle:rsci.adra_d.core(12)} -port {twiddle:rsci.adra_d.core(12)} -attr vt d
load net {twiddle:rsci.adra_d.core(13)} -port {twiddle:rsci.adra_d.core(13)} -attr vt d
load net {twiddle:rsci.adra_d.core(14)} -port {twiddle:rsci.adra_d.core(14)} -attr vt d
load net {twiddle:rsci.adra_d.core(15)} -port {twiddle:rsci.adra_d.core(15)} -attr vt d
load net {twiddle:rsci.adra_d.core(16)} -port {twiddle:rsci.adra_d.core(16)} -attr vt d
load net {twiddle:rsci.adra_d.core(17)} -port {twiddle:rsci.adra_d.core(17)} -attr vt d
load net {twiddle:rsci.adra_d.core(18)} -port {twiddle:rsci.adra_d.core(18)} -attr vt d
load net {twiddle:rsci.adra_d.core(19)} -port {twiddle:rsci.adra_d.core(19)} -attr vt d
load net {twiddle:rsci.adra_d.core(20)} -port {twiddle:rsci.adra_d.core(20)} -attr vt d
load net {twiddle:rsci.adra_d.core(21)} -port {twiddle:rsci.adra_d.core(21)} -attr vt d
load net {twiddle:rsci.adra_d.core(22)} -port {twiddle:rsci.adra_d.core(22)} -attr vt d
load net {twiddle:rsci.adra_d.core(23)} -port {twiddle:rsci.adra_d.core(23)} -attr vt d
load net {twiddle:rsci.adra_d.core(24)} -port {twiddle:rsci.adra_d.core(24)} -attr vt d
load net {twiddle:rsci.adra_d.core(25)} -port {twiddle:rsci.adra_d.core(25)} -attr vt d
load net {twiddle:rsci.adra_d.core(26)} -port {twiddle:rsci.adra_d.core(26)} -attr vt d
load net {twiddle:rsci.adra_d.core(27)} -port {twiddle:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core} 28 {twiddle:rsci.adra_d.core(0)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-361 -attr oid 359 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core}
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 32 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-362 -attr oid 360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(0)} -port {twiddle:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -port {twiddle:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -port {twiddle:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -port {twiddle:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -port {twiddle:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -port {twiddle:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -port {twiddle:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -port {twiddle:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -port {twiddle:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -port {twiddle:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -port {twiddle:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -port {twiddle:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -port {twiddle:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -port {twiddle:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -port {twiddle:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -port {twiddle:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -port {twiddle:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -port {twiddle:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -port {twiddle:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -port {twiddle:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -port {twiddle:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -port {twiddle:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -port {twiddle:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -port {twiddle:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -port {twiddle:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -port {twiddle:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -port {twiddle:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -port {twiddle:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -port {twiddle:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -port {twiddle:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -port {twiddle:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -port {twiddle:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-363 -attr oid 361 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-364 -attr oid 362 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-365 -attr oid 363 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-366 -attr oid 364 -attr vt d
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-367 -attr oid 365 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-368 -attr oid 366 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-369 -attr oid 367 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-370 -attr oid 368 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "reg(twiddle:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-371 -attr oid 369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qa_d(0)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(1)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(2)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(3)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(4)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(5)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(6)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(7)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(8)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(9)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(10)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(11)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(12)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(13)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(14)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(15)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(16)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(17)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(18)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(19)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(20)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(21)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(22)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(23)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(24)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(25)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(26)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(27)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(28)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(29)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(30)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(31)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-372 -attr oid 370 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load inst "COMP_LOOP:twiddle_f:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-373 -attr oid 371 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.qa_d(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-374 -attr oid 372 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-375 -attr oid 373 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-376 -attr oid 374 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-377 -attr oid 375 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-378 -attr oid 376 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-379 -attr oid 377 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-380 -attr oid 378 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-381 -attr oid 379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load portBus twiddle:rsci.adra_d.core(27:0) input 28 {twiddle:rsci.adra_d.core(27)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-382 -attr oid 380 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core}
load portBus twiddle:rsci.qa_d.mxwt(31:0) output 32 {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-383 -attr oid 381 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-384 -attr oid 382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-385 -attr oid 383 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-386 -attr oid 384 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {twiddle:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.adra_d.core(27:0) input 28 {twiddle:rsci.adra_d.core(27)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(0)} \
     portBus twiddle:rsci.qa_d.mxwt(31:0) output 32 {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \

load net {twiddle:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-387 -attr oid 385 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-388 -attr oid 386 -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-389 -attr oid 387 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.qa_d.mxwt:pconst(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt:pconst} 32 {twiddle:rsci.qa_d.mxwt:pconst(0)} {twiddle:rsci.qa_d.mxwt:pconst(1)} {twiddle:rsci.qa_d.mxwt:pconst(2)} {twiddle:rsci.qa_d.mxwt:pconst(3)} {twiddle:rsci.qa_d.mxwt:pconst(4)} {twiddle:rsci.qa_d.mxwt:pconst(5)} {twiddle:rsci.qa_d.mxwt:pconst(6)} {twiddle:rsci.qa_d.mxwt:pconst(7)} {twiddle:rsci.qa_d.mxwt:pconst(8)} {twiddle:rsci.qa_d.mxwt:pconst(9)} {twiddle:rsci.qa_d.mxwt:pconst(10)} {twiddle:rsci.qa_d.mxwt:pconst(11)} {twiddle:rsci.qa_d.mxwt:pconst(12)} {twiddle:rsci.qa_d.mxwt:pconst(13)} {twiddle:rsci.qa_d.mxwt:pconst(14)} {twiddle:rsci.qa_d.mxwt:pconst(15)} {twiddle:rsci.qa_d.mxwt:pconst(16)} {twiddle:rsci.qa_d.mxwt:pconst(17)} {twiddle:rsci.qa_d.mxwt:pconst(18)} {twiddle:rsci.qa_d.mxwt:pconst(19)} {twiddle:rsci.qa_d.mxwt:pconst(20)} {twiddle:rsci.qa_d.mxwt:pconst(21)} {twiddle:rsci.qa_d.mxwt:pconst(22)} {twiddle:rsci.qa_d.mxwt:pconst(23)} {twiddle:rsci.qa_d.mxwt:pconst(24)} {twiddle:rsci.qa_d.mxwt:pconst(25)} {twiddle:rsci.qa_d.mxwt:pconst(26)} {twiddle:rsci.qa_d.mxwt:pconst(27)} {twiddle:rsci.qa_d.mxwt:pconst(28)} {twiddle:rsci.qa_d.mxwt:pconst(29)} {twiddle:rsci.qa_d.mxwt:pconst(30)} {twiddle:rsci.qa_d.mxwt:pconst(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-390 -attr oid 388 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle:rsci.adra_d.reg(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d.reg} 14 {twiddle:rsci.adra_d.reg(0)} {twiddle:rsci.adra_d.reg(1)} {twiddle:rsci.adra_d.reg(2)} {twiddle:rsci.adra_d.reg(3)} {twiddle:rsci.adra_d.reg(4)} {twiddle:rsci.adra_d.reg(5)} {twiddle:rsci.adra_d.reg(6)} {twiddle:rsci.adra_d.reg(7)} {twiddle:rsci.adra_d.reg(8)} {twiddle:rsci.adra_d.reg(9)} {twiddle:rsci.adra_d.reg(10)} {twiddle:rsci.adra_d.reg(11)} {twiddle:rsci.adra_d.reg(12)} {twiddle:rsci.adra_d.reg(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-391 -attr oid 389 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {COMP_LOOP:twiddle_f:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc.itm} 2 {COMP_LOOP:twiddle_f:conc.itm(0)} {COMP_LOOP:twiddle_f:conc.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-392 -attr oid 390 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:conc#5.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#5.itm} 28 {COMP_LOOP:twiddle_f:conc#5.itm(0)} {COMP_LOOP:twiddle_f:conc#5.itm(1)} {COMP_LOOP:twiddle_f:conc#5.itm(2)} {COMP_LOOP:twiddle_f:conc#5.itm(3)} {COMP_LOOP:twiddle_f:conc#5.itm(4)} {COMP_LOOP:twiddle_f:conc#5.itm(5)} {COMP_LOOP:twiddle_f:conc#5.itm(6)} {COMP_LOOP:twiddle_f:conc#5.itm(7)} {COMP_LOOP:twiddle_f:conc#5.itm(8)} {COMP_LOOP:twiddle_f:conc#5.itm(9)} {COMP_LOOP:twiddle_f:conc#5.itm(10)} {COMP_LOOP:twiddle_f:conc#5.itm(11)} {COMP_LOOP:twiddle_f:conc#5.itm(12)} {COMP_LOOP:twiddle_f:conc#5.itm(13)} {COMP_LOOP:twiddle_f:conc#5.itm(14)} {COMP_LOOP:twiddle_f:conc#5.itm(15)} {COMP_LOOP:twiddle_f:conc#5.itm(16)} {COMP_LOOP:twiddle_f:conc#5.itm(17)} {COMP_LOOP:twiddle_f:conc#5.itm(18)} {COMP_LOOP:twiddle_f:conc#5.itm(19)} {COMP_LOOP:twiddle_f:conc#5.itm(20)} {COMP_LOOP:twiddle_f:conc#5.itm(21)} {COMP_LOOP:twiddle_f:conc#5.itm(22)} {COMP_LOOP:twiddle_f:conc#5.itm(23)} {COMP_LOOP:twiddle_f:conc#5.itm(24)} {COMP_LOOP:twiddle_f:conc#5.itm(25)} {COMP_LOOP:twiddle_f:conc#5.itm(26)} {COMP_LOOP:twiddle_f:conc#5.itm(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-393 -attr oid 391 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm} 14 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-394 -attr oid 392 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-395 -attr oid 393 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-396 -attr oid 394 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-397 -attr oid 395 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-398 -attr oid 396 -attr vt d
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 14 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-399 -attr oid 397 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(12)} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(13)} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-400 -attr oid 398 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-401 -attr oid 399 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-402 -attr oid 400 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-403 -attr oid 401 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-404 -attr oid 402 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-405 -attr oid 403 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-406 -attr oid 404 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-407 -attr oid 405 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-408 -attr oid 406 -attr vt d
load net {twiddle:rsci.adra_d.core(0)} -attr vt d
load net {twiddle:rsci.adra_d.core(1)} -attr vt d
load net {twiddle:rsci.adra_d.core(2)} -attr vt d
load net {twiddle:rsci.adra_d.core(3)} -attr vt d
load net {twiddle:rsci.adra_d.core(4)} -attr vt d
load net {twiddle:rsci.adra_d.core(5)} -attr vt d
load net {twiddle:rsci.adra_d.core(6)} -attr vt d
load net {twiddle:rsci.adra_d.core(7)} -attr vt d
load net {twiddle:rsci.adra_d.core(8)} -attr vt d
load net {twiddle:rsci.adra_d.core(9)} -attr vt d
load net {twiddle:rsci.adra_d.core(10)} -attr vt d
load net {twiddle:rsci.adra_d.core(11)} -attr vt d
load net {twiddle:rsci.adra_d.core(12)} -attr vt d
load net {twiddle:rsci.adra_d.core(13)} -attr vt d
load net {twiddle:rsci.adra_d.core(14)} -attr vt d
load net {twiddle:rsci.adra_d.core(15)} -attr vt d
load net {twiddle:rsci.adra_d.core(16)} -attr vt d
load net {twiddle:rsci.adra_d.core(17)} -attr vt d
load net {twiddle:rsci.adra_d.core(18)} -attr vt d
load net {twiddle:rsci.adra_d.core(19)} -attr vt d
load net {twiddle:rsci.adra_d.core(20)} -attr vt d
load net {twiddle:rsci.adra_d.core(21)} -attr vt d
load net {twiddle:rsci.adra_d.core(22)} -attr vt d
load net {twiddle:rsci.adra_d.core(23)} -attr vt d
load net {twiddle:rsci.adra_d.core(24)} -attr vt d
load net {twiddle:rsci.adra_d.core(25)} -attr vt d
load net {twiddle:rsci.adra_d.core(26)} -attr vt d
load net {twiddle:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core} 28 {twiddle:rsci.adra_d.core(0)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-409 -attr oid 407 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core}
load net {twiddle:rsci.adra_d.core(0)} -port {twiddle:rsci.adra_d.core(0)} -attr vt d
load net {twiddle:rsci.adra_d.core(1)} -port {twiddle:rsci.adra_d.core(1)} -attr vt d
load net {twiddle:rsci.adra_d.core(2)} -port {twiddle:rsci.adra_d.core(2)} -attr vt d
load net {twiddle:rsci.adra_d.core(3)} -port {twiddle:rsci.adra_d.core(3)} -attr vt d
load net {twiddle:rsci.adra_d.core(4)} -port {twiddle:rsci.adra_d.core(4)} -attr vt d
load net {twiddle:rsci.adra_d.core(5)} -port {twiddle:rsci.adra_d.core(5)} -attr vt d
load net {twiddle:rsci.adra_d.core(6)} -port {twiddle:rsci.adra_d.core(6)} -attr vt d
load net {twiddle:rsci.adra_d.core(7)} -port {twiddle:rsci.adra_d.core(7)} -attr vt d
load net {twiddle:rsci.adra_d.core(8)} -port {twiddle:rsci.adra_d.core(8)} -attr vt d
load net {twiddle:rsci.adra_d.core(9)} -port {twiddle:rsci.adra_d.core(9)} -attr vt d
load net {twiddle:rsci.adra_d.core(10)} -port {twiddle:rsci.adra_d.core(10)} -attr vt d
load net {twiddle:rsci.adra_d.core(11)} -port {twiddle:rsci.adra_d.core(11)} -attr vt d
load net {twiddle:rsci.adra_d.core(12)} -port {twiddle:rsci.adra_d.core(12)} -attr vt d
load net {twiddle:rsci.adra_d.core(13)} -port {twiddle:rsci.adra_d.core(13)} -attr vt d
load net {twiddle:rsci.adra_d.core(14)} -port {twiddle:rsci.adra_d.core(14)} -attr vt d
load net {twiddle:rsci.adra_d.core(15)} -port {twiddle:rsci.adra_d.core(15)} -attr vt d
load net {twiddle:rsci.adra_d.core(16)} -port {twiddle:rsci.adra_d.core(16)} -attr vt d
load net {twiddle:rsci.adra_d.core(17)} -port {twiddle:rsci.adra_d.core(17)} -attr vt d
load net {twiddle:rsci.adra_d.core(18)} -port {twiddle:rsci.adra_d.core(18)} -attr vt d
load net {twiddle:rsci.adra_d.core(19)} -port {twiddle:rsci.adra_d.core(19)} -attr vt d
load net {twiddle:rsci.adra_d.core(20)} -port {twiddle:rsci.adra_d.core(20)} -attr vt d
load net {twiddle:rsci.adra_d.core(21)} -port {twiddle:rsci.adra_d.core(21)} -attr vt d
load net {twiddle:rsci.adra_d.core(22)} -port {twiddle:rsci.adra_d.core(22)} -attr vt d
load net {twiddle:rsci.adra_d.core(23)} -port {twiddle:rsci.adra_d.core(23)} -attr vt d
load net {twiddle:rsci.adra_d.core(24)} -port {twiddle:rsci.adra_d.core(24)} -attr vt d
load net {twiddle:rsci.adra_d.core(25)} -port {twiddle:rsci.adra_d.core(25)} -attr vt d
load net {twiddle:rsci.adra_d.core(26)} -port {twiddle:rsci.adra_d.core(26)} -attr vt d
load net {twiddle:rsci.adra_d.core(27)} -port {twiddle:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core} 28 {twiddle:rsci.adra_d.core(0)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-410 -attr oid 408 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core}
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 32 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-411 -attr oid 409 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(0)} -port {twiddle:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(1)} -port {twiddle:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(2)} -port {twiddle:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(3)} -port {twiddle:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(4)} -port {twiddle:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(5)} -port {twiddle:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(6)} -port {twiddle:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(7)} -port {twiddle:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(8)} -port {twiddle:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(9)} -port {twiddle:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(10)} -port {twiddle:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(11)} -port {twiddle:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(12)} -port {twiddle:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(13)} -port {twiddle:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(14)} -port {twiddle:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(15)} -port {twiddle:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(16)} -port {twiddle:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(17)} -port {twiddle:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(18)} -port {twiddle:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(19)} -port {twiddle:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(20)} -port {twiddle:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(21)} -port {twiddle:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(22)} -port {twiddle:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(23)} -port {twiddle:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(24)} -port {twiddle:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(25)} -port {twiddle:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(26)} -port {twiddle:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(27)} -port {twiddle:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(28)} -port {twiddle:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(29)} -port {twiddle:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(30)} -port {twiddle:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(31)} -port {twiddle:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-412 -attr oid 410 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-413 -attr oid 411 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-414 -attr oid 412 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-415 -attr oid 413 -attr vt d
load net {twiddle:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-416 -attr oid 414 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-417 -attr oid 415 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-418 -attr oid 416 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-419 -attr oid 417 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-420 -attr oid 418 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-421 -attr oid 419 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc.itm}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-422 -attr oid 420 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-423 -attr oid 421 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-424 -attr oid 422 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load net {twiddle:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-425 -attr oid 423 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-426 -attr oid 424 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-427 -attr oid 425 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-428 -attr oid 426 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load net {twiddle:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.adra_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.qa_d.mxwt:pconst(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-429 -attr oid 427 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-430 -attr oid 428 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-431 -attr oid 429 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-432 -attr oid 430 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-433 -attr oid 431 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-434 -attr oid 432 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {twiddle_h:rsci.biwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-435 -attr oid 433 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-436 -attr oid 434 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-437 -attr oid 435 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-438 -attr oid 436 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-439 -attr oid 437 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-440 -attr oid 438 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-441 -attr oid 439 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-442 -attr oid 440 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-443 -attr oid 441 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-444 -attr oid 442 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-445 -attr oid 443 -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-446 -attr oid 444 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-447 -attr oid 445 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-448 -attr oid 446 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-449 -attr oid 447 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-450 -attr oid 448 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-451 -attr oid 449 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-452 -attr oid 450 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {COMP_LOOP:twiddle_help:and#7.itm} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {GND} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-453 -attr oid 451 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-454 -attr oid 452 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-455 -attr oid 453 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-456 -attr oid 454 -attr vt d
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-457 -attr oid 455 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load inst "COMP_LOOP:twiddle_help:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-458 -attr oid 456 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_help:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load inst "COMP_LOOP:twiddle_help:and#2" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-459 -attr oid 457 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load inst "COMP_LOOP:twiddle_help:not#2" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-460 -attr oid 458 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_help:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_help:not#2.itm} -pin  "COMP_LOOP:twiddle_help:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2.itm}
load inst "COMP_LOOP:twiddle_help:and#7" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-461 -attr oid 459 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "COMP_LOOP:twiddle_help:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct)(0).itm}
load net {COMP_LOOP:twiddle_help:not#2.itm} -pin  "COMP_LOOP:twiddle_help:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2.itm}
load net {twiddle_h:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_help:and#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_help:and#7.itm} -pin  "COMP_LOOP:twiddle_help:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#7.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-462 -attr oid 460 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-463 -attr oid 461 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-464 -attr oid 462 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-465 -attr oid 463 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.adra_d.core(27:0) input 28 {twiddle_h:rsci.adra_d.core(27)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-466 -attr oid 464 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core}
load portBus twiddle_h:rsci.qa_d.mxwt(31:0) output 32 {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-467 -attr oid 465 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load port {twiddle_h:rsci.biwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-468 -attr oid 466 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-469 -attr oid 467 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.bfwt(31:0)} 32 {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-470 -attr oid 468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-471 -attr oid 469 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-472 -attr oid 470 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-473 -attr oid 471 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-474 -attr oid 472 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-475 -attr oid 473 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-476 -attr oid 474 -attr vt d
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 14 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-477 -attr oid 475 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(12)} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(13)} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-478 -attr oid 476 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-479 -attr oid 477 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.adra_d.core(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(23)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(24)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(25)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(26)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core} 28 {twiddle_h:rsci.adra_d.core(0)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-480 -attr oid 478 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core}
load net {twiddle_h:rsci.adra_d.core(0)} -port {twiddle_h:rsci.adra_d.core(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(1)} -port {twiddle_h:rsci.adra_d.core(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(2)} -port {twiddle_h:rsci.adra_d.core(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(3)} -port {twiddle_h:rsci.adra_d.core(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(4)} -port {twiddle_h:rsci.adra_d.core(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(5)} -port {twiddle_h:rsci.adra_d.core(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(6)} -port {twiddle_h:rsci.adra_d.core(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(7)} -port {twiddle_h:rsci.adra_d.core(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(8)} -port {twiddle_h:rsci.adra_d.core(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(9)} -port {twiddle_h:rsci.adra_d.core(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(10)} -port {twiddle_h:rsci.adra_d.core(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(11)} -port {twiddle_h:rsci.adra_d.core(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(12)} -port {twiddle_h:rsci.adra_d.core(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(13)} -port {twiddle_h:rsci.adra_d.core(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(14)} -port {twiddle_h:rsci.adra_d.core(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(15)} -port {twiddle_h:rsci.adra_d.core(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(16)} -port {twiddle_h:rsci.adra_d.core(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(17)} -port {twiddle_h:rsci.adra_d.core(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(18)} -port {twiddle_h:rsci.adra_d.core(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(19)} -port {twiddle_h:rsci.adra_d.core(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(20)} -port {twiddle_h:rsci.adra_d.core(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(21)} -port {twiddle_h:rsci.adra_d.core(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(22)} -port {twiddle_h:rsci.adra_d.core(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(23)} -port {twiddle_h:rsci.adra_d.core(23)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(24)} -port {twiddle_h:rsci.adra_d.core(24)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(25)} -port {twiddle_h:rsci.adra_d.core(25)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(26)} -port {twiddle_h:rsci.adra_d.core(26)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(27)} -port {twiddle_h:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core} 28 {twiddle_h:rsci.adra_d.core(0)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-481 -attr oid 479 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 32 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-482 -attr oid 480 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -port {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -port {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -port {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -port {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -port {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -port {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -port {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -port {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -port {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -port {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -port {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -port {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -port {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -port {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -port {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -port {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -port {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -port {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -port {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -port {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -port {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -port {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -port {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -port {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -port {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -port {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -port {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -port {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -port {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -port {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -port {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -port {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-483 -attr oid 481 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-484 -attr oid 482 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-485 -attr oid 483 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-486 -attr oid 484 -attr vt d
load inst "COMP_LOOP:twiddle_help:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-487 -attr oid 485 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load inst "COMP_LOOP:twiddle_help:nor" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-488 -attr oid 486 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "COMP_LOOP:twiddle_help:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load inst "reg(twiddle_h:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-489 -attr oid 487 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "reg(twiddle_h:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-490 -attr oid 488 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt} -pin  "reg(twiddle_h:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load inst "reg(twiddle_h:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-491 -attr oid 489 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qa_d(0)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(1)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(2)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(3)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(4)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(5)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(6)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(7)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(8)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(9)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(10)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(11)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(12)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(13)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(14)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(15)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(16)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(17)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(18)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(19)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(20)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(21)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(22)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(23)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(24)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(25)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(26)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(27)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(28)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(29)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(30)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(31)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-492 -attr oid 490 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load inst "COMP_LOOP:twiddle_help:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-493 -attr oid 491 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.qa_d(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-494 -attr oid 492 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-495 -attr oid 493 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-496 -attr oid 494 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-497 -attr oid 495 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-498 -attr oid 496 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-499 -attr oid 497 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-500 -attr oid 498 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-501 -attr oid 499 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load portBus twiddle_h:rsci.adra_d.core(27:0) input 28 {twiddle_h:rsci.adra_d.core(27)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-502 -attr oid 500 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core}
load portBus twiddle_h:rsci.qa_d.mxwt(31:0) output 32 {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-503 -attr oid 501 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-504 -attr oid 502 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-505 -attr oid 503 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-506 -attr oid 504 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {twiddle_h:rsci.biwt} output \
     port {twiddle_h:rsci.bdwt} output \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {twiddle_h:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.adra_d.core(27:0) input 28 {twiddle_h:rsci.adra_d.core(27)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(0)} \
     portBus twiddle_h:rsci.qa_d.mxwt(31:0) output 32 {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} \
     port {twiddle_h:rsci.biwt} input \
     port {twiddle_h:rsci.bdwt} input \

load net {twiddle_h:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-507 -attr oid 505 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-508 -attr oid 506 -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-509 -attr oid 507 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt:pconst} 32 {twiddle_h:rsci.qa_d.mxwt:pconst(0)} {twiddle_h:rsci.qa_d.mxwt:pconst(1)} {twiddle_h:rsci.qa_d.mxwt:pconst(2)} {twiddle_h:rsci.qa_d.mxwt:pconst(3)} {twiddle_h:rsci.qa_d.mxwt:pconst(4)} {twiddle_h:rsci.qa_d.mxwt:pconst(5)} {twiddle_h:rsci.qa_d.mxwt:pconst(6)} {twiddle_h:rsci.qa_d.mxwt:pconst(7)} {twiddle_h:rsci.qa_d.mxwt:pconst(8)} {twiddle_h:rsci.qa_d.mxwt:pconst(9)} {twiddle_h:rsci.qa_d.mxwt:pconst(10)} {twiddle_h:rsci.qa_d.mxwt:pconst(11)} {twiddle_h:rsci.qa_d.mxwt:pconst(12)} {twiddle_h:rsci.qa_d.mxwt:pconst(13)} {twiddle_h:rsci.qa_d.mxwt:pconst(14)} {twiddle_h:rsci.qa_d.mxwt:pconst(15)} {twiddle_h:rsci.qa_d.mxwt:pconst(16)} {twiddle_h:rsci.qa_d.mxwt:pconst(17)} {twiddle_h:rsci.qa_d.mxwt:pconst(18)} {twiddle_h:rsci.qa_d.mxwt:pconst(19)} {twiddle_h:rsci.qa_d.mxwt:pconst(20)} {twiddle_h:rsci.qa_d.mxwt:pconst(21)} {twiddle_h:rsci.qa_d.mxwt:pconst(22)} {twiddle_h:rsci.qa_d.mxwt:pconst(23)} {twiddle_h:rsci.qa_d.mxwt:pconst(24)} {twiddle_h:rsci.qa_d.mxwt:pconst(25)} {twiddle_h:rsci.qa_d.mxwt:pconst(26)} {twiddle_h:rsci.qa_d.mxwt:pconst(27)} {twiddle_h:rsci.qa_d.mxwt:pconst(28)} {twiddle_h:rsci.qa_d.mxwt:pconst(29)} {twiddle_h:rsci.qa_d.mxwt:pconst(30)} {twiddle_h:rsci.qa_d.mxwt:pconst(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-510 -attr oid 508 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.reg} 14 {twiddle_h:rsci.adra_d.reg(0)} {twiddle_h:rsci.adra_d.reg(1)} {twiddle_h:rsci.adra_d.reg(2)} {twiddle_h:rsci.adra_d.reg(3)} {twiddle_h:rsci.adra_d.reg(4)} {twiddle_h:rsci.adra_d.reg(5)} {twiddle_h:rsci.adra_d.reg(6)} {twiddle_h:rsci.adra_d.reg(7)} {twiddle_h:rsci.adra_d.reg(8)} {twiddle_h:rsci.adra_d.reg(9)} {twiddle_h:rsci.adra_d.reg(10)} {twiddle_h:rsci.adra_d.reg(11)} {twiddle_h:rsci.adra_d.reg(12)} {twiddle_h:rsci.adra_d.reg(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-511 -attr oid 509 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {COMP_LOOP:twiddle_help:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc.itm} 2 {COMP_LOOP:twiddle_help:conc.itm(0)} {COMP_LOOP:twiddle_help:conc.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-512 -attr oid 510 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc.itm}
load net {COMP_LOOP:twiddle_help:conc#5.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#5.itm} 28 {COMP_LOOP:twiddle_help:conc#5.itm(0)} {COMP_LOOP:twiddle_help:conc#5.itm(1)} {COMP_LOOP:twiddle_help:conc#5.itm(2)} {COMP_LOOP:twiddle_help:conc#5.itm(3)} {COMP_LOOP:twiddle_help:conc#5.itm(4)} {COMP_LOOP:twiddle_help:conc#5.itm(5)} {COMP_LOOP:twiddle_help:conc#5.itm(6)} {COMP_LOOP:twiddle_help:conc#5.itm(7)} {COMP_LOOP:twiddle_help:conc#5.itm(8)} {COMP_LOOP:twiddle_help:conc#5.itm(9)} {COMP_LOOP:twiddle_help:conc#5.itm(10)} {COMP_LOOP:twiddle_help:conc#5.itm(11)} {COMP_LOOP:twiddle_help:conc#5.itm(12)} {COMP_LOOP:twiddle_help:conc#5.itm(13)} {COMP_LOOP:twiddle_help:conc#5.itm(14)} {COMP_LOOP:twiddle_help:conc#5.itm(15)} {COMP_LOOP:twiddle_help:conc#5.itm(16)} {COMP_LOOP:twiddle_help:conc#5.itm(17)} {COMP_LOOP:twiddle_help:conc#5.itm(18)} {COMP_LOOP:twiddle_help:conc#5.itm(19)} {COMP_LOOP:twiddle_help:conc#5.itm(20)} {COMP_LOOP:twiddle_help:conc#5.itm(21)} {COMP_LOOP:twiddle_help:conc#5.itm(22)} {COMP_LOOP:twiddle_help:conc#5.itm(23)} {COMP_LOOP:twiddle_help:conc#5.itm(24)} {COMP_LOOP:twiddle_help:conc#5.itm(25)} {COMP_LOOP:twiddle_help:conc#5.itm(26)} {COMP_LOOP:twiddle_help:conc#5.itm(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-513 -attr oid 511 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm} 14 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-514 -attr oid 512 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-515 -attr oid 513 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-516 -attr oid 514 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-517 -attr oid 515 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-518 -attr oid 516 -attr vt d
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 14 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-519 -attr oid 517 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(12)} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(13)} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-520 -attr oid 518 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-521 -attr oid 519 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-522 -attr oid 520 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-523 -attr oid 521 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-524 -attr oid 522 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-525 -attr oid 523 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-526 -attr oid 524 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-527 -attr oid 525 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-528 -attr oid 526 -attr vt d
load net {twiddle_h:rsci.adra_d.core(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(23)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(24)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(25)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(26)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core} 28 {twiddle_h:rsci.adra_d.core(0)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-529 -attr oid 527 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core}
load net {twiddle_h:rsci.adra_d.core(0)} -port {twiddle_h:rsci.adra_d.core(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(1)} -port {twiddle_h:rsci.adra_d.core(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(2)} -port {twiddle_h:rsci.adra_d.core(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(3)} -port {twiddle_h:rsci.adra_d.core(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(4)} -port {twiddle_h:rsci.adra_d.core(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(5)} -port {twiddle_h:rsci.adra_d.core(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(6)} -port {twiddle_h:rsci.adra_d.core(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(7)} -port {twiddle_h:rsci.adra_d.core(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(8)} -port {twiddle_h:rsci.adra_d.core(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(9)} -port {twiddle_h:rsci.adra_d.core(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(10)} -port {twiddle_h:rsci.adra_d.core(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(11)} -port {twiddle_h:rsci.adra_d.core(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(12)} -port {twiddle_h:rsci.adra_d.core(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(13)} -port {twiddle_h:rsci.adra_d.core(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(14)} -port {twiddle_h:rsci.adra_d.core(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(15)} -port {twiddle_h:rsci.adra_d.core(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(16)} -port {twiddle_h:rsci.adra_d.core(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(17)} -port {twiddle_h:rsci.adra_d.core(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(18)} -port {twiddle_h:rsci.adra_d.core(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(19)} -port {twiddle_h:rsci.adra_d.core(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(20)} -port {twiddle_h:rsci.adra_d.core(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(21)} -port {twiddle_h:rsci.adra_d.core(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(22)} -port {twiddle_h:rsci.adra_d.core(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(23)} -port {twiddle_h:rsci.adra_d.core(23)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(24)} -port {twiddle_h:rsci.adra_d.core(24)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(25)} -port {twiddle_h:rsci.adra_d.core(25)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(26)} -port {twiddle_h:rsci.adra_d.core(26)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(27)} -port {twiddle_h:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core} 28 {twiddle_h:rsci.adra_d.core(0)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-530 -attr oid 528 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 32 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-531 -attr oid 529 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(0)} -port {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(1)} -port {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(2)} -port {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(3)} -port {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(4)} -port {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(5)} -port {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(6)} -port {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(7)} -port {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(8)} -port {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(9)} -port {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(10)} -port {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(11)} -port {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(12)} -port {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(13)} -port {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(14)} -port {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(15)} -port {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(16)} -port {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(17)} -port {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(18)} -port {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(19)} -port {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(20)} -port {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(21)} -port {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(22)} -port {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(23)} -port {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(24)} -port {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(25)} -port {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(26)} -port {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(27)} -port {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(28)} -port {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(29)} -port {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(30)} -port {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(31)} -port {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-532 -attr oid 530 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-533 -attr oid 531 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-534 -attr oid 532 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-535 -attr oid 533 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-536 -attr oid 534 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-537 -attr oid 535 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-538 -attr oid 536 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-539 -attr oid 537 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-540 -attr oid 538 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load net {twiddle_h:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-541 -attr oid 539 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc.itm}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-542 -attr oid 540 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-543 -attr oid 541 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-544 -attr oid 542 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load net {twiddle_h:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-545 -attr oid 543 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-546 -attr oid 544 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-547 -attr oid 545 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-548 -attr oid 546 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load net {twiddle_h:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.adra_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-549 -attr oid 547 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-550 -attr oid 548 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-551 -attr oid 549 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-552 -attr oid 550 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-553 -attr oid 551 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-554 -attr oid 552 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-555 -attr oid 553 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-556 -attr oid 554 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-557 -attr oid 555 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-558 -attr oid 556 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-559 -attr oid 557 -attr vt d
load net {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-560 -attr oid 558 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-561 -attr oid 559 -attr vt d
load net {complete:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-562 -attr oid 560 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-563 -attr oid 561 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-564 -attr oid 562 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-565 -attr oid 563 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-566 -attr oid 564 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-567 -attr oid 565 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-568 -attr oid 566 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-569 -attr oid 567 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-570 -attr oid 568 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-571 -attr oid 569 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-572 -attr oid 570 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-573 -attr oid 571 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-574 -attr oid 572 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-575 -attr oid 573 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-576 -attr oid 574 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-577 -attr oid 575 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-578 -attr oid 576 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-579 -attr oid 577 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-580 -attr oid 578 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-581 -attr oid 579 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-582 -attr oid 580 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-583 -attr oid 581 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-584 -attr oid 582 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-585 -attr oid 583 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-586 -attr oid 584 -attr vt d
load net {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-587 -attr oid 585 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-588 -attr oid 586 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-589 -attr oid 587 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-590 -attr oid 588 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-591 -attr oid 589 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-592 -attr oid 590 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-593 -attr oid 591 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-594 -attr oid 592 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-595 -attr oid 593 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-596 -attr oid 594 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-597 -attr oid 595 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-598 -attr oid 596 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-599 -attr oid 597 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-600 -attr oid 598 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-601 -attr oid 599 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-602 -attr oid 600 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" \
 -symlib {5d1faecc-a74a-4fee-9d26-5939dec11f32-35 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-603 -attr oid 601 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-604 -attr oid 602 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-605 -attr oid 603 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-606 -attr oid 604 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-607 -attr oid 605 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-608 -attr oid 606 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-609 -attr oid 607 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-610 -attr oid 608 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-611 -attr oid 609 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-612 -attr oid 610 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-613 -attr oid 611 -attr vt d
load net {complete:rsci.irdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-614 -attr oid 612 -attr vt d
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-615 -attr oid 613 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-616 -attr oid 614 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-617 -attr oid 615 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-618 -attr oid 616 -attr vt d
load net {complete:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-619 -attr oid 617 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-620 -attr oid 618 -attr vt d
load net {complete:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-621 -attr oid 619 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-622 -attr oid 620 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-623 -attr oid 621 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-624 -attr oid 622 -attr vt d
load net {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-625 -attr oid 623 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-626 -attr oid 624 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-627 -attr oid 625 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-628 -attr oid 626 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-629 -attr oid 627 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-630 -attr oid 628 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-631 -attr oid 629 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-632 -attr oid 630 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-633 -attr oid 631 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-634 -attr oid 632 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-635 -attr oid 633 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-636 -attr oid 634 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-637 -attr oid 635 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-638 -attr oid 636 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-639 -attr oid 637 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-640 -attr oid 638 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-641 -attr oid 639 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-642 -attr oid 640 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-643 -attr oid 641 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-644 -attr oid 642 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-645 -attr oid 643 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(18)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-646 -attr oid 644 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-647 -attr oid 645 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-648 -attr oid 646 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-649 -attr oid 647 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-650 -attr oid 648 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-651 -attr oid 649 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-652 -attr oid 650 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-653 -attr oid 651 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-654 -attr oid 652 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-655 -attr oid 653 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-656 -attr oid 654 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-657 -attr oid 655 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-658 -attr oid 656 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-659 -attr oid 657 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-660 -attr oid 658 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" \
 -symlib {5d1faecc-a74a-4fee-9d26-5939dec11f32-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-662 -attr oid 659 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-663 -attr oid 660 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-664 -attr oid 661 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-665 -attr oid 662 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-666 -attr oid 663 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-667 -attr oid 664 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-668 -attr oid 665 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-669 -attr oid 666 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-670 -attr oid 667 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-671 -attr oid 668 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-672 -attr oid 669 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-673 -attr oid 670 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-674 -attr oid 671 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-675 -attr oid 672 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-676 -attr oid 673 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-677 -attr oid 674 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-678 -attr oid 675 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-679 -attr oid 676 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-680 -attr oid 677 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-681 -attr oid 678 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-682 -attr oid 679 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-683 -attr oid 680 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-684 -attr oid 681 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-685 -attr oid 682 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-686 -attr oid 683 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-687 -attr oid 684 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-688 -attr oid 685 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-689 -attr oid 686 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" \
 -symlib {5d1faecc-a74a-4fee-9d26-5939dec11f32-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-690 -attr oid 687 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-691 -attr oid 688 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-692 -attr oid 689 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-693 -attr oid 690 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-694 -attr oid 691 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-695 -attr oid 692 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-696 -attr oid 693 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-697 -attr oid 694 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-698 -attr oid 695 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-699 -attr oid 696 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-700 -attr oid 697 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-701 -attr oid 698 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-702 -attr oid 699 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-703 -attr oid 700 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-704 -attr oid 701 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-705 -attr oid 702 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-706 -attr oid 703 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-707 -attr oid 704 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-708 -attr oid 705 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-709 -attr oid 706 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-710 -attr oid 707 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-711 -attr oid 708 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-712 -attr oid 709 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-713 -attr oid 710 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-714 -attr oid 711 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-715 -attr oid 712 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-716 -attr oid 713 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-717 -attr oid 714 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" \
 -symlib {5d1faecc-a74a-4fee-9d26-5939dec11f32-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-718 -attr oid 715 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-719 -attr oid 716 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-720 -attr oid 717 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-721 -attr oid 718 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-722 -attr oid 719 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-723 -attr oid 720 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-724 -attr oid 721 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-725 -attr oid 722 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-726 -attr oid 723 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-727 -attr oid 724 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-728 -attr oid 725 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-729 -attr oid 726 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-730 -attr oid 727 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-731 -attr oid 728 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-732 -attr oid 729 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-733 -attr oid 730 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-734 -attr oid 731 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-735 -attr oid 732 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-736 -attr oid 733 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-737 -attr oid 734 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-738 -attr oid 735 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-739 -attr oid 736 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-740 -attr oid 737 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-741 -attr oid 738 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-742 -attr oid 739 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-743 -attr oid 740 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-744 -attr oid 741 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-745 -attr oid 742 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {5d1faecc-a74a-4fee-9d26-5939dec11f32-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-746 -attr oid 743 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-747 -attr oid 744 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-748 -attr oid 745 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-749 -attr oid 746 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-750 -attr oid 747 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-751 -attr oid 748 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-752 -attr oid 749 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-753 -attr oid 750 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-754 -attr oid 751 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-755 -attr oid 752 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-756 -attr oid 753 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-757 -attr oid 754 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-758 -attr oid 755 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-759 -attr oid 756 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-760 -attr oid 757 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-761 -attr oid 758 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-762 -attr oid 759 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-763 -attr oid 760 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-764 -attr oid 761 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load port {twiddle_h:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-765 -attr oid 762 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-766 -attr oid 763 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-767 -attr oid 764 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-768 -attr oid 765 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-769 -attr oid 766 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-770 -attr oid 767 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -port {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-771 -attr oid 768 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-772 -attr oid 769 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle_h:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle_h:not.itm} -pin  "twiddle_h:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load inst "twiddle_h:and#3" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-773 -attr oid 770 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "twiddle_h:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:not.itm} -pin  "twiddle_h:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" \
 -symlib {5d1faecc-a74a-4fee-9d26-5939dec11f32-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-774 -attr oid 771 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-775 -attr oid 772 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-776 -attr oid 773 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \
     port {twiddle_h:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-777 -attr oid 774 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-778 -attr oid 775 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-779 -attr oid 776 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-780 -attr oid 777 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-781 -attr oid 778 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-782 -attr oid 779 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-783 -attr oid 780 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-784 -attr oid 781 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-785 -attr oid 782 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-786 -attr oid 783 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-787 -attr oid 784 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-788 -attr oid 785 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:rsc.triosy:obj" {ld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-789 -attr oid 786 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load net {twiddle_h:rsc.triosy.lz} -pin  "twiddle_h:rsc.triosy:obj" {lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-790 -attr oid 787 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-791 -attr oid 788 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-792 -attr oid 789 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load port {core.wten} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-793 -attr oid 790 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-794 -attr oid 791 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load port {core.wten.pff} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-795 -attr oid 792 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-796 -attr oid 793 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-797 -attr oid 794 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-798 -attr oid 795 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-799 -attr oid 796 -attr vt d
load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-800 -attr oid 797 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-801 -attr oid 798 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load net {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-802 -attr oid 799 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-803 -attr oid 800 -attr vt d
load net {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-804 -attr oid 801 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-805 -attr oid 802 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-806 -attr oid 803 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-807 -attr oid 804 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not#1.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-808 -attr oid 805 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.reg}
load inst "not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-809 -attr oid 806 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {core.wten.pff} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-810 -attr oid 807 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-811 -attr oid 808 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/rst}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-812 -attr oid 809 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/complete:rsci.wen_comp}
load portBus fsm_output(7:0) output 8 {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-813 -attr oid 810 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/main.C#0_tr0}
load port {COMP_LOOP-1:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-1:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#2_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#2_tr0}
load port {COMP_LOOP-2:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-2:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#3_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#3_tr0}
load port {COMP_LOOP-3:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-3:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#4_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#4_tr0}
load port {COMP_LOOP-4:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-4:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#5_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#5_tr0}
load port {COMP_LOOP-5:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-5:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#6_tr0}
load port {COMP_LOOP-6:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-6:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#7_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#7_tr0}
load port {COMP_LOOP-7:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-7:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#8_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#8_tr0}
load port {COMP_LOOP-8:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-8:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#9_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#9_tr0}
load port {COMP_LOOP-9:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-9:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#10_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#10_tr0}
load port {COMP_LOOP-10:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-10:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#11_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#11_tr0}
load port {COMP_LOOP-11:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-11:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#12_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#12_tr0}
load port {COMP_LOOP-12:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-12:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#13_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#13_tr0}
load port {COMP_LOOP-13:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-13:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#14_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#14_tr0}
load port {COMP_LOOP-14:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-14:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#15_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#15_tr0}
load port {COMP_LOOP-15:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-15:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#16_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#16_tr0}
load port {COMP_LOOP-16:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-16:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#17_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#17_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-814 -attr oid 811 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-815 -attr oid 812
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-816 -attr oid 813 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-817 -attr oid 814
load net {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-818 -attr oid 815 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-819 -attr oid 816
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load netBundle {fsm_output} 8 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-820 -attr oid 817 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-1:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#2_tr0} -attr vt d
load net {COMP_LOOP.C#2_tr0} -port {COMP_LOOP.C#2_tr0}
load net {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-2:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#3_tr0} -attr vt d
load net {COMP_LOOP.C#3_tr0} -port {COMP_LOOP.C#3_tr0}
load net {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-3:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#4_tr0} -attr vt d
load net {COMP_LOOP.C#4_tr0} -port {COMP_LOOP.C#4_tr0}
load net {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-4:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#5_tr0} -attr vt d
load net {COMP_LOOP.C#5_tr0} -port {COMP_LOOP.C#5_tr0}
load net {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-5:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP.C#6_tr0} -port {COMP_LOOP.C#6_tr0}
load net {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-6:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#7_tr0} -attr vt d
load net {COMP_LOOP.C#7_tr0} -port {COMP_LOOP.C#7_tr0}
load net {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-7:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#8_tr0} -attr vt d
load net {COMP_LOOP.C#8_tr0} -port {COMP_LOOP.C#8_tr0}
load net {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-8:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#9_tr0} -attr vt d
load net {COMP_LOOP.C#9_tr0} -port {COMP_LOOP.C#9_tr0}
load net {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-9:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#10_tr0} -attr vt d
load net {COMP_LOOP.C#10_tr0} -port {COMP_LOOP.C#10_tr0}
load net {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-10:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#11_tr0} -attr vt d
load net {COMP_LOOP.C#11_tr0} -port {COMP_LOOP.C#11_tr0}
load net {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-11:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#12_tr0} -attr vt d
load net {COMP_LOOP.C#12_tr0} -port {COMP_LOOP.C#12_tr0}
load net {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-12:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#13_tr0} -attr vt d
load net {COMP_LOOP.C#13_tr0} -port {COMP_LOOP.C#13_tr0}
load net {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-13:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#14_tr0} -attr vt d
load net {COMP_LOOP.C#14_tr0} -port {COMP_LOOP.C#14_tr0}
load net {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-14:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#15_tr0} -attr vt d
load net {COMP_LOOP.C#15_tr0} -port {COMP_LOOP.C#15_tr0}
load net {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-15:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#16_tr0} -attr vt d
load net {COMP_LOOP.C#16_tr0} -port {COMP_LOOP.C#16_tr0}
load net {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-16:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#17_tr0} -attr vt d
load net {COMP_LOOP.C#17_tr0} -port {COMP_LOOP.C#17_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core" "orig" \
 -symlib {5d1faecc-a74a-4fee-9d26-5939dec11f32-35 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-821 -attr oid 818 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-822 -attr oid 819 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-823 -attr oid 820 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-824 -attr oid 821 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-825 -attr oid 822 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-826 -attr oid 823 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-827 -attr oid 824 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-828 -attr oid 825 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-829 -attr oid 826 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-830 -attr oid 827 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-831 -attr oid 828 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-832 -attr oid 829 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load portBus vec:rsci.adra_d(27:0) output 28 {vec:rsci.adra_d(27)} {vec:rsci.adra_d(26)} {vec:rsci.adra_d(25)} {vec:rsci.adra_d(24)} {vec:rsci.adra_d(23)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-833 -attr oid 830 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-834 -attr oid 831 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-835 -attr oid 832 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-836 -attr oid 833 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-837 -attr oid 834 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-838 -attr oid 835 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-839 -attr oid 836 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-840 -attr oid 837 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-841 -attr oid 838 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-842 -attr oid 839 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-843 -attr oid 840 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-844 -attr oid 841 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "cluster.mult_a1e233277d0d5c0cfe721a9995382bef70e4()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus x_rsc_dat(31:0) input 32 {x_rsc_dat(31)} {x_rsc_dat(30)} {x_rsc_dat(29)} {x_rsc_dat(28)} {x_rsc_dat(27)} {x_rsc_dat(26)} {x_rsc_dat(25)} {x_rsc_dat(24)} {x_rsc_dat(23)} {x_rsc_dat(22)} {x_rsc_dat(21)} {x_rsc_dat(20)} {x_rsc_dat(19)} {x_rsc_dat(18)} {x_rsc_dat(17)} {x_rsc_dat(16)} {x_rsc_dat(15)} {x_rsc_dat(14)} {x_rsc_dat(13)} {x_rsc_dat(12)} {x_rsc_dat(11)} {x_rsc_dat(10)} {x_rsc_dat(9)} {x_rsc_dat(8)} {x_rsc_dat(7)} {x_rsc_dat(6)} {x_rsc_dat(5)} {x_rsc_dat(4)} {x_rsc_dat(3)} {x_rsc_dat(2)} {x_rsc_dat(1)} {x_rsc_dat(0)} \
     portBus y_rsc_dat(31:0) input 32 {y_rsc_dat(31)} {y_rsc_dat(30)} {y_rsc_dat(29)} {y_rsc_dat(28)} {y_rsc_dat(27)} {y_rsc_dat(26)} {y_rsc_dat(25)} {y_rsc_dat(24)} {y_rsc_dat(23)} {y_rsc_dat(22)} {y_rsc_dat(21)} {y_rsc_dat(20)} {y_rsc_dat(19)} {y_rsc_dat(18)} {y_rsc_dat(17)} {y_rsc_dat(16)} {y_rsc_dat(15)} {y_rsc_dat(14)} {y_rsc_dat(13)} {y_rsc_dat(12)} {y_rsc_dat(11)} {y_rsc_dat(10)} {y_rsc_dat(9)} {y_rsc_dat(8)} {y_rsc_dat(7)} {y_rsc_dat(6)} {y_rsc_dat(5)} {y_rsc_dat(4)} {y_rsc_dat(3)} {y_rsc_dat(2)} {y_rsc_dat(1)} {y_rsc_dat(0)} \
     portBus y_rsc_dat_1(31:0) input 32 {y_rsc_dat_1(31)} {y_rsc_dat_1(30)} {y_rsc_dat_1(29)} {y_rsc_dat_1(28)} {y_rsc_dat_1(27)} {y_rsc_dat_1(26)} {y_rsc_dat_1(25)} {y_rsc_dat_1(24)} {y_rsc_dat_1(23)} {y_rsc_dat_1(22)} {y_rsc_dat_1(21)} {y_rsc_dat_1(20)} {y_rsc_dat_1(19)} {y_rsc_dat_1(18)} {y_rsc_dat_1(17)} {y_rsc_dat_1(16)} {y_rsc_dat_1(15)} {y_rsc_dat_1(14)} {y_rsc_dat_1(13)} {y_rsc_dat_1(12)} {y_rsc_dat_1(11)} {y_rsc_dat_1(10)} {y_rsc_dat_1(9)} {y_rsc_dat_1(8)} {y_rsc_dat_1(7)} {y_rsc_dat_1(6)} {y_rsc_dat_1(5)} {y_rsc_dat_1(4)} {y_rsc_dat_1(3)} {y_rsc_dat_1(2)} {y_rsc_dat_1(1)} {y_rsc_dat_1(0)} \
     portBus p_rsc_dat(31:0) input 32 {p_rsc_dat(31)} {p_rsc_dat(30)} {p_rsc_dat(29)} {p_rsc_dat(28)} {p_rsc_dat(27)} {p_rsc_dat(26)} {p_rsc_dat(25)} {p_rsc_dat(24)} {p_rsc_dat(23)} {p_rsc_dat(22)} {p_rsc_dat(21)} {p_rsc_dat(20)} {p_rsc_dat(19)} {p_rsc_dat(18)} {p_rsc_dat(17)} {p_rsc_dat(16)} {p_rsc_dat(15)} {p_rsc_dat(14)} {p_rsc_dat(13)} {p_rsc_dat(12)} {p_rsc_dat(11)} {p_rsc_dat(10)} {p_rsc_dat(9)} {p_rsc_dat(8)} {p_rsc_dat(7)} {p_rsc_dat(6)} {p_rsc_dat(5)} {p_rsc_dat(4)} {p_rsc_dat(3)} {p_rsc_dat(2)} {p_rsc_dat(1)} {p_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_sub_221cc38820a0941d4772a0cf032267436375()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,14)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(12:0) output 13 {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,15)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(14:0) output 15 {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,13,0,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(12:0) input 13 {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(12:0) input 13 {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(12:0) output 13 {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,1,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(3:0) input 4 {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(0:0) input 1 {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(3:0) output 4 {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(15,0,14,0,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(14:0) input 15 {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(13:0) input 14 {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(14:0) output 15 {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(13:0) input 14 {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(13:0) input 14 {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(14,0,14,0,14)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(13:0) input 14 {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(13:0) input 14 {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {ensig.cgo_iro} input \
     port {ensig.cgo_iro#1} input \
     port {core.wen} input \
     port {ensig.cgo} input \
     port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} output \
     port {ensig.cgo#1} input \
     port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     portBus twiddle:rsci.adra_d.core(27:0) input 28 {twiddle:rsci.adra_d.core(27)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(0)} \
     portBus twiddle:rsci.qa_d.mxwt(31:0) output 32 {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {twiddle:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     portBus twiddle_h:rsci.adra_d.core(27:0) input 28 {twiddle_h:rsci.adra_d.core(27)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(0)} \
     portBus twiddle_h:rsci.qa_d.mxwt(31:0) output 32 {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {twiddle_h:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle_h:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wten} output \
     port {complete:rsci.wen_comp} input \
     port {core.wten.pff} output \

load symbol "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.wen_comp} input \
     portBus fsm_output(7:0) output 8 {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {COMP_LOOP-1:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#2_tr0} input \
     port {COMP_LOOP-2:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#3_tr0} input \
     port {COMP_LOOP-3:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#4_tr0} input \
     port {COMP_LOOP-4:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#5_tr0} input \
     port {COMP_LOOP-5:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#6_tr0} input \
     port {COMP_LOOP-6:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#7_tr0} input \
     port {COMP_LOOP-7:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#8_tr0} input \
     port {COMP_LOOP-8:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#9_tr0} input \
     port {COMP_LOOP-9:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#10_tr0} input \
     port {COMP_LOOP-10:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#11_tr0} input \
     port {COMP_LOOP-11:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#12_tr0} input \
     port {COMP_LOOP-12:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#13_tr0} input \
     port {COMP_LOOP-13:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#14_tr0} input \
     port {COMP_LOOP-14:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#15_tr0} input \
     port {COMP_LOOP-15:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#16_tr0} input \
     port {COMP_LOOP-16:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#17_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "nor(7,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(8,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(4,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mul(10,-1,10,-1,10)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(5,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(9:0) input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(9:0) input 10 {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(9:0) input 10 {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(6,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "xor(2,1)" "INTERFACE" XOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(5,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(6,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(15,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(14:0) input 15 {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(14:0) output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,14)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,14)" "INTERFACE" AND boxcolor 0 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(10,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(14,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(13:0) input 14 {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(15,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(14:0) input 15 {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(14:0) input 15 {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(14:0) output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(8,14)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(13:0) input 14 {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(13:0) input 14 {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(13:0) input 14 {A4(13)} {A4(12)} {A4(11)} {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(13:0) input 14 {A5(13)} {A5(12)} {A5(11)} {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(13:0) input 14 {A6(13)} {A6(12)} {A6(11)} {A6(10)} {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(13:0) input 14 {A7(13)} {A7(12)} {A7(11)} {A7(10)} {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(16,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,12)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(5,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(2,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "reg(13,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(12:0) input 13 {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(12,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(11:0) input 12 {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,11)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(11,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(7,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(6,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(10:0) input 11 {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(10:0) input 11 {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(10:0) input 11 {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(10:0) input 11 {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(6,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(5,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(16,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(9:0) input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(9:0) input 10 {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(9:0) input 10 {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(9:0) input 10 {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(9:0) input 10 {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(9:0) input 10 {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(9:0) input 10 {A8(9)} {A8(8)} {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(9:0) input 10 {A9(9)} {A9(8)} {A9(7)} {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(9:0) input 10 {A10(9)} {A10(8)} {A10(7)} {A10(6)} {A10(5)} {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(9:0) input 10 {A11(9)} {A11(8)} {A11(7)} {A11(6)} {A11(5)} {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(9:0) input 10 {A12(9)} {A12(8)} {A12(7)} {A12(6)} {A12(5)} {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(9:0) input 10 {A13(9)} {A13(8)} {A13(7)} {A13(6)} {A13(5)} {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(9:0) input 10 {A14(9)} {A14(8)} {A14(7)} {A14(6)} {A14(5)} {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(9:0) input 10 {A15(9)} {A15(8)} {A15(7)} {A15(6)} {A15(5)} {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(14,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(13,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(12,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(11,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(6,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(5,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(12)" "INTERFACE" INV boxcolor 0 \
     portBus A(11:0) input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(11)" "INTERFACE" INV boxcolor 0 \
     portBus A(10:0) input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(6,12)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(11:0) input 12 {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(11:0) input 12 {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(11:0) input 12 {A4(11)} {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(11:0) input 12 {A5(11)} {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,8)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(7:0) input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(7:0) input 8 {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(12,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(14)" "INTERFACE" INV boxcolor 0 \
     portBus A(13:0) input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(11,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(6,3)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(2:0) input 3 {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(2:0) input 3 {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(2:0) input 3 {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(2:0) input 3 {A5(2)} {A5(1)} {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,3)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,3)" "INTERFACE" OR boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(14,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(3:0) input 4 {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(3:0) input 4 {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(3:0) input 4 {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(3:0) input 4 {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(3:0) input 4 {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(3:0) input 4 {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(3:0) input 4 {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(3:0) input 4 {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(3:0) input 4 {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(3:0) input 4 {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(3:0) input 4 {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,4)" "INTERFACE" OR boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,12)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(11:0) input 12 {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(11:0) input 12 {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,9)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(8:0) input 9 {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(15,-1,15,-1,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(14:0) input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(14:0) input 15 {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(14:0) output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-845 -attr oid 842 -attr vt d
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-846 -attr oid 843 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load netBundle {p:rsci.idat} 32 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-847 -attr oid 844 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 32 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-848 -attr oid 845 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 32 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-849 -attr oid 846 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-850 -attr oid 847 -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:mult():cmp.return_rsc_z} 32 {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-851 -attr oid 848 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-852 -attr oid 849 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z} 32 {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-853 -attr oid 850 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-854 -attr oid 851 -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:modulo_add():cmp.return_rsc_z} 32 {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-855 -attr oid 852 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -attr vt d
load netBundle {VEC_LOOP:acc#1.cse#10.sva} 14 {VEC_LOOP:acc#1.cse#10.sva(0)} {VEC_LOOP:acc#1.cse#10.sva(1)} {VEC_LOOP:acc#1.cse#10.sva(2)} {VEC_LOOP:acc#1.cse#10.sva(3)} {VEC_LOOP:acc#1.cse#10.sva(4)} {VEC_LOOP:acc#1.cse#10.sva(5)} {VEC_LOOP:acc#1.cse#10.sva(6)} {VEC_LOOP:acc#1.cse#10.sva(7)} {VEC_LOOP:acc#1.cse#10.sva(8)} {VEC_LOOP:acc#1.cse#10.sva(9)} {VEC_LOOP:acc#1.cse#10.sva(10)} {VEC_LOOP:acc#1.cse#10.sva(11)} {VEC_LOOP:acc#1.cse#10.sva(12)} {VEC_LOOP:acc#1.cse#10.sva(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-856 -attr oid 853 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {STAGE_LOOP:lshift.psp.sva(0)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(1)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(2)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(3)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(4)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(5)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(6)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(7)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(8)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(9)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(10)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(11)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(12)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(13)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(14)} -attr vt d
load netBundle {STAGE_LOOP:lshift.psp.sva} 15 {STAGE_LOOP:lshift.psp.sva(0)} {STAGE_LOOP:lshift.psp.sva(1)} {STAGE_LOOP:lshift.psp.sva(2)} {STAGE_LOOP:lshift.psp.sva(3)} {STAGE_LOOP:lshift.psp.sva(4)} {STAGE_LOOP:lshift.psp.sva(5)} {STAGE_LOOP:lshift.psp.sva(6)} {STAGE_LOOP:lshift.psp.sva(7)} {STAGE_LOOP:lshift.psp.sva(8)} {STAGE_LOOP:lshift.psp.sva(9)} {STAGE_LOOP:lshift.psp.sva(10)} {STAGE_LOOP:lshift.psp.sva(11)} {STAGE_LOOP:lshift.psp.sva(12)} {STAGE_LOOP:lshift.psp.sva(13)} {STAGE_LOOP:lshift.psp.sva(14)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-857 -attr oid 854 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {VEC_LOOP:j(14:0)#1.sva#1(0)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(1)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(2)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(3)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(4)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(5)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(6)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(7)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(8)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(9)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(10)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(11)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(12)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(13)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -attr vt d
load netBundle {VEC_LOOP:j(14:0)#1.sva#1} 15 {VEC_LOOP:j(14:0)#1.sva#1(0)} {VEC_LOOP:j(14:0)#1.sva#1(1)} {VEC_LOOP:j(14:0)#1.sva#1(2)} {VEC_LOOP:j(14:0)#1.sva#1(3)} {VEC_LOOP:j(14:0)#1.sva#1(4)} {VEC_LOOP:j(14:0)#1.sva#1(5)} {VEC_LOOP:j(14:0)#1.sva#1(6)} {VEC_LOOP:j(14:0)#1.sva#1(7)} {VEC_LOOP:j(14:0)#1.sva#1(8)} {VEC_LOOP:j(14:0)#1.sva#1(9)} {VEC_LOOP:j(14:0)#1.sva#1(10)} {VEC_LOOP:j(14:0)#1.sva#1(11)} {VEC_LOOP:j(14:0)#1.sva#1(12)} {VEC_LOOP:j(14:0)#1.sva#1(13)} {VEC_LOOP:j(14:0)#1.sva#1(14)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-858 -attr oid 855 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-859 -attr oid 856 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.wea_d.reg(0)} -attr vt d
load net {vec:rsci.wea_d.reg(1)} -attr vt d
load netBundle {vec:rsci.wea_d.reg} 2 {vec:rsci.wea_d.reg(0)} {vec:rsci.wea_d.reg(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-860 -attr oid 857 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {core.wten.iff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-861 -attr oid 858 -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-862 -attr oid 859 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-863 -attr oid 860 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {twiddle:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle:rsci.adra_d.reg(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d.reg} 14 {twiddle:rsci.adra_d.reg(0)} {twiddle:rsci.adra_d.reg(1)} {twiddle:rsci.adra_d.reg(2)} {twiddle:rsci.adra_d.reg(3)} {twiddle:rsci.adra_d.reg(4)} {twiddle:rsci.adra_d.reg(5)} {twiddle:rsci.adra_d.reg(6)} {twiddle:rsci.adra_d.reg(7)} {twiddle:rsci.adra_d.reg(8)} {twiddle:rsci.adra_d.reg(9)} {twiddle:rsci.adra_d.reg(10)} {twiddle:rsci.adra_d.reg(11)} {twiddle:rsci.adra_d.reg(12)} {twiddle:rsci.adra_d.reg(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-864 -attr oid 861 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#60.rmff} 10 {COMP_LOOP:twiddle_f:mux1h#60.rmff(0)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(1)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(2)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(3)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(4)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(5)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(6)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(7)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(8)} {COMP_LOOP:twiddle_f:mux1h#60.rmff(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-865 -attr oid 862 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-866 -attr oid 863 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle_h:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.reg} 14 {twiddle_h:rsci.adra_d.reg(0)} {twiddle_h:rsci.adra_d.reg(1)} {twiddle_h:rsci.adra_d.reg(2)} {twiddle_h:rsci.adra_d.reg(3)} {twiddle_h:rsci.adra_d.reg(4)} {twiddle_h:rsci.adra_d.reg(5)} {twiddle_h:rsci.adra_d.reg(6)} {twiddle_h:rsci.adra_d.reg(7)} {twiddle_h:rsci.adra_d.reg(8)} {twiddle_h:rsci.adra_d.reg(9)} {twiddle_h:rsci.adra_d.reg(10)} {twiddle_h:rsci.adra_d.reg(11)} {twiddle_h:rsci.adra_d.reg(12)} {twiddle_h:rsci.adra_d.reg(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-867 -attr oid 864 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-868 -attr oid 865 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f#1.sva} 32 {COMP_LOOP:twiddle_f#1.sva(0)} {COMP_LOOP:twiddle_f#1.sva(1)} {COMP_LOOP:twiddle_f#1.sva(2)} {COMP_LOOP:twiddle_f#1.sva(3)} {COMP_LOOP:twiddle_f#1.sva(4)} {COMP_LOOP:twiddle_f#1.sva(5)} {COMP_LOOP:twiddle_f#1.sva(6)} {COMP_LOOP:twiddle_f#1.sva(7)} {COMP_LOOP:twiddle_f#1.sva(8)} {COMP_LOOP:twiddle_f#1.sva(9)} {COMP_LOOP:twiddle_f#1.sva(10)} {COMP_LOOP:twiddle_f#1.sva(11)} {COMP_LOOP:twiddle_f#1.sva(12)} {COMP_LOOP:twiddle_f#1.sva(13)} {COMP_LOOP:twiddle_f#1.sva(14)} {COMP_LOOP:twiddle_f#1.sva(15)} {COMP_LOOP:twiddle_f#1.sva(16)} {COMP_LOOP:twiddle_f#1.sva(17)} {COMP_LOOP:twiddle_f#1.sva(18)} {COMP_LOOP:twiddle_f#1.sva(19)} {COMP_LOOP:twiddle_f#1.sva(20)} {COMP_LOOP:twiddle_f#1.sva(21)} {COMP_LOOP:twiddle_f#1.sva(22)} {COMP_LOOP:twiddle_f#1.sva(23)} {COMP_LOOP:twiddle_f#1.sva(24)} {COMP_LOOP:twiddle_f#1.sva(25)} {COMP_LOOP:twiddle_f#1.sva(26)} {COMP_LOOP:twiddle_f#1.sva(27)} {COMP_LOOP:twiddle_f#1.sva(28)} {COMP_LOOP:twiddle_f#1.sva(29)} {COMP_LOOP:twiddle_f#1.sva(30)} {COMP_LOOP:twiddle_f#1.sva(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-869 -attr oid 866 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help#1.sva} 32 {COMP_LOOP:twiddle_help#1.sva(0)} {COMP_LOOP:twiddle_help#1.sva(1)} {COMP_LOOP:twiddle_help#1.sva(2)} {COMP_LOOP:twiddle_help#1.sva(3)} {COMP_LOOP:twiddle_help#1.sva(4)} {COMP_LOOP:twiddle_help#1.sva(5)} {COMP_LOOP:twiddle_help#1.sva(6)} {COMP_LOOP:twiddle_help#1.sva(7)} {COMP_LOOP:twiddle_help#1.sva(8)} {COMP_LOOP:twiddle_help#1.sva(9)} {COMP_LOOP:twiddle_help#1.sva(10)} {COMP_LOOP:twiddle_help#1.sva(11)} {COMP_LOOP:twiddle_help#1.sva(12)} {COMP_LOOP:twiddle_help#1.sva(13)} {COMP_LOOP:twiddle_help#1.sva(14)} {COMP_LOOP:twiddle_help#1.sva(15)} {COMP_LOOP:twiddle_help#1.sva(16)} {COMP_LOOP:twiddle_help#1.sva(17)} {COMP_LOOP:twiddle_help#1.sva(18)} {COMP_LOOP:twiddle_help#1.sva(19)} {COMP_LOOP:twiddle_help#1.sva(20)} {COMP_LOOP:twiddle_help#1.sva(21)} {COMP_LOOP:twiddle_help#1.sva(22)} {COMP_LOOP:twiddle_help#1.sva(23)} {COMP_LOOP:twiddle_help#1.sva(24)} {COMP_LOOP:twiddle_help#1.sva(25)} {COMP_LOOP:twiddle_help#1.sva(26)} {COMP_LOOP:twiddle_help#1.sva(27)} {COMP_LOOP:twiddle_help#1.sva(28)} {COMP_LOOP:twiddle_help#1.sva(29)} {COMP_LOOP:twiddle_help#1.sva(30)} {COMP_LOOP:twiddle_help#1.sva(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-870 -attr oid 867 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {VEC_LOOP:acc.psp.sva:mx0w0(0)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(1)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(2)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(3)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(4)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(5)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(6)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(7)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(8)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(9)} -attr vt d
load netBundle {VEC_LOOP:acc.psp.sva:mx0w0} 10 {VEC_LOOP:acc.psp.sva:mx0w0(0)} {VEC_LOOP:acc.psp.sva:mx0w0(1)} {VEC_LOOP:acc.psp.sva:mx0w0(2)} {VEC_LOOP:acc.psp.sva:mx0w0(3)} {VEC_LOOP:acc.psp.sva:mx0w0(4)} {VEC_LOOP:acc.psp.sva:mx0w0(5)} {VEC_LOOP:acc.psp.sva:mx0w0(6)} {VEC_LOOP:acc.psp.sva:mx0w0(7)} {VEC_LOOP:acc.psp.sva:mx0w0(8)} {VEC_LOOP:acc.psp.sva:mx0w0(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-871 -attr oid 868 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(12)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(13)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#1.sva} 14 {VEC_LOOP:acc#10.cse#1.sva(0)} {VEC_LOOP:acc#10.cse#1.sva(1)} {VEC_LOOP:acc#10.cse#1.sva(2)} {VEC_LOOP:acc#10.cse#1.sva(3)} {VEC_LOOP:acc#10.cse#1.sva(4)} {VEC_LOOP:acc#10.cse#1.sva(5)} {VEC_LOOP:acc#10.cse#1.sva(6)} {VEC_LOOP:acc#10.cse#1.sva(7)} {VEC_LOOP:acc#10.cse#1.sva(8)} {VEC_LOOP:acc#10.cse#1.sva(9)} {VEC_LOOP:acc#10.cse#1.sva(10)} {VEC_LOOP:acc#10.cse#1.sva(11)} {VEC_LOOP:acc#10.cse#1.sva(12)} {VEC_LOOP:acc#10.cse#1.sva(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-872 -attr oid 869 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(0)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(1)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(2)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(3)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(4)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(5)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(6)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(7)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(8)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(9)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(10)} -attr vt d
load netBundle {COMP_LOOP-9:twiddle_f:lshift.itm} 11 {COMP_LOOP-9:twiddle_f:lshift.itm(0)} {COMP_LOOP-9:twiddle_f:lshift.itm(1)} {COMP_LOOP-9:twiddle_f:lshift.itm(2)} {COMP_LOOP-9:twiddle_f:lshift.itm(3)} {COMP_LOOP-9:twiddle_f:lshift.itm(4)} {COMP_LOOP-9:twiddle_f:lshift.itm(5)} {COMP_LOOP-9:twiddle_f:lshift.itm(6)} {COMP_LOOP-9:twiddle_f:lshift.itm(7)} {COMP_LOOP-9:twiddle_f:lshift.itm(8)} {COMP_LOOP-9:twiddle_f:lshift.itm(9)} {COMP_LOOP-9:twiddle_f:lshift.itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-873 -attr oid 870 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load netBundle {p.sva} 32 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-874 -attr oid 871 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load net {z.out(11)} -attr vt d
load net {z.out(12)} -attr vt d
load net {z.out(13)} -attr vt d
load net {z.out(14)} -attr vt d
load netBundle {z.out} 15 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} {z.out(11)} {z.out(12)} {z.out(13)} {z.out(14)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-875 -attr oid 872 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load netBundle {z.out#1} 11 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-876 -attr oid 873 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load net {z.out#2(10)} -attr vt d
load net {z.out#2(11)} -attr vt d
load net {z.out#2(12)} -attr vt d
load netBundle {z.out#2} 13 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} {z.out#2(10)} {z.out#2(11)} {z.out#2(12)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-877 -attr oid 874 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load netBundle {z.out#3} 4 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-878 -attr oid 875 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load net {z.out#4(8)} -attr vt d
load net {z.out#4(9)} -attr vt d
load net {z.out#4(10)} -attr vt d
load net {z.out#4(11)} -attr vt d
load net {z.out#4(12)} -attr vt d
load net {z.out#4(13)} -attr vt d
load net {z.out#4(14)} -attr vt d
load netBundle {z.out#4} 15 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} {z.out#4(8)} {z.out#4(9)} {z.out#4(10)} {z.out#4(11)} {z.out#4(12)} {z.out#4(13)} {z.out#4(14)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-879 -attr oid 876 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#5(0)} -attr vt d
load net {z.out#5(1)} -attr vt d
load net {z.out#5(2)} -attr vt d
load net {z.out#5(3)} -attr vt d
load net {z.out#5(4)} -attr vt d
load net {z.out#5(5)} -attr vt d
load net {z.out#5(6)} -attr vt d
load net {z.out#5(7)} -attr vt d
load net {z.out#5(8)} -attr vt d
load net {z.out#5(9)} -attr vt d
load net {z.out#5(10)} -attr vt d
load net {z.out#5(11)} -attr vt d
load net {z.out#5(12)} -attr vt d
load net {z.out#5(13)} -attr vt d
load netBundle {z.out#5} 14 {z.out#5(0)} {z.out#5(1)} {z.out#5(2)} {z.out#5(3)} {z.out#5(4)} {z.out#5(5)} {z.out#5(6)} {z.out#5(7)} {z.out#5(8)} {z.out#5(9)} {z.out#5(10)} {z.out#5(11)} {z.out#5(12)} {z.out#5(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-880 -attr oid 877 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#6(0)} -attr vt d
load net {z.out#6(1)} -attr vt d
load net {z.out#6(2)} -attr vt d
load net {z.out#6(3)} -attr vt d
load net {z.out#6(4)} -attr vt d
load net {z.out#6(5)} -attr vt d
load net {z.out#6(6)} -attr vt d
load net {z.out#6(7)} -attr vt d
load net {z.out#6(8)} -attr vt d
load net {z.out#6(9)} -attr vt d
load net {z.out#6(10)} -attr vt d
load net {z.out#6(11)} -attr vt d
load net {z.out#6(12)} -attr vt d
load net {z.out#6(13)} -attr vt d
load netBundle {z.out#6} 14 {z.out#6(0)} {z.out#6(1)} {z.out#6(2)} {z.out#6(3)} {z.out#6(4)} {z.out#6(5)} {z.out#6(6)} {z.out#6(7)} {z.out#6(8)} {z.out#6(9)} {z.out#6(10)} {z.out#6(11)} {z.out#6(12)} {z.out#6(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-881 -attr oid 878 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#7(0)} -attr vt d
load net {z.out#7(1)} -attr vt d
load net {z.out#7(2)} -attr vt d
load net {z.out#7(3)} -attr vt d
load net {z.out#7(4)} -attr vt d
load net {z.out#7(5)} -attr vt d
load net {z.out#7(6)} -attr vt d
load net {z.out#7(7)} -attr vt d
load net {z.out#7(8)} -attr vt d
load net {z.out#7(9)} -attr vt d
load net {z.out#7(10)} -attr vt d
load net {z.out#7(11)} -attr vt d
load net {z.out#7(12)} -attr vt d
load net {z.out#7(13)} -attr vt d
load netBundle {z.out#7} 14 {z.out#7(0)} {z.out#7(1)} {z.out#7(2)} {z.out#7(3)} {z.out#7(4)} {z.out#7(5)} {z.out#7(6)} {z.out#7(7)} {z.out#7(8)} {z.out#7(9)} {z.out#7(10)} {z.out#7(11)} {z.out#7(12)} {z.out#7(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-882 -attr oid 879 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#8(0)} -attr vt d
load net {z.out#8(1)} -attr vt d
load net {z.out#8(2)} -attr vt d
load net {z.out#8(3)} -attr vt d
load net {z.out#8(4)} -attr vt d
load net {z.out#8(5)} -attr vt d
load net {z.out#8(6)} -attr vt d
load net {z.out#8(7)} -attr vt d
load net {z.out#8(8)} -attr vt d
load net {z.out#8(9)} -attr vt d
load net {z.out#8(10)} -attr vt d
load net {z.out#8(11)} -attr vt d
load net {z.out#8(12)} -attr vt d
load net {z.out#8(13)} -attr vt d
load netBundle {z.out#8} 14 {z.out#8(0)} {z.out#8(1)} {z.out#8(2)} {z.out#8(3)} {z.out#8(4)} {z.out#8(5)} {z.out#8(6)} {z.out#8(7)} {z.out#8(8)} {z.out#8(9)} {z.out#8(10)} {z.out#8(11)} {z.out#8(12)} {z.out#8(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-883 -attr oid 880 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#9(0)} -attr vt d
load net {z.out#9(1)} -attr vt d
load net {z.out#9(2)} -attr vt d
load net {z.out#9(3)} -attr vt d
load net {z.out#9(4)} -attr vt d
load net {z.out#9(5)} -attr vt d
load net {z.out#9(6)} -attr vt d
load net {z.out#9(7)} -attr vt d
load net {z.out#9(8)} -attr vt d
load net {z.out#9(9)} -attr vt d
load net {z.out#9(10)} -attr vt d
load net {z.out#9(11)} -attr vt d
load net {z.out#9(12)} -attr vt d
load net {z.out#9(13)} -attr vt d
load netBundle {z.out#9} 14 {z.out#9(0)} {z.out#9(1)} {z.out#9(2)} {z.out#9(3)} {z.out#9(4)} {z.out#9(5)} {z.out#9(6)} {z.out#9(7)} {z.out#9(8)} {z.out#9(9)} {z.out#9(10)} {z.out#9(11)} {z.out#9(12)} {z.out#9(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-884 -attr oid 881 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#10(0)} -attr vt d
load net {z.out#10(1)} -attr vt d
load net {z.out#10(2)} -attr vt d
load net {z.out#10(3)} -attr vt d
load net {z.out#10(4)} -attr vt d
load net {z.out#10(5)} -attr vt d
load net {z.out#10(6)} -attr vt d
load net {z.out#10(7)} -attr vt d
load net {z.out#10(8)} -attr vt d
load net {z.out#10(9)} -attr vt d
load net {z.out#10(10)} -attr vt d
load net {z.out#10(11)} -attr vt d
load net {z.out#10(12)} -attr vt d
load net {z.out#10(13)} -attr vt d
load netBundle {z.out#10} 14 {z.out#10(0)} {z.out#10(1)} {z.out#10(2)} {z.out#10(3)} {z.out#10(4)} {z.out#10(5)} {z.out#10(6)} {z.out#10(7)} {z.out#10(8)} {z.out#10(9)} {z.out#10(10)} {z.out#10(11)} {z.out#10(12)} {z.out#10(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-885 -attr oid 882 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#11(0)} -attr vt d
load net {z.out#11(1)} -attr vt d
load net {z.out#11(2)} -attr vt d
load net {z.out#11(3)} -attr vt d
load net {z.out#11(4)} -attr vt d
load net {z.out#11(5)} -attr vt d
load net {z.out#11(6)} -attr vt d
load net {z.out#11(7)} -attr vt d
load net {z.out#11(8)} -attr vt d
load net {z.out#11(9)} -attr vt d
load net {z.out#11(10)} -attr vt d
load net {z.out#11(11)} -attr vt d
load net {z.out#11(12)} -attr vt d
load net {z.out#11(13)} -attr vt d
load netBundle {z.out#11} 14 {z.out#11(0)} {z.out#11(1)} {z.out#11(2)} {z.out#11(3)} {z.out#11(4)} {z.out#11(5)} {z.out#11(6)} {z.out#11(7)} {z.out#11(8)} {z.out#11(9)} {z.out#11(10)} {z.out#11(11)} {z.out#11(12)} {z.out#11(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-886 -attr oid 883 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#12(0)} -attr vt d
load net {z.out#12(1)} -attr vt d
load net {z.out#12(2)} -attr vt d
load net {z.out#12(3)} -attr vt d
load net {z.out#12(4)} -attr vt d
load net {z.out#12(5)} -attr vt d
load net {z.out#12(6)} -attr vt d
load net {z.out#12(7)} -attr vt d
load net {z.out#12(8)} -attr vt d
load net {z.out#12(9)} -attr vt d
load net {z.out#12(10)} -attr vt d
load net {z.out#12(11)} -attr vt d
load net {z.out#12(12)} -attr vt d
load net {z.out#12(13)} -attr vt d
load netBundle {z.out#12} 14 {z.out#12(0)} {z.out#12(1)} {z.out#12(2)} {z.out#12(3)} {z.out#12(4)} {z.out#12(5)} {z.out#12(6)} {z.out#12(7)} {z.out#12(8)} {z.out#12(9)} {z.out#12(10)} {z.out#12(11)} {z.out#12(12)} {z.out#12(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-887 -attr oid 884 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#13(0)} -attr vt d
load net {z.out#13(1)} -attr vt d
load net {z.out#13(2)} -attr vt d
load net {z.out#13(3)} -attr vt d
load net {z.out#13(4)} -attr vt d
load net {z.out#13(5)} -attr vt d
load net {z.out#13(6)} -attr vt d
load net {z.out#13(7)} -attr vt d
load net {z.out#13(8)} -attr vt d
load net {z.out#13(9)} -attr vt d
load net {z.out#13(10)} -attr vt d
load net {z.out#13(11)} -attr vt d
load net {z.out#13(12)} -attr vt d
load net {z.out#13(13)} -attr vt d
load netBundle {z.out#13} 14 {z.out#13(0)} {z.out#13(1)} {z.out#13(2)} {z.out#13(3)} {z.out#13(4)} {z.out#13(5)} {z.out#13(6)} {z.out#13(7)} {z.out#13(8)} {z.out#13(9)} {z.out#13(10)} {z.out#13(11)} {z.out#13(12)} {z.out#13(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-888 -attr oid 885 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#14(0)} -attr vt d
load net {z.out#14(1)} -attr vt d
load net {z.out#14(2)} -attr vt d
load net {z.out#14(3)} -attr vt d
load net {z.out#14(4)} -attr vt d
load net {z.out#14(5)} -attr vt d
load net {z.out#14(6)} -attr vt d
load net {z.out#14(7)} -attr vt d
load net {z.out#14(8)} -attr vt d
load net {z.out#14(9)} -attr vt d
load net {z.out#14(10)} -attr vt d
load net {z.out#14(11)} -attr vt d
load net {z.out#14(12)} -attr vt d
load net {z.out#14(13)} -attr vt d
load netBundle {z.out#14} 14 {z.out#14(0)} {z.out#14(1)} {z.out#14(2)} {z.out#14(3)} {z.out#14(4)} {z.out#14(5)} {z.out#14(6)} {z.out#14(7)} {z.out#14(8)} {z.out#14(9)} {z.out#14(10)} {z.out#14(11)} {z.out#14(12)} {z.out#14(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-889 -attr oid 886 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#15(0)} -attr vt d
load net {z.out#15(1)} -attr vt d
load net {z.out#15(2)} -attr vt d
load net {z.out#15(3)} -attr vt d
load net {z.out#15(4)} -attr vt d
load net {z.out#15(5)} -attr vt d
load net {z.out#15(6)} -attr vt d
load net {z.out#15(7)} -attr vt d
load net {z.out#15(8)} -attr vt d
load net {z.out#15(9)} -attr vt d
load net {z.out#15(10)} -attr vt d
load net {z.out#15(11)} -attr vt d
load net {z.out#15(12)} -attr vt d
load net {z.out#15(13)} -attr vt d
load net {z.out#15(14)} -attr vt d
load net {z.out#15(15)} -attr vt d
load net {z.out#15(16)} -attr vt d
load net {z.out#15(17)} -attr vt d
load net {z.out#15(18)} -attr vt d
load net {z.out#15(19)} -attr vt d
load net {z.out#15(20)} -attr vt d
load net {z.out#15(21)} -attr vt d
load net {z.out#15(22)} -attr vt d
load net {z.out#15(23)} -attr vt d
load net {z.out#15(24)} -attr vt d
load net {z.out#15(25)} -attr vt d
load net {z.out#15(26)} -attr vt d
load net {z.out#15(27)} -attr vt d
load net {z.out#15(28)} -attr vt d
load net {z.out#15(29)} -attr vt d
load net {z.out#15(30)} -attr vt d
load net {z.out#15(31)} -attr vt d
load netBundle {z.out#15} 32 {z.out#15(0)} {z.out#15(1)} {z.out#15(2)} {z.out#15(3)} {z.out#15(4)} {z.out#15(5)} {z.out#15(6)} {z.out#15(7)} {z.out#15(8)} {z.out#15(9)} {z.out#15(10)} {z.out#15(11)} {z.out#15(12)} {z.out#15(13)} {z.out#15(14)} {z.out#15(15)} {z.out#15(16)} {z.out#15(17)} {z.out#15(18)} {z.out#15(19)} {z.out#15(20)} {z.out#15(21)} {z.out#15(22)} {z.out#15(23)} {z.out#15(24)} {z.out#15(25)} {z.out#15(26)} {z.out#15(27)} {z.out#15(28)} {z.out#15(29)} {z.out#15(30)} {z.out#15(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-890 -attr oid 887 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#16(0)} -attr vt d
load net {z.out#16(1)} -attr vt d
load net {z.out#16(2)} -attr vt d
load net {z.out#16(3)} -attr vt d
load net {z.out#16(4)} -attr vt d
load net {z.out#16(5)} -attr vt d
load net {z.out#16(6)} -attr vt d
load net {z.out#16(7)} -attr vt d
load net {z.out#16(8)} -attr vt d
load net {z.out#16(9)} -attr vt d
load net {z.out#16(10)} -attr vt d
load net {z.out#16(11)} -attr vt d
load net {z.out#16(12)} -attr vt d
load net {z.out#16(13)} -attr vt d
load net {z.out#16(14)} -attr vt d
load net {z.out#16(15)} -attr vt d
load net {z.out#16(16)} -attr vt d
load net {z.out#16(17)} -attr vt d
load net {z.out#16(18)} -attr vt d
load net {z.out#16(19)} -attr vt d
load net {z.out#16(20)} -attr vt d
load net {z.out#16(21)} -attr vt d
load net {z.out#16(22)} -attr vt d
load net {z.out#16(23)} -attr vt d
load net {z.out#16(24)} -attr vt d
load net {z.out#16(25)} -attr vt d
load net {z.out#16(26)} -attr vt d
load net {z.out#16(27)} -attr vt d
load net {z.out#16(28)} -attr vt d
load net {z.out#16(29)} -attr vt d
load net {z.out#16(30)} -attr vt d
load net {z.out#16(31)} -attr vt d
load netBundle {z.out#16} 32 {z.out#16(0)} {z.out#16(1)} {z.out#16(2)} {z.out#16(3)} {z.out#16(4)} {z.out#16(5)} {z.out#16(6)} {z.out#16(7)} {z.out#16(8)} {z.out#16(9)} {z.out#16(10)} {z.out#16(11)} {z.out#16(12)} {z.out#16(13)} {z.out#16(14)} {z.out#16(15)} {z.out#16(16)} {z.out#16(17)} {z.out#16(18)} {z.out#16(19)} {z.out#16(20)} {z.out#16(21)} {z.out#16(22)} {z.out#16(23)} {z.out#16(24)} {z.out#16(25)} {z.out#16(26)} {z.out#16(27)} {z.out#16(28)} {z.out#16(29)} {z.out#16(30)} {z.out#16(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-891 -attr oid 888 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#17(0)} -attr vt d
load net {z.out#17(1)} -attr vt d
load net {z.out#17(2)} -attr vt d
load net {z.out#17(3)} -attr vt d
load net {z.out#17(4)} -attr vt d
load net {z.out#17(5)} -attr vt d
load net {z.out#17(6)} -attr vt d
load net {z.out#17(7)} -attr vt d
load net {z.out#17(8)} -attr vt d
load net {z.out#17(9)} -attr vt d
load net {z.out#17(10)} -attr vt d
load net {z.out#17(11)} -attr vt d
load net {z.out#17(12)} -attr vt d
load net {z.out#17(13)} -attr vt d
load netBundle {z.out#17} 14 {z.out#17(0)} {z.out#17(1)} {z.out#17(2)} {z.out#17(3)} {z.out#17(4)} {z.out#17(5)} {z.out#17(6)} {z.out#17(7)} {z.out#17(8)} {z.out#17(9)} {z.out#17(10)} {z.out#17(11)} {z.out#17(12)} {z.out#17(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-892 -attr oid 889 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#18(0)} -attr vt d
load net {z.out#18(1)} -attr vt d
load net {z.out#18(2)} -attr vt d
load net {z.out#18(3)} -attr vt d
load net {z.out#18(4)} -attr vt d
load net {z.out#18(5)} -attr vt d
load net {z.out#18(6)} -attr vt d
load net {z.out#18(7)} -attr vt d
load net {z.out#18(8)} -attr vt d
load net {z.out#18(9)} -attr vt d
load net {z.out#18(10)} -attr vt d
load net {z.out#18(11)} -attr vt d
load net {z.out#18(12)} -attr vt d
load net {z.out#18(13)} -attr vt d
load netBundle {z.out#18} 14 {z.out#18(0)} {z.out#18(1)} {z.out#18(2)} {z.out#18(3)} {z.out#18(4)} {z.out#18(5)} {z.out#18(6)} {z.out#18(7)} {z.out#18(8)} {z.out#18(9)} {z.out#18(10)} {z.out#18(11)} {z.out#18(12)} {z.out#18(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-893 -attr oid 890 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-894 -attr oid 891 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:acc.cse.sva} 4 {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-895 -attr oid 892 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(12)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(13)} -attr vt d
load netBundle {COMP_LOOP-2:twiddle_f:lshift.ncse.sva} 14 {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(12)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-896 -attr oid 893 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(11)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12)} -attr vt d
load netBundle {COMP_LOOP-3:twiddle_f:lshift.ncse.sva} 13 {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(11)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-897 -attr oid 894 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(10)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(11)} -attr vt d
load netBundle {COMP_LOOP-5:twiddle_f:lshift.ncse.sva} 12 {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(9)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(10)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-898 -attr oid 895 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -attr vt d
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -attr vt d
load netBundle {COMP_LOOP:k(14:4).sva(9:0)} 10 {COMP_LOOP:k(14:4).sva(9:0)(0)} {COMP_LOOP:k(14:4).sva(9:0)(1)} {COMP_LOOP:k(14:4).sva(9:0)(2)} {COMP_LOOP:k(14:4).sva(9:0)(3)} {COMP_LOOP:k(14:4).sva(9:0)(4)} {COMP_LOOP:k(14:4).sva(9:0)(5)} {COMP_LOOP:k(14:4).sva(9:0)(6)} {COMP_LOOP:k(14:4).sva(9:0)(7)} {COMP_LOOP:k(14:4).sva(9:0)(8)} {COMP_LOOP:k(14:4).sva(9:0)(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-899 -attr oid 896 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -attr vt d
load netBundle {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1} 14 {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-900 -attr oid 897 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -attr vt d
load netBundle {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1} 13 {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-901 -attr oid 898 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {VEC_LOOP:acc#11.psp.sva(11:10)(0)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(11:10)(1)} -attr vt d
load netBundle {VEC_LOOP:acc#11.psp.sva(11:10)} 2 {VEC_LOOP:acc#11.psp.sva(11:10)(0)} {VEC_LOOP:acc#11.psp.sva(11:10)(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-902 -attr oid 899 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(11:10)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(0)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(1)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(2)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(3)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(4)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(5)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(6)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(7)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(8)} -attr vt d
load net {VEC_LOOP:acc#11.psp.sva(9:0)(9)} -attr vt d
load netBundle {VEC_LOOP:acc#11.psp.sva(9:0)} 10 {VEC_LOOP:acc#11.psp.sva(9:0)(0)} {VEC_LOOP:acc#11.psp.sva(9:0)(1)} {VEC_LOOP:acc#11.psp.sva(9:0)(2)} {VEC_LOOP:acc#11.psp.sva(9:0)(3)} {VEC_LOOP:acc#11.psp.sva(9:0)(4)} {VEC_LOOP:acc#11.psp.sva(9:0)(5)} {VEC_LOOP:acc#11.psp.sva(9:0)(6)} {VEC_LOOP:acc#11.psp.sva(9:0)(7)} {VEC_LOOP:acc#11.psp.sva(9:0)(8)} {VEC_LOOP:acc#11.psp.sva(9:0)(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-903 -attr oid 900 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(0)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(1)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(2)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(3)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(4)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(5)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(6)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(7)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(8)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(9)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(10)} -attr vt d
load net {VEC_LOOP:mux1h#13.rgt(11:0)(11)} -attr vt d
load netBundle {VEC_LOOP:mux1h#13.rgt(11:0)} 12 {VEC_LOOP:mux1h#13.rgt(11:0)(0)} {VEC_LOOP:mux1h#13.rgt(11:0)(1)} {VEC_LOOP:mux1h#13.rgt(11:0)(2)} {VEC_LOOP:mux1h#13.rgt(11:0)(3)} {VEC_LOOP:mux1h#13.rgt(11:0)(4)} {VEC_LOOP:mux1h#13.rgt(11:0)(5)} {VEC_LOOP:mux1h#13.rgt(11:0)(6)} {VEC_LOOP:mux1h#13.rgt(11:0)(7)} {VEC_LOOP:mux1h#13.rgt(11:0)(8)} {VEC_LOOP:mux1h#13.rgt(11:0)(9)} {VEC_LOOP:mux1h#13.rgt(11:0)(10)} {VEC_LOOP:mux1h#13.rgt(11:0)(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-904 -attr oid 901 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(8)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(9)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:mul.itm} 10 {COMP_LOOP-1:twiddle_f:mul.itm(0)} {COMP_LOOP-1:twiddle_f:mul.itm(1)} {COMP_LOOP-1:twiddle_f:mul.itm(2)} {COMP_LOOP-1:twiddle_f:mul.itm(3)} {COMP_LOOP-1:twiddle_f:mul.itm(4)} {COMP_LOOP-1:twiddle_f:mul.itm(5)} {COMP_LOOP-1:twiddle_f:mul.itm(6)} {COMP_LOOP-1:twiddle_f:mul.itm(7)} {COMP_LOOP-1:twiddle_f:mul.itm(8)} {COMP_LOOP-1:twiddle_f:mul.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-905 -attr oid 902 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm} 10 {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-906 -attr oid 903 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm} 10 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(8)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-907 -attr oid 904 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm} 10 {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-908 -attr oid 905 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm} 10 {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-909 -attr oid 906 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm} 10 {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-910 -attr oid 907 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-911 -attr oid 908 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and.itm} 10 {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-912 -attr oid 909 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(0)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(1)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(2)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(3)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(4)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(5)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(6)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(7)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(8)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm} 10 {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(0)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(1)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(2)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(3)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(4)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(5)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(6)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(7)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(8)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-913 -attr oid 910 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {COMP_LOOP:k:exs.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs.itm(8)} -attr vt d
load net {COMP_LOOP:k:exs.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:exs.itm} 10 {COMP_LOOP:k:exs.itm(0)} {COMP_LOOP:k:exs.itm(1)} {COMP_LOOP:k:exs.itm(2)} {COMP_LOOP:k:exs.itm(3)} {COMP_LOOP:k:exs.itm(4)} {COMP_LOOP:k:exs.itm(5)} {COMP_LOOP:k:exs.itm(6)} {COMP_LOOP:k:exs.itm(7)} {COMP_LOOP:k:exs.itm(8)} {COMP_LOOP:k:exs.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-914 -attr oid 911 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:and.itm(0)} -attr vt d
load net {VEC_LOOP:and.itm(1)} -attr vt d
load net {VEC_LOOP:and.itm(2)} -attr vt d
load net {VEC_LOOP:and.itm(3)} -attr vt d
load net {VEC_LOOP:and.itm(4)} -attr vt d
load net {VEC_LOOP:and.itm(5)} -attr vt d
load net {VEC_LOOP:and.itm(6)} -attr vt d
load net {VEC_LOOP:and.itm(7)} -attr vt d
load net {VEC_LOOP:and.itm(8)} -attr vt d
load net {VEC_LOOP:and.itm(9)} -attr vt d
load net {VEC_LOOP:and.itm(10)} -attr vt d
load net {VEC_LOOP:and.itm(11)} -attr vt d
load net {VEC_LOOP:and.itm(12)} -attr vt d
load net {VEC_LOOP:and.itm(13)} -attr vt d
load netBundle {VEC_LOOP:and.itm} 14 {VEC_LOOP:and.itm(0)} {VEC_LOOP:and.itm(1)} {VEC_LOOP:and.itm(2)} {VEC_LOOP:and.itm(3)} {VEC_LOOP:and.itm(4)} {VEC_LOOP:and.itm(5)} {VEC_LOOP:and.itm(6)} {VEC_LOOP:and.itm(7)} {VEC_LOOP:and.itm(8)} {VEC_LOOP:and.itm(9)} {VEC_LOOP:and.itm(10)} {VEC_LOOP:and.itm(11)} {VEC_LOOP:and.itm(12)} {VEC_LOOP:and.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-915 -attr oid 912 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(10)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(11)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(12)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(13)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux.itm} 14 {VEC_LOOP:VEC_LOOP:mux.itm(0)} {VEC_LOOP:VEC_LOOP:mux.itm(1)} {VEC_LOOP:VEC_LOOP:mux.itm(2)} {VEC_LOOP:VEC_LOOP:mux.itm(3)} {VEC_LOOP:VEC_LOOP:mux.itm(4)} {VEC_LOOP:VEC_LOOP:mux.itm(5)} {VEC_LOOP:VEC_LOOP:mux.itm(6)} {VEC_LOOP:VEC_LOOP:mux.itm(7)} {VEC_LOOP:VEC_LOOP:mux.itm(8)} {VEC_LOOP:VEC_LOOP:mux.itm(9)} {VEC_LOOP:VEC_LOOP:mux.itm(10)} {VEC_LOOP:VEC_LOOP:mux.itm(11)} {VEC_LOOP:VEC_LOOP:mux.itm(12)} {VEC_LOOP:VEC_LOOP:mux.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-916 -attr oid 913 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(0)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(1)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(2)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(3)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(4)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(5)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(6)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(7)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(8)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(9)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(10)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(11)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(12)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(13)} -attr vt d
load netBundle {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm} 14 {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(0)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(1)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(2)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(3)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(4)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(5)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(6)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(7)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(8)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(9)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(10)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(11)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(12)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-917 -attr oid 914 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:exs.itm(0)} -attr vt d
load net {VEC_LOOP:exs.itm(1)} -attr vt d
load net {VEC_LOOP:exs.itm(2)} -attr vt d
load net {VEC_LOOP:exs.itm(3)} -attr vt d
load net {VEC_LOOP:exs.itm(4)} -attr vt d
load net {VEC_LOOP:exs.itm(5)} -attr vt d
load net {VEC_LOOP:exs.itm(6)} -attr vt d
load net {VEC_LOOP:exs.itm(7)} -attr vt d
load net {VEC_LOOP:exs.itm(8)} -attr vt d
load net {VEC_LOOP:exs.itm(9)} -attr vt d
load net {VEC_LOOP:exs.itm(10)} -attr vt d
load net {VEC_LOOP:exs.itm(11)} -attr vt d
load net {VEC_LOOP:exs.itm(12)} -attr vt d
load net {VEC_LOOP:exs.itm(13)} -attr vt d
load netBundle {VEC_LOOP:exs.itm} 14 {VEC_LOOP:exs.itm(0)} {VEC_LOOP:exs.itm(1)} {VEC_LOOP:exs.itm(2)} {VEC_LOOP:exs.itm(3)} {VEC_LOOP:exs.itm(4)} {VEC_LOOP:exs.itm(5)} {VEC_LOOP:exs.itm(6)} {VEC_LOOP:exs.itm(7)} {VEC_LOOP:exs.itm(8)} {VEC_LOOP:exs.itm(9)} {VEC_LOOP:exs.itm(10)} {VEC_LOOP:exs.itm(11)} {VEC_LOOP:exs.itm(12)} {VEC_LOOP:exs.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-918 -attr oid 915 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:mux1h#12.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(9)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(10)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(11)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(12)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(13)} -attr vt d
load netBundle {VEC_LOOP:mux1h#12.itm} 14 {VEC_LOOP:mux1h#12.itm(0)} {VEC_LOOP:mux1h#12.itm(1)} {VEC_LOOP:mux1h#12.itm(2)} {VEC_LOOP:mux1h#12.itm(3)} {VEC_LOOP:mux1h#12.itm(4)} {VEC_LOOP:mux1h#12.itm(5)} {VEC_LOOP:mux1h#12.itm(6)} {VEC_LOOP:mux1h#12.itm(7)} {VEC_LOOP:mux1h#12.itm(8)} {VEC_LOOP:mux1h#12.itm(9)} {VEC_LOOP:mux1h#12.itm(10)} {VEC_LOOP:mux1h#12.itm(11)} {VEC_LOOP:mux1h#12.itm(12)} {VEC_LOOP:mux1h#12.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-919 -attr oid 916 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:conc#189.itm(0)} -attr vt d
load net {VEC_LOOP:conc#189.itm(1)} -attr vt d
load net {VEC_LOOP:conc#189.itm(2)} -attr vt d
load net {VEC_LOOP:conc#189.itm(3)} -attr vt d
load net {VEC_LOOP:conc#189.itm(4)} -attr vt d
load net {VEC_LOOP:conc#189.itm(5)} -attr vt d
load net {VEC_LOOP:conc#189.itm(6)} -attr vt d
load net {VEC_LOOP:conc#189.itm(7)} -attr vt d
load net {VEC_LOOP:conc#189.itm(8)} -attr vt d
load net {VEC_LOOP:conc#189.itm(9)} -attr vt d
load net {VEC_LOOP:conc#189.itm(10)} -attr vt d
load net {VEC_LOOP:conc#189.itm(11)} -attr vt d
load netBundle {VEC_LOOP:conc#189.itm} 12 {VEC_LOOP:conc#189.itm(0)} {VEC_LOOP:conc#189.itm(1)} {VEC_LOOP:conc#189.itm(2)} {VEC_LOOP:conc#189.itm(3)} {VEC_LOOP:conc#189.itm(4)} {VEC_LOOP:conc#189.itm(5)} {VEC_LOOP:conc#189.itm(6)} {VEC_LOOP:conc#189.itm(7)} {VEC_LOOP:conc#189.itm(8)} {VEC_LOOP:conc#189.itm(9)} {VEC_LOOP:conc#189.itm(10)} {VEC_LOOP:conc#189.itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-920 -attr oid 917 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(9)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(10)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#2)(11-0)#7.itm} 12 {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(0)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(1)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(2)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(3)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(4)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(5)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(6)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(7)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(8)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(9)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(10)} {VEC_LOOP:slc(z.out#2)(11-0)#7.itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-921 -attr oid 918 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm(1)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm} 2 {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm(0)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-922 -attr oid 919 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm}
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm} 10 {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(0)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(1)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(2)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(3)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(4)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(5)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(6)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(7)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(8)} {VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-923 -attr oid 920 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm} 12 {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(9)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(10)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-924 -attr oid 921 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm} 11 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(1)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(2)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(3)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(4)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(5)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(6)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(7)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(8)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(9)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-925 -attr oid 922 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm} 11 {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(9)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-926 -attr oid 923 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(9)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#2)(10-0)#3.itm} 11 {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(0)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(1)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(2)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(3)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(4)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(5)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(6)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(7)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(8)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(9)} {VEC_LOOP:slc(z.out#2)(10-0)#3.itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-927 -attr oid 924 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-928 -attr oid 925 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {STAGE_LOOP:i:conc#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(3)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(4)} -attr vt d
load netBundle {STAGE_LOOP:i:conc#1.itm} 5 {STAGE_LOOP:i:conc#1.itm(0)} {STAGE_LOOP:i:conc#1.itm(1)} {STAGE_LOOP:i:conc#1.itm(2)} {STAGE_LOOP:i:conc#1.itm(3)} {STAGE_LOOP:i:conc#1.itm(4)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-929 -attr oid 926 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not.itm} 4 {STAGE_LOOP:i:not.itm(0)} {STAGE_LOOP:i:not.itm(1)} {STAGE_LOOP:i:not.itm(2)} {STAGE_LOOP:i:not.itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-930 -attr oid 927 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {VEC_LOOP:mux1h#8.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(9)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux1h#8.itm} 11 {VEC_LOOP:mux1h#8.itm(0)} {VEC_LOOP:mux1h#8.itm(1)} {VEC_LOOP:mux1h#8.itm(2)} {VEC_LOOP:mux1h#8.itm(3)} {VEC_LOOP:mux1h#8.itm(4)} {VEC_LOOP:mux1h#8.itm(5)} {VEC_LOOP:mux1h#8.itm(6)} {VEC_LOOP:mux1h#8.itm(7)} {VEC_LOOP:mux1h#8.itm(8)} {VEC_LOOP:mux1h#8.itm(9)} {VEC_LOOP:mux1h#8.itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-931 -attr oid 928 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-932 -attr oid 929 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-933 -attr oid 930 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-934 -attr oid 931 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-935 -attr oid 932 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#2)(11-0)#4.itm} 11 {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(0)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(1)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(2)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(3)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(4)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(5)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(6)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(7)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(8)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(9)} {VEC_LOOP:slc(z.out#2)(11-0)#4.itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-936 -attr oid 933 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(10-0).itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#2)(10-0).itm} 11 {VEC_LOOP:slc(z.out#2)(10-0).itm(0)} {VEC_LOOP:slc(z.out#2)(10-0).itm(1)} {VEC_LOOP:slc(z.out#2)(10-0).itm(2)} {VEC_LOOP:slc(z.out#2)(10-0).itm(3)} {VEC_LOOP:slc(z.out#2)(10-0).itm(4)} {VEC_LOOP:slc(z.out#2)(10-0).itm(5)} {VEC_LOOP:slc(z.out#2)(10-0).itm(6)} {VEC_LOOP:slc(z.out#2)(10-0).itm(7)} {VEC_LOOP:slc(z.out#2)(10-0).itm(8)} {VEC_LOOP:slc(z.out#2)(10-0).itm(9)} {VEC_LOOP:slc(z.out#2)(10-0).itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-937 -attr oid 934 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {VEC_LOOP:mux1h.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux1h.itm} 10 {VEC_LOOP:mux1h.itm(0)} {VEC_LOOP:mux1h.itm(1)} {VEC_LOOP:mux1h.itm(2)} {VEC_LOOP:mux1h.itm(3)} {VEC_LOOP:mux1h.itm(4)} {VEC_LOOP:mux1h.itm(5)} {VEC_LOOP:mux1h.itm(6)} {VEC_LOOP:mux1h.itm(7)} {VEC_LOOP:mux1h.itm(8)} {VEC_LOOP:mux1h.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-938 -attr oid 935 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-939 -attr oid 936 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-940 -attr oid 937 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-941 -attr oid 938 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-942 -attr oid 939 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {VEC_LOOP:conc#206.itm(0)} -attr vt d
load net {VEC_LOOP:conc#206.itm(1)} -attr vt d
load net {VEC_LOOP:conc#206.itm(2)} -attr vt d
load net {VEC_LOOP:conc#206.itm(3)} -attr vt d
load net {VEC_LOOP:conc#206.itm(4)} -attr vt d
load net {VEC_LOOP:conc#206.itm(5)} -attr vt d
load net {VEC_LOOP:conc#206.itm(6)} -attr vt d
load net {VEC_LOOP:conc#206.itm(7)} -attr vt d
load net {VEC_LOOP:conc#206.itm(8)} -attr vt d
load net {VEC_LOOP:conc#206.itm(9)} -attr vt d
load netBundle {VEC_LOOP:conc#206.itm} 10 {VEC_LOOP:conc#206.itm(0)} {VEC_LOOP:conc#206.itm(1)} {VEC_LOOP:conc#206.itm(2)} {VEC_LOOP:conc#206.itm(3)} {VEC_LOOP:conc#206.itm(4)} {VEC_LOOP:conc#206.itm(5)} {VEC_LOOP:conc#206.itm(6)} {VEC_LOOP:conc#206.itm(7)} {VEC_LOOP:conc#206.itm(8)} {VEC_LOOP:conc#206.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-943 -attr oid 940 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(6)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm} 7 {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm(6)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-944 -attr oid 941 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-945 -attr oid 942 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-946 -attr oid 943 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {VEC_LOOP:conc#207.itm(0)} -attr vt d
load net {VEC_LOOP:conc#207.itm(1)} -attr vt d
load net {VEC_LOOP:conc#207.itm(2)} -attr vt d
load net {VEC_LOOP:conc#207.itm(3)} -attr vt d
load net {VEC_LOOP:conc#207.itm(4)} -attr vt d
load net {VEC_LOOP:conc#207.itm(5)} -attr vt d
load net {VEC_LOOP:conc#207.itm(6)} -attr vt d
load net {VEC_LOOP:conc#207.itm(7)} -attr vt d
load net {VEC_LOOP:conc#207.itm(8)} -attr vt d
load net {VEC_LOOP:conc#207.itm(9)} -attr vt d
load netBundle {VEC_LOOP:conc#207.itm} 10 {VEC_LOOP:conc#207.itm(0)} {VEC_LOOP:conc#207.itm(1)} {VEC_LOOP:conc#207.itm(2)} {VEC_LOOP:conc#207.itm(3)} {VEC_LOOP:conc#207.itm(4)} {VEC_LOOP:conc#207.itm(5)} {VEC_LOOP:conc#207.itm(6)} {VEC_LOOP:conc#207.itm(7)} {VEC_LOOP:conc#207.itm(8)} {VEC_LOOP:conc#207.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-947 -attr oid 944 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm(7)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-948 -attr oid 945 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-949 -attr oid 946 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-950 -attr oid 947 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-951 -attr oid 948 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm} 10 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(8)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-952 -attr oid 949 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-953 -attr oid 950 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-954 -attr oid 951 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(0)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(1)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(2)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(3)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(4)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(5)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(6)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(7)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(8)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(9)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(10)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(11)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(12)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(13)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(14)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(15)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(16)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(17)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(18)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(19)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(20)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(21)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(22)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(23)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(24)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(25)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(26)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(27)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(28)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(29)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(30)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm} 32 {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(0)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(1)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(2)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(3)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(4)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(5)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(6)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(7)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(8)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(9)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(10)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(11)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(12)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(13)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(14)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(15)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(16)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(17)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(18)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(19)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(20)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(21)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(22)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(23)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(24)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(25)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(26)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(27)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(28)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(29)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(30)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-955 -attr oid 952 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(0)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(1)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(2)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(3)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(4)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(5)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(6)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(7)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(8)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(9)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(10)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(11)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(12)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(13)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(14)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(15)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(16)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(17)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(18)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(19)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(20)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(21)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(22)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(23)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(24)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(25)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(26)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(27)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(28)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(29)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(30)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm} 32 {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(0)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(1)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(2)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(3)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(4)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(5)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(6)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(7)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(8)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(9)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(10)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(11)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(12)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(13)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(14)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(15)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(16)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(17)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(18)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(19)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(20)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(21)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(22)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(23)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(24)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(25)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(26)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(27)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(28)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(29)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(30)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-956 -attr oid 953 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-957 -attr oid 954 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {VEC_LOOP:asn.itm(0)} -attr vt d
load net {VEC_LOOP:asn.itm(1)} -attr vt d
load net {VEC_LOOP:asn.itm(2)} -attr vt d
load net {VEC_LOOP:asn.itm(3)} -attr vt d
load net {VEC_LOOP:asn.itm(4)} -attr vt d
load net {VEC_LOOP:asn.itm(5)} -attr vt d
load net {VEC_LOOP:asn.itm(6)} -attr vt d
load net {VEC_LOOP:asn.itm(7)} -attr vt d
load net {VEC_LOOP:asn.itm(8)} -attr vt d
load net {VEC_LOOP:asn.itm(9)} -attr vt d
load net {VEC_LOOP:asn.itm(10)} -attr vt d
load net {VEC_LOOP:asn.itm(11)} -attr vt d
load net {VEC_LOOP:asn.itm(12)} -attr vt d
load net {VEC_LOOP:asn.itm(13)} -attr vt d
load net {VEC_LOOP:asn.itm(14)} -attr vt d
load net {VEC_LOOP:asn.itm(15)} -attr vt d
load net {VEC_LOOP:asn.itm(16)} -attr vt d
load net {VEC_LOOP:asn.itm(17)} -attr vt d
load net {VEC_LOOP:asn.itm(18)} -attr vt d
load net {VEC_LOOP:asn.itm(19)} -attr vt d
load net {VEC_LOOP:asn.itm(20)} -attr vt d
load net {VEC_LOOP:asn.itm(21)} -attr vt d
load net {VEC_LOOP:asn.itm(22)} -attr vt d
load net {VEC_LOOP:asn.itm(23)} -attr vt d
load net {VEC_LOOP:asn.itm(24)} -attr vt d
load net {VEC_LOOP:asn.itm(25)} -attr vt d
load net {VEC_LOOP:asn.itm(26)} -attr vt d
load net {VEC_LOOP:asn.itm(27)} -attr vt d
load net {VEC_LOOP:asn.itm(28)} -attr vt d
load net {VEC_LOOP:asn.itm(29)} -attr vt d
load net {VEC_LOOP:asn.itm(30)} -attr vt d
load net {VEC_LOOP:asn.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn.itm} 32 {VEC_LOOP:asn.itm(0)} {VEC_LOOP:asn.itm(1)} {VEC_LOOP:asn.itm(2)} {VEC_LOOP:asn.itm(3)} {VEC_LOOP:asn.itm(4)} {VEC_LOOP:asn.itm(5)} {VEC_LOOP:asn.itm(6)} {VEC_LOOP:asn.itm(7)} {VEC_LOOP:asn.itm(8)} {VEC_LOOP:asn.itm(9)} {VEC_LOOP:asn.itm(10)} {VEC_LOOP:asn.itm(11)} {VEC_LOOP:asn.itm(12)} {VEC_LOOP:asn.itm(13)} {VEC_LOOP:asn.itm(14)} {VEC_LOOP:asn.itm(15)} {VEC_LOOP:asn.itm(16)} {VEC_LOOP:asn.itm(17)} {VEC_LOOP:asn.itm(18)} {VEC_LOOP:asn.itm(19)} {VEC_LOOP:asn.itm(20)} {VEC_LOOP:asn.itm(21)} {VEC_LOOP:asn.itm(22)} {VEC_LOOP:asn.itm(23)} {VEC_LOOP:asn.itm(24)} {VEC_LOOP:asn.itm(25)} {VEC_LOOP:asn.itm(26)} {VEC_LOOP:asn.itm(27)} {VEC_LOOP:asn.itm(28)} {VEC_LOOP:asn.itm(29)} {VEC_LOOP:asn.itm(30)} {VEC_LOOP:asn.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-958 -attr oid 955 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-959 -attr oid 956 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {VEC_LOOP:asn#7.itm(0)} -attr vt d
load net {VEC_LOOP:asn#7.itm(1)} -attr vt d
load net {VEC_LOOP:asn#7.itm(2)} -attr vt d
load net {VEC_LOOP:asn#7.itm(3)} -attr vt d
load net {VEC_LOOP:asn#7.itm(4)} -attr vt d
load net {VEC_LOOP:asn#7.itm(5)} -attr vt d
load net {VEC_LOOP:asn#7.itm(6)} -attr vt d
load net {VEC_LOOP:asn#7.itm(7)} -attr vt d
load net {VEC_LOOP:asn#7.itm(8)} -attr vt d
load net {VEC_LOOP:asn#7.itm(9)} -attr vt d
load net {VEC_LOOP:asn#7.itm(10)} -attr vt d
load net {VEC_LOOP:asn#7.itm(11)} -attr vt d
load net {VEC_LOOP:asn#7.itm(12)} -attr vt d
load net {VEC_LOOP:asn#7.itm(13)} -attr vt d
load net {VEC_LOOP:asn#7.itm(14)} -attr vt d
load net {VEC_LOOP:asn#7.itm(15)} -attr vt d
load net {VEC_LOOP:asn#7.itm(16)} -attr vt d
load net {VEC_LOOP:asn#7.itm(17)} -attr vt d
load net {VEC_LOOP:asn#7.itm(18)} -attr vt d
load net {VEC_LOOP:asn#7.itm(19)} -attr vt d
load net {VEC_LOOP:asn#7.itm(20)} -attr vt d
load net {VEC_LOOP:asn#7.itm(21)} -attr vt d
load net {VEC_LOOP:asn#7.itm(22)} -attr vt d
load net {VEC_LOOP:asn#7.itm(23)} -attr vt d
load net {VEC_LOOP:asn#7.itm(24)} -attr vt d
load net {VEC_LOOP:asn#7.itm(25)} -attr vt d
load net {VEC_LOOP:asn#7.itm(26)} -attr vt d
load net {VEC_LOOP:asn#7.itm(27)} -attr vt d
load net {VEC_LOOP:asn#7.itm(28)} -attr vt d
load net {VEC_LOOP:asn#7.itm(29)} -attr vt d
load net {VEC_LOOP:asn#7.itm(30)} -attr vt d
load net {VEC_LOOP:asn#7.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn#7.itm} 32 {VEC_LOOP:asn#7.itm(0)} {VEC_LOOP:asn#7.itm(1)} {VEC_LOOP:asn#7.itm(2)} {VEC_LOOP:asn#7.itm(3)} {VEC_LOOP:asn#7.itm(4)} {VEC_LOOP:asn#7.itm(5)} {VEC_LOOP:asn#7.itm(6)} {VEC_LOOP:asn#7.itm(7)} {VEC_LOOP:asn#7.itm(8)} {VEC_LOOP:asn#7.itm(9)} {VEC_LOOP:asn#7.itm(10)} {VEC_LOOP:asn#7.itm(11)} {VEC_LOOP:asn#7.itm(12)} {VEC_LOOP:asn#7.itm(13)} {VEC_LOOP:asn#7.itm(14)} {VEC_LOOP:asn#7.itm(15)} {VEC_LOOP:asn#7.itm(16)} {VEC_LOOP:asn#7.itm(17)} {VEC_LOOP:asn#7.itm(18)} {VEC_LOOP:asn#7.itm(19)} {VEC_LOOP:asn#7.itm(20)} {VEC_LOOP:asn#7.itm(21)} {VEC_LOOP:asn#7.itm(22)} {VEC_LOOP:asn#7.itm(23)} {VEC_LOOP:asn#7.itm(24)} {VEC_LOOP:asn#7.itm(25)} {VEC_LOOP:asn#7.itm(26)} {VEC_LOOP:asn#7.itm(27)} {VEC_LOOP:asn#7.itm(28)} {VEC_LOOP:asn#7.itm(29)} {VEC_LOOP:asn#7.itm(30)} {VEC_LOOP:asn#7.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-960 -attr oid 957 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-961 -attr oid 958 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#160.itm} 4 {COMP_LOOP:twiddle_f:mux1h#160.itm(0)} {COMP_LOOP:twiddle_f:mux1h#160.itm(1)} {COMP_LOOP:twiddle_f:mux1h#160.itm(2)} {COMP_LOOP:twiddle_f:mux1h#160.itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-962 -attr oid 959 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:mux.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux.itm} 10 {VEC_LOOP:mux.itm(0)} {VEC_LOOP:mux.itm(1)} {VEC_LOOP:mux.itm(2)} {VEC_LOOP:mux.itm(3)} {VEC_LOOP:mux.itm(4)} {VEC_LOOP:mux.itm(5)} {VEC_LOOP:mux.itm(6)} {VEC_LOOP:mux.itm(7)} {VEC_LOOP:mux.itm(8)} {VEC_LOOP:mux.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-963 -attr oid 960 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-964 -attr oid 961 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {VEC_LOOP:conc#199.itm(0)} -attr vt d
load net {VEC_LOOP:conc#199.itm(1)} -attr vt d
load net {VEC_LOOP:conc#199.itm(2)} -attr vt d
load net {VEC_LOOP:conc#199.itm(3)} -attr vt d
load net {VEC_LOOP:conc#199.itm(4)} -attr vt d
load net {VEC_LOOP:conc#199.itm(5)} -attr vt d
load net {VEC_LOOP:conc#199.itm(6)} -attr vt d
load net {VEC_LOOP:conc#199.itm(7)} -attr vt d
load net {VEC_LOOP:conc#199.itm(8)} -attr vt d
load net {VEC_LOOP:conc#199.itm(9)} -attr vt d
load net {VEC_LOOP:conc#199.itm(10)} -attr vt d
load net {VEC_LOOP:conc#199.itm(11)} -attr vt d
load net {VEC_LOOP:conc#199.itm(12)} -attr vt d
load netBundle {VEC_LOOP:conc#199.itm} 13 {VEC_LOOP:conc#199.itm(0)} {VEC_LOOP:conc#199.itm(1)} {VEC_LOOP:conc#199.itm(2)} {VEC_LOOP:conc#199.itm(3)} {VEC_LOOP:conc#199.itm(4)} {VEC_LOOP:conc#199.itm(5)} {VEC_LOOP:conc#199.itm(6)} {VEC_LOOP:conc#199.itm(7)} {VEC_LOOP:conc#199.itm(8)} {VEC_LOOP:conc#199.itm(9)} {VEC_LOOP:conc#199.itm(10)} {VEC_LOOP:conc#199.itm(11)} {VEC_LOOP:conc#199.itm(12)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-965 -attr oid 962 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(9)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(10)} -attr vt d
load net {VEC_LOOP:mux1h#23.itm(11)} -attr vt d
load netBundle {VEC_LOOP:mux1h#23.itm} 12 {VEC_LOOP:mux1h#23.itm(0)} {VEC_LOOP:mux1h#23.itm(1)} {VEC_LOOP:mux1h#23.itm(2)} {VEC_LOOP:mux1h#23.itm(3)} {VEC_LOOP:mux1h#23.itm(4)} {VEC_LOOP:mux1h#23.itm(5)} {VEC_LOOP:mux1h#23.itm(6)} {VEC_LOOP:mux1h#23.itm(7)} {VEC_LOOP:mux1h#23.itm(8)} {VEC_LOOP:mux1h#23.itm(9)} {VEC_LOOP:mux1h#23.itm(10)} {VEC_LOOP:mux1h#23.itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-966 -attr oid 963 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {conc#15.itm(0)} -attr vt d
load net {conc#15.itm(1)} -attr vt d
load net {conc#15.itm(2)} -attr vt d
load net {conc#15.itm(3)} -attr vt d
load net {conc#15.itm(4)} -attr vt d
load net {conc#15.itm(5)} -attr vt d
load net {conc#15.itm(6)} -attr vt d
load net {conc#15.itm(7)} -attr vt d
load net {conc#15.itm(8)} -attr vt d
load net {conc#15.itm(9)} -attr vt d
load net {conc#15.itm(10)} -attr vt d
load net {conc#15.itm(11)} -attr vt d
load netBundle {conc#15.itm} 12 {conc#15.itm(0)} {conc#15.itm(1)} {conc#15.itm(2)} {conc#15.itm(3)} {conc#15.itm(4)} {conc#15.itm(5)} {conc#15.itm(6)} {conc#15.itm(7)} {conc#15.itm(8)} {conc#15.itm(9)} {conc#15.itm(10)} {conc#15.itm(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-967 -attr oid 964 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-3)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(10)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm} 12 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(10)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-968 -attr oid 965 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm} 12 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(10)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-969 -attr oid 966 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {conc#3.itm(0)} -attr vt d
load net {conc#3.itm(1)} -attr vt d
load net {conc#3.itm(2)} -attr vt d
load net {conc#3.itm(3)} -attr vt d
load net {conc#3.itm(4)} -attr vt d
load net {conc#3.itm(5)} -attr vt d
load net {conc#3.itm(6)} -attr vt d
load net {conc#3.itm(7)} -attr vt d
load net {conc#3.itm(8)} -attr vt d
load net {conc#3.itm(9)} -attr vt d
load net {conc#3.itm(10)} -attr vt d
load net {conc#3.itm(11)} -attr vt d
load netBundle {conc#3.itm} 12 {conc#3.itm(0)} {conc#3.itm(1)} {conc#3.itm(2)} {conc#3.itm(3)} {conc#3.itm(4)} {conc#3.itm(5)} {conc#3.itm(6)} {conc#3.itm(7)} {conc#3.itm(8)} {conc#3.itm(9)} {conc#3.itm(10)} {conc#3.itm(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(0)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(1)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(2)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(3)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(4)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(5)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(6)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(7)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(8)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(9)} -attr vt d
load netBundle {COMP_LOOP-16:not#3.itm} 10 {COMP_LOOP-16:not#3.itm(0)} {COMP_LOOP-16:not#3.itm(1)} {COMP_LOOP-16:not#3.itm(2)} {COMP_LOOP-16:not#3.itm(3)} {COMP_LOOP-16:not#3.itm(4)} {COMP_LOOP-16:not#3.itm(5)} {COMP_LOOP-16:not#3.itm(6)} {COMP_LOOP-16:not#3.itm(7)} {COMP_LOOP-16:not#3.itm(8)} {COMP_LOOP-16:not#3.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-970 -attr oid 967 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-971 -attr oid 968 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {COMP_LOOP-4:not#7.itm(0)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(1)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(2)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(3)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(4)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(5)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(6)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(7)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(8)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(9)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(10)} -attr vt d
load net {COMP_LOOP-4:not#7.itm(11)} -attr vt d
load netBundle {COMP_LOOP-4:not#7.itm} 12 {COMP_LOOP-4:not#7.itm(0)} {COMP_LOOP-4:not#7.itm(1)} {COMP_LOOP-4:not#7.itm(2)} {COMP_LOOP-4:not#7.itm(3)} {COMP_LOOP-4:not#7.itm(4)} {COMP_LOOP-4:not#7.itm(5)} {COMP_LOOP-4:not#7.itm(6)} {COMP_LOOP-4:not#7.itm(7)} {COMP_LOOP-4:not#7.itm(8)} {COMP_LOOP-4:not#7.itm(9)} {COMP_LOOP-4:not#7.itm(10)} {COMP_LOOP-4:not#7.itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-972 -attr oid 969 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(11)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm} 12 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-973 -attr oid 970 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {conc#6.itm(0)} -attr vt d
load net {conc#6.itm(1)} -attr vt d
load net {conc#6.itm(2)} -attr vt d
load net {conc#6.itm(3)} -attr vt d
load net {conc#6.itm(4)} -attr vt d
load net {conc#6.itm(5)} -attr vt d
load net {conc#6.itm(6)} -attr vt d
load net {conc#6.itm(7)} -attr vt d
load net {conc#6.itm(8)} -attr vt d
load net {conc#6.itm(9)} -attr vt d
load net {conc#6.itm(10)} -attr vt d
load net {conc#6.itm(11)} -attr vt d
load netBundle {conc#6.itm} 12 {conc#6.itm(0)} {conc#6.itm(1)} {conc#6.itm(2)} {conc#6.itm(3)} {conc#6.itm(4)} {conc#6.itm(5)} {conc#6.itm(6)} {conc#6.itm(7)} {conc#6.itm(8)} {conc#6.itm(9)} {conc#6.itm(10)} {conc#6.itm(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(0)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(1)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(2)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(3)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(4)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(5)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(6)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(7)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(8)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(9)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(10)} -attr vt d
load netBundle {COMP_LOOP-8:not#3.itm} 11 {COMP_LOOP-8:not#3.itm(0)} {COMP_LOOP-8:not#3.itm(1)} {COMP_LOOP-8:not#3.itm(2)} {COMP_LOOP-8:not#3.itm(3)} {COMP_LOOP-8:not#3.itm(4)} {COMP_LOOP-8:not#3.itm(5)} {COMP_LOOP-8:not#3.itm(6)} {COMP_LOOP-8:not#3.itm(7)} {COMP_LOOP-8:not#3.itm(8)} {COMP_LOOP-8:not#3.itm(9)} {COMP_LOOP-8:not#3.itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-974 -attr oid 971 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(10)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm} 11 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(10)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-975 -attr oid 972 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {VEC_LOOP:conc#200.itm(0)} -attr vt d
load net {VEC_LOOP:conc#200.itm(1)} -attr vt d
load net {VEC_LOOP:conc#200.itm(2)} -attr vt d
load net {VEC_LOOP:conc#200.itm(3)} -attr vt d
load net {VEC_LOOP:conc#200.itm(4)} -attr vt d
load net {VEC_LOOP:conc#200.itm(5)} -attr vt d
load net {VEC_LOOP:conc#200.itm(6)} -attr vt d
load net {VEC_LOOP:conc#200.itm(7)} -attr vt d
load net {VEC_LOOP:conc#200.itm(8)} -attr vt d
load net {VEC_LOOP:conc#200.itm(9)} -attr vt d
load net {VEC_LOOP:conc#200.itm(10)} -attr vt d
load net {VEC_LOOP:conc#200.itm(11)} -attr vt d
load net {VEC_LOOP:conc#200.itm(12)} -attr vt d
load netBundle {VEC_LOOP:conc#200.itm} 13 {VEC_LOOP:conc#200.itm(0)} {VEC_LOOP:conc#200.itm(1)} {VEC_LOOP:conc#200.itm(2)} {VEC_LOOP:conc#200.itm(3)} {VEC_LOOP:conc#200.itm(4)} {VEC_LOOP:conc#200.itm(5)} {VEC_LOOP:conc#200.itm(6)} {VEC_LOOP:conc#200.itm(7)} {VEC_LOOP:conc#200.itm(8)} {VEC_LOOP:conc#200.itm(9)} {VEC_LOOP:conc#200.itm(10)} {VEC_LOOP:conc#200.itm(11)} {VEC_LOOP:conc#200.itm(12)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-976 -attr oid 973 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(7)} -attr vt d
load netBundle {VEC_LOOP:mux1h#27.itm} 8 {VEC_LOOP:mux1h#27.itm(0)} {VEC_LOOP:mux1h#27.itm(1)} {VEC_LOOP:mux1h#27.itm(2)} {VEC_LOOP:mux1h#27.itm(3)} {VEC_LOOP:mux1h#27.itm(4)} {VEC_LOOP:mux1h#27.itm(5)} {VEC_LOOP:mux1h#27.itm(6)} {VEC_LOOP:mux1h#27.itm(7)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-977 -attr oid 974 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm} 8 {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(1)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(2)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(3)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(4)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(5)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(6)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(7)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-978 -attr oid 975 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm} 8 {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(0)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(1)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(2)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(3)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(4)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(5)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(6)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm(7)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-979 -attr oid 976 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(6)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm} 8 {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(1)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(2)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(3)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(4)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(5)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(6)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm(7)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-980 -attr oid 977 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {conc#18.itm(0)} -attr vt d
load net {conc#18.itm(1)} -attr vt d
load net {conc#18.itm(2)} -attr vt d
load net {conc#18.itm(3)} -attr vt d
load net {conc#18.itm(4)} -attr vt d
load net {conc#18.itm(5)} -attr vt d
load net {conc#18.itm(6)} -attr vt d
load net {conc#18.itm(7)} -attr vt d
load netBundle {conc#18.itm} 8 {conc#18.itm(0)} {conc#18.itm(1)} {conc#18.itm(2)} {conc#18.itm(3)} {conc#18.itm(4)} {conc#18.itm(5)} {conc#18.itm(6)} {conc#18.itm(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(6)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm} 7 {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(1)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(2)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(3)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(4)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(5)} {VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm(6)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-981 -attr oid 978 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-3).itm}
load net {STAGE_LOOP:mux#1.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:mux#1.itm} 4 {STAGE_LOOP:mux#1.itm(0)} {STAGE_LOOP:mux#1.itm(1)} {STAGE_LOOP:mux#1.itm(2)} {STAGE_LOOP:mux#1.itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-982 -attr oid 979 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -attr vt d
load netBundle {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm} 4 {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-983 -attr oid 980 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {VEC_LOOP:conc#201.itm(0)} -attr vt d
load net {VEC_LOOP:conc#201.itm(1)} -attr vt d
load net {VEC_LOOP:conc#201.itm(2)} -attr vt d
load net {VEC_LOOP:conc#201.itm(3)} -attr vt d
load net {VEC_LOOP:conc#201.itm(4)} -attr vt d
load net {VEC_LOOP:conc#201.itm(5)} -attr vt d
load net {VEC_LOOP:conc#201.itm(6)} -attr vt d
load net {VEC_LOOP:conc#201.itm(7)} -attr vt d
load net {VEC_LOOP:conc#201.itm(8)} -attr vt d
load net {VEC_LOOP:conc#201.itm(9)} -attr vt d
load net {VEC_LOOP:conc#201.itm(10)} -attr vt d
load net {VEC_LOOP:conc#201.itm(11)} -attr vt d
load net {VEC_LOOP:conc#201.itm(12)} -attr vt d
load net {VEC_LOOP:conc#201.itm(13)} -attr vt d
load net {VEC_LOOP:conc#201.itm(14)} -attr vt d
load netBundle {VEC_LOOP:conc#201.itm} 15 {VEC_LOOP:conc#201.itm(0)} {VEC_LOOP:conc#201.itm(1)} {VEC_LOOP:conc#201.itm(2)} {VEC_LOOP:conc#201.itm(3)} {VEC_LOOP:conc#201.itm(4)} {VEC_LOOP:conc#201.itm(5)} {VEC_LOOP:conc#201.itm(6)} {VEC_LOOP:conc#201.itm(7)} {VEC_LOOP:conc#201.itm(8)} {VEC_LOOP:conc#201.itm(9)} {VEC_LOOP:conc#201.itm(10)} {VEC_LOOP:conc#201.itm(11)} {VEC_LOOP:conc#201.itm(12)} {VEC_LOOP:conc#201.itm(13)} {VEC_LOOP:conc#201.itm(14)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-984 -attr oid 981 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(9)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(10)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(11)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(12)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(13)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#4.itm} 14 {VEC_LOOP:VEC_LOOP:mux#4.itm(0)} {VEC_LOOP:VEC_LOOP:mux#4.itm(1)} {VEC_LOOP:VEC_LOOP:mux#4.itm(2)} {VEC_LOOP:VEC_LOOP:mux#4.itm(3)} {VEC_LOOP:VEC_LOOP:mux#4.itm(4)} {VEC_LOOP:VEC_LOOP:mux#4.itm(5)} {VEC_LOOP:VEC_LOOP:mux#4.itm(6)} {VEC_LOOP:VEC_LOOP:mux#4.itm(7)} {VEC_LOOP:VEC_LOOP:mux#4.itm(8)} {VEC_LOOP:VEC_LOOP:mux#4.itm(9)} {VEC_LOOP:VEC_LOOP:mux#4.itm(10)} {VEC_LOOP:VEC_LOOP:mux#4.itm(11)} {VEC_LOOP:VEC_LOOP:mux#4.itm(12)} {VEC_LOOP:VEC_LOOP:mux#4.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-985 -attr oid 982 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(13)} -attr vt d
load netBundle {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm} 14 {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(0)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(1)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(2)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(3)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(4)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(5)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(6)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(7)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(8)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(9)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(10)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(11)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(12)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-986 -attr oid 983 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {COMP_LOOP-2:not#19.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(9)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(10)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(11)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(12)} -attr vt d
load net {COMP_LOOP-2:not#19.itm(13)} -attr vt d
load netBundle {COMP_LOOP-2:not#19.itm} 14 {COMP_LOOP-2:not#19.itm(0)} {COMP_LOOP-2:not#19.itm(1)} {COMP_LOOP-2:not#19.itm(2)} {COMP_LOOP-2:not#19.itm(3)} {COMP_LOOP-2:not#19.itm(4)} {COMP_LOOP-2:not#19.itm(5)} {COMP_LOOP-2:not#19.itm(6)} {COMP_LOOP-2:not#19.itm(7)} {COMP_LOOP-2:not#19.itm(8)} {COMP_LOOP-2:not#19.itm(9)} {COMP_LOOP-2:not#19.itm(10)} {COMP_LOOP-2:not#19.itm(11)} {COMP_LOOP-2:not#19.itm(12)} {COMP_LOOP-2:not#19.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-987 -attr oid 984 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(11)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(12)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(13)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm} 14 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(11)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(12)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-988 -attr oid 985 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {VEC_LOOP:conc#202.itm(0)} -attr vt d
load net {VEC_LOOP:conc#202.itm(1)} -attr vt d
load net {VEC_LOOP:conc#202.itm(2)} -attr vt d
load net {VEC_LOOP:conc#202.itm(3)} -attr vt d
load net {VEC_LOOP:conc#202.itm(4)} -attr vt d
load net {VEC_LOOP:conc#202.itm(5)} -attr vt d
load net {VEC_LOOP:conc#202.itm(6)} -attr vt d
load net {VEC_LOOP:conc#202.itm(7)} -attr vt d
load net {VEC_LOOP:conc#202.itm(8)} -attr vt d
load net {VEC_LOOP:conc#202.itm(9)} -attr vt d
load net {VEC_LOOP:conc#202.itm(10)} -attr vt d
load net {VEC_LOOP:conc#202.itm(11)} -attr vt d
load net {VEC_LOOP:conc#202.itm(12)} -attr vt d
load net {VEC_LOOP:conc#202.itm(13)} -attr vt d
load netBundle {VEC_LOOP:conc#202.itm} 14 {VEC_LOOP:conc#202.itm(0)} {VEC_LOOP:conc#202.itm(1)} {VEC_LOOP:conc#202.itm(2)} {VEC_LOOP:conc#202.itm(3)} {VEC_LOOP:conc#202.itm(4)} {VEC_LOOP:conc#202.itm(5)} {VEC_LOOP:conc#202.itm(6)} {VEC_LOOP:conc#202.itm(7)} {VEC_LOOP:conc#202.itm(8)} {VEC_LOOP:conc#202.itm(9)} {VEC_LOOP:conc#202.itm(10)} {VEC_LOOP:conc#202.itm(11)} {VEC_LOOP:conc#202.itm(12)} {VEC_LOOP:conc#202.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-989 -attr oid 986 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(9)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#5.itm} 10 {VEC_LOOP:VEC_LOOP:mux#5.itm(0)} {VEC_LOOP:VEC_LOOP:mux#5.itm(1)} {VEC_LOOP:VEC_LOOP:mux#5.itm(2)} {VEC_LOOP:VEC_LOOP:mux#5.itm(3)} {VEC_LOOP:VEC_LOOP:mux#5.itm(4)} {VEC_LOOP:VEC_LOOP:mux#5.itm(5)} {VEC_LOOP:VEC_LOOP:mux#5.itm(6)} {VEC_LOOP:VEC_LOOP:mux#5.itm(7)} {VEC_LOOP:VEC_LOOP:mux#5.itm(8)} {VEC_LOOP:VEC_LOOP:mux#5.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-990 -attr oid 987 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-991 -attr oid 988 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:conc#196.itm(0)} -attr vt d
load net {VEC_LOOP:conc#196.itm(1)} -attr vt d
load net {VEC_LOOP:conc#196.itm(2)} -attr vt d
load net {VEC_LOOP:conc#196.itm(3)} -attr vt d
load net {VEC_LOOP:conc#196.itm(4)} -attr vt d
load net {VEC_LOOP:conc#196.itm(5)} -attr vt d
load net {VEC_LOOP:conc#196.itm(6)} -attr vt d
load net {VEC_LOOP:conc#196.itm(7)} -attr vt d
load net {VEC_LOOP:conc#196.itm(8)} -attr vt d
load net {VEC_LOOP:conc#196.itm(9)} -attr vt d
load net {VEC_LOOP:conc#196.itm(10)} -attr vt d
load net {VEC_LOOP:conc#196.itm(11)} -attr vt d
load net {VEC_LOOP:conc#196.itm(12)} -attr vt d
load net {VEC_LOOP:conc#196.itm(13)} -attr vt d
load netBundle {VEC_LOOP:conc#196.itm} 14 {VEC_LOOP:conc#196.itm(0)} {VEC_LOOP:conc#196.itm(1)} {VEC_LOOP:conc#196.itm(2)} {VEC_LOOP:conc#196.itm(3)} {VEC_LOOP:conc#196.itm(4)} {VEC_LOOP:conc#196.itm(5)} {VEC_LOOP:conc#196.itm(6)} {VEC_LOOP:conc#196.itm(7)} {VEC_LOOP:conc#196.itm(8)} {VEC_LOOP:conc#196.itm(9)} {VEC_LOOP:conc#196.itm(10)} {VEC_LOOP:conc#196.itm(11)} {VEC_LOOP:conc#196.itm(12)} {VEC_LOOP:conc#196.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-992 -attr oid 989 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:or#54.itm(0)} -attr vt d
load net {VEC_LOOP:or#54.itm(1)} -attr vt d
load net {VEC_LOOP:or#54.itm(2)} -attr vt d
load netBundle {VEC_LOOP:or#54.itm} 3 {VEC_LOOP:or#54.itm(0)} {VEC_LOOP:or#54.itm(1)} {VEC_LOOP:or#54.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-993 -attr oid 990 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.itm}
load net {VEC_LOOP:nor#1.itm(0)} -attr vt d
load net {VEC_LOOP:nor#1.itm(1)} -attr vt d
load net {VEC_LOOP:nor#1.itm(2)} -attr vt d
load netBundle {VEC_LOOP:nor#1.itm} 3 {VEC_LOOP:nor#1.itm(0)} {VEC_LOOP:nor#1.itm(1)} {VEC_LOOP:nor#1.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-994 -attr oid 991 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:mux1h#24.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#24.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#24.itm(2)} -attr vt d
load netBundle {VEC_LOOP:mux1h#24.itm} 3 {VEC_LOOP:mux1h#24.itm(0)} {VEC_LOOP:mux1h#24.itm(1)} {VEC_LOOP:mux1h#24.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-995 -attr oid 992 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#24.itm}
load net {VEC_LOOP:exs#3.itm(0)} -attr vt d
load net {VEC_LOOP:exs#3.itm(1)} -attr vt d
load net {VEC_LOOP:exs#3.itm(2)} -attr vt d
load netBundle {VEC_LOOP:exs#3.itm} 3 {VEC_LOOP:exs#3.itm(0)} {VEC_LOOP:exs#3.itm(1)} {VEC_LOOP:exs#3.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-996 -attr oid 993 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {VEC_LOOP:exs#1.itm(0)} -attr vt d
load net {VEC_LOOP:exs#1.itm(1)} -attr vt d
load net {VEC_LOOP:exs#1.itm(2)} -attr vt d
load netBundle {VEC_LOOP:exs#1.itm} 3 {VEC_LOOP:exs#1.itm(0)} {VEC_LOOP:exs#1.itm(1)} {VEC_LOOP:exs#1.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-997 -attr oid 994 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {VEC_LOOP:conc#197.itm(0)} -attr vt d
load net {VEC_LOOP:conc#197.itm(1)} -attr vt d
load net {VEC_LOOP:conc#197.itm(2)} -attr vt d
load net {VEC_LOOP:conc#197.itm(3)} -attr vt d
load net {VEC_LOOP:conc#197.itm(4)} -attr vt d
load net {VEC_LOOP:conc#197.itm(5)} -attr vt d
load net {VEC_LOOP:conc#197.itm(6)} -attr vt d
load net {VEC_LOOP:conc#197.itm(7)} -attr vt d
load net {VEC_LOOP:conc#197.itm(8)} -attr vt d
load net {VEC_LOOP:conc#197.itm(9)} -attr vt d
load net {VEC_LOOP:conc#197.itm(10)} -attr vt d
load net {VEC_LOOP:conc#197.itm(11)} -attr vt d
load net {VEC_LOOP:conc#197.itm(12)} -attr vt d
load net {VEC_LOOP:conc#197.itm(13)} -attr vt d
load netBundle {VEC_LOOP:conc#197.itm} 14 {VEC_LOOP:conc#197.itm(0)} {VEC_LOOP:conc#197.itm(1)} {VEC_LOOP:conc#197.itm(2)} {VEC_LOOP:conc#197.itm(3)} {VEC_LOOP:conc#197.itm(4)} {VEC_LOOP:conc#197.itm(5)} {VEC_LOOP:conc#197.itm(6)} {VEC_LOOP:conc#197.itm(7)} {VEC_LOOP:conc#197.itm(8)} {VEC_LOOP:conc#197.itm(9)} {VEC_LOOP:conc#197.itm(10)} {VEC_LOOP:conc#197.itm(11)} {VEC_LOOP:conc#197.itm(12)} {VEC_LOOP:conc#197.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-998 -attr oid 995 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:or#55.itm(0)} -attr vt d
load net {VEC_LOOP:or#55.itm(1)} -attr vt d
load net {VEC_LOOP:or#55.itm(2)} -attr vt d
load net {VEC_LOOP:or#55.itm(3)} -attr vt d
load netBundle {VEC_LOOP:or#55.itm} 4 {VEC_LOOP:or#55.itm(0)} {VEC_LOOP:or#55.itm(1)} {VEC_LOOP:or#55.itm(2)} {VEC_LOOP:or#55.itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-999 -attr oid 996 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(3)} -attr vt d
load netBundle {VEC_LOOP:mux1h#25.itm} 4 {VEC_LOOP:mux1h#25.itm(0)} {VEC_LOOP:mux1h#25.itm(1)} {VEC_LOOP:mux1h#25.itm(2)} {VEC_LOOP:mux1h#25.itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1000 -attr oid 997 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:exs#2.itm(0)} -attr vt d
load net {VEC_LOOP:exs#2.itm(1)} -attr vt d
load net {VEC_LOOP:exs#2.itm(2)} -attr vt d
load net {VEC_LOOP:exs#2.itm(3)} -attr vt d
load netBundle {VEC_LOOP:exs#2.itm} 4 {VEC_LOOP:exs#2.itm(0)} {VEC_LOOP:exs#2.itm(1)} {VEC_LOOP:exs#2.itm(2)} {VEC_LOOP:exs#2.itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1001 -attr oid 998 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(11)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(12)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(13)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm} 14 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(11)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(12)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1002 -attr oid 999 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {VEC_LOOP:mux#24.itm(0)} -attr vt d
load net {VEC_LOOP:mux#24.itm(1)} -attr vt d
load net {VEC_LOOP:mux#24.itm(2)} -attr vt d
load net {VEC_LOOP:mux#24.itm(3)} -attr vt d
load net {VEC_LOOP:mux#24.itm(4)} -attr vt d
load net {VEC_LOOP:mux#24.itm(5)} -attr vt d
load net {VEC_LOOP:mux#24.itm(6)} -attr vt d
load net {VEC_LOOP:mux#24.itm(7)} -attr vt d
load net {VEC_LOOP:mux#24.itm(8)} -attr vt d
load net {VEC_LOOP:mux#24.itm(9)} -attr vt d
load net {VEC_LOOP:mux#24.itm(10)} -attr vt d
load net {VEC_LOOP:mux#24.itm(11)} -attr vt d
load net {VEC_LOOP:mux#24.itm(12)} -attr vt d
load net {VEC_LOOP:mux#24.itm(13)} -attr vt d
load netBundle {VEC_LOOP:mux#24.itm} 14 {VEC_LOOP:mux#24.itm(0)} {VEC_LOOP:mux#24.itm(1)} {VEC_LOOP:mux#24.itm(2)} {VEC_LOOP:mux#24.itm(3)} {VEC_LOOP:mux#24.itm(4)} {VEC_LOOP:mux#24.itm(5)} {VEC_LOOP:mux#24.itm(6)} {VEC_LOOP:mux#24.itm(7)} {VEC_LOOP:mux#24.itm(8)} {VEC_LOOP:mux#24.itm(9)} {VEC_LOOP:mux#24.itm(10)} {VEC_LOOP:mux#24.itm(11)} {VEC_LOOP:mux#24.itm(12)} {VEC_LOOP:mux#24.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1003 -attr oid 1000 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:conc#191.itm(0)} -attr vt d
load net {VEC_LOOP:conc#191.itm(1)} -attr vt d
load net {VEC_LOOP:conc#191.itm(2)} -attr vt d
load net {VEC_LOOP:conc#191.itm(3)} -attr vt d
load net {VEC_LOOP:conc#191.itm(4)} -attr vt d
load net {VEC_LOOP:conc#191.itm(5)} -attr vt d
load net {VEC_LOOP:conc#191.itm(6)} -attr vt d
load net {VEC_LOOP:conc#191.itm(7)} -attr vt d
load net {VEC_LOOP:conc#191.itm(8)} -attr vt d
load net {VEC_LOOP:conc#191.itm(9)} -attr vt d
load net {VEC_LOOP:conc#191.itm(10)} -attr vt d
load net {VEC_LOOP:conc#191.itm(11)} -attr vt d
load net {VEC_LOOP:conc#191.itm(12)} -attr vt d
load net {VEC_LOOP:conc#191.itm(13)} -attr vt d
load netBundle {VEC_LOOP:conc#191.itm} 14 {VEC_LOOP:conc#191.itm(0)} {VEC_LOOP:conc#191.itm(1)} {VEC_LOOP:conc#191.itm(2)} {VEC_LOOP:conc#191.itm(3)} {VEC_LOOP:conc#191.itm(4)} {VEC_LOOP:conc#191.itm(5)} {VEC_LOOP:conc#191.itm(6)} {VEC_LOOP:conc#191.itm(7)} {VEC_LOOP:conc#191.itm(8)} {VEC_LOOP:conc#191.itm(9)} {VEC_LOOP:conc#191.itm(10)} {VEC_LOOP:conc#191.itm(11)} {VEC_LOOP:conc#191.itm(12)} {VEC_LOOP:conc#191.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1004 -attr oid 1001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#1)(9-0).itm} 10 {VEC_LOOP:slc(z.out#1)(9-0).itm(0)} {VEC_LOOP:slc(z.out#1)(9-0).itm(1)} {VEC_LOOP:slc(z.out#1)(9-0).itm(2)} {VEC_LOOP:slc(z.out#1)(9-0).itm(3)} {VEC_LOOP:slc(z.out#1)(9-0).itm(4)} {VEC_LOOP:slc(z.out#1)(9-0).itm(5)} {VEC_LOOP:slc(z.out#1)(9-0).itm(6)} {VEC_LOOP:slc(z.out#1)(9-0).itm(7)} {VEC_LOOP:slc(z.out#1)(9-0).itm(8)} {VEC_LOOP:slc(z.out#1)(9-0).itm(9)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1005 -attr oid 1002 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#1)(9-0).itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm(3)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm} 4 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm(3)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1006 -attr oid 1003 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4-1).itm}
load net {VEC_LOOP:mux#27.itm(0)} -attr vt d
load net {VEC_LOOP:mux#27.itm(1)} -attr vt d
load net {VEC_LOOP:mux#27.itm(2)} -attr vt d
load net {VEC_LOOP:mux#27.itm(3)} -attr vt d
load net {VEC_LOOP:mux#27.itm(4)} -attr vt d
load net {VEC_LOOP:mux#27.itm(5)} -attr vt d
load net {VEC_LOOP:mux#27.itm(6)} -attr vt d
load net {VEC_LOOP:mux#27.itm(7)} -attr vt d
load net {VEC_LOOP:mux#27.itm(8)} -attr vt d
load net {VEC_LOOP:mux#27.itm(9)} -attr vt d
load net {VEC_LOOP:mux#27.itm(10)} -attr vt d
load net {VEC_LOOP:mux#27.itm(11)} -attr vt d
load net {VEC_LOOP:mux#27.itm(12)} -attr vt d
load net {VEC_LOOP:mux#27.itm(13)} -attr vt d
load net {VEC_LOOP:mux#27.itm(14)} -attr vt d
load net {VEC_LOOP:mux#27.itm(15)} -attr vt d
load net {VEC_LOOP:mux#27.itm(16)} -attr vt d
load net {VEC_LOOP:mux#27.itm(17)} -attr vt d
load net {VEC_LOOP:mux#27.itm(18)} -attr vt d
load net {VEC_LOOP:mux#27.itm(19)} -attr vt d
load net {VEC_LOOP:mux#27.itm(20)} -attr vt d
load net {VEC_LOOP:mux#27.itm(21)} -attr vt d
load net {VEC_LOOP:mux#27.itm(22)} -attr vt d
load net {VEC_LOOP:mux#27.itm(23)} -attr vt d
load net {VEC_LOOP:mux#27.itm(24)} -attr vt d
load net {VEC_LOOP:mux#27.itm(25)} -attr vt d
load net {VEC_LOOP:mux#27.itm(26)} -attr vt d
load net {VEC_LOOP:mux#27.itm(27)} -attr vt d
load net {VEC_LOOP:mux#27.itm(28)} -attr vt d
load net {VEC_LOOP:mux#27.itm(29)} -attr vt d
load net {VEC_LOOP:mux#27.itm(30)} -attr vt d
load net {VEC_LOOP:mux#27.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#27.itm} 32 {VEC_LOOP:mux#27.itm(0)} {VEC_LOOP:mux#27.itm(1)} {VEC_LOOP:mux#27.itm(2)} {VEC_LOOP:mux#27.itm(3)} {VEC_LOOP:mux#27.itm(4)} {VEC_LOOP:mux#27.itm(5)} {VEC_LOOP:mux#27.itm(6)} {VEC_LOOP:mux#27.itm(7)} {VEC_LOOP:mux#27.itm(8)} {VEC_LOOP:mux#27.itm(9)} {VEC_LOOP:mux#27.itm(10)} {VEC_LOOP:mux#27.itm(11)} {VEC_LOOP:mux#27.itm(12)} {VEC_LOOP:mux#27.itm(13)} {VEC_LOOP:mux#27.itm(14)} {VEC_LOOP:mux#27.itm(15)} {VEC_LOOP:mux#27.itm(16)} {VEC_LOOP:mux#27.itm(17)} {VEC_LOOP:mux#27.itm(18)} {VEC_LOOP:mux#27.itm(19)} {VEC_LOOP:mux#27.itm(20)} {VEC_LOOP:mux#27.itm(21)} {VEC_LOOP:mux#27.itm(22)} {VEC_LOOP:mux#27.itm(23)} {VEC_LOOP:mux#27.itm(24)} {VEC_LOOP:mux#27.itm(25)} {VEC_LOOP:mux#27.itm(26)} {VEC_LOOP:mux#27.itm(27)} {VEC_LOOP:mux#27.itm(28)} {VEC_LOOP:mux#27.itm(29)} {VEC_LOOP:mux#27.itm(30)} {VEC_LOOP:mux#27.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1007 -attr oid 1004 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1008 -attr oid 1005 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1009 -attr oid 1006 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {VEC_LOOP:mux#28.itm(0)} -attr vt d
load net {VEC_LOOP:mux#28.itm(1)} -attr vt d
load net {VEC_LOOP:mux#28.itm(2)} -attr vt d
load net {VEC_LOOP:mux#28.itm(3)} -attr vt d
load net {VEC_LOOP:mux#28.itm(4)} -attr vt d
load net {VEC_LOOP:mux#28.itm(5)} -attr vt d
load net {VEC_LOOP:mux#28.itm(6)} -attr vt d
load net {VEC_LOOP:mux#28.itm(7)} -attr vt d
load net {VEC_LOOP:mux#28.itm(8)} -attr vt d
load net {VEC_LOOP:mux#28.itm(9)} -attr vt d
load net {VEC_LOOP:mux#28.itm(10)} -attr vt d
load net {VEC_LOOP:mux#28.itm(11)} -attr vt d
load net {VEC_LOOP:mux#28.itm(12)} -attr vt d
load net {VEC_LOOP:mux#28.itm(13)} -attr vt d
load net {VEC_LOOP:mux#28.itm(14)} -attr vt d
load net {VEC_LOOP:mux#28.itm(15)} -attr vt d
load net {VEC_LOOP:mux#28.itm(16)} -attr vt d
load net {VEC_LOOP:mux#28.itm(17)} -attr vt d
load net {VEC_LOOP:mux#28.itm(18)} -attr vt d
load net {VEC_LOOP:mux#28.itm(19)} -attr vt d
load net {VEC_LOOP:mux#28.itm(20)} -attr vt d
load net {VEC_LOOP:mux#28.itm(21)} -attr vt d
load net {VEC_LOOP:mux#28.itm(22)} -attr vt d
load net {VEC_LOOP:mux#28.itm(23)} -attr vt d
load net {VEC_LOOP:mux#28.itm(24)} -attr vt d
load net {VEC_LOOP:mux#28.itm(25)} -attr vt d
load net {VEC_LOOP:mux#28.itm(26)} -attr vt d
load net {VEC_LOOP:mux#28.itm(27)} -attr vt d
load net {VEC_LOOP:mux#28.itm(28)} -attr vt d
load net {VEC_LOOP:mux#28.itm(29)} -attr vt d
load net {VEC_LOOP:mux#28.itm(30)} -attr vt d
load net {VEC_LOOP:mux#28.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#28.itm} 32 {VEC_LOOP:mux#28.itm(0)} {VEC_LOOP:mux#28.itm(1)} {VEC_LOOP:mux#28.itm(2)} {VEC_LOOP:mux#28.itm(3)} {VEC_LOOP:mux#28.itm(4)} {VEC_LOOP:mux#28.itm(5)} {VEC_LOOP:mux#28.itm(6)} {VEC_LOOP:mux#28.itm(7)} {VEC_LOOP:mux#28.itm(8)} {VEC_LOOP:mux#28.itm(9)} {VEC_LOOP:mux#28.itm(10)} {VEC_LOOP:mux#28.itm(11)} {VEC_LOOP:mux#28.itm(12)} {VEC_LOOP:mux#28.itm(13)} {VEC_LOOP:mux#28.itm(14)} {VEC_LOOP:mux#28.itm(15)} {VEC_LOOP:mux#28.itm(16)} {VEC_LOOP:mux#28.itm(17)} {VEC_LOOP:mux#28.itm(18)} {VEC_LOOP:mux#28.itm(19)} {VEC_LOOP:mux#28.itm(20)} {VEC_LOOP:mux#28.itm(21)} {VEC_LOOP:mux#28.itm(22)} {VEC_LOOP:mux#28.itm(23)} {VEC_LOOP:mux#28.itm(24)} {VEC_LOOP:mux#28.itm(25)} {VEC_LOOP:mux#28.itm(26)} {VEC_LOOP:mux#28.itm(27)} {VEC_LOOP:mux#28.itm(28)} {VEC_LOOP:mux#28.itm(29)} {VEC_LOOP:mux#28.itm(30)} {VEC_LOOP:mux#28.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1010 -attr oid 1007 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP-1:factor2:not#1.itm} 32 {COMP_LOOP-1:factor2:not#1.itm(0)} {COMP_LOOP-1:factor2:not#1.itm(1)} {COMP_LOOP-1:factor2:not#1.itm(2)} {COMP_LOOP-1:factor2:not#1.itm(3)} {COMP_LOOP-1:factor2:not#1.itm(4)} {COMP_LOOP-1:factor2:not#1.itm(5)} {COMP_LOOP-1:factor2:not#1.itm(6)} {COMP_LOOP-1:factor2:not#1.itm(7)} {COMP_LOOP-1:factor2:not#1.itm(8)} {COMP_LOOP-1:factor2:not#1.itm(9)} {COMP_LOOP-1:factor2:not#1.itm(10)} {COMP_LOOP-1:factor2:not#1.itm(11)} {COMP_LOOP-1:factor2:not#1.itm(12)} {COMP_LOOP-1:factor2:not#1.itm(13)} {COMP_LOOP-1:factor2:not#1.itm(14)} {COMP_LOOP-1:factor2:not#1.itm(15)} {COMP_LOOP-1:factor2:not#1.itm(16)} {COMP_LOOP-1:factor2:not#1.itm(17)} {COMP_LOOP-1:factor2:not#1.itm(18)} {COMP_LOOP-1:factor2:not#1.itm(19)} {COMP_LOOP-1:factor2:not#1.itm(20)} {COMP_LOOP-1:factor2:not#1.itm(21)} {COMP_LOOP-1:factor2:not#1.itm(22)} {COMP_LOOP-1:factor2:not#1.itm(23)} {COMP_LOOP-1:factor2:not#1.itm(24)} {COMP_LOOP-1:factor2:not#1.itm(25)} {COMP_LOOP-1:factor2:not#1.itm(26)} {COMP_LOOP-1:factor2:not#1.itm(27)} {COMP_LOOP-1:factor2:not#1.itm(28)} {COMP_LOOP-1:factor2:not#1.itm(29)} {COMP_LOOP-1:factor2:not#1.itm(30)} {COMP_LOOP-1:factor2:not#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1011 -attr oid 1008 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1012 -attr oid 1009 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP-3:factor2:not#1.itm} 32 {COMP_LOOP-3:factor2:not#1.itm(0)} {COMP_LOOP-3:factor2:not#1.itm(1)} {COMP_LOOP-3:factor2:not#1.itm(2)} {COMP_LOOP-3:factor2:not#1.itm(3)} {COMP_LOOP-3:factor2:not#1.itm(4)} {COMP_LOOP-3:factor2:not#1.itm(5)} {COMP_LOOP-3:factor2:not#1.itm(6)} {COMP_LOOP-3:factor2:not#1.itm(7)} {COMP_LOOP-3:factor2:not#1.itm(8)} {COMP_LOOP-3:factor2:not#1.itm(9)} {COMP_LOOP-3:factor2:not#1.itm(10)} {COMP_LOOP-3:factor2:not#1.itm(11)} {COMP_LOOP-3:factor2:not#1.itm(12)} {COMP_LOOP-3:factor2:not#1.itm(13)} {COMP_LOOP-3:factor2:not#1.itm(14)} {COMP_LOOP-3:factor2:not#1.itm(15)} {COMP_LOOP-3:factor2:not#1.itm(16)} {COMP_LOOP-3:factor2:not#1.itm(17)} {COMP_LOOP-3:factor2:not#1.itm(18)} {COMP_LOOP-3:factor2:not#1.itm(19)} {COMP_LOOP-3:factor2:not#1.itm(20)} {COMP_LOOP-3:factor2:not#1.itm(21)} {COMP_LOOP-3:factor2:not#1.itm(22)} {COMP_LOOP-3:factor2:not#1.itm(23)} {COMP_LOOP-3:factor2:not#1.itm(24)} {COMP_LOOP-3:factor2:not#1.itm(25)} {COMP_LOOP-3:factor2:not#1.itm(26)} {COMP_LOOP-3:factor2:not#1.itm(27)} {COMP_LOOP-3:factor2:not#1.itm(28)} {COMP_LOOP-3:factor2:not#1.itm(29)} {COMP_LOOP-3:factor2:not#1.itm(30)} {COMP_LOOP-3:factor2:not#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1013 -attr oid 1010 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1014 -attr oid 1011 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {VEC_LOOP:mux#29.itm(0)} -attr vt d
load net {VEC_LOOP:mux#29.itm(1)} -attr vt d
load net {VEC_LOOP:mux#29.itm(2)} -attr vt d
load net {VEC_LOOP:mux#29.itm(3)} -attr vt d
load net {VEC_LOOP:mux#29.itm(4)} -attr vt d
load net {VEC_LOOP:mux#29.itm(5)} -attr vt d
load net {VEC_LOOP:mux#29.itm(6)} -attr vt d
load net {VEC_LOOP:mux#29.itm(7)} -attr vt d
load net {VEC_LOOP:mux#29.itm(8)} -attr vt d
load net {VEC_LOOP:mux#29.itm(9)} -attr vt d
load net {VEC_LOOP:mux#29.itm(10)} -attr vt d
load net {VEC_LOOP:mux#29.itm(11)} -attr vt d
load net {VEC_LOOP:mux#29.itm(12)} -attr vt d
load net {VEC_LOOP:mux#29.itm(13)} -attr vt d
load net {VEC_LOOP:mux#29.itm(14)} -attr vt d
load net {VEC_LOOP:mux#29.itm(15)} -attr vt d
load net {VEC_LOOP:mux#29.itm(16)} -attr vt d
load net {VEC_LOOP:mux#29.itm(17)} -attr vt d
load net {VEC_LOOP:mux#29.itm(18)} -attr vt d
load net {VEC_LOOP:mux#29.itm(19)} -attr vt d
load net {VEC_LOOP:mux#29.itm(20)} -attr vt d
load net {VEC_LOOP:mux#29.itm(21)} -attr vt d
load net {VEC_LOOP:mux#29.itm(22)} -attr vt d
load net {VEC_LOOP:mux#29.itm(23)} -attr vt d
load net {VEC_LOOP:mux#29.itm(24)} -attr vt d
load net {VEC_LOOP:mux#29.itm(25)} -attr vt d
load net {VEC_LOOP:mux#29.itm(26)} -attr vt d
load net {VEC_LOOP:mux#29.itm(27)} -attr vt d
load net {VEC_LOOP:mux#29.itm(28)} -attr vt d
load net {VEC_LOOP:mux#29.itm(29)} -attr vt d
load net {VEC_LOOP:mux#29.itm(30)} -attr vt d
load net {VEC_LOOP:mux#29.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#29.itm} 32 {VEC_LOOP:mux#29.itm(0)} {VEC_LOOP:mux#29.itm(1)} {VEC_LOOP:mux#29.itm(2)} {VEC_LOOP:mux#29.itm(3)} {VEC_LOOP:mux#29.itm(4)} {VEC_LOOP:mux#29.itm(5)} {VEC_LOOP:mux#29.itm(6)} {VEC_LOOP:mux#29.itm(7)} {VEC_LOOP:mux#29.itm(8)} {VEC_LOOP:mux#29.itm(9)} {VEC_LOOP:mux#29.itm(10)} {VEC_LOOP:mux#29.itm(11)} {VEC_LOOP:mux#29.itm(12)} {VEC_LOOP:mux#29.itm(13)} {VEC_LOOP:mux#29.itm(14)} {VEC_LOOP:mux#29.itm(15)} {VEC_LOOP:mux#29.itm(16)} {VEC_LOOP:mux#29.itm(17)} {VEC_LOOP:mux#29.itm(18)} {VEC_LOOP:mux#29.itm(19)} {VEC_LOOP:mux#29.itm(20)} {VEC_LOOP:mux#29.itm(21)} {VEC_LOOP:mux#29.itm(22)} {VEC_LOOP:mux#29.itm(23)} {VEC_LOOP:mux#29.itm(24)} {VEC_LOOP:mux#29.itm(25)} {VEC_LOOP:mux#29.itm(26)} {VEC_LOOP:mux#29.itm(27)} {VEC_LOOP:mux#29.itm(28)} {VEC_LOOP:mux#29.itm(29)} {VEC_LOOP:mux#29.itm(30)} {VEC_LOOP:mux#29.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1015 -attr oid 1012 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1016 -attr oid 1013 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1017 -attr oid 1014 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {VEC_LOOP:mux#30.itm(0)} -attr vt d
load net {VEC_LOOP:mux#30.itm(1)} -attr vt d
load net {VEC_LOOP:mux#30.itm(2)} -attr vt d
load net {VEC_LOOP:mux#30.itm(3)} -attr vt d
load net {VEC_LOOP:mux#30.itm(4)} -attr vt d
load net {VEC_LOOP:mux#30.itm(5)} -attr vt d
load net {VEC_LOOP:mux#30.itm(6)} -attr vt d
load net {VEC_LOOP:mux#30.itm(7)} -attr vt d
load net {VEC_LOOP:mux#30.itm(8)} -attr vt d
load net {VEC_LOOP:mux#30.itm(9)} -attr vt d
load net {VEC_LOOP:mux#30.itm(10)} -attr vt d
load net {VEC_LOOP:mux#30.itm(11)} -attr vt d
load net {VEC_LOOP:mux#30.itm(12)} -attr vt d
load net {VEC_LOOP:mux#30.itm(13)} -attr vt d
load net {VEC_LOOP:mux#30.itm(14)} -attr vt d
load net {VEC_LOOP:mux#30.itm(15)} -attr vt d
load net {VEC_LOOP:mux#30.itm(16)} -attr vt d
load net {VEC_LOOP:mux#30.itm(17)} -attr vt d
load net {VEC_LOOP:mux#30.itm(18)} -attr vt d
load net {VEC_LOOP:mux#30.itm(19)} -attr vt d
load net {VEC_LOOP:mux#30.itm(20)} -attr vt d
load net {VEC_LOOP:mux#30.itm(21)} -attr vt d
load net {VEC_LOOP:mux#30.itm(22)} -attr vt d
load net {VEC_LOOP:mux#30.itm(23)} -attr vt d
load net {VEC_LOOP:mux#30.itm(24)} -attr vt d
load net {VEC_LOOP:mux#30.itm(25)} -attr vt d
load net {VEC_LOOP:mux#30.itm(26)} -attr vt d
load net {VEC_LOOP:mux#30.itm(27)} -attr vt d
load net {VEC_LOOP:mux#30.itm(28)} -attr vt d
load net {VEC_LOOP:mux#30.itm(29)} -attr vt d
load net {VEC_LOOP:mux#30.itm(30)} -attr vt d
load net {VEC_LOOP:mux#30.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#30.itm} 32 {VEC_LOOP:mux#30.itm(0)} {VEC_LOOP:mux#30.itm(1)} {VEC_LOOP:mux#30.itm(2)} {VEC_LOOP:mux#30.itm(3)} {VEC_LOOP:mux#30.itm(4)} {VEC_LOOP:mux#30.itm(5)} {VEC_LOOP:mux#30.itm(6)} {VEC_LOOP:mux#30.itm(7)} {VEC_LOOP:mux#30.itm(8)} {VEC_LOOP:mux#30.itm(9)} {VEC_LOOP:mux#30.itm(10)} {VEC_LOOP:mux#30.itm(11)} {VEC_LOOP:mux#30.itm(12)} {VEC_LOOP:mux#30.itm(13)} {VEC_LOOP:mux#30.itm(14)} {VEC_LOOP:mux#30.itm(15)} {VEC_LOOP:mux#30.itm(16)} {VEC_LOOP:mux#30.itm(17)} {VEC_LOOP:mux#30.itm(18)} {VEC_LOOP:mux#30.itm(19)} {VEC_LOOP:mux#30.itm(20)} {VEC_LOOP:mux#30.itm(21)} {VEC_LOOP:mux#30.itm(22)} {VEC_LOOP:mux#30.itm(23)} {VEC_LOOP:mux#30.itm(24)} {VEC_LOOP:mux#30.itm(25)} {VEC_LOOP:mux#30.itm(26)} {VEC_LOOP:mux#30.itm(27)} {VEC_LOOP:mux#30.itm(28)} {VEC_LOOP:mux#30.itm(29)} {VEC_LOOP:mux#30.itm(30)} {VEC_LOOP:mux#30.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1018 -attr oid 1015 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1019 -attr oid 1016 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1020 -attr oid 1017 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#5.itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux#5.itm} 14 {COMP_LOOP:twiddle_f:mux#5.itm(0)} {COMP_LOOP:twiddle_f:mux#5.itm(1)} {COMP_LOOP:twiddle_f:mux#5.itm(2)} {COMP_LOOP:twiddle_f:mux#5.itm(3)} {COMP_LOOP:twiddle_f:mux#5.itm(4)} {COMP_LOOP:twiddle_f:mux#5.itm(5)} {COMP_LOOP:twiddle_f:mux#5.itm(6)} {COMP_LOOP:twiddle_f:mux#5.itm(7)} {COMP_LOOP:twiddle_f:mux#5.itm(8)} {COMP_LOOP:twiddle_f:mux#5.itm(9)} {COMP_LOOP:twiddle_f:mux#5.itm(10)} {COMP_LOOP:twiddle_f:mux#5.itm(11)} {COMP_LOOP:twiddle_f:mux#5.itm(12)} {COMP_LOOP:twiddle_f:mux#5.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1021 -attr oid 1018 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:conc#212.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#212.itm} 14 {COMP_LOOP:twiddle_f:conc#212.itm(0)} {COMP_LOOP:twiddle_f:conc#212.itm(1)} {COMP_LOOP:twiddle_f:conc#212.itm(2)} {COMP_LOOP:twiddle_f:conc#212.itm(3)} {COMP_LOOP:twiddle_f:conc#212.itm(4)} {COMP_LOOP:twiddle_f:conc#212.itm(5)} {COMP_LOOP:twiddle_f:conc#212.itm(6)} {COMP_LOOP:twiddle_f:conc#212.itm(7)} {COMP_LOOP:twiddle_f:conc#212.itm(8)} {COMP_LOOP:twiddle_f:conc#212.itm(9)} {COMP_LOOP:twiddle_f:conc#212.itm(10)} {COMP_LOOP:twiddle_f:conc#212.itm(11)} {COMP_LOOP:twiddle_f:conc#212.itm(12)} {COMP_LOOP:twiddle_f:conc#212.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1022 -attr oid 1019 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:twiddle_f:or#15.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:or#15.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:or#15.itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:or#15.itm} 3 {COMP_LOOP:twiddle_f:or#15.itm(0)} {COMP_LOOP:twiddle_f:or#15.itm(1)} {COMP_LOOP:twiddle_f:or#15.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1023 -attr oid 1020 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:nor#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:nor#1.itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:nor#1.itm} 3 {COMP_LOOP:twiddle_f:nor#1.itm(0)} {COMP_LOOP:twiddle_f:nor#1.itm(1)} {COMP_LOOP:twiddle_f:nor#1.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1024 -attr oid 1021 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#161.itm} 3 {COMP_LOOP:twiddle_f:mux1h#161.itm(0)} {COMP_LOOP:twiddle_f:mux1h#161.itm(1)} {COMP_LOOP:twiddle_f:mux1h#161.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1025 -attr oid 1022 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm}
load net {COMP_LOOP:twiddle_f:exs.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs.itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:exs.itm} 3 {COMP_LOOP:twiddle_f:exs.itm(0)} {COMP_LOOP:twiddle_f:exs.itm(1)} {COMP_LOOP:twiddle_f:exs.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1026 -attr oid 1023 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {COMP_LOOP:twiddle_f:exs#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs#1.itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:exs#1.itm} 3 {COMP_LOOP:twiddle_f:exs#1.itm(0)} {COMP_LOOP:twiddle_f:exs#1.itm(1)} {COMP_LOOP:twiddle_f:exs#1.itm(2)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1027 -attr oid 1024 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm}
load net {COMP_LOOP:twiddle_f:exu.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:exu.itm} 14 {COMP_LOOP:twiddle_f:exu.itm(0)} {COMP_LOOP:twiddle_f:exu.itm(1)} {COMP_LOOP:twiddle_f:exu.itm(2)} {COMP_LOOP:twiddle_f:exu.itm(3)} {COMP_LOOP:twiddle_f:exu.itm(4)} {COMP_LOOP:twiddle_f:exu.itm(5)} {COMP_LOOP:twiddle_f:exu.itm(6)} {COMP_LOOP:twiddle_f:exu.itm(7)} {COMP_LOOP:twiddle_f:exu.itm(8)} {COMP_LOOP:twiddle_f:exu.itm(9)} {COMP_LOOP:twiddle_f:exu.itm(10)} {COMP_LOOP:twiddle_f:exu.itm(11)} {COMP_LOOP:twiddle_f:exu.itm(12)} {COMP_LOOP:twiddle_f:exu.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1028 -attr oid 1025 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:conc#214.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(12)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#214.itm} 13 {COMP_LOOP:twiddle_f:conc#214.itm(0)} {COMP_LOOP:twiddle_f:conc#214.itm(1)} {COMP_LOOP:twiddle_f:conc#214.itm(2)} {COMP_LOOP:twiddle_f:conc#214.itm(3)} {COMP_LOOP:twiddle_f:conc#214.itm(4)} {COMP_LOOP:twiddle_f:conc#214.itm(5)} {COMP_LOOP:twiddle_f:conc#214.itm(6)} {COMP_LOOP:twiddle_f:conc#214.itm(7)} {COMP_LOOP:twiddle_f:conc#214.itm(8)} {COMP_LOOP:twiddle_f:conc#214.itm(9)} {COMP_LOOP:twiddle_f:conc#214.itm(10)} {COMP_LOOP:twiddle_f:conc#214.itm(11)} {COMP_LOOP:twiddle_f:conc#214.itm(12)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1029 -attr oid 1026 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#158.itm} 12 {COMP_LOOP:twiddle_f:mux1h#158.itm(0)} {COMP_LOOP:twiddle_f:mux1h#158.itm(1)} {COMP_LOOP:twiddle_f:mux1h#158.itm(2)} {COMP_LOOP:twiddle_f:mux1h#158.itm(3)} {COMP_LOOP:twiddle_f:mux1h#158.itm(4)} {COMP_LOOP:twiddle_f:mux1h#158.itm(5)} {COMP_LOOP:twiddle_f:mux1h#158.itm(6)} {COMP_LOOP:twiddle_f:mux1h#158.itm(7)} {COMP_LOOP:twiddle_f:mux1h#158.itm(8)} {COMP_LOOP:twiddle_f:mux1h#158.itm(9)} {COMP_LOOP:twiddle_f:mux1h#158.itm(10)} {COMP_LOOP:twiddle_f:mux1h#158.itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1030 -attr oid 1027 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm} 12 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(8)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(9)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(10)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1031 -attr oid 1028 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm} 12 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(8)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(9)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(10)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm(11)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1032 -attr oid 1029 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {conc#22.itm(0)} -attr vt d
load net {conc#22.itm(1)} -attr vt d
load net {conc#22.itm(2)} -attr vt d
load net {conc#22.itm(3)} -attr vt d
load net {conc#22.itm(4)} -attr vt d
load net {conc#22.itm(5)} -attr vt d
load net {conc#22.itm(6)} -attr vt d
load net {conc#22.itm(7)} -attr vt d
load net {conc#22.itm(8)} -attr vt d
load net {conc#22.itm(9)} -attr vt d
load net {conc#22.itm(10)} -attr vt d
load net {conc#22.itm(11)} -attr vt d
load netBundle {conc#22.itm} 12 {conc#22.itm(0)} {conc#22.itm(1)} {conc#22.itm(2)} {conc#22.itm(3)} {conc#22.itm(4)} {conc#22.itm(5)} {conc#22.itm(6)} {conc#22.itm(7)} {conc#22.itm(8)} {conc#22.itm(9)} {conc#22.itm(10)} {conc#22.itm(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP:twiddle_f:exu#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:exu#1.itm} 14 {COMP_LOOP:twiddle_f:exu#1.itm(0)} {COMP_LOOP:twiddle_f:exu#1.itm(1)} {COMP_LOOP:twiddle_f:exu#1.itm(2)} {COMP_LOOP:twiddle_f:exu#1.itm(3)} {COMP_LOOP:twiddle_f:exu#1.itm(4)} {COMP_LOOP:twiddle_f:exu#1.itm(5)} {COMP_LOOP:twiddle_f:exu#1.itm(6)} {COMP_LOOP:twiddle_f:exu#1.itm(7)} {COMP_LOOP:twiddle_f:exu#1.itm(8)} {COMP_LOOP:twiddle_f:exu#1.itm(9)} {COMP_LOOP:twiddle_f:exu#1.itm(10)} {COMP_LOOP:twiddle_f:exu#1.itm(11)} {COMP_LOOP:twiddle_f:exu#1.itm(12)} {COMP_LOOP:twiddle_f:exu#1.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1033 -attr oid 1030 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:conc#215.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(12)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#215.itm} 13 {COMP_LOOP:twiddle_f:conc#215.itm(0)} {COMP_LOOP:twiddle_f:conc#215.itm(1)} {COMP_LOOP:twiddle_f:conc#215.itm(2)} {COMP_LOOP:twiddle_f:conc#215.itm(3)} {COMP_LOOP:twiddle_f:conc#215.itm(4)} {COMP_LOOP:twiddle_f:conc#215.itm(5)} {COMP_LOOP:twiddle_f:conc#215.itm(6)} {COMP_LOOP:twiddle_f:conc#215.itm(7)} {COMP_LOOP:twiddle_f:conc#215.itm(8)} {COMP_LOOP:twiddle_f:conc#215.itm(9)} {COMP_LOOP:twiddle_f:conc#215.itm(10)} {COMP_LOOP:twiddle_f:conc#215.itm(11)} {COMP_LOOP:twiddle_f:conc#215.itm(12)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1034 -attr oid 1031 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#159.itm} 9 {COMP_LOOP:twiddle_f:mux1h#159.itm(0)} {COMP_LOOP:twiddle_f:mux1h#159.itm(1)} {COMP_LOOP:twiddle_f:mux1h#159.itm(2)} {COMP_LOOP:twiddle_f:mux1h#159.itm(3)} {COMP_LOOP:twiddle_f:mux1h#159.itm(4)} {COMP_LOOP:twiddle_f:mux1h#159.itm(5)} {COMP_LOOP:twiddle_f:mux1h#159.itm(6)} {COMP_LOOP:twiddle_f:mux1h#159.itm(7)} {COMP_LOOP:twiddle_f:mux1h#159.itm(8)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1035 -attr oid 1032 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm} 9 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm(8)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1036 -attr oid 1033 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm} 9 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm(8)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1037 -attr oid 1034 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {conc#11.itm(0)} -attr vt d
load net {conc#11.itm(1)} -attr vt d
load net {conc#11.itm(2)} -attr vt d
load net {conc#11.itm(3)} -attr vt d
load net {conc#11.itm(4)} -attr vt d
load net {conc#11.itm(5)} -attr vt d
load net {conc#11.itm(6)} -attr vt d
load net {conc#11.itm(7)} -attr vt d
load net {conc#11.itm(8)} -attr vt d
load netBundle {conc#11.itm} 9 {conc#11.itm(0)} {conc#11.itm(1)} {conc#11.itm(2)} {conc#11.itm(3)} {conc#11.itm(4)} {conc#11.itm(5)} {conc#11.itm(6)} {conc#11.itm(7)} {conc#11.itm(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm} 8 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm(7)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1038 -attr oid 1035 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {VEC_LOOP:conc#192.itm(0)} -attr vt d
load net {VEC_LOOP:conc#192.itm(1)} -attr vt d
load net {VEC_LOOP:conc#192.itm(2)} -attr vt d
load net {VEC_LOOP:conc#192.itm(3)} -attr vt d
load net {VEC_LOOP:conc#192.itm(4)} -attr vt d
load net {VEC_LOOP:conc#192.itm(5)} -attr vt d
load net {VEC_LOOP:conc#192.itm(6)} -attr vt d
load net {VEC_LOOP:conc#192.itm(7)} -attr vt d
load net {VEC_LOOP:conc#192.itm(8)} -attr vt d
load net {VEC_LOOP:conc#192.itm(9)} -attr vt d
load net {VEC_LOOP:conc#192.itm(10)} -attr vt d
load net {VEC_LOOP:conc#192.itm(11)} -attr vt d
load net {VEC_LOOP:conc#192.itm(12)} -attr vt d
load net {VEC_LOOP:conc#192.itm(13)} -attr vt d
load net {VEC_LOOP:conc#192.itm(14)} -attr vt d
load net {VEC_LOOP:conc#192.itm(15)} -attr vt d
load net {VEC_LOOP:conc#192.itm(16)} -attr vt d
load net {VEC_LOOP:conc#192.itm(17)} -attr vt d
load net {VEC_LOOP:conc#192.itm(18)} -attr vt d
load net {VEC_LOOP:conc#192.itm(19)} -attr vt d
load net {VEC_LOOP:conc#192.itm(20)} -attr vt d
load net {VEC_LOOP:conc#192.itm(21)} -attr vt d
load net {VEC_LOOP:conc#192.itm(22)} -attr vt d
load net {VEC_LOOP:conc#192.itm(23)} -attr vt d
load net {VEC_LOOP:conc#192.itm(24)} -attr vt d
load net {VEC_LOOP:conc#192.itm(25)} -attr vt d
load net {VEC_LOOP:conc#192.itm(26)} -attr vt d
load net {VEC_LOOP:conc#192.itm(27)} -attr vt d
load net {VEC_LOOP:conc#192.itm(28)} -attr vt d
load net {VEC_LOOP:conc#192.itm(29)} -attr vt d
load net {VEC_LOOP:conc#192.itm(30)} -attr vt d
load net {VEC_LOOP:conc#192.itm(31)} -attr vt d
load net {VEC_LOOP:conc#192.itm(32)} -attr vt d
load net {VEC_LOOP:conc#192.itm(33)} -attr vt d
load net {VEC_LOOP:conc#192.itm(34)} -attr vt d
load net {VEC_LOOP:conc#192.itm(35)} -attr vt d
load net {VEC_LOOP:conc#192.itm(36)} -attr vt d
load net {VEC_LOOP:conc#192.itm(37)} -attr vt d
load net {VEC_LOOP:conc#192.itm(38)} -attr vt d
load net {VEC_LOOP:conc#192.itm(39)} -attr vt d
load net {VEC_LOOP:conc#192.itm(40)} -attr vt d
load net {VEC_LOOP:conc#192.itm(41)} -attr vt d
load net {VEC_LOOP:conc#192.itm(42)} -attr vt d
load net {VEC_LOOP:conc#192.itm(43)} -attr vt d
load net {VEC_LOOP:conc#192.itm(44)} -attr vt d
load net {VEC_LOOP:conc#192.itm(45)} -attr vt d
load net {VEC_LOOP:conc#192.itm(46)} -attr vt d
load net {VEC_LOOP:conc#192.itm(47)} -attr vt d
load net {VEC_LOOP:conc#192.itm(48)} -attr vt d
load net {VEC_LOOP:conc#192.itm(49)} -attr vt d
load net {VEC_LOOP:conc#192.itm(50)} -attr vt d
load net {VEC_LOOP:conc#192.itm(51)} -attr vt d
load net {VEC_LOOP:conc#192.itm(52)} -attr vt d
load net {VEC_LOOP:conc#192.itm(53)} -attr vt d
load net {VEC_LOOP:conc#192.itm(54)} -attr vt d
load net {VEC_LOOP:conc#192.itm(55)} -attr vt d
load net {VEC_LOOP:conc#192.itm(56)} -attr vt d
load net {VEC_LOOP:conc#192.itm(57)} -attr vt d
load net {VEC_LOOP:conc#192.itm(58)} -attr vt d
load net {VEC_LOOP:conc#192.itm(59)} -attr vt d
load net {VEC_LOOP:conc#192.itm(60)} -attr vt d
load net {VEC_LOOP:conc#192.itm(61)} -attr vt d
load net {VEC_LOOP:conc#192.itm(62)} -attr vt d
load net {VEC_LOOP:conc#192.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#192.itm} 64 {VEC_LOOP:conc#192.itm(0)} {VEC_LOOP:conc#192.itm(1)} {VEC_LOOP:conc#192.itm(2)} {VEC_LOOP:conc#192.itm(3)} {VEC_LOOP:conc#192.itm(4)} {VEC_LOOP:conc#192.itm(5)} {VEC_LOOP:conc#192.itm(6)} {VEC_LOOP:conc#192.itm(7)} {VEC_LOOP:conc#192.itm(8)} {VEC_LOOP:conc#192.itm(9)} {VEC_LOOP:conc#192.itm(10)} {VEC_LOOP:conc#192.itm(11)} {VEC_LOOP:conc#192.itm(12)} {VEC_LOOP:conc#192.itm(13)} {VEC_LOOP:conc#192.itm(14)} {VEC_LOOP:conc#192.itm(15)} {VEC_LOOP:conc#192.itm(16)} {VEC_LOOP:conc#192.itm(17)} {VEC_LOOP:conc#192.itm(18)} {VEC_LOOP:conc#192.itm(19)} {VEC_LOOP:conc#192.itm(20)} {VEC_LOOP:conc#192.itm(21)} {VEC_LOOP:conc#192.itm(22)} {VEC_LOOP:conc#192.itm(23)} {VEC_LOOP:conc#192.itm(24)} {VEC_LOOP:conc#192.itm(25)} {VEC_LOOP:conc#192.itm(26)} {VEC_LOOP:conc#192.itm(27)} {VEC_LOOP:conc#192.itm(28)} {VEC_LOOP:conc#192.itm(29)} {VEC_LOOP:conc#192.itm(30)} {VEC_LOOP:conc#192.itm(31)} {VEC_LOOP:conc#192.itm(32)} {VEC_LOOP:conc#192.itm(33)} {VEC_LOOP:conc#192.itm(34)} {VEC_LOOP:conc#192.itm(35)} {VEC_LOOP:conc#192.itm(36)} {VEC_LOOP:conc#192.itm(37)} {VEC_LOOP:conc#192.itm(38)} {VEC_LOOP:conc#192.itm(39)} {VEC_LOOP:conc#192.itm(40)} {VEC_LOOP:conc#192.itm(41)} {VEC_LOOP:conc#192.itm(42)} {VEC_LOOP:conc#192.itm(43)} {VEC_LOOP:conc#192.itm(44)} {VEC_LOOP:conc#192.itm(45)} {VEC_LOOP:conc#192.itm(46)} {VEC_LOOP:conc#192.itm(47)} {VEC_LOOP:conc#192.itm(48)} {VEC_LOOP:conc#192.itm(49)} {VEC_LOOP:conc#192.itm(50)} {VEC_LOOP:conc#192.itm(51)} {VEC_LOOP:conc#192.itm(52)} {VEC_LOOP:conc#192.itm(53)} {VEC_LOOP:conc#192.itm(54)} {VEC_LOOP:conc#192.itm(55)} {VEC_LOOP:conc#192.itm(56)} {VEC_LOOP:conc#192.itm(57)} {VEC_LOOP:conc#192.itm(58)} {VEC_LOOP:conc#192.itm(59)} {VEC_LOOP:conc#192.itm(60)} {VEC_LOOP:conc#192.itm(61)} {VEC_LOOP:conc#192.itm(62)} {VEC_LOOP:conc#192.itm(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1039 -attr oid 1036 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1040 -attr oid 1037 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:conc#193.itm(0)} -attr vt d
load net {VEC_LOOP:conc#193.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#193.itm} 2 {VEC_LOOP:conc#193.itm(0)} {VEC_LOOP:conc#193.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1041 -attr oid 1038 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#193.itm}
load net {VEC_LOOP:conc#194.itm(0)} -attr vt d
load net {VEC_LOOP:conc#194.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#194.itm} 2 {VEC_LOOP:conc#194.itm(0)} {VEC_LOOP:conc#194.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1042 -attr oid 1039 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {VEC_LOOP:conc#195.itm(0)} -attr vt d
load net {VEC_LOOP:conc#195.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#195.itm} 2 {VEC_LOOP:conc#195.itm(0)} {VEC_LOOP:conc#195.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1043 -attr oid 1040 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {COMP_LOOP:twiddle_f:conc#211.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#211.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#211.itm} 28 {COMP_LOOP:twiddle_f:conc#211.itm(0)} {COMP_LOOP:twiddle_f:conc#211.itm(1)} {COMP_LOOP:twiddle_f:conc#211.itm(2)} {COMP_LOOP:twiddle_f:conc#211.itm(3)} {COMP_LOOP:twiddle_f:conc#211.itm(4)} {COMP_LOOP:twiddle_f:conc#211.itm(5)} {COMP_LOOP:twiddle_f:conc#211.itm(6)} {COMP_LOOP:twiddle_f:conc#211.itm(7)} {COMP_LOOP:twiddle_f:conc#211.itm(8)} {COMP_LOOP:twiddle_f:conc#211.itm(9)} {COMP_LOOP:twiddle_f:conc#211.itm(10)} {COMP_LOOP:twiddle_f:conc#211.itm(11)} {COMP_LOOP:twiddle_f:conc#211.itm(12)} {COMP_LOOP:twiddle_f:conc#211.itm(13)} {COMP_LOOP:twiddle_f:conc#211.itm(14)} {COMP_LOOP:twiddle_f:conc#211.itm(15)} {COMP_LOOP:twiddle_f:conc#211.itm(16)} {COMP_LOOP:twiddle_f:conc#211.itm(17)} {COMP_LOOP:twiddle_f:conc#211.itm(18)} {COMP_LOOP:twiddle_f:conc#211.itm(19)} {COMP_LOOP:twiddle_f:conc#211.itm(20)} {COMP_LOOP:twiddle_f:conc#211.itm(21)} {COMP_LOOP:twiddle_f:conc#211.itm(22)} {COMP_LOOP:twiddle_f:conc#211.itm(23)} {COMP_LOOP:twiddle_f:conc#211.itm(24)} {COMP_LOOP:twiddle_f:conc#211.itm(25)} {COMP_LOOP:twiddle_f:conc#211.itm(26)} {COMP_LOOP:twiddle_f:conc#211.itm(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1044 -attr oid 1041 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc.itm} 2 {COMP_LOOP:twiddle_f:conc.itm(0)} {COMP_LOOP:twiddle_f:conc.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1045 -attr oid 1042 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_help:conc#6.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#6.itm} 28 {COMP_LOOP:twiddle_help:conc#6.itm(0)} {COMP_LOOP:twiddle_help:conc#6.itm(1)} {COMP_LOOP:twiddle_help:conc#6.itm(2)} {COMP_LOOP:twiddle_help:conc#6.itm(3)} {COMP_LOOP:twiddle_help:conc#6.itm(4)} {COMP_LOOP:twiddle_help:conc#6.itm(5)} {COMP_LOOP:twiddle_help:conc#6.itm(6)} {COMP_LOOP:twiddle_help:conc#6.itm(7)} {COMP_LOOP:twiddle_help:conc#6.itm(8)} {COMP_LOOP:twiddle_help:conc#6.itm(9)} {COMP_LOOP:twiddle_help:conc#6.itm(10)} {COMP_LOOP:twiddle_help:conc#6.itm(11)} {COMP_LOOP:twiddle_help:conc#6.itm(12)} {COMP_LOOP:twiddle_help:conc#6.itm(13)} {COMP_LOOP:twiddle_help:conc#6.itm(14)} {COMP_LOOP:twiddle_help:conc#6.itm(15)} {COMP_LOOP:twiddle_help:conc#6.itm(16)} {COMP_LOOP:twiddle_help:conc#6.itm(17)} {COMP_LOOP:twiddle_help:conc#6.itm(18)} {COMP_LOOP:twiddle_help:conc#6.itm(19)} {COMP_LOOP:twiddle_help:conc#6.itm(20)} {COMP_LOOP:twiddle_help:conc#6.itm(21)} {COMP_LOOP:twiddle_help:conc#6.itm(22)} {COMP_LOOP:twiddle_help:conc#6.itm(23)} {COMP_LOOP:twiddle_help:conc#6.itm(24)} {COMP_LOOP:twiddle_help:conc#6.itm(25)} {COMP_LOOP:twiddle_help:conc#6.itm(26)} {COMP_LOOP:twiddle_help:conc#6.itm(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1046 -attr oid 1043 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_help:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc.itm} 2 {COMP_LOOP:twiddle_help:conc.itm(0)} {COMP_LOOP:twiddle_help:conc.itm(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1047 -attr oid 1044 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {COMP_LOOP:conc#92.itm(0)} -attr vt d
load net {COMP_LOOP:conc#92.itm(1)} -attr vt d
load net {COMP_LOOP:conc#92.itm(2)} -attr vt d
load net {COMP_LOOP:conc#92.itm(3)} -attr vt d
load net {COMP_LOOP:conc#92.itm(4)} -attr vt d
load net {COMP_LOOP:conc#92.itm(5)} -attr vt d
load net {COMP_LOOP:conc#92.itm(6)} -attr vt d
load net {COMP_LOOP:conc#92.itm(7)} -attr vt d
load net {COMP_LOOP:conc#92.itm(8)} -attr vt d
load net {COMP_LOOP:conc#92.itm(9)} -attr vt d
load net {COMP_LOOP:conc#92.itm(10)} -attr vt d
load net {COMP_LOOP:conc#92.itm(11)} -attr vt d
load net {COMP_LOOP:conc#92.itm(12)} -attr vt d
load net {COMP_LOOP:conc#92.itm(13)} -attr vt d
load net {COMP_LOOP:conc#92.itm(14)} -attr vt d
load netBundle {COMP_LOOP:conc#92.itm} 15 {COMP_LOOP:conc#92.itm(0)} {COMP_LOOP:conc#92.itm(1)} {COMP_LOOP:conc#92.itm(2)} {COMP_LOOP:conc#92.itm(3)} {COMP_LOOP:conc#92.itm(4)} {COMP_LOOP:conc#92.itm(5)} {COMP_LOOP:conc#92.itm(6)} {COMP_LOOP:conc#92.itm(7)} {COMP_LOOP:conc#92.itm(8)} {COMP_LOOP:conc#92.itm(9)} {COMP_LOOP:conc#92.itm(10)} {COMP_LOOP:conc#92.itm(11)} {COMP_LOOP:conc#92.itm(12)} {COMP_LOOP:conc#92.itm(13)} {COMP_LOOP:conc#92.itm(14)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1048 -attr oid 1045 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {COMP_LOOP:conc.itm(0)} -attr vt d
load net {COMP_LOOP:conc.itm(1)} -attr vt d
load net {COMP_LOOP:conc.itm(2)} -attr vt d
load net {COMP_LOOP:conc.itm(3)} -attr vt d
load net {COMP_LOOP:conc.itm(4)} -attr vt d
load net {COMP_LOOP:conc.itm(5)} -attr vt d
load net {COMP_LOOP:conc.itm(6)} -attr vt d
load net {COMP_LOOP:conc.itm(7)} -attr vt d
load net {COMP_LOOP:conc.itm(8)} -attr vt d
load net {COMP_LOOP:conc.itm(9)} -attr vt d
load net {COMP_LOOP:conc.itm(10)} -attr vt d
load net {COMP_LOOP:conc.itm(11)} -attr vt d
load net {COMP_LOOP:conc.itm(12)} -attr vt d
load net {COMP_LOOP:conc.itm(13)} -attr vt d
load net {COMP_LOOP:conc.itm(14)} -attr vt d
load netBundle {COMP_LOOP:conc.itm} 15 {COMP_LOOP:conc.itm(0)} {COMP_LOOP:conc.itm(1)} {COMP_LOOP:conc.itm(2)} {COMP_LOOP:conc.itm(3)} {COMP_LOOP:conc.itm(4)} {COMP_LOOP:conc.itm(5)} {COMP_LOOP:conc.itm(6)} {COMP_LOOP:conc.itm(7)} {COMP_LOOP:conc.itm(8)} {COMP_LOOP:conc.itm(9)} {COMP_LOOP:conc.itm(10)} {COMP_LOOP:conc.itm(11)} {COMP_LOOP:conc.itm(12)} {COMP_LOOP:conc.itm(13)} {COMP_LOOP:conc.itm(14)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1049 -attr oid 1046 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(9)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(10)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(11)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(12)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(13)} -attr vt d
load netBundle {COMP_LOOP-2:not#4.itm} 14 {COMP_LOOP-2:not#4.itm(0)} {COMP_LOOP-2:not#4.itm(1)} {COMP_LOOP-2:not#4.itm(2)} {COMP_LOOP-2:not#4.itm(3)} {COMP_LOOP-2:not#4.itm(4)} {COMP_LOOP-2:not#4.itm(5)} {COMP_LOOP-2:not#4.itm(6)} {COMP_LOOP-2:not#4.itm(7)} {COMP_LOOP-2:not#4.itm(8)} {COMP_LOOP-2:not#4.itm(9)} {COMP_LOOP-2:not#4.itm(10)} {COMP_LOOP-2:not#4.itm(11)} {COMP_LOOP-2:not#4.itm(12)} {COMP_LOOP-2:not#4.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1050 -attr oid 1047 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(11)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(12)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(13)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm} 14 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(11)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(12)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1051 -attr oid 1048 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1052 -attr oid 1049 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1053 -attr oid 1050 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1054 -attr oid 1051 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1055 -attr oid 1052 -attr vt d
load net {run:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1056 -attr oid 1053 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1057 -attr oid 1054 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1058 -attr oid 1055 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1059 -attr oid 1056 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1060 -attr oid 1057 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1061 -attr oid 1058 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1062 -attr oid 1059 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1063 -attr oid 1060 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1064 -attr oid 1061 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1065 -attr oid 1062 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1066 -attr oid 1063 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1067 -attr oid 1064 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1068 -attr oid 1065 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1069 -attr oid 1066 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1070 -attr oid 1067 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1071 -attr oid 1068 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1072 -attr oid 1069 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1073 -attr oid 1070 -attr vt d
load net {complete:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1074 -attr oid 1071 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1075 -attr oid 1072 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load net {vec:rsci.adra_d(20)} -attr vt d
load net {vec:rsci.adra_d(21)} -attr vt d
load net {vec:rsci.adra_d(22)} -attr vt d
load net {vec:rsci.adra_d(23)} -attr vt d
load net {vec:rsci.adra_d(24)} -attr vt d
load net {vec:rsci.adra_d(25)} -attr vt d
load net {vec:rsci.adra_d(26)} -attr vt d
load net {vec:rsci.adra_d(27)} -attr vt d
load netBundle {vec:rsci.adra_d} 28 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(23)} {vec:rsci.adra_d(24)} {vec:rsci.adra_d(25)} {vec:rsci.adra_d(26)} {vec:rsci.adra_d(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1076 -attr oid 1073 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#7.itm} -port {vec:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#5.itm} -port {vec:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#3.itm} -port {vec:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#1.itm} -port {vec:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(0)} -port {vec:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(1)} -port {vec:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(2)} -port {vec:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(3)} -port {vec:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(4)} -port {vec:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(5)} -port {vec:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(6)} -port {vec:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(7)} -port {vec:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(8)} -port {vec:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(9)} -port {vec:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#2.itm} -port {vec:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#4.itm} -port {vec:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm} -port {vec:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(0)} -port {vec:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(1)} -port {vec:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(2)} -port {vec:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(3)} -port {vec:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(4)} -port {vec:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(5)} -port {vec:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(6)} -port {vec:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(7)} -port {vec:rsci.adra_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(8)} -port {vec:rsci.adra_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(9)} -port {vec:rsci.adra_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(10)} -port {vec:rsci.adra_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1077 -attr oid 1074 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1078 -attr oid 1075 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1079 -attr oid 1076 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1080 -attr oid 1077 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1081 -attr oid 1078 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1082 -attr oid 1079 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 14 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1083 -attr oid 1080 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(12)} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(13)} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1084 -attr oid 1081 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1085 -attr oid 1082 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1086 -attr oid 1083 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 14 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1087 -attr oid 1084 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(12)} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(13)} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1088 -attr oid 1085 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1089 -attr oid 1086 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1090 -attr oid 1087 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:inst" "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1091 -attr oid 1088 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci:inst} -attr area 5.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1092 -attr oid 1089 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1093 -attr oid 1090 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1094 -attr oid 1091 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1095 -attr oid 1092 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1096 -attr oid 1093 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(run:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1097 -attr oid 1094 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1098 -attr oid 1095 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1099 -attr oid 1096 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1100 -attr oid 1097 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst} -attr area 78.006000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1101 -attr oid 1098 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1102 -attr oid 1099 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.wea_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1103 -attr oid 1100 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1104 -attr oid 1101 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1105 -attr oid 1102 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load net {reg(vec:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1106 -attr oid 1103 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {not#322.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#193.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#193.itm}
load net {and#20.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {and#20.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {not#76.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1107 -attr oid 1104 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {not#65.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#65.itm}
load net {and#20.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#20.rmff}
load inst "inPlaceNTT_DIF_precomp:core:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1108 -attr oid 1105 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp:inst} -attr area 4.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp"
load net {mux#60.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#60.rmff}
load net {and#128.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro#1} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#128.rmff}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1109 -attr oid 1106 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(ensig.cgo).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1110 -attr oid 1107 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1111 -attr oid 1108 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load net {reg(ensig.cgo#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo#1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1112 -attr oid 1109 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1113 -attr oid 1110 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1114 -attr oid 1111 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1115 -attr oid 1112 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1116 -attr oid 1113 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1117 -attr oid 1114 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1118 -attr oid 1115 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1119 -attr oid 1116 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {COMP_LOOP:twiddle_f:mux1h#69.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#15.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm}
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {and#87.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1120 -attr oid 1117 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {and#87.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87.rmff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1121 -attr oid 1118 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1122 -attr oid 1119 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1123 -attr oid 1120 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle_h:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1124 -attr oid 1121 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1125 -attr oid 1122 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1126 -attr oid 1123 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {COMP_LOOP:twiddle_f:mux1h#69.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#15.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {and#87.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1127 -attr oid 1124 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {and#87.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87.rmff}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1128 -attr oid 1125 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci:inst} -attr area 6.001000 -attr delay 1.970002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1129 -attr oid 1126 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1130 -attr oid 1127 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1131 -attr oid 1128 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1132 -attr oid 1129 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {core.wen} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1133 -attr oid 1130 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(complete:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1134 -attr oid 1131 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1135 -attr oid 1132 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1136 -attr oid 1133 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1137 -attr oid 1134 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1138 -attr oid 1135 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1139 -attr oid 1136 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1140 -attr oid 1137 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1141 -attr oid 1138 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1142 -attr oid 1139 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1143 -attr oid 1140 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1144 -attr oid 1141 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1145 -attr oid 1142 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1146 -attr oid 1143 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1147 -attr oid 1144 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1148 -attr oid 1145 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1149 -attr oid 1146 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1150 -attr oid 1147 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1151 -attr oid 1148 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1152 -attr oid 1149 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj"
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1153 -attr oid 1150 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1154 -attr oid 1151 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1155 -attr oid 1152 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:staller:inst" "inPlaceNTT_DIF_precomp:core:staller" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1156 -attr oid 1153 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller:inst} -attr area 0.001000 -attr delay 0.320000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1157 -attr oid 1154 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1158 -attr oid 1155 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1159 -attr oid 1156 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1160 -attr oid 1157 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten.pff} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1161 -attr oid 1158 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core_core:fsm:inst" "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1162 -attr oid 1159 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst} -attr area 23.000000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1163 -attr oid 1160 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1164 -attr oid 1161 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {complete:rsci.wen_comp} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1165 -attr oid 1162 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(0)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(1)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(3)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(5)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(6)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(7)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {not#61.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#61.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1166 -attr oid 1163 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#72.itm}
load net {COMP_LOOP-2:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#2_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1167 -attr oid 1164 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1168 -attr oid 1165 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#73.itm}
load net {COMP_LOOP-3:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#3_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1169 -attr oid 1166 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1170 -attr oid 1167 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#74.itm}
load net {COMP_LOOP-4:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#4_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1171 -attr oid 1168 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1172 -attr oid 1169 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#75.itm}
load net {COMP_LOOP-5:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#5_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1173 -attr oid 1170 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1174 -attr oid 1171 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#76.itm}
load net {COMP_LOOP-6:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1175 -attr oid 1172 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1176 -attr oid 1173 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#77.itm}
load net {COMP_LOOP-7:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#7_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1177 -attr oid 1174 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1178 -attr oid 1175 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#78.itm}
load net {COMP_LOOP-8:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#8_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1179 -attr oid 1176 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1180 -attr oid 1177 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#79.itm}
load net {COMP_LOOP-9:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#9_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1181 -attr oid 1178 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1182 -attr oid 1179 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#80.itm}
load net {COMP_LOOP-10:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#10_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1183 -attr oid 1180 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1184 -attr oid 1181 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#81.itm}
load net {COMP_LOOP-11:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#11_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1185 -attr oid 1182 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1186 -attr oid 1183 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#82.itm}
load net {COMP_LOOP-12:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#12_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1187 -attr oid 1184 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1188 -attr oid 1185 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#83.itm}
load net {COMP_LOOP-13:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#13_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1189 -attr oid 1186 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1190 -attr oid 1187 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#84.itm}
load net {COMP_LOOP-14:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#14_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1191 -attr oid 1188 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1192 -attr oid 1189 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#85.itm}
load net {COMP_LOOP-15:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#15_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1193 -attr oid 1190 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1194 -attr oid 1191 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#86.itm}
load net {COMP_LOOP-16:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#16_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1195 -attr oid 1192 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1196 -attr oid 1193 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#1.itm}
load net {COMP_LOOP-1:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#17_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1197 -attr oid 1194 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not.itm}
load net {STAGE_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1198 -attr oid 1195 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1199 -attr oid 1196 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(14,32)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load inst "COMP_LOOP-1:mult():cmp" "cluster.mult_a1e233277d0d5c0cfe721a9995382bef70e4()" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1200 -attr oid 1197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp} -attr area 6293.000000 -attr delay 8.382500 -attr qmod "cluster.mult_a1e233277d0d5c0cfe721a9995382bef70e4()" -attr @fillcolor {#B43EBE} 
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {and#126.itm} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#126.itm}
load net {clk} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1201 -attr oid 1198 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_srst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1202 -attr oid 1199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1203 -attr oid 1200 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load inst "COMP_LOOP-1:modulo_sub():cmp" "cluster.modulo_sub_221cc38820a0941d4772a0cf032267436375()" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1204 -attr oid 1201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp} -attr area 64.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_sub_221cc38820a0941d4772a0cf032267436375()" -attr @fillcolor {#B43EBE} 
load net {z.out#15(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#15(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {and#133.rmff} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#133.rmff}
load net {clk} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1205 -attr oid 1202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_srst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1206 -attr oid 1203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1207 -attr oid 1204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP-1:modulo_add():cmp" "cluster.modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1208 -attr oid 1205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp} -attr area 96.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()" -attr @fillcolor {#B43EBE} 
load net {z.out#16(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#16(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {and#133.rmff} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#133.rmff}
load net {clk} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1209 -attr oid 1206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_srst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1210 -attr oid 1207 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_en} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1211 -attr oid 1208 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP-2:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1212 -attr oid 1209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.rg} -attr area 12.108717 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,14)"
load net {PWR} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load inst "COMP_LOOP-3:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1213 -attr oid 1210 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.rg} -attr area 11.280047 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)"
load net {PWR} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load inst "COMP_LOOP-1:twiddle_f:lshift:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,15)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1214 -attr oid 1211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift:rg} -attr area 12.928775 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,15)"
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {z.out(0)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(11)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(12)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(13)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(14)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load inst "COMP_LOOP:acc#5:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,11)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1215 -attr oid 1212 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc#5:rg} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,11)"
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "COMP_LOOP:acc#5:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "COMP_LOOP:acc#5:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "COMP_LOOP:acc#5:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "COMP_LOOP:acc#5:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "COMP_LOOP:acc#5:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "COMP_LOOP:acc#5:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "COMP_LOOP:acc#5:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "COMP_LOOP:acc#5:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "COMP_LOOP:acc#5:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "COMP_LOOP:acc#5:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {VEC_LOOP:mux.itm(0)} -pin  "COMP_LOOP:acc#5:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "COMP_LOOP:acc#5:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "COMP_LOOP:acc#5:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "COMP_LOOP:acc#5:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "COMP_LOOP:acc#5:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "COMP_LOOP:acc#5:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "COMP_LOOP:acc#5:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "COMP_LOOP:acc#5:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "COMP_LOOP:acc#5:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "COMP_LOOP:acc#5:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {GND} -pin  "COMP_LOOP:acc#5:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#1(0)} -pin  "COMP_LOOP:acc#5:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP:acc#5:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP:acc#5:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP:acc#5:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP:acc#5:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP:acc#5:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP:acc#5:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP:acc#5:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP:acc#5:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP:acc#5:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "COMP_LOOP:acc#5:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load inst "COMP_LOOP:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,13,0,13)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1216 -attr oid 1213 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc:rg} -attr area 13.000000 -attr delay 1.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,13,0,13)"
load net {VEC_LOOP:mux1h#23.itm(0)} -pin  "COMP_LOOP:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(1)} -pin  "COMP_LOOP:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(2)} -pin  "COMP_LOOP:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(3)} -pin  "COMP_LOOP:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(4)} -pin  "COMP_LOOP:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(5)} -pin  "COMP_LOOP:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(6)} -pin  "COMP_LOOP:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(7)} -pin  "COMP_LOOP:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(8)} -pin  "COMP_LOOP:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(9)} -pin  "COMP_LOOP:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(10)} -pin  "COMP_LOOP:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#23.itm(11)} -pin  "COMP_LOOP:acc:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:or.itm} -pin  "COMP_LOOP:acc:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:or#1.itm} -pin  "COMP_LOOP:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:or#58.itm} -pin  "COMP_LOOP:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:or#67.itm} -pin  "COMP_LOOP:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(0)} -pin  "COMP_LOOP:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(1)} -pin  "COMP_LOOP:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(2)} -pin  "COMP_LOOP:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(3)} -pin  "COMP_LOOP:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(4)} -pin  "COMP_LOOP:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(5)} -pin  "COMP_LOOP:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(6)} -pin  "COMP_LOOP:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:mux1h#27.itm(7)} -pin  "COMP_LOOP:acc:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:and#6.itm} -pin  "COMP_LOOP:acc:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:and#5.itm} -pin  "COMP_LOOP:acc:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:or#4.itm} -pin  "COMP_LOOP:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4.itm}
load net {z.out#2(0)} -pin  "COMP_LOOP:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "COMP_LOOP:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "COMP_LOOP:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "COMP_LOOP:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "COMP_LOOP:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "COMP_LOOP:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "COMP_LOOP:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "COMP_LOOP:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(11)} -pin  "COMP_LOOP:acc:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(12)} -pin  "COMP_LOOP:acc:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load inst "COMP_LOOP-1:twiddle_f:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,1,1,4)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1217 -attr oid 1214 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc:rg} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,1,1,4)"
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-1#1}
load net {GND} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#3(0)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load inst "COMP_LOOP-10:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(15,0,14,0,15)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1218 -attr oid 1215 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:acc:rg} -attr area 15.000000 -attr delay 1.110000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(15,0,14,0,15)"
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(0)} -pin  "COMP_LOOP-10:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(1)} -pin  "COMP_LOOP-10:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(2)} -pin  "COMP_LOOP-10:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(3)} -pin  "COMP_LOOP-10:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(4)} -pin  "COMP_LOOP-10:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(5)} -pin  "COMP_LOOP-10:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(6)} -pin  "COMP_LOOP-10:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(7)} -pin  "COMP_LOOP-10:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(8)} -pin  "COMP_LOOP-10:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(9)} -pin  "COMP_LOOP-10:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(10)} -pin  "COMP_LOOP-10:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(11)} -pin  "COMP_LOOP-10:acc:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(12)} -pin  "COMP_LOOP-10:acc:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(13)} -pin  "COMP_LOOP-10:acc:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:or#2.itm} -pin  "COMP_LOOP-10:acc:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:or#6.itm} -pin  "COMP_LOOP-10:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:or#5.itm} -pin  "COMP_LOOP-10:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:or#4.itm} -pin  "COMP_LOOP-10:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:or#3.itm} -pin  "COMP_LOOP-10:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(0)} -pin  "COMP_LOOP-10:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(1)} -pin  "COMP_LOOP-10:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(2)} -pin  "COMP_LOOP-10:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(3)} -pin  "COMP_LOOP-10:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(4)} -pin  "COMP_LOOP-10:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(5)} -pin  "COMP_LOOP-10:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(6)} -pin  "COMP_LOOP-10:acc:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(7)} -pin  "COMP_LOOP-10:acc:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(8)} -pin  "COMP_LOOP-10:acc:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(9)} -pin  "COMP_LOOP-10:acc:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:or#3.itm} -pin  "COMP_LOOP-10:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3.itm}
load net {z.out#4(0)} -pin  "COMP_LOOP-10:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(1)} -pin  "COMP_LOOP-10:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(2)} -pin  "COMP_LOOP-10:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(3)} -pin  "COMP_LOOP-10:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(4)} -pin  "COMP_LOOP-10:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(5)} -pin  "COMP_LOOP-10:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(6)} -pin  "COMP_LOOP-10:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(7)} -pin  "COMP_LOOP-10:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(8)} -pin  "COMP_LOOP-10:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(9)} -pin  "COMP_LOOP-10:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(10)} -pin  "COMP_LOOP-10:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(11)} -pin  "COMP_LOOP-10:acc:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(12)} -pin  "COMP_LOOP-10:acc:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(13)} -pin  "COMP_LOOP-10:acc:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(14)} -pin  "COMP_LOOP-10:acc:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load inst "COMP_LOOP-10:VEC_LOOP:acc#1:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1219 -attr oid 1216 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {PWR} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:or#54.itm(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:or#54.itm(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:or#54.itm(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {GND} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#5(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(12)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(13)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load inst "COMP_LOOP-7:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1220 -attr oid 1217 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {z.out#9(0)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#6(0)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(1)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(2)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(3)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(4)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(5)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(6)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(7)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(8)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(9)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(10)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(11)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(12)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(13)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load inst "COMP_LOOP-12:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1221 -attr oid 1218 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {z.out#9(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#7(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(10)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(11)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(12)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(13)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load inst "COMP_LOOP-11:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1222 -attr oid 1219 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {z.out#9(0)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#8(0)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(1)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(2)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(3)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(4)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(5)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(6)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(7)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(8)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(9)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(10)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(11)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(12)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(13)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load inst "VEC_LOOP:acc#19:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1223 -attr oid 1220 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#19:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {VEC_LOOP:or#55.itm(0)} -pin  "VEC_LOOP:acc#19:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:or#55.itm(1)} -pin  "VEC_LOOP:acc#19:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:or#55.itm(2)} -pin  "VEC_LOOP:acc#19:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:or#55.itm(3)} -pin  "VEC_LOOP:acc#19:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "VEC_LOOP:acc#19:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "VEC_LOOP:acc#19:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "VEC_LOOP:acc#19:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "VEC_LOOP:acc#19:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "VEC_LOOP:acc#19:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "VEC_LOOP:acc#19:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "VEC_LOOP:acc#19:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "VEC_LOOP:acc#19:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "VEC_LOOP:acc#19:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "VEC_LOOP:acc#19:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:acc#19:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:acc#19:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:acc#19:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:acc#19:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:acc#19:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:acc#19:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:acc#19:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:acc#19:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:acc#19:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:acc#19:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:acc#19:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:acc#19:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "VEC_LOOP:acc#19:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "VEC_LOOP:acc#19:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {GND} -pin  "VEC_LOOP:acc#19:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#9(0)} -pin  "VEC_LOOP:acc#19:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "VEC_LOOP:acc#19:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "VEC_LOOP:acc#19:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "VEC_LOOP:acc#19:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "VEC_LOOP:acc#19:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "VEC_LOOP:acc#19:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "VEC_LOOP:acc#19:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "VEC_LOOP:acc#19:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "VEC_LOOP:acc#19:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "VEC_LOOP:acc#19:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "VEC_LOOP:acc#19:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "VEC_LOOP:acc#19:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "VEC_LOOP:acc#19:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "VEC_LOOP:acc#19:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load inst "COMP_LOOP-10:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1224 -attr oid 1221 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {z.out#9(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#10(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(12)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(13)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load inst "COMP_LOOP-16:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1225 -attr oid 1222 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {z.out#9(0)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#11(0)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(1)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(2)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(3)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(4)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(5)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(6)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(7)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(8)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(9)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(10)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(11)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(12)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(13)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load inst "COMP_LOOP-13:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1226 -attr oid 1223 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {VEC_LOOP:mux#24.itm(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(10)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(11)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(12)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(13)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#12(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(10)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(11)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(12)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(13)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load inst "COMP_LOOP-15:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1227 -attr oid 1224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {z.out#9(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#13(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(10)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(11)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(12)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(13)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load inst "COMP_LOOP-2:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1228 -attr oid 1225 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {z.out#9(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#14(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(12)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(13)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load inst "COMP_LOOP-1:VEC_LOOP:acc#8:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1229 -attr oid 1226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#8:rg} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {VEC_LOOP:mux#27.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#28.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {PWR} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {z.out#15(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load inst "COMP_LOOP-1:VEC_LOOP:acc#5:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1230 -attr oid 1227 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#5:rg} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {VEC_LOOP:mux#29.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#30.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {GND} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#16(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load inst "COMP_LOOP-10:twiddle_f:mul:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1231 -attr oid 1228 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg} -attr area 608.000000 -attr delay 3.870737 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(14,0,14,0,14)"
load net {COMP_LOOP:twiddle_f:mux#5.itm(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(4)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(5)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(6)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(7)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(8)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(9)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(10)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(11)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(12)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(13)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {PWR} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:twiddle_f:or#15.itm(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:twiddle_f:or#15.itm(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:twiddle_f:or#15.itm(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {z.out#17(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(4)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(5)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(6)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(7)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(8)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(9)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(10)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(11)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(12)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(13)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load inst "COMP_LOOP-11:twiddle_f:mul:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(14,0,14,0,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1232 -attr oid 1229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg} -attr area 608.000000 -attr delay 3.870737 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(14,0,14,0,14)"
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(0)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(1)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(2)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(3)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(4)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(5)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(6)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(7)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(8)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(9)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(10)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(11)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {GND} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {PWR} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(0)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(1)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(2)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(3)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(4)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(5)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(6)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(7)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(8)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {GND} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {z.out#18(0)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(1)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(2)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(3)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(4)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(5)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(6)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(7)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(8)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(9)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(10)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(11)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(12)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load net {z.out#18(13)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#18}
load inst "VEC_LOOP:if:nor" "nor(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1233 -attr oid 1230 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {fsm_output(7)} -pin  "VEC_LOOP:if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#6.itm}
load net {fsm_output(6)} -pin  "VEC_LOOP:if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#41.itm}
load net {or.tmp#6} -pin  "VEC_LOOP:if:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load net {fsm_output(5)} -pin  "VEC_LOOP:if:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#29.itm}
load net {fsm_output(0)} -pin  "VEC_LOOP:if:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#30.itm}
load net {fsm_output(2)} -pin  "VEC_LOOP:if:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#50.itm}
load net {fsm_output(1)} -pin  "VEC_LOOP:if:nor" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#27.itm}
load net {VEC_LOOP:if:nor.itm} -pin  "VEC_LOOP:if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor.itm}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1234 -attr oid 1231 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {VEC_LOOP:if:nor.itm} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1235 -attr oid 1232 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load inst "not#64" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1236 -attr oid 1233 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#64} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#44.cse} -pin  "not#64" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#44.cse}
load net {not#64.itm} -pin  "not#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#64.itm}
load inst "nand#1" "nand(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1237 -attr oid 1234 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {fsm_output(0)} -pin  "nand#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#15.itm}
load net {not#64.itm} -pin  "nand#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#64.itm}
load net {nand#1.itm} -pin  "nand#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#1.itm}
load inst "mux#52" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1238 -attr oid 1235 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nand#1.itm} -pin  "mux#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#1.itm}
load net {or.tmp#28} -pin  "mux#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#28}
load net {fsm_output(2)} -pin  "mux#52" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#20.itm}
load net {mux#52.itm} -pin  "mux#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.itm}
load inst "mux#53" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1239 -attr oid 1236 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#53} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#52.itm} -pin  "mux#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.itm}
load net {or.tmp#27} -pin  "mux#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#27}
load net {fsm_output(1)} -pin  "mux#53" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#12.itm}
load net {mux#53.itm} -pin  "mux#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#53.itm}
load inst "not#323" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1240 -attr oid 1237 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#323} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#53.itm} -pin  "not#323" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#53.itm}
load net {not#323.itm} -pin  "not#323" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#323.itm}
load inst "reg(vec:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1241 -attr oid 1238 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {not#323.itm} -pin  "reg(vec:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#323.itm}
load net {GND} -pin  "reg(vec:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(vec:rsci.oswt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1242 -attr oid 1239 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt).cse} -pin  "reg(vec:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load inst "and#20" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1243 -attr oid 1240 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#20} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#19} -pin  "and#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {and.dcpl#18} -pin  "and#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#18}
load net {and#20.rmff} -pin  "and#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#20.rmff}
load inst "reg(vec:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1244 -attr oid 1241 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#20.rmff} -pin  "reg(vec:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#20.rmff}
load net {GND} -pin  "reg(vec:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(vec:rsci.oswt#1)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1245 -attr oid 1242 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt#1).cse} -pin  "reg(vec:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load inst "not#75" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1246 -attr oid 1243 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#75} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#75" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#16.itm}
load net {not#75.itm} -pin  "not#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#75.itm}
load inst "or#143" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1247 -attr oid 1244 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#143} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(2)} -pin  "or#143" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#21.itm}
load net {not#75.itm} -pin  "or#143" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#75.itm}
load net {mux#44.cse} -pin  "or#143" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#44.cse}
load net {or#143.itm} -pin  "or#143" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#143.itm}
load inst "mux#59" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1248 -attr oid 1245 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#143.itm} -pin  "mux#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#143.itm}
load net {or.tmp#27} -pin  "mux#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#27}
load net {fsm_output(1)} -pin  "mux#59" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#16.itm}
load net {mux#59.itm} -pin  "mux#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59.itm}
load inst "not#176" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1249 -attr oid 1246 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#176} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#140.cse} -pin  "not#176" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load net {not#176.itm} -pin  "not#176" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#176.itm}
load inst "or#94" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1250 -attr oid 1247 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#94} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#176.itm} -pin  "or#94" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#176.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "or#94" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#71.itm}
load net {or#94.itm} -pin  "or#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#94.itm}
load inst "and#87" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1251 -attr oid 1248 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {or#94.itm} -pin  "and#87" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#94.itm}
load net {and.dcpl#19} -pin  "and#87" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {and.dcpl#5} -pin  "and#87" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#5}
load net {and#87.rmff} -pin  "and#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87.rmff}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1252 -attr oid 1249 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#87.rmff} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87.rmff}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1253 -attr oid 1250 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load inst "and#89" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1254 -attr oid 1251 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#89} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#34} -pin  "and#89" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#88} -pin  "and#89" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and#89.itm} -pin  "and#89" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#89.itm}
load inst "and#91" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1255 -attr oid 1252 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#91} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#91" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#88} -pin  "and#91" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and#91.itm} -pin  "and#91" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#91.itm}
load inst "and#94" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1256 -attr oid 1253 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#34} -pin  "and#94" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#92} -pin  "and#94" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and#94.itm} -pin  "and#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94.itm}
load inst "and#96" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1257 -attr oid 1254 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#96" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#92} -pin  "and#96" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and#96.itm} -pin  "and#96" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96.itm}
load inst "and#102" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1258 -attr oid 1255 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#102} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#64} -pin  "and#102" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#88} -pin  "and#102" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and#102.itm} -pin  "and#102" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#102.itm}
load inst "and#104" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1259 -attr oid 1256 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#104} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#68} -pin  "and#104" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {and.dcpl#88} -pin  "and#104" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and#104.itm} -pin  "and#104" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#104.itm}
load inst "and#106" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1260 -attr oid 1257 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#106} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#64} -pin  "and#106" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#92} -pin  "and#106" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and#106.itm} -pin  "and#106" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#106.itm}
load inst "and#108" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1261 -attr oid 1258 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#68} -pin  "and#108" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {and.dcpl#92} -pin  "and#108" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and#108.itm} -pin  "and#108" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108.itm}
load inst "COMP_LOOP:twiddle_f:or#6" "or(8,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1262 -attr oid 1259 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and#89.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#89.itm}
load net {and#91.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#91.itm}
load net {and#94.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94.itm}
load net {and#96.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96.itm}
load net {and#102.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#102.itm}
load net {and#104.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#104.itm}
load net {and#106.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#106.itm}
load net {and#108.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108.itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load inst "and#90" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1263 -attr oid 1260 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#40} -pin  "and#90" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load net {and.dcpl#88} -pin  "and#90" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and#90.itm} -pin  "and#90" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.itm}
load inst "and#95" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1264 -attr oid 1261 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#95} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#40} -pin  "and#95" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load net {and.dcpl#92} -pin  "and#95" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and#95.itm} -pin  "and#95" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#95.itm}
load inst "and#103" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1265 -attr oid 1262 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#66} -pin  "and#103" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#88} -pin  "and#103" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and#103.itm} -pin  "and#103" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103.itm}
load inst "and#107" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1266 -attr oid 1263 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#107} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#66} -pin  "and#107" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#92} -pin  "and#107" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and#107.itm} -pin  "and#107" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#107.itm}
load inst "COMP_LOOP:twiddle_f:or#10" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1267 -attr oid 1264 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and#90.itm} -pin  "COMP_LOOP:twiddle_f:or#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.itm}
load net {and#95.itm} -pin  "COMP_LOOP:twiddle_f:or#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#95.itm}
load net {and#103.itm} -pin  "COMP_LOOP:twiddle_f:or#10" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103.itm}
load net {and#107.itm} -pin  "COMP_LOOP:twiddle_f:or#10" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#107.itm}
load net {COMP_LOOP:twiddle_f:or#10.cse} -pin  "COMP_LOOP:twiddle_f:or#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.cse}
load inst "and#93" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1268 -attr oid 1265 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#93} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#93" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#92} -pin  "and#93" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and#93.itm} -pin  "and#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#93.itm}
load inst "and#105" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1269 -attr oid 1266 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#105} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#61} -pin  "and#105" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#92} -pin  "and#105" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and#105.itm} -pin  "and#105" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#105.itm}
load inst "COMP_LOOP:twiddle_f:or#11" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1270 -attr oid 1267 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#93.itm} -pin  "COMP_LOOP:twiddle_f:or#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#93.itm}
load net {and#105.itm} -pin  "COMP_LOOP:twiddle_f:or#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#105.itm}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:or#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load inst "COMP_LOOP:twiddle_f:mux1h#15" "mux1h(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1271 -attr oid 1268 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#15} -attr area 1.447326 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,3)"
load net {z.out#17(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2).itm}
load net {z.out#18(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#4.itm}
load net {z.out#18(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#15" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0)#2.itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#15" {S0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1272 -attr oid 1269 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load net {COMP_LOOP:twiddle_f:or#10.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#15" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1273 -attr oid 1270 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.cse}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#15" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1274 -attr oid 1271 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load net {COMP_LOOP:twiddle_f:mux1h#15.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#15.itm}
load inst "nand#5" "nand(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1275 -attr oid 1272 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,3)"
load net {and.dcpl#54} -pin  "nand#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#99} -pin  "nand#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#98} -pin  "nand#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {nand#5.itm} -pin  "nand#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#5.itm}
load inst "COMP_LOOP:twiddle_f:and#3" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1276 -attr oid 1273 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#15.itm} -pin  "COMP_LOOP:twiddle_f:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#15.itm}
load net {nand#5.itm} -pin  "COMP_LOOP:twiddle_f:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#5.itm}
load net {COMP_LOOP:twiddle_f:mux1h#15.rmff} -pin  "COMP_LOOP:twiddle_f:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#15.rmff}
load inst "COMP_LOOP:twiddle_f:mux1h#31" "mux1h(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1277 -attr oid 1274 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {z.out#17(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3).itm}
load net {z.out#18(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A1(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5.itm}
load net {z.out#18(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0)#3.itm}
load net {z.out#18(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0)#1.itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {S0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1278 -attr oid 1275 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load net {COMP_LOOP:twiddle_f:or#10.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1279 -attr oid 1276 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.cse}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1280 -attr oid 1277 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load net {and.dcpl#109} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load inst "not#119" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1281 -attr oid 1278 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#119} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#140.cse} -pin  "not#119" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load net {not#119.itm} -pin  "not#119" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#119.itm}
load inst "not#153" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1282 -attr oid 1279 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#153" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#39.itm}
load net {not#153.itm} -pin  "not#153" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1283 -attr oid 1280 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {not#119.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#119.itm}
load net {or.tmp#28} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#28}
load net {fsm_output(2)} -pin  "COMP_LOOP:twiddle_f:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#43.itm}
load net {not#153.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153.itm}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor.itm}
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1284 -attr oid 1281 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#31.itm} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1285 -attr oid 1282 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {z.out#17(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(1).itm}
load net {z.out#18(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#6.itm}
load net {COMP_LOOP:twiddle_f:or#10.cse} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.cse}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load inst "nand" "nand(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1286 -attr oid 1283 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {and.dcpl#110} -pin  "nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#98} -pin  "nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {nand.itm} -pin  "nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1287 -attr oid 1284 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {nand.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load inst "COMP_LOOP-1:twiddle_f:mul" "mul(10,-1,10,-1,10)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1288 -attr oid 1285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul} -attr area 608.000000 -attr delay 3.752078 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(11,0,11,0,11)"
load net {z.out(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(8)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {z.out(9)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(8)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(9)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load inst "and#112" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1289 -attr oid 1286 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#112" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#88} -pin  "and#112" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and#112.itm} -pin  "and#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#60" "mux1h(5,10)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1290 -attr oid 1287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60} -attr area 22.144720 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(10,5)"
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {z.out#17(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#17(13)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-4).itm}
load net {z.out#18(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0).itm}
load net {z.out#18(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0).itm}
load net {z.out#18(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {z.out#18(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0).itm}
load net {and#112.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112.itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1291 -attr oid 1288 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load net {COMP_LOOP:twiddle_f:or#10.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1292 -attr oid 1289 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.cse}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1293 -attr oid 1290 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load net {and.dcpl#109} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#60.rmff(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#60" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#60.rmff}
load inst "not#195" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1294 -attr oid 1291 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#195} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#5} -pin  "not#195" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#5}
load net {not#195.itm} -pin  "not#195" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#195.itm}
load inst "or" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1295 -attr oid 1292 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {fsm_output(7)} -pin  "or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#36.itm}
load net {fsm_output(3)} -pin  "or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#38.itm}
load net {fsm_output(0)} -pin  "or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#45.itm}
load net {not#195.itm} -pin  "or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#195.itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.itm}
load inst "COMP_LOOP:twiddle_f:and#1" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1296 -attr oid 1293 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {z.out#17(0)} -pin  "COMP_LOOP:twiddle_f:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(0).itm}
load net {or.itm} -pin  "COMP_LOOP:twiddle_f:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.itm}
load net {COMP_LOOP:twiddle_f:mux1h#69.rmff} -pin  "COMP_LOOP:twiddle_f:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#69.rmff}
load inst "not#70" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1297 -attr oid 1294 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#70} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#70" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#42.itm}
load net {not#70.itm} -pin  "not#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#70.itm}
load inst "not#154" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1298 -attr oid 1295 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#154" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#40.itm}
load net {not#154.itm} -pin  "not#154" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154.itm}
load inst "STAGE_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1299 -attr oid 1296 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not#2.itm} -pin  "STAGE_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load inst "and#121" "and(6,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1300 -attr oid 1297 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#121} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,6)"
load net {and.dcpl#118} -pin  "and#121" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#118}
load net {not#70.itm} -pin  "and#121" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#70.itm}
load net {and.dcpl#99} -pin  "and#121" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#42} -pin  "and#121" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#42}
load net {not#154.itm} -pin  "and#121" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154.itm}
load net {STAGE_LOOP:not#2.itm} -pin  "and#121" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load net {and#121.itm} -pin  "and#121" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#121.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1301 -attr oid 1298 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#121.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#121.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1302 -attr oid 1299 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load inst "not#163" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1303 -attr oid 1300 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#163} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#163" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#62.itm}
load net {not#163.itm} -pin  "not#163" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#163.itm}
load inst "and#125" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1304 -attr oid 1301 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#125} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#124} -pin  "and#125" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#124}
load net {not#163.itm} -pin  "and#125" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#163.itm}
load net {fsm_output(0)} -pin  "and#125" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#33.itm}
load net {and.dcpl#18} -pin  "and#125" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#18}
load net {and#125.itm} -pin  "and#125" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#125.itm}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1305 -attr oid 1302 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#125.itm} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#125.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1306 -attr oid 1303 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "nor#20" "nor(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1307 -attr oid 1304 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#20} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(2)} -pin  "nor#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#23.itm}
load net {fsm_output(0)} -pin  "nor#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#17.itm}
load net {mux#44.cse} -pin  "nor#20" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#44.cse}
load net {nor#20.itm} -pin  "nor#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#20.itm}
load inst "not#77" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1308 -attr oid 1305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#77} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#77" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#22.itm}
load net {not#77.itm} -pin  "not#77" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#77.itm}
load inst "nor#21" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1309 -attr oid 1306 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#21} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {not#77.itm} -pin  "nor#21" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#77.itm}
load net {fsm_output(7)} -pin  "nor#21" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#9.itm}
load net {nor#21.itm} -pin  "nor#21" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#21.itm}
load inst "mux#60" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1310 -attr oid 1307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#60} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#20.itm} -pin  "mux#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#20.itm}
load net {nor#21.itm} -pin  "mux#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#21.itm}
load net {fsm_output(1)} -pin  "mux#60" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#17.itm}
load net {mux#60.rmff} -pin  "mux#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#60.rmff}
load inst "reg(ensig.cgo)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1311 -attr oid 1308 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {mux#60.rmff} -pin  "reg(ensig.cgo)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#60.rmff}
load net {GND} -pin  "reg(ensig.cgo)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(ensig.cgo)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1312 -attr oid 1309 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo).cse} -pin  "reg(ensig.cgo)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load inst "not#63" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1313 -attr oid 1310 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#63} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#63" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#19.itm}
load net {not#63.itm} -pin  "not#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#63.itm}
load inst "xor" "xor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1314 -attr oid 1311 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_xor(1,2)"
load net {fsm_output(0)} -pin  "xor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#35.itm}
load net {fsm_output(1)} -pin  "xor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#34.itm}
load net {xor.itm} -pin  "xor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.itm}
load inst "and#128" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1315 -attr oid 1312 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#128} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#63.itm} -pin  "and#128" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#63.itm}
load net {fsm_output(2)} -pin  "and#128" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#44.itm}
load net {xor.itm} -pin  "and#128" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.itm}
load net {and#128.rmff} -pin  "and#128" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#128.rmff}
load inst "reg(ensig.cgo#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1316 -attr oid 1313 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#128.rmff} -pin  "reg(ensig.cgo#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#128.rmff}
load net {GND} -pin  "reg(ensig.cgo#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(ensig.cgo#1)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1317 -attr oid 1314 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo#1).cse} -pin  "reg(ensig.cgo#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load inst "and#133" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1318 -attr oid 1315 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#133} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#132} -pin  "and#133" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#132}
load net {and.dcpl#18} -pin  "and#133" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#18}
load net {and#133.rmff} -pin  "and#133" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#133.rmff}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1319 -attr oid 1316 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {z.out#3(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "not#72" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1320 -attr oid 1317 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#72} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#72" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#40.itm}
load net {not#72.itm} -pin  "not#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#72.itm}
load inst "not#155" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1321 -attr oid 1318 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#155" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#41.itm}
load net {not#155.itm} -pin  "not#155" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155.itm}
load inst "and#136" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1322 -attr oid 1319 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#136} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#25} -pin  "and#136" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#21} -pin  "and#136" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#21}
load net {not#72.itm} -pin  "and#136" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#72.itm}
load net {not#155.itm} -pin  "and#136" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155.itm}
load net {and#136.itm} -pin  "and#136" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#136.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1323 -attr oid 1320 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#136.itm} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#136.itm}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1324 -attr oid 1321 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1325 -attr oid 1322 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1326 -attr oid 1323 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load inst "or#140" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1327 -attr oid 1324 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {fsm_output(5)} -pin  "or#140" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#36.itm}
load net {fsm_output(3)} -pin  "or#140" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#26.itm}
load net {fsm_output(4)} -pin  "or#140" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#30.itm}
load net {fsm_output(6)} -pin  "or#140" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#27.itm}
load net {or#140.cse} -pin  "or#140" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load inst "and#160" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1328 -attr oid 1325 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#160} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#140.cse} -pin  "and#160" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load net {fsm_output(7)} -pin  "and#160" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#12.itm}
load net {and#160.itm} -pin  "and#160" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#160.itm}
load inst "mux#61" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1329 -attr oid 1326 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#44.cse} -pin  "mux#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#44.cse}
load net {and#160.itm} -pin  "mux#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#160.itm}
load net {fsm_output(0)} -pin  "mux#61" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#19.itm}
load net {mux#61.itm} -pin  "mux#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61.itm}
load inst "or#144" "or(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1330 -attr oid 1327 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#144} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {fsm_output(0)} -pin  "or#144" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#11.itm}
load net {fsm_output(5)} -pin  "or#144" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#28.itm}
load net {fsm_output(3)} -pin  "or#144" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#18.itm}
load net {fsm_output(4)} -pin  "or#144" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#23.itm}
load net {fsm_output(6)} -pin  "or#144" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#20.itm}
load net {or#144.itm} -pin  "or#144" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#144.itm}
load inst "and#164" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1331 -attr oid 1328 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#164} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#144.itm} -pin  "and#164" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#144.itm}
load net {fsm_output(7)} -pin  "and#164" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#5.itm}
load net {and#164.itm} -pin  "and#164" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#164.itm}
load inst "mux#48" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1332 -attr oid 1329 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#48} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#61.itm} -pin  "mux#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61.itm}
load net {and#164.itm} -pin  "mux#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#164.itm}
load net {fsm_output(2)} -pin  "mux#48" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#17.itm}
load net {mux#48.itm} -pin  "mux#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#48.itm}
load inst "mux#49" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1333 -attr oid 1330 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#49} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#48.itm} -pin  "mux#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#48.itm}
load net {nor.tmp#5} -pin  "mux#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#5}
load net {fsm_output(1)} -pin  "mux#49" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#10.itm}
load net {mux#49.itm} -pin  "mux#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#49.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1334 -attr oid 1331 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "p:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux#49.itm} -pin  "p:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#49.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load inst "reg(p)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1335 -attr oid 1332 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(p)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1336 -attr oid 1333 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load inst "not#144" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1337 -attr oid 1334 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#144} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#144" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#38.itm}
load net {not#144.itm} -pin  "not#144" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#144.itm}
load inst "not#67" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1338 -attr oid 1335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#67} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#67" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#31.itm}
load net {not#67.itm} -pin  "not#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#67.itm}
load inst "run:nor" "nor(6,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1339 -attr oid 1336 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {not#144.itm} -pin  "run:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#144.itm}
load net {fsm_output(6)} -pin  "run:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#44.itm}
load net {or.tmp#6} -pin  "run:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load net {fsm_output(5)} -pin  "run:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#57.itm}
load net {not#67.itm} -pin  "run:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#67.itm}
load net {or.dcpl#67} -pin  "run:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#67}
load net {run:nor.itm} -pin  "run:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor.itm}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1340 -attr oid 1337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "run:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {run:nor.itm} -pin  "run:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1341 -attr oid 1338 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1342 -attr oid 1339 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load inst "STAGE_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1343 -attr oid 1340 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux.tmp#65} -pin  "STAGE_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#65}
load net {STAGE_LOOP:and.itm} -pin  "STAGE_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load inst "reg(STAGE_LOOP:lshift.psp)" "reg(15,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1344 -attr oid 1341 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(15,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(11)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(12)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(13)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(14)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {clk} -pin  "reg(STAGE_LOOP:lshift.psp)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1345 -attr oid 1342 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:and.itm} -pin  "reg(STAGE_LOOP:lshift.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load inst "or#152" "or(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1346 -attr oid 1343 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#152} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {fsm_output(3)} -pin  "or#152" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#81.itm}
load net {fsm_output(5)} -pin  "or#152" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#112.itm}
load net {fsm_output(4)} -pin  "or#152" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#87.itm}
load net {fsm_output(2)} -pin  "or#152" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#80.itm}
load net {fsm_output(6)} -pin  "or#152" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#101.itm}
load net {or#152.cse} -pin  "or#152" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#152.cse}
load inst "COMP_LOOP:k:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1347 -attr oid 1344 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux.tmp#65} -pin  "COMP_LOOP:k:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#65}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and" "and(2,10)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1348 -attr oid 1345 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and} -attr area 10.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(10,2)"
load net {z.out#1(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {z.out#1(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:4).sva#2)(9-0).itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load inst "not#351" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1349 -attr oid 1346 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#351} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.tmp} -pin  "not#351" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp}
load net {not#351.itm} -pin  "not#351" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#351.itm}
load inst "mux" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1350 -attr oid 1347 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#152.cse} -pin  "mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#152.cse}
load net {or.tmp} -pin  "mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp}
load net {fsm_output(0)} -pin  "mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0).itm}
load net {mux.itm} -pin  "mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.itm}
load inst "mux#91" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1351 -attr oid 1348 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#351.itm} -pin  "mux#91" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#351.itm}
load net {mux.itm} -pin  "mux#91" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.itm}
load net {fsm_output(7)} -pin  "mux#91" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7).itm}
load net {mux#91.itm} -pin  "mux#91" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91.itm}
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1352 -attr oid 1349 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#91.itm} -pin  "and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91.itm}
load net {complete:rsci.wen_comp} -pin  "and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and.itm} -pin  "and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.itm}
load inst "reg(COMP_LOOP:k(14:4).sva(9:0))" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1353 -attr oid 1350 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(14:4).sva(9:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {clk} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1354 -attr oid 1351 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and.itm} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "reg(COMP_LOOP:k(14:4).sva(9:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load inst "and#140" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1355 -attr oid 1352 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#140} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(0)} -pin  "and#140" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#12.itm}
load net {fsm_output(1)} -pin  "and#140" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#11.itm}
load net {and#140.itm} -pin  "and#140" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#140.itm}
load inst "or#116" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1356 -attr oid 1353 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#116} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {or.tmp#6} -pin  "or#116" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load net {fsm_output(2)} -pin  "or#116" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#47.itm}
load net {and#140.itm} -pin  "or#116" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#140.itm}
load net {or#116.itm} -pin  "or#116" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#116.itm}
load inst "xor#2" "xor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1357 -attr oid 1354 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_xor(1,2)"
load net {or#116.itm} -pin  "xor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#116.itm}
load net {fsm_output(5)} -pin  "xor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#58.itm}
load net {xor#2.itm} -pin  "xor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor#2.itm}
load inst "reg(COMP_LOOP-1:twiddle_f:nand" "nand(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1358 -attr oid 1355 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {xor#2.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor#2.itm}
load net {and.dcpl#2} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {reg(COMP_LOOP-1:twiddle_f:nand.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand.itm}
load inst "COMP_LOOP:twiddle_f:and#4" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1359 -attr oid 1356 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-1:twiddle_f:nand.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand.itm}
load net {COMP_LOOP:twiddle_f:and#4.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4.itm}
load inst "reg(COMP_LOOP-1:twiddle_f:acc)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1360 -attr oid 1357 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {z.out#3(0)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {clk} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1361 -attr oid 1358 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#4.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4.itm}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1362 -attr oid 1359 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and.dcpl#142} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load inst "reg(COMP_LOOP:twiddle_help#1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1363 -attr oid 1360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_help#1)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1364 -attr oid 1361 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_help#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(1)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(2)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(3)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(4)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(5)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(6)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(7)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(8)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(9)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(10)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(11)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(12)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(13)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(14)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(15)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(16)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(17)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(18)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(19)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(20)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(21)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(22)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(23)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(24)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(25)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(26)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(27)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(28)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(29)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(30)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(31)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load inst "reg(COMP_LOOP:twiddle_f#1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1365 -attr oid 1362 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f#1)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1366 -attr oid 1363 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_f#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(10)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(11)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(12)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(13)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(14)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(15)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(16)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(17)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(18)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(19)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(20)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(21)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(22)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(23)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(24)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(25)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(26)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(27)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(28)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(29)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(30)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(31)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load inst "VEC_LOOP:or" "or(8,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1367 -attr oid 1364 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#35} -pin  "VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#49} -pin  "VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#57} -pin  "VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#59} -pin  "VEC_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#65} -pin  "VEC_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#69} -pin  "VEC_LOOP:or" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#71} -pin  "VEC_LOOP:or" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#73} -pin  "VEC_LOOP:or" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load inst "VEC_LOOP:VEC_LOOP:mux" "mux(2,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1368 -attr oid 1365 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux} -attr area 14.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(14,1,2)"
load net {VEC_LOOP:j(14:0)#1.sva#1(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(10)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(11)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(12)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(13)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {z.out#5(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(12)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(13)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(12)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(13)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1369 -attr oid 1366 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#142} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.itm}
load inst "VEC_LOOP:and" "and(2,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1370 -attr oid 1367 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and} -attr area 14.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(14,2)"
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:and" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(11)} -pin  "VEC_LOOP:and" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(12)} -pin  "VEC_LOOP:and" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(13)} -pin  "VEC_LOOP:and" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:and.itm(0)} -pin  "VEC_LOOP:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(1)} -pin  "VEC_LOOP:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(2)} -pin  "VEC_LOOP:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(3)} -pin  "VEC_LOOP:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(4)} -pin  "VEC_LOOP:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(5)} -pin  "VEC_LOOP:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(6)} -pin  "VEC_LOOP:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(7)} -pin  "VEC_LOOP:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(8)} -pin  "VEC_LOOP:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(9)} -pin  "VEC_LOOP:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(10)} -pin  "VEC_LOOP:and" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(11)} -pin  "VEC_LOOP:and" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(12)} -pin  "VEC_LOOP:and" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(13)} -pin  "VEC_LOOP:and" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load inst "not#115" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1371 -attr oid 1368 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#115} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#44.cse} -pin  "not#115" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#44.cse}
load net {not#115.itm} -pin  "not#115" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#115.itm}
load inst "and#143" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1372 -attr oid 1369 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#143} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#115.itm} -pin  "and#143" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#115.itm}
load net {and.dcpl#98} -pin  "and#143" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and#143.itm} -pin  "and#143" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#143.itm}
load inst "VEC_LOOP:or#43" "or(10,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1373 -attr oid 1370 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#43} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,10)"
load net {and#143.itm} -pin  "VEC_LOOP:or#43" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#143.itm}
load net {and.dcpl#142} -pin  "VEC_LOOP:or#43" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load net {and.dcpl#35} -pin  "VEC_LOOP:or#43" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#49} -pin  "VEC_LOOP:or#43" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#57} -pin  "VEC_LOOP:or#43" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#59} -pin  "VEC_LOOP:or#43" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#65} -pin  "VEC_LOOP:or#43" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#69} -pin  "VEC_LOOP:or#43" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#71} -pin  "VEC_LOOP:or#43" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#73} -pin  "VEC_LOOP:or#43" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {VEC_LOOP:or#43.itm} -pin  "VEC_LOOP:or#43" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#43.itm}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1374 -attr oid 1371 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or#43.itm} -pin  "VEC_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#43.itm}
load net {VEC_LOOP:and#3.itm} -pin  "VEC_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3.itm}
load inst "reg(VEC_LOOP:acc#1)" "reg(14,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1375 -attr oid 1372 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(14,0,0,0,0,1,1)"
load net {VEC_LOOP:and.itm(0)} -pin  "reg(VEC_LOOP:acc#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(1)} -pin  "reg(VEC_LOOP:acc#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(2)} -pin  "reg(VEC_LOOP:acc#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(3)} -pin  "reg(VEC_LOOP:acc#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(4)} -pin  "reg(VEC_LOOP:acc#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(5)} -pin  "reg(VEC_LOOP:acc#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(6)} -pin  "reg(VEC_LOOP:acc#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(7)} -pin  "reg(VEC_LOOP:acc#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(8)} -pin  "reg(VEC_LOOP:acc#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(9)} -pin  "reg(VEC_LOOP:acc#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(10)} -pin  "reg(VEC_LOOP:acc#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(11)} -pin  "reg(VEC_LOOP:acc#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(12)} -pin  "reg(VEC_LOOP:acc#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(13)} -pin  "reg(VEC_LOOP:acc#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#1)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1376 -attr oid 1373 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#3.itm} -pin  "reg(VEC_LOOP:acc#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "reg(VEC_LOOP:acc#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "reg(VEC_LOOP:acc#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "reg(VEC_LOOP:acc#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "reg(VEC_LOOP:acc#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "reg(VEC_LOOP:acc#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "reg(VEC_LOOP:acc#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "reg(VEC_LOOP:acc#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "reg(VEC_LOOP:acc#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "reg(VEC_LOOP:acc#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "reg(VEC_LOOP:acc#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "reg(VEC_LOOP:acc#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "reg(VEC_LOOP:acc#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "reg(VEC_LOOP:acc#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "reg(VEC_LOOP:acc#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load inst "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1377 -attr oid 1374 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:VEC_LOOP:j:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {or.tmp#28} -pin  "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#28}
load net {or.dcpl#67} -pin  "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#67}
load net {reg(VEC_LOOP:j(14:VEC_LOOP:j:nor.itm} -pin  "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:VEC_LOOP:j:nor.itm}
load inst "VEC_LOOP:j:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1378 -attr oid 1375 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:j:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(VEC_LOOP:j(14:VEC_LOOP:j:nor.itm} -pin  "VEC_LOOP:j:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:VEC_LOOP:j:nor.itm}
load net {VEC_LOOP:j:and.itm} -pin  "VEC_LOOP:j:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.itm}
load inst "reg(VEC_LOOP:j(14:0)#1)" "reg(15,1,1,0,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1379 -attr oid 1376 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:0)#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(15,0,0,1,1,1,1)"
load net {z.out#4(0)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(1)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(2)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(3)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(4)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(5)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(6)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(7)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(8)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(9)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(10)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(11)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(12)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(13)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(14)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2524}
load net {clk} -pin  "reg(VEC_LOOP:j(14:0)#1)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1380 -attr oid 1377 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.itm} -pin  "reg(VEC_LOOP:j(14:0)#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.itm}
load net {rst} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {VEC_LOOP:j(14:0)#1.sva#1(0)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(1)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(2)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(3)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(4)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(5)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(6)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(7)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(8)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(9)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(10)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(11)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(12)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(13)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load inst "VEC_LOOP:or#46" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1381 -attr oid 1378 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#41} -pin  "VEC_LOOP:or#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#72} -pin  "VEC_LOOP:or#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load net {VEC_LOOP:or#46.cse} -pin  "VEC_LOOP:or#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.cse}
load inst "VEC_LOOP:or#47" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1382 -attr oid 1379 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#49} -pin  "VEC_LOOP:or#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#73} -pin  "VEC_LOOP:or#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {VEC_LOOP:or#47.cse} -pin  "VEC_LOOP:or#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.cse}
load inst "VEC_LOOP:or#48" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1383 -attr oid 1380 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#52} -pin  "VEC_LOOP:or#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#67} -pin  "VEC_LOOP:or#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {VEC_LOOP:or#48.cse} -pin  "VEC_LOOP:or#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.cse}
load inst "VEC_LOOP:or#49" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1384 -attr oid 1381 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#58} -pin  "VEC_LOOP:or#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#62} -pin  "VEC_LOOP:or#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {VEC_LOOP:or#49.cse} -pin  "VEC_LOOP:or#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.cse}
load inst "VEC_LOOP:or#50" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1385 -attr oid 1382 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#59} -pin  "VEC_LOOP:or#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#65} -pin  "VEC_LOOP:or#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {VEC_LOOP:or#50.cse} -pin  "VEC_LOOP:or#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.cse}
load inst "VEC_LOOP:or#51" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1386 -attr oid 1383 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#69} -pin  "VEC_LOOP:or#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#71} -pin  "VEC_LOOP:or#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {VEC_LOOP:or#51.cse} -pin  "VEC_LOOP:or#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.cse}
load inst "VEC_LOOP:or#44" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1387 -attr oid 1384 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#44} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#26} -pin  "VEC_LOOP:or#44" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#70} -pin  "VEC_LOOP:or#44" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:or#44.itm} -pin  "VEC_LOOP:or#44" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#44.itm}
load inst "VEC_LOOP:or#45" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1388 -attr oid 1385 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#45} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#35} -pin  "VEC_LOOP:or#45" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#57} -pin  "VEC_LOOP:or#45" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {VEC_LOOP:or#45.itm} -pin  "VEC_LOOP:or#45" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#45.itm}
load inst "VEC_LOOP:mux1h#12" "mux1h(8,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1389 -attr oid 1386 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12} -attr area 47.131174 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(14,8)"
load net {z.out#12(0)} -pin  "VEC_LOOP:mux1h#12" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(1)} -pin  "VEC_LOOP:mux1h#12" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(2)} -pin  "VEC_LOOP:mux1h#12" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(3)} -pin  "VEC_LOOP:mux1h#12" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(4)} -pin  "VEC_LOOP:mux1h#12" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(5)} -pin  "VEC_LOOP:mux1h#12" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(6)} -pin  "VEC_LOOP:mux1h#12" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(7)} -pin  "VEC_LOOP:mux1h#12" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(8)} -pin  "VEC_LOOP:mux1h#12" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(9)} -pin  "VEC_LOOP:mux1h#12" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(10)} -pin  "VEC_LOOP:mux1h#12" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(11)} -pin  "VEC_LOOP:mux1h#12" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(12)} -pin  "VEC_LOOP:mux1h#12" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(13)} -pin  "VEC_LOOP:mux1h#12" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#14(0)} -pin  "VEC_LOOP:mux1h#12" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(1)} -pin  "VEC_LOOP:mux1h#12" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(2)} -pin  "VEC_LOOP:mux1h#12" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(3)} -pin  "VEC_LOOP:mux1h#12" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(4)} -pin  "VEC_LOOP:mux1h#12" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(5)} -pin  "VEC_LOOP:mux1h#12" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(6)} -pin  "VEC_LOOP:mux1h#12" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(7)} -pin  "VEC_LOOP:mux1h#12" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(8)} -pin  "VEC_LOOP:mux1h#12" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(9)} -pin  "VEC_LOOP:mux1h#12" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(10)} -pin  "VEC_LOOP:mux1h#12" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(11)} -pin  "VEC_LOOP:mux1h#12" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(12)} -pin  "VEC_LOOP:mux1h#12" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(13)} -pin  "VEC_LOOP:mux1h#12" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#13(0)} -pin  "VEC_LOOP:mux1h#12" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(1)} -pin  "VEC_LOOP:mux1h#12" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(2)} -pin  "VEC_LOOP:mux1h#12" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(3)} -pin  "VEC_LOOP:mux1h#12" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(4)} -pin  "VEC_LOOP:mux1h#12" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(5)} -pin  "VEC_LOOP:mux1h#12" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(6)} -pin  "VEC_LOOP:mux1h#12" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(7)} -pin  "VEC_LOOP:mux1h#12" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(8)} -pin  "VEC_LOOP:mux1h#12" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(9)} -pin  "VEC_LOOP:mux1h#12" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(10)} -pin  "VEC_LOOP:mux1h#12" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(11)} -pin  "VEC_LOOP:mux1h#12" {A2(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(12)} -pin  "VEC_LOOP:mux1h#12" {A2(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(13)} -pin  "VEC_LOOP:mux1h#12" {A2(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#11(0)} -pin  "VEC_LOOP:mux1h#12" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(1)} -pin  "VEC_LOOP:mux1h#12" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(2)} -pin  "VEC_LOOP:mux1h#12" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(3)} -pin  "VEC_LOOP:mux1h#12" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(4)} -pin  "VEC_LOOP:mux1h#12" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(5)} -pin  "VEC_LOOP:mux1h#12" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(6)} -pin  "VEC_LOOP:mux1h#12" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(7)} -pin  "VEC_LOOP:mux1h#12" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(8)} -pin  "VEC_LOOP:mux1h#12" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(9)} -pin  "VEC_LOOP:mux1h#12" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(10)} -pin  "VEC_LOOP:mux1h#12" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(11)} -pin  "VEC_LOOP:mux1h#12" {A3(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(12)} -pin  "VEC_LOOP:mux1h#12" {A3(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(13)} -pin  "VEC_LOOP:mux1h#12" {A3(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#8(0)} -pin  "VEC_LOOP:mux1h#12" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(1)} -pin  "VEC_LOOP:mux1h#12" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(2)} -pin  "VEC_LOOP:mux1h#12" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(3)} -pin  "VEC_LOOP:mux1h#12" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(4)} -pin  "VEC_LOOP:mux1h#12" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(5)} -pin  "VEC_LOOP:mux1h#12" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(6)} -pin  "VEC_LOOP:mux1h#12" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(7)} -pin  "VEC_LOOP:mux1h#12" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(8)} -pin  "VEC_LOOP:mux1h#12" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(9)} -pin  "VEC_LOOP:mux1h#12" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(10)} -pin  "VEC_LOOP:mux1h#12" {A4(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(11)} -pin  "VEC_LOOP:mux1h#12" {A4(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(12)} -pin  "VEC_LOOP:mux1h#12" {A4(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(13)} -pin  "VEC_LOOP:mux1h#12" {A4(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#12" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#12" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#12" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#12" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h#12" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h#12" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h#12" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h#12" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(8)} -pin  "VEC_LOOP:mux1h#12" {A5(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(9)} -pin  "VEC_LOOP:mux1h#12" {A5(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(10)} -pin  "VEC_LOOP:mux1h#12" {A5(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(11)} -pin  "VEC_LOOP:mux1h#12" {A5(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(12)} -pin  "VEC_LOOP:mux1h#12" {A5(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(13)} -pin  "VEC_LOOP:mux1h#12" {A5(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#10(0)} -pin  "VEC_LOOP:mux1h#12" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(1)} -pin  "VEC_LOOP:mux1h#12" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(2)} -pin  "VEC_LOOP:mux1h#12" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(3)} -pin  "VEC_LOOP:mux1h#12" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(4)} -pin  "VEC_LOOP:mux1h#12" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(5)} -pin  "VEC_LOOP:mux1h#12" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(6)} -pin  "VEC_LOOP:mux1h#12" {A6(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(7)} -pin  "VEC_LOOP:mux1h#12" {A6(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(8)} -pin  "VEC_LOOP:mux1h#12" {A6(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(9)} -pin  "VEC_LOOP:mux1h#12" {A6(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(10)} -pin  "VEC_LOOP:mux1h#12" {A6(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(11)} -pin  "VEC_LOOP:mux1h#12" {A6(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(12)} -pin  "VEC_LOOP:mux1h#12" {A6(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(13)} -pin  "VEC_LOOP:mux1h#12" {A6(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#7(0)} -pin  "VEC_LOOP:mux1h#12" {A7(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(1)} -pin  "VEC_LOOP:mux1h#12" {A7(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(2)} -pin  "VEC_LOOP:mux1h#12" {A7(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(3)} -pin  "VEC_LOOP:mux1h#12" {A7(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(4)} -pin  "VEC_LOOP:mux1h#12" {A7(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(5)} -pin  "VEC_LOOP:mux1h#12" {A7(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(6)} -pin  "VEC_LOOP:mux1h#12" {A7(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(7)} -pin  "VEC_LOOP:mux1h#12" {A7(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(8)} -pin  "VEC_LOOP:mux1h#12" {A7(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(9)} -pin  "VEC_LOOP:mux1h#12" {A7(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(10)} -pin  "VEC_LOOP:mux1h#12" {A7(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(11)} -pin  "VEC_LOOP:mux1h#12" {A7(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(12)} -pin  "VEC_LOOP:mux1h#12" {A7(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(13)} -pin  "VEC_LOOP:mux1h#12" {A7(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {VEC_LOOP:or#44.itm} -pin  "VEC_LOOP:mux1h#12" {S0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1390 -attr oid 1387 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#44.itm}
load net {VEC_LOOP:or#45.itm} -pin  "VEC_LOOP:mux1h#12" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1391 -attr oid 1388 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#45.itm}
load net {VEC_LOOP:or#46.cse} -pin  "VEC_LOOP:mux1h#12" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1392 -attr oid 1389 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.cse}
load net {VEC_LOOP:or#47.cse} -pin  "VEC_LOOP:mux1h#12" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1393 -attr oid 1390 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.cse}
load net {VEC_LOOP:or#48.cse} -pin  "VEC_LOOP:mux1h#12" {S4} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1394 -attr oid 1391 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.cse}
load net {VEC_LOOP:or#49.cse} -pin  "VEC_LOOP:mux1h#12" {S5} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1395 -attr oid 1392 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.cse}
load net {VEC_LOOP:or#50.cse} -pin  "VEC_LOOP:mux1h#12" {S6} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1396 -attr oid 1393 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.cse}
load net {VEC_LOOP:or#51.cse} -pin  "VEC_LOOP:mux1h#12" {S7} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1397 -attr oid 1394 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.cse}
load net {VEC_LOOP:mux1h#12.itm(0)} -pin  "VEC_LOOP:mux1h#12" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(1)} -pin  "VEC_LOOP:mux1h#12" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(2)} -pin  "VEC_LOOP:mux1h#12" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(3)} -pin  "VEC_LOOP:mux1h#12" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(4)} -pin  "VEC_LOOP:mux1h#12" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(5)} -pin  "VEC_LOOP:mux1h#12" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(6)} -pin  "VEC_LOOP:mux1h#12" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(7)} -pin  "VEC_LOOP:mux1h#12" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(8)} -pin  "VEC_LOOP:mux1h#12" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(9)} -pin  "VEC_LOOP:mux1h#12" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(10)} -pin  "VEC_LOOP:mux1h#12" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(11)} -pin  "VEC_LOOP:mux1h#12" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(12)} -pin  "VEC_LOOP:mux1h#12" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(13)} -pin  "VEC_LOOP:mux1h#12" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load inst "VEC_LOOP:or#1" "or(16,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1398 -attr oid 1395 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,16)"
load net {and.dcpl#26} -pin  "VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#35} -pin  "VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#41} -pin  "VEC_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#49} -pin  "VEC_LOOP:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#52} -pin  "VEC_LOOP:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#57} -pin  "VEC_LOOP:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#58} -pin  "VEC_LOOP:or#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#59} -pin  "VEC_LOOP:or#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#62} -pin  "VEC_LOOP:or#1" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {and.dcpl#65} -pin  "VEC_LOOP:or#1" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#67} -pin  "VEC_LOOP:or#1" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and.dcpl#69} -pin  "VEC_LOOP:or#1" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#70} -pin  "VEC_LOOP:or#1" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {and.dcpl#71} -pin  "VEC_LOOP:or#1" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#72} -pin  "VEC_LOOP:or#1" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load net {and.dcpl#73} -pin  "VEC_LOOP:or#1" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load inst "VEC_LOOP:and#1" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1399 -attr oid 1396 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load net {VEC_LOOP:and#1.itm} -pin  "VEC_LOOP:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1.itm}
load inst "reg(VEC_LOOP:acc#10)" "reg(14,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1400 -attr oid 1397 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(14,0,0,0,0,1,1)"
load net {VEC_LOOP:mux1h#12.itm(0)} -pin  "reg(VEC_LOOP:acc#10)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(1)} -pin  "reg(VEC_LOOP:acc#10)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(2)} -pin  "reg(VEC_LOOP:acc#10)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(3)} -pin  "reg(VEC_LOOP:acc#10)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(4)} -pin  "reg(VEC_LOOP:acc#10)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(5)} -pin  "reg(VEC_LOOP:acc#10)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(6)} -pin  "reg(VEC_LOOP:acc#10)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(7)} -pin  "reg(VEC_LOOP:acc#10)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(8)} -pin  "reg(VEC_LOOP:acc#10)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(9)} -pin  "reg(VEC_LOOP:acc#10)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(10)} -pin  "reg(VEC_LOOP:acc#10)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(11)} -pin  "reg(VEC_LOOP:acc#10)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(12)} -pin  "reg(VEC_LOOP:acc#10)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(13)} -pin  "reg(VEC_LOOP:acc#10)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#10)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1401 -attr oid 1398 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#1.itm} -pin  "reg(VEC_LOOP:acc#10)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -pin  "reg(VEC_LOOP:acc#10)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -pin  "reg(VEC_LOOP:acc#10)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -pin  "reg(VEC_LOOP:acc#10)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -pin  "reg(VEC_LOOP:acc#10)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -pin  "reg(VEC_LOOP:acc#10)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -pin  "reg(VEC_LOOP:acc#10)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -pin  "reg(VEC_LOOP:acc#10)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -pin  "reg(VEC_LOOP:acc#10)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -pin  "reg(VEC_LOOP:acc#10)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -pin  "reg(VEC_LOOP:acc#10)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -pin  "reg(VEC_LOOP:acc#10)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -pin  "reg(VEC_LOOP:acc#10)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(12)} -pin  "reg(VEC_LOOP:acc#10)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(13)} -pin  "reg(VEC_LOOP:acc#10)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load inst "VEC_LOOP:or#42" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1402 -attr oid 1399 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#41} -pin  "VEC_LOOP:or#42" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#58} -pin  "VEC_LOOP:or#42" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#67} -pin  "VEC_LOOP:or#42" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and.dcpl#72} -pin  "VEC_LOOP:or#42" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load net {VEC_LOOP:or#42.cse} -pin  "VEC_LOOP:or#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42.cse}
load inst "not#66" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1403 -attr oid 1400 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#66} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#66" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#28.itm}
load net {not#66.itm} -pin  "not#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#66.itm}
load inst "and#150" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1404 -attr oid 1401 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#150} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#110} -pin  "and#150" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {fsm_output(5)} -pin  "and#150" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#60.itm}
load net {fsm_output(2)} -pin  "and#150" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#49.itm}
load net {not#66.itm} -pin  "and#150" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#66.itm}
load net {and#150.itm} -pin  "and#150" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#150.itm}
load inst "VEC_LOOP:or#75" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1405 -attr oid 1402 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#75} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {VEC_LOOP:or#42.cse} -pin  "VEC_LOOP:or#75" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42.cse}
load net {and#150.itm} -pin  "VEC_LOOP:or#75" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#150.itm}
load net {VEC_LOOP:or#75.itm} -pin  "VEC_LOOP:or#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#75.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#6" "mux(2,12)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1406 -attr oid 1403 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6} -attr area 12.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(12,1,2)"
load net {VEC_LOOP:acc.psp.sva:mx0w0(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {DC} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {DC} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#189.itm}
load net {z.out#2(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {z.out#2(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#7.itm}
load net {VEC_LOOP:or#75.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#75.itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#13.rgt(11:0)}
load inst "nor#85" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1407 -attr oid 1404 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#85} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(1)} -pin  "nor#85" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#69.itm}
load net {fsm_output(3)} -pin  "nor#85" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#82.itm}
load net {nor#85.cse} -pin  "nor#85" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#85.cse}
load inst "nand#6" "nand(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1408 -attr oid 1405 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {fsm_output(4)} -pin  "nand#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#89.itm}
load net {fsm_output(0)} -pin  "nand#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#70.itm}
load net {nand#6.itm} -pin  "nand#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#6.itm}
load inst "not#356" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1409 -attr oid 1406 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#356} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#356" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#88.itm}
load net {not#356.itm} -pin  "not#356" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#356.itm}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1410 -attr oid 1407 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {not#356.itm} -pin  "nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#356.itm}
load net {fsm_output(0)} -pin  "nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#69.itm}
load net {nor.itm} -pin  "nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.itm}
load inst "not#355" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1411 -attr oid 1408 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#355} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#355" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#102.itm}
load net {not#355.itm} -pin  "not#355" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#355.itm}
load inst "nor#84" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1412 -attr oid 1409 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#84} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#84" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#113.itm}
load net {not#355.itm} -pin  "nor#84" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#355.itm}
load net {nor#84.itm} -pin  "nor#84" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#84.itm}
load inst "mux#92" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1413 -attr oid 1410 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nand#6.itm} -pin  "mux#92" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#6.itm}
load net {nor.itm} -pin  "mux#92" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.itm}
load net {nor#84.itm} -pin  "mux#92" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#84.itm}
load net {mux#92.itm} -pin  "mux#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92.itm}
load inst "not#352" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1414 -attr oid 1411 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#352" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#74.itm}
load net {not#352.itm} -pin  "not#352" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352.itm}
load inst "and#495" "and(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1415 -attr oid 1412 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#495} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {mux#92.itm} -pin  "and#495" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92.itm}
load net {fsm_output(2)} -pin  "and#495" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#81.itm}
load net {nor#85.cse} -pin  "and#495" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#85.cse}
load net {not#352.itm} -pin  "and#495" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352.itm}
load net {complete:rsci.wen_comp} -pin  "and#495" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#495.itm} -pin  "and#495" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#495.itm}
load inst "reg(VEC_LOOP:acc#11.psp)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1416 -attr oid 1413 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {z.out#2(12)} -pin  "reg(VEC_LOOP:acc#11.psp)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:slc(z.out#2)(12).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#11.psp)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1417 -attr oid 1414 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#495.itm} -pin  "reg(VEC_LOOP:acc#11.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#495.itm}
load net {VEC_LOOP:acc#11.psp.sva(12)} -pin  "reg(VEC_LOOP:acc#11.psp)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(12)}
load inst "and#507" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1418 -attr oid 1415 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#507} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#507" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#91.itm}
load net {fsm_output(0)} -pin  "and#507" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#73.itm}
load net {and#507.itm} -pin  "and#507" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#507.itm}
load inst "not#363" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1419 -attr oid 1416 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#363} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#363" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#90.itm}
load net {not#363.itm} -pin  "not#363" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#363.itm}
load inst "or#154" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1420 -attr oid 1417 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#154} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#363.itm} -pin  "or#154" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#363.itm}
load net {fsm_output(0)} -pin  "or#154" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#72.itm}
load net {or#154.itm} -pin  "or#154" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#154.itm}
load inst "mux#93" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1421 -attr oid 1418 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and#507.itm} -pin  "mux#93" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#507.itm}
load net {or#154.itm} -pin  "mux#93" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#154.itm}
load net {fsm_output(6)} -pin  "mux#93" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#103.itm}
load net {mux#93.itm} -pin  "mux#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93.itm}
load inst "mux#94" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1422 -attr oid 1419 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#94} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#93.itm} -pin  "mux#94" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93.itm}
load net {fsm_output(0)} -pin  "mux#94" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#71.itm}
load net {fsm_output(5)} -pin  "mux#94" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#114.itm}
load net {mux#94.itm} -pin  "mux#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#94.itm}
load inst "not#366" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1423 -attr oid 1420 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#366} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#94.itm} -pin  "not#366" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#94.itm}
load net {not#366.itm} -pin  "not#366" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#366.itm}
load inst "not#360" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1424 -attr oid 1421 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#360} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#360" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#75.itm}
load net {not#360.itm} -pin  "not#360" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#360.itm}
load inst "and#500" "and(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1425 -attr oid 1422 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#500} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {not#366.itm} -pin  "and#500" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#366.itm}
load net {fsm_output(2)} -pin  "and#500" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#82.itm}
load net {nor#85.cse} -pin  "and#500" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#85.cse}
load net {not#360.itm} -pin  "and#500" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#360.itm}
load net {complete:rsci.wen_comp} -pin  "and#500" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#500.itm} -pin  "and#500" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#500.itm}
load inst "reg(VEC_LOOP:acc#11.psp)#1" "reg(2,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1426 -attr oid 1423 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(2,0,0,0,0,1,1)"
load net {VEC_LOOP:mux1h#13.rgt(11:0)(10)} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(11)} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1427 -attr oid 1424 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#500.itm} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#500.itm}
load net {VEC_LOOP:acc#11.psp.sva(11:10)(0)} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(11:10)}
load net {VEC_LOOP:acc#11.psp.sva(11:10)(1)} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(11:10)}
load inst "not#371" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1428 -attr oid 1425 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#371} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#371" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#71.itm}
load net {not#371.itm} -pin  "not#371" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#371.itm}
load inst "not#370" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1429 -attr oid 1426 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#370} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#370" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#84.itm}
load net {not#370.itm} -pin  "not#370" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#370.itm}
load inst "not#369" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1430 -attr oid 1427 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#369} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#369" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#76.itm}
load net {not#369.itm} -pin  "not#369" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#369.itm}
load inst "not#368" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1431 -attr oid 1428 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#368} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#368" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#104.itm}
load net {not#368.itm} -pin  "not#368" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#368.itm}
load inst "nor#82" "nor(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1432 -attr oid 1429 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#82} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(4)} -pin  "nor#82" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#92.itm}
load net {not#368.itm} -pin  "nor#82" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#368.itm}
load net {fsm_output(5)} -pin  "nor#82" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#115.itm}
load net {nor#82.itm} -pin  "nor#82" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#82.itm}
load inst "nor#81" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1433 -attr oid 1430 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#81} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {nor#82.itm} -pin  "nor#81" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#82.itm}
load net {fsm_output(0)} -pin  "nor#81" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#74.itm}
load net {nor#81.itm} -pin  "nor#81" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#81.itm}
load inst "and#506" "and(6,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1434 -attr oid 1431 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#506} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,6)"
load net {fsm_output(2)} -pin  "and#506" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#83.itm}
load net {not#371.itm} -pin  "and#506" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#371.itm}
load net {not#370.itm} -pin  "and#506" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#370.itm}
load net {not#369.itm} -pin  "and#506" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#369.itm}
load net {complete:rsci.wen_comp} -pin  "and#506" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {nor#81.itm} -pin  "and#506" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#81.itm}
load net {and#506.itm} -pin  "and#506" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#506.itm}
load inst "reg(VEC_LOOP:acc#11.psp)#2" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1435 -attr oid 1432 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:mux1h#13.rgt(11:0)(0)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(1)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(2)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(3)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(4)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(5)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(6)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(7)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(8)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {VEC_LOOP:mux1h#13.rgt(11:0)(9)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1436 -attr oid 1433 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#506.itm} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#506.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(0)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(1)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(2)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(3)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(4)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(5)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(6)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(7)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(8)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(9)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load inst "or#126" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1437 -attr oid 1434 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(2)} -pin  "or#126" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#30.itm}
load net {fsm_output(0)} -pin  "or#126" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#24.itm}
load net {or#126.cse} -pin  "or#126" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126.cse}
load inst "not#120" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1438 -attr oid 1435 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#120} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.dcpl#57} -pin  "not#120" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#57}
load net {not#120.itm} -pin  "not#120" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#120.itm}
load inst "mux#73" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1439 -attr oid 1436 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#120.itm} -pin  "mux#73" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#120.itm}
load net {mux.tmp#11} -pin  "mux#73" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#11}
load net {fsm_output(2)} -pin  "mux#73" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#31.itm}
load net {mux#73.itm} -pin  "mux#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73.itm}
load inst "not#97" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1440 -attr oid 1437 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#97} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.dcpl#57} -pin  "not#97" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#57}
load net {not#97.itm} -pin  "not#97" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#97.itm}
load inst "mux#72" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1441 -attr oid 1438 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#97.itm} -pin  "mux#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#97.itm}
load net {mux.tmp#11} -pin  "mux#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#11}
load net {or#126.cse} -pin  "mux#72" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126.cse}
load net {mux#72.itm} -pin  "mux#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72.itm}
load inst "mux#74" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1442 -attr oid 1439 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#73.itm} -pin  "mux#74" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73.itm}
load net {mux#72.itm} -pin  "mux#74" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72.itm}
load net {fsm_output(1)} -pin  "mux#74" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#22.itm}
load net {mux#74.itm} -pin  "mux#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74.itm}
load inst "reg(COMP_LOOP-2:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1443 -attr oid 1440 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#74.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74.itm}
load net {fsm_output(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#41.itm}
load net {reg(COMP_LOOP-2:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#6" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1444 -attr oid 1441 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-2:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#6.itm} -pin  "COMP_LOOP:twiddle_f:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6.itm}
load inst "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" "reg(14,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1445 -attr oid 1442 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(14,0,0,0,0,1,1)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1446 -attr oid 1443 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#6.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6.itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(12)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(13)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load inst "mux#78" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1447 -attr oid 1444 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#78} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#20.cse} -pin  "mux#78" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#20.cse}
load net {mux.tmp#75} -pin  "mux#78" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#75}
load net {fsm_output(2)} -pin  "mux#78" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#33.itm}
load net {mux#78.itm} -pin  "mux#78" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#78.itm}
load inst "mux#77" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1448 -attr oid 1445 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#77} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#20.cse} -pin  "mux#77" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#20.cse}
load net {mux.tmp#75} -pin  "mux#77" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#75}
load net {or#126.cse} -pin  "mux#77" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126.cse}
load net {mux#77.itm} -pin  "mux#77" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#77.itm}
load inst "mux#79" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1449 -attr oid 1446 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#78.itm} -pin  "mux#79" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#78.itm}
load net {mux#77.itm} -pin  "mux#79" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#77.itm}
load net {fsm_output(1)} -pin  "mux#79" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#23.itm}
load net {mux#79.itm} -pin  "mux#79" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79.itm}
load inst "reg(COMP_LOOP-3:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1450 -attr oid 1447 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#79.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79.itm}
load net {fsm_output(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#42.itm}
load net {reg(COMP_LOOP-3:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#7" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1451 -attr oid 1448 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-3:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm}
load inst "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" "reg(13,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1452 -attr oid 1449 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(13,0,0,0,0,1,1)"
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1453 -attr oid 1450 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(11)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load inst "mux#83" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1454 -attr oid 1451 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#83} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#30.cse} -pin  "mux#83" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#30.cse}
load net {mux.tmp#27} -pin  "mux#83" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#27}
load net {fsm_output(2)} -pin  "mux#83" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#35.itm}
load net {mux#83.itm} -pin  "mux#83" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#83.itm}
load inst "mux#82" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1455 -attr oid 1452 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#82} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#30.cse} -pin  "mux#82" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#30.cse}
load net {mux.tmp#27} -pin  "mux#82" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#27}
load net {or#126.cse} -pin  "mux#82" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126.cse}
load net {mux#82.itm} -pin  "mux#82" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#82.itm}
load inst "mux#84" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1456 -attr oid 1453 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#84} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#83.itm} -pin  "mux#84" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#83.itm}
load net {mux#82.itm} -pin  "mux#84" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#82.itm}
load net {fsm_output(1)} -pin  "mux#84" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#24.itm}
load net {mux#84.itm} -pin  "mux#84" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#84.itm}
load inst "reg(COMP_LOOP-5:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1457 -attr oid 1454 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#84.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#84.itm}
load net {fsm_output(7)} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#43.itm}
load net {reg(COMP_LOOP-5:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#8" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1458 -attr oid 1455 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-5:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#8.itm} -pin  "COMP_LOOP:twiddle_f:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8.itm}
load inst "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" "reg(12,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1459 -attr oid 1456 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(12,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(1)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(2)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(3)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(4)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(5)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(6)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(7)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(8)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(9)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(10)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(11)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {clk} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1460 -attr oid 1457 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#8.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(10)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(11)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load inst "or#69" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1461 -attr oid 1458 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#69} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {nor#22.cse} -pin  "or#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {fsm_output(6)} -pin  "or#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#17.itm}
load net {or#69.itm} -pin  "or#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#69.itm}
load inst "mux#41" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1462 -attr oid 1459 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#41} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or.tmp#23} -pin  "mux#41" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#23}
load net {or#69.itm} -pin  "mux#41" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#69.itm}
load net {fsm_output(5)} -pin  "mux#41" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#25.itm}
load net {mux#41.cse} -pin  "mux#41" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#41.cse}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" "mux(2,11)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1463 -attr oid 1460 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {z.out(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(10)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out#2(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(10)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#3.itm}
load net {and.dcpl#62} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(10)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load inst "mux#39" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1464 -attr oid 1461 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#39} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or.tmp#23} -pin  "mux#39" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#23}
load net {fsm_output(6)} -pin  "mux#39" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#4.itm}
load net {fsm_output(5)} -pin  "mux#39" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#24.itm}
load net {mux#39.itm} -pin  "mux#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#39.itm}
load inst "mux#40" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1465 -attr oid 1462 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#40} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or.tmp#18} -pin  "mux#40" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#18}
load net {mux#39.itm} -pin  "mux#40" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#39.itm}
load net {fsm_output(0)} -pin  "mux#40" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#9.itm}
load net {mux#40.itm} -pin  "mux#40" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#40.itm}
load inst "mux#42" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1466 -attr oid 1463 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#42} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#41.cse} -pin  "mux#42" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#41.cse}
load net {mux#40.itm} -pin  "mux#42" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#40.itm}
load net {fsm_output(2)} -pin  "mux#42" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#14.itm}
load net {mux#42.itm} -pin  "mux#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#42.itm}
load inst "mux#86" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1467 -attr oid 1464 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#86} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#41.cse} -pin  "mux#86" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#41.cse}
load net {or.tmp#18} -pin  "mux#86" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#18}
load net {or#126.cse} -pin  "mux#86" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126.cse}
load net {mux#86.itm} -pin  "mux#86" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#86.itm}
load inst "mux#90" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1468 -attr oid 1465 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#90} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#42.itm} -pin  "mux#90" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#42.itm}
load net {mux#86.itm} -pin  "mux#90" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#86.itm}
load net {fsm_output(1)} -pin  "mux#90" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#25.itm}
load net {mux#90.itm} -pin  "mux#90" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#90.itm}
load inst "COMP_LOOP:twiddle_f:or#14" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1469 -attr oid 1466 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#90.itm} -pin  "COMP_LOOP:twiddle_f:or#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#90.itm}
load net {fsm_output(7)} -pin  "COMP_LOOP:twiddle_f:or#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#44.itm}
load net {COMP_LOOP:twiddle_f:or#14.itm} -pin  "COMP_LOOP:twiddle_f:or#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14.itm}
load inst "COMP_LOOP:twiddle_f:and#9" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1470 -attr oid 1467 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {COMP_LOOP:twiddle_f:or#14.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14.itm}
load net {COMP_LOOP:twiddle_f:and#9.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9.itm}
load inst "reg(COMP_LOOP-9:twiddle_f:lshift)" "reg(11,1,1,0,0)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1471 -attr oid 1468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:lshift)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(0)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(1)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(2)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(3)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(4)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(5)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(6)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(7)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(8)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(9)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(10)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {clk} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1472 -attr oid 1469 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#9.itm} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(0)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(1)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(2)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(3)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(4)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(5)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(6)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(7)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(8)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(9)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(10)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load inst "VEC_LOOP:acc" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1473 -attr oid 1470 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:acc" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:acc" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:acc" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:acc" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "VEC_LOOP:acc" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "VEC_LOOP:acc" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#1.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "VEC_LOOP:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "VEC_LOOP:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "VEC_LOOP:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "VEC_LOOP:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "VEC_LOOP:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "VEC_LOOP:acc" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "VEC_LOOP:acc" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "VEC_LOOP:acc" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "VEC_LOOP:acc" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "VEC_LOOP:acc" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {VEC_LOOP:acc.psp.sva:mx0w0(0)} -pin  "VEC_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(1)} -pin  "VEC_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(2)} -pin  "VEC_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(3)} -pin  "VEC_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(4)} -pin  "VEC_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(5)} -pin  "VEC_LOOP:acc" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(6)} -pin  "VEC_LOOP:acc" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(7)} -pin  "VEC_LOOP:acc" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(8)} -pin  "VEC_LOOP:acc" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(9)} -pin  "VEC_LOOP:acc" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load inst "nor#38" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1474 -attr oid 1471 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#38} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(7)} -pin  "nor#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#25.itm}
load net {fsm_output(6)} -pin  "nor#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#38.itm}
load net {and.dcpl#2} -pin  "nor#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load inst "or#27" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1475 -attr oid 1472 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#27} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#27" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#4.itm}
load net {fsm_output(4)} -pin  "or#27" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#6.itm}
load net {or.tmp#6} -pin  "or#27" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load inst "and#169" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1476 -attr oid 1473 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#169} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(3)} -pin  "and#169" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#5.itm}
load net {fsm_output(4)} -pin  "and#169" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#7.itm}
load net {fsm_output(6)} -pin  "and#169" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#5.itm}
load net {nor.tmp#1} -pin  "and#169" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#1}
load inst "nor#26" "nor(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1477 -attr oid 1474 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#26} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(3)} -pin  "nor#26" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#6.itm}
load net {fsm_output(4)} -pin  "nor#26" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#8.itm}
load net {fsm_output(6)} -pin  "nor#26" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#6.itm}
load net {nor#26.itm} -pin  "nor#26" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#26.itm}
load inst "mux#11" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1478 -attr oid 1475 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#11} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#26.itm} -pin  "mux#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#26.itm}
load net {nor.tmp#1} -pin  "mux#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#1}
load net {fsm_output(5)} -pin  "mux#11" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#9.itm}
load net {mux.tmp#11} -pin  "mux#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#11}
load inst "not#32" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1479 -attr oid 1476 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#32} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#32" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2).itm}
load net {not#32.itm} -pin  "not#32" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#32.itm}
load inst "and#5" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1480 -attr oid 1477 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#32.itm} -pin  "and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#32.itm}
load net {fsm_output(1)} -pin  "and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1).itm}
load net {and.dcpl#5} -pin  "and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#5}
load inst "and#167" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1481 -attr oid 1478 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(3)} -pin  "and#167" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#9.itm}
load net {fsm_output(4)} -pin  "and#167" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#14.itm}
load net {and#167.cse} -pin  "and#167" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load inst "nor#23" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1482 -attr oid 1479 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#23} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and#167.cse} -pin  "nor#23" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {fsm_output(6)} -pin  "nor#23" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#11.itm}
load net {not.tmp#31} -pin  "nor#23" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#31}
load inst "mux#20" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1483 -attr oid 1480 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#20} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not.tmp#31} -pin  "mux#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#31}
load net {nor.tmp#1} -pin  "mux#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#1}
load net {fsm_output(5)} -pin  "mux#20" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#15.itm}
load net {mux#20.cse} -pin  "mux#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#20.cse}
load inst "mux#27" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1484 -attr oid 1481 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#27} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not.tmp#31} -pin  "mux#27" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#31}
load net {fsm_output(6)} -pin  "mux#27" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#39.itm}
load net {fsm_output(5)} -pin  "mux#27" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#17.itm}
load net {mux.tmp#27} -pin  "mux#27" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#27}
load inst "not#131" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1485 -attr oid 1482 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#131} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#131" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#48.itm}
load net {not#131.itm} -pin  "not#131" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#131.itm}
load inst "and#166" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1486 -attr oid 1483 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#166} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or.tmp#6} -pin  "and#166" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load net {fsm_output(6)} -pin  "and#166" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#13.itm}
load net {and#166.itm} -pin  "and#166" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#166.itm}
load inst "mux#30" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1487 -attr oid 1484 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#30} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#131.itm} -pin  "mux#30" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#131.itm}
load net {and#166.itm} -pin  "mux#30" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#166.itm}
load net {fsm_output(5)} -pin  "mux#30" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#19.itm}
load net {mux#30.cse} -pin  "mux#30" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#30.cse}
load inst "not#49" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1488 -attr oid 1485 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#49} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#49" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#21.itm}
load net {not#49.itm} -pin  "not#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#49.itm}
load inst "or#66" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1489 -attr oid 1486 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#66} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#49.itm} -pin  "or#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#49.itm}
load net {fsm_output(6)} -pin  "or#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#15.itm}
load net {or.tmp#18} -pin  "or#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#18}
load inst "nor#22" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1490 -attr oid 1487 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "nor#22" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#14.itm}
load net {fsm_output(4)} -pin  "nor#22" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#19.itm}
load net {nor#22.cse} -pin  "nor#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load inst "not#132" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1491 -attr oid 1488 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#132} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#132" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#49.itm}
load net {not#132.itm} -pin  "not#132" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#132.itm}
load inst "or#71" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1492 -attr oid 1489 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#71} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(3)} -pin  "or#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#15.itm}
load net {fsm_output(4)} -pin  "or#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#20.itm}
load net {not#132.itm} -pin  "or#71" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#132.itm}
load net {or.tmp#23} -pin  "or#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#23}
load inst "and#165" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1493 -attr oid 1490 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#165} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#152.cse} -pin  "and#165" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#152.cse}
load net {fsm_output(7)} -pin  "and#165" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#4.itm}
load net {nor.tmp#5} -pin  "and#165" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#5}
load inst "not#129" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1494 -attr oid 1491 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#129} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#129" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#26.itm}
load net {not#129.itm} -pin  "not#129" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#129.itm}
load inst "mux#44" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1495 -attr oid 1492 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#44} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#129.itm} -pin  "mux#44" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#129.itm}
load net {fsm_output(7)} -pin  "mux#44" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#18.itm}
load net {or#140.cse} -pin  "mux#44" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load net {mux#44.cse} -pin  "mux#44" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#44.cse}
load inst "not#62" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1496 -attr oid 1493 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#62} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#62" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#19.itm}
load net {not#62.itm} -pin  "not#62" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#62.itm}
load inst "or#84" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1497 -attr oid 1494 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#84} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#62.itm} -pin  "or#84" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#62.itm}
load net {fsm_output(0)} -pin  "or#84" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#13.itm}
load net {fsm_output(7)} -pin  "or#84" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#7.itm}
load net {or.tmp#27} -pin  "or#84" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#27}
load inst "or#85" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1498 -attr oid 1495 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#85} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "or#85" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#14.itm}
load net {fsm_output(7)} -pin  "or#85" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#8.itm}
load net {or.tmp#28} -pin  "or#85" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#28}
load inst "not#151" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1499 -attr oid 1496 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#151" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#37.itm}
load net {not#151.itm} -pin  "not#151" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151.itm}
load inst "and#18" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1500 -attr oid 1497 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#18} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(2)} -pin  "and#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#39.itm}
load net {not#151.itm} -pin  "and#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151.itm}
load net {and.dcpl#18} -pin  "and#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#18}
load inst "nor#37" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1501 -attr oid 1498 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#37} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(7)} -pin  "nor#37" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#29.itm}
load net {fsm_output(0)} -pin  "nor#37" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#43.itm}
load net {and.dcpl#19} -pin  "nor#37" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load inst "nor#35" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1502 -attr oid 1499 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#35} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#35" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#63.itm}
load net {fsm_output(0)} -pin  "nor#35" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#38.itm}
load net {and.dcpl#21} -pin  "nor#35" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#21}
load inst "and#22" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1503 -attr oid 1500 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#22} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#21} -pin  "and#22" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#21}
load net {and.dcpl#18} -pin  "and#22" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#18}
load net {and.dcpl#22} -pin  "and#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load inst "and#25" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1504 -attr oid 1501 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#25} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#2} -pin  "and#25" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {nor#22.cse} -pin  "and#25" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#25} -pin  "and#25" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load inst "and#26" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1505 -attr oid 1502 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#26} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#26" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#22} -pin  "and#26" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#26} -pin  "and#26" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load inst "and#27" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1506 -attr oid 1503 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#27} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(2)} -pin  "and#27" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#18.itm}
load net {fsm_output(1)} -pin  "and#27" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#29.itm}
load net {and.dcpl#27} -pin  "and#27" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#27}
load inst "and#28" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1507 -attr oid 1504 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#28} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#21} -pin  "and#28" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#21}
load net {and.dcpl#27} -pin  "and#28" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#27}
load net {and.dcpl#28} -pin  "and#28" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load inst "not#194" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1508 -attr oid 1505 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#194} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#194" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#32.itm}
load net {not#194.itm} -pin  "not#194" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#194.itm}
load inst "nor#30" "nor(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1509 -attr oid 1506 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#30} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {mux#44.cse} -pin  "nor#30" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#44.cse}
load net {not#194.itm} -pin  "nor#30" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#194.itm}
load net {fsm_output(2)} -pin  "nor#30" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#53.itm}
load net {fsm_output(1)} -pin  "nor#30" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#38.itm}
load net {and.dcpl#32} -pin  "nor#30" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load inst "not#168" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1510 -attr oid 1507 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#168} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#168" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#47.itm}
load net {not#168.itm} -pin  "not#168" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#168.itm}
load inst "and#33" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1511 -attr oid 1508 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#33} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#168.itm} -pin  "and#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#168.itm}
load net {fsm_output(3)} -pin  "and#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#39.itm}
load net {and.dcpl#33} -pin  "and#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load inst "and#34" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1512 -attr oid 1509 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#34} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#2} -pin  "and#34" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {and.dcpl#33} -pin  "and#34" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#34} -pin  "and#34" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load inst "and#35" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1513 -attr oid 1510 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#35} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#34} -pin  "and#35" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#22} -pin  "and#35" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#35} -pin  "and#35" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load inst "not#165" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1514 -attr oid 1511 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#165} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#165" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#45.itm}
load net {not#165.itm} -pin  "not#165" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#165.itm}
load inst "and#39" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1515 -attr oid 1512 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#39} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#39" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#43.itm}
load net {not#165.itm} -pin  "and#39" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#165.itm}
load net {and.dcpl#39} -pin  "and#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load inst "and#40" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1516 -attr oid 1513 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#40} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#2} -pin  "and#40" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {and.dcpl#39} -pin  "and#40" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#40} -pin  "and#40" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load inst "and#41" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1517 -attr oid 1514 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#41} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#40} -pin  "and#41" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load net {and.dcpl#22} -pin  "and#41" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#41} -pin  "and#41" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load inst "not#158" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1518 -attr oid 1515 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#158} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#158" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#39.itm}
load net {not#158.itm} -pin  "not#158" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#158.itm}
load inst "and#42" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1519 -attr oid 1516 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#42} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#158.itm} -pin  "and#42" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#158.itm}
load net {fsm_output(2)} -pin  "and#42" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#41.itm}
load net {and.dcpl#42} -pin  "and#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#42}
load inst "and#43" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1520 -attr oid 1517 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#43} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#42} -pin  "and#43" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#42}
load net {fsm_output(1)} -pin  "and#43" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#30.itm}
load net {and.dcpl#43} -pin  "and#43" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load inst "not#138" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1521 -attr oid 1518 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#138} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#138" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#32.itm}
load net {not#138.itm} -pin  "not#138" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#138.itm}
load inst "not#186" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1522 -attr oid 1519 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#186} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#186" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#48.itm}
load net {not#186.itm} -pin  "not#186" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#186.itm}
load inst "and#46" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1523 -attr oid 1520 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#46} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#138.itm} -pin  "and#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#138.itm}
load net {fsm_output(4)} -pin  "and#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#44.itm}
load net {not#186.itm} -pin  "and#46" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#186.itm}
load net {and.dcpl#43} -pin  "and#46" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#46} -pin  "and#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load inst "and#48" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1524 -attr oid 1521 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#48} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#2} -pin  "and#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {and#167.cse} -pin  "and#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#48} -pin  "and#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load inst "and#49" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1525 -attr oid 1522 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#22} -pin  "and#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#49} -pin  "and#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load inst "not#159" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1526 -attr oid 1523 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#159} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#159" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#40.itm}
load net {not#159.itm} -pin  "not#159" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#159.itm}
load inst "and#50" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1527 -attr oid 1524 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#50} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(5)} -pin  "and#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#53.itm}
load net {not#159.itm} -pin  "and#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#159.itm}
load net {and.dcpl#50} -pin  "and#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load inst "and#51" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1528 -attr oid 1525 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#51} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#50} -pin  "and#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {and.dcpl#18} -pin  "and#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#18}
load net {and.dcpl#51} -pin  "and#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load inst "and#52" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1529 -attr oid 1526 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#51} -pin  "and#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#52} -pin  "and#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load inst "nor#32" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1530 -attr oid 1527 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#32} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(7)} -pin  "nor#32" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#33.itm}
load net {fsm_output(4)} -pin  "nor#32" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#50.itm}
load net {and.dcpl#54} -pin  "nor#32" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load inst "not#166" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1531 -attr oid 1528 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#166} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#166" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#46.itm}
load net {not#166.itm} -pin  "not#166" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#166.itm}
load inst "and#56" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1532 -attr oid 1529 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#56} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#54} -pin  "and#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {not#166.itm} -pin  "and#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#166.itm}
load net {fsm_output(5)} -pin  "and#56" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#54.itm}
load net {and.dcpl#43} -pin  "and#56" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#56} -pin  "and#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load inst "and#57" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1533 -attr oid 1530 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#57} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#34} -pin  "and#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#51} -pin  "and#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#57} -pin  "and#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load inst "and#58" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1534 -attr oid 1531 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#40} -pin  "and#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load net {and.dcpl#51} -pin  "and#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#58} -pin  "and#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load inst "and#59" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1535 -attr oid 1532 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#59} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#51} -pin  "and#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#59} -pin  "and#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load inst "not#140" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1536 -attr oid 1533 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#140} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#140" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#34.itm}
load net {not#140.itm} -pin  "not#140" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#140.itm}
load inst "and#60" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1537 -attr oid 1534 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#60} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#140.itm} -pin  "and#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#140.itm}
load net {fsm_output(6)} -pin  "and#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#43.itm}
load net {and.dcpl#60} -pin  "and#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load inst "and#61" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1538 -attr oid 1535 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#61} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#60} -pin  "and#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load net {nor#22.cse} -pin  "and#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#61} -pin  "and#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load inst "and#62" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1539 -attr oid 1536 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#62} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#61} -pin  "and#62" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#22} -pin  "and#62" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#62} -pin  "and#62" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load inst "and#63" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1540 -attr oid 1537 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#63} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#61} -pin  "and#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#28} -pin  "and#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load net {and.dcpl#63} -pin  "and#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load inst "and#64" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1541 -attr oid 1538 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#64} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#60} -pin  "and#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load net {and.dcpl#33} -pin  "and#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#64} -pin  "and#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load inst "and#65" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1542 -attr oid 1539 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#65} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#64} -pin  "and#65" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#22} -pin  "and#65" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#65} -pin  "and#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load inst "and#66" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1543 -attr oid 1540 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#66} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#60} -pin  "and#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load net {and.dcpl#39} -pin  "and#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#66} -pin  "and#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load inst "and#67" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1544 -attr oid 1541 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#67} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#66} -pin  "and#67" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#22} -pin  "and#67" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#67} -pin  "and#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load inst "and#68" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1545 -attr oid 1542 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#68} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#60} -pin  "and#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load net {and#167.cse} -pin  "and#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#68} -pin  "and#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load inst "and#69" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1546 -attr oid 1543 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#69} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#68} -pin  "and#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {and.dcpl#22} -pin  "and#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#69} -pin  "and#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load inst "and#70" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1547 -attr oid 1544 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#70} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#61} -pin  "and#70" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#51} -pin  "and#70" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#70} -pin  "and#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load inst "and#71" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1548 -attr oid 1545 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#71} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#64} -pin  "and#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#51} -pin  "and#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#71} -pin  "and#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load inst "and#72" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1549 -attr oid 1546 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#72} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#66} -pin  "and#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#51} -pin  "and#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#72} -pin  "and#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load inst "and#73" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1550 -attr oid 1547 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#73} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#68} -pin  "and#73" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {and.dcpl#51} -pin  "and#73" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#73} -pin  "and#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load inst "and#74" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1551 -attr oid 1548 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#74} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#19} -pin  "and#74" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {fsm_output(2)} -pin  "and#74" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#42.itm}
load net {and.dcpl#74} -pin  "and#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load inst "or#87" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1552 -attr oid 1549 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#87} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(4)} -pin  "or#87" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#26.itm}
load net {fsm_output(6)} -pin  "or#87" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#23.itm}
load net {or.tmp#30} -pin  "or#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#30}
load inst "not#187" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1553 -attr oid 1550 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#187" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#49.itm}
load net {not#187.itm} -pin  "not#187" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187.itm}
load inst "not#160" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1554 -attr oid 1551 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#160} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#160" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm}
load net {not#160.itm} -pin  "not#160" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#160.itm}
load inst "and#77" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1555 -attr oid 1552 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#77} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#187.itm} -pin  "and#77" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187.itm}
load net {not#160.itm} -pin  "and#77" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#160.itm}
load net {and.dcpl#18} -pin  "and#77" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#18}
load net {and.dcpl#77} -pin  "and#77" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load inst "or#90" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1556 -attr oid 1553 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#90} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {or.tmp#30} -pin  "or#90" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#30}
load net {fsm_output(5)} -pin  "or#90" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#55.itm}
load net {or.dcpl#57} -pin  "or#90" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#57}
load inst "not#169" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1557 -attr oid 1554 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#169} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#169" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#48.itm}
load net {not#169.itm} -pin  "not#169" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#169.itm}
load inst "or#91" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1558 -attr oid 1555 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#91} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#91" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#23.itm}
load net {not#169.itm} -pin  "or#91" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#169.itm}
load net {or.tmp#33} -pin  "or#91" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#33}
load inst "and#88" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1559 -attr oid 1556 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#88} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#21} -pin  "and#88" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#21}
load net {and.dcpl#5} -pin  "and#88" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#5}
load net {and.dcpl#88} -pin  "and#88" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load inst "and#92" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1560 -attr oid 1557 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#92} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#50} -pin  "and#92" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {and.dcpl#5} -pin  "and#92" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#5}
load net {and.dcpl#92} -pin  "and#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load inst "not#161" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1561 -attr oid 1558 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#161} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#161" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#42.itm}
load net {not#161.itm} -pin  "not#161" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#161.itm}
load inst "not#193" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1562 -attr oid 1559 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#193} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#193" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#54.itm}
load net {not#193.itm} -pin  "not#193" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#193.itm}
load inst "and#98" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1563 -attr oid 1560 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#98} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#161.itm} -pin  "and#98" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#161.itm}
load net {not#193.itm} -pin  "and#98" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#193.itm}
load net {fsm_output(1)} -pin  "and#98" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#33.itm}
load net {and.dcpl#98} -pin  "and#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load inst "nor#34" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1564 -attr oid 1561 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#34} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "nor#34" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#50.itm}
load net {fsm_output(5)} -pin  "nor#34" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#61.itm}
load net {and.dcpl#99} -pin  "nor#34" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load inst "and#109" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1565 -attr oid 1562 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#109} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#61} -pin  "and#109" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#88} -pin  "and#109" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and.dcpl#109} -pin  "and#109" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load inst "not#167" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1566 -attr oid 1563 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#167} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#167" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#47.itm}
load net {not#167.itm} -pin  "not#167" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#167.itm}
load inst "and#110" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1567 -attr oid 1564 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#110} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#54} -pin  "and#110" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {not#167.itm} -pin  "and#110" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#167.itm}
load net {and.dcpl#110} -pin  "and#110" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load inst "not#170" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1568 -attr oid 1565 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#170} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#170" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#50.itm}
load net {not#170.itm} -pin  "not#170" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#170.itm}
load inst "and#118" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1569 -attr oid 1566 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#118} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(7)} -pin  "and#118" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#21.itm}
load net {not#170.itm} -pin  "and#118" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#170.itm}
load net {and.dcpl#118} -pin  "and#118" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#118}
load inst "and#124" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1570 -attr oid 1567 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#118} -pin  "and#124" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#118}
load net {nor#22.cse} -pin  "and#124" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#124} -pin  "and#124" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#124}
load inst "not#143" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1571 -attr oid 1568 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#143} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#143" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#37.itm}
load net {not#143.itm} -pin  "not#143" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#143.itm}
load inst "and#132" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1572 -attr oid 1569 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#132} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#143.itm} -pin  "and#132" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#143.itm}
load net {fsm_output(0)} -pin  "and#132" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#34.itm}
load net {and.dcpl#132} -pin  "and#132" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#132}
load inst "not#174" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1573 -attr oid 1570 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#174} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#174" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#52.itm}
load net {not#174.itm} -pin  "not#174" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#174.itm}
load inst "or#107" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1574 -attr oid 1571 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#107} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#174.itm} -pin  "or#107" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#174.itm}
load net {fsm_output(1)} -pin  "or#107" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#36.itm}
load net {or.dcpl#67} -pin  "or#107" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#67}
load inst "not#127" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1575 -attr oid 1572 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#127} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#127" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#24.itm}
load net {not#127.itm} -pin  "not#127" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#127.itm}
load inst "mux#3" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1576 -attr oid 1573 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#3} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#127.itm} -pin  "mux#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#127.itm}
load net {fsm_output(7)} -pin  "mux#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#17.itm}
load net {or#152.cse} -pin  "mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#152.cse}
load net {mux#3.itm} -pin  "mux#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#3.itm}
load inst "mux#65" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1577 -attr oid 1574 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#65} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#3.itm} -pin  "mux#65" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#3.itm}
load net {nor.tmp#5} -pin  "mux#65" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#5}
load net {fsm_output(1)} -pin  "mux#65" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#19.itm}
load net {mux.tmp#65} -pin  "mux#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#65}
load inst "and#142" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1578 -attr oid 1575 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#142} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#132} -pin  "and#142" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#132}
load net {and.dcpl#5} -pin  "and#142" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#5}
load net {and.dcpl#142} -pin  "and#142" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load inst "not#116" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1579 -attr oid 1576 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#116} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.tmp#30} -pin  "not#116" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#30}
load net {not#116.itm} -pin  "not#116" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#116.itm}
load inst "and#168" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1580 -attr oid 1577 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#168} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#168" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#13.itm}
load net {fsm_output(6)} -pin  "and#168" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#10.itm}
load net {and#168.itm} -pin  "and#168" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#168.itm}
load inst "mux#75" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1581 -attr oid 1578 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#75} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#116.itm} -pin  "mux#75" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#116.itm}
load net {and#168.itm} -pin  "mux#75" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#168.itm}
load net {fsm_output(5)} -pin  "mux#75" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#43.itm}
load net {mux.tmp#75} -pin  "mux#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#75}
load inst "and#137" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1582 -attr oid 1579 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#137} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#124} -pin  "and#137" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#124}
load net {and.dcpl#22} -pin  "and#137" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "and#137" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load inst "STAGE_LOOP:i:not" "not(4)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1583 -attr oid 1580 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {z.out#3(0)} -pin  "STAGE_LOOP:i:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "STAGE_LOOP:i:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "STAGE_LOOP:i:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "STAGE_LOOP:i:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:i:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:i:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:i:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:i:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load inst "STAGE_LOOP:acc" "add(5,-1,1,0,5)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1584 -attr oid 1581 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc} -attr area 5.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(5,0,2,1,5)"
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {A(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:acc.itm(0)} -pin  "STAGE_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(1)} -pin  "STAGE_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(3)} -pin  "STAGE_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load inst "VEC_LOOP:or#6" "or(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1585 -attr oid 1582 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,7)"
load net {and.dcpl#49} -pin  "VEC_LOOP:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#57} -pin  "VEC_LOOP:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#59} -pin  "VEC_LOOP:or#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#65} -pin  "VEC_LOOP:or#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#69} -pin  "VEC_LOOP:or#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#71} -pin  "VEC_LOOP:or#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#73} -pin  "VEC_LOOP:or#6" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load inst "VEC_LOOP:or#52" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1586 -attr oid 1583 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#52} -pin  "VEC_LOOP:or#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#70} -pin  "VEC_LOOP:or#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:or#52.cse} -pin  "VEC_LOOP:or#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52.cse}
load inst "VEC_LOOP:mux1h#8" "mux1h(6,11)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1587 -attr oid 1584 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8} -attr area 28.583345 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(11,6)"
load net {z.out#12(3)} -pin  "VEC_LOOP:mux1h#8" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(4)} -pin  "VEC_LOOP:mux1h#8" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(5)} -pin  "VEC_LOOP:mux1h#8" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(6)} -pin  "VEC_LOOP:mux1h#8" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(7)} -pin  "VEC_LOOP:mux1h#8" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(8)} -pin  "VEC_LOOP:mux1h#8" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(9)} -pin  "VEC_LOOP:mux1h#8" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(10)} -pin  "VEC_LOOP:mux1h#8" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(11)} -pin  "VEC_LOOP:mux1h#8" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(12)} -pin  "VEC_LOOP:mux1h#8" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#12(13)} -pin  "VEC_LOOP:mux1h#8" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-3).itm}
load net {z.out#14(3)} -pin  "VEC_LOOP:mux1h#8" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(4)} -pin  "VEC_LOOP:mux1h#8" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(5)} -pin  "VEC_LOOP:mux1h#8" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(6)} -pin  "VEC_LOOP:mux1h#8" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(7)} -pin  "VEC_LOOP:mux1h#8" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(8)} -pin  "VEC_LOOP:mux1h#8" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(9)} -pin  "VEC_LOOP:mux1h#8" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(10)} -pin  "VEC_LOOP:mux1h#8" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(11)} -pin  "VEC_LOOP:mux1h#8" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(12)} -pin  "VEC_LOOP:mux1h#8" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#14(13)} -pin  "VEC_LOOP:mux1h#8" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(13-3).itm}
load net {z.out#2(2)} -pin  "VEC_LOOP:mux1h#8" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(3)} -pin  "VEC_LOOP:mux1h#8" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(4)} -pin  "VEC_LOOP:mux1h#8" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(5)} -pin  "VEC_LOOP:mux1h#8" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(6)} -pin  "VEC_LOOP:mux1h#8" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(7)} -pin  "VEC_LOOP:mux1h#8" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(8)} -pin  "VEC_LOOP:mux1h#8" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(9)} -pin  "VEC_LOOP:mux1h#8" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(10)} -pin  "VEC_LOOP:mux1h#8" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(11)} -pin  "VEC_LOOP:mux1h#8" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#2(12)} -pin  "VEC_LOOP:mux1h#8" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-2).itm}
load net {z.out#5(3)} -pin  "VEC_LOOP:mux1h#8" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(4)} -pin  "VEC_LOOP:mux1h#8" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(5)} -pin  "VEC_LOOP:mux1h#8" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(6)} -pin  "VEC_LOOP:mux1h#8" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(7)} -pin  "VEC_LOOP:mux1h#8" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(8)} -pin  "VEC_LOOP:mux1h#8" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(9)} -pin  "VEC_LOOP:mux1h#8" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(10)} -pin  "VEC_LOOP:mux1h#8" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(11)} -pin  "VEC_LOOP:mux1h#8" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(12)} -pin  "VEC_LOOP:mux1h#8" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#5(13)} -pin  "VEC_LOOP:mux1h#8" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-3).itm}
load net {z.out#2(1)} -pin  "VEC_LOOP:mux1h#8" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(2)} -pin  "VEC_LOOP:mux1h#8" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(3)} -pin  "VEC_LOOP:mux1h#8" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(4)} -pin  "VEC_LOOP:mux1h#8" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(5)} -pin  "VEC_LOOP:mux1h#8" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(6)} -pin  "VEC_LOOP:mux1h#8" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(7)} -pin  "VEC_LOOP:mux1h#8" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(8)} -pin  "VEC_LOOP:mux1h#8" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(9)} -pin  "VEC_LOOP:mux1h#8" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(10)} -pin  "VEC_LOOP:mux1h#8" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(11)} -pin  "VEC_LOOP:mux1h#8" {A4(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#4.itm}
load net {z.out#2(0)} -pin  "VEC_LOOP:mux1h#8" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(1)} -pin  "VEC_LOOP:mux1h#8" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(2)} -pin  "VEC_LOOP:mux1h#8" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(3)} -pin  "VEC_LOOP:mux1h#8" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(4)} -pin  "VEC_LOOP:mux1h#8" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(5)} -pin  "VEC_LOOP:mux1h#8" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(6)} -pin  "VEC_LOOP:mux1h#8" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(7)} -pin  "VEC_LOOP:mux1h#8" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(8)} -pin  "VEC_LOOP:mux1h#8" {A5(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(9)} -pin  "VEC_LOOP:mux1h#8" {A5(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {z.out#2(10)} -pin  "VEC_LOOP:mux1h#8" {A5(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0).itm}
load net {and.dcpl#26} -pin  "VEC_LOOP:mux1h#8" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#8" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {VEC_LOOP:or#42.cse} -pin  "VEC_LOOP:mux1h#8" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1588 -attr oid 1585 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42.cse}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:mux1h#8" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1589 -attr oid 1586 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load net {VEC_LOOP:or#52.cse} -pin  "VEC_LOOP:mux1h#8" {S4} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1590 -attr oid 1587 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52.cse}
load net {and.dcpl#62} -pin  "VEC_LOOP:mux1h#8" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {VEC_LOOP:mux1h#8.itm(0)} -pin  "VEC_LOOP:mux1h#8" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(1)} -pin  "VEC_LOOP:mux1h#8" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(2)} -pin  "VEC_LOOP:mux1h#8" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(3)} -pin  "VEC_LOOP:mux1h#8" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(4)} -pin  "VEC_LOOP:mux1h#8" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(5)} -pin  "VEC_LOOP:mux1h#8" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(6)} -pin  "VEC_LOOP:mux1h#8" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(7)} -pin  "VEC_LOOP:mux1h#8" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(8)} -pin  "VEC_LOOP:mux1h#8" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(9)} -pin  "VEC_LOOP:mux1h#8" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(10)} -pin  "VEC_LOOP:mux1h#8" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load inst "VEC_LOOP:mux1h#6" "mux1h(6,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1591 -attr oid 1588 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6} -attr area 2.599395 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,6)"
load net {z.out#12(2)} -pin  "VEC_LOOP:mux1h#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(2).itm}
load net {z.out#14(2)} -pin  "VEC_LOOP:mux1h#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(2).itm}
load net {z.out#2(1)} -pin  "VEC_LOOP:mux1h#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(1).itm}
load net {z.out#5(2)} -pin  "VEC_LOOP:mux1h#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(2).itm}
load net {z.out#2(0)} -pin  "VEC_LOOP:mux1h#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2)#1.itm}
load net {and.dcpl#26} -pin  "VEC_LOOP:mux1h#6" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#6" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {VEC_LOOP:or#42.cse} -pin  "VEC_LOOP:mux1h#6" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1592 -attr oid 1589 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42.cse}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:mux1h#6" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1593 -attr oid 1590 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load net {VEC_LOOP:or#52.cse} -pin  "VEC_LOOP:mux1h#6" {S4} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1594 -attr oid 1591 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52.cse}
load net {and.dcpl#62} -pin  "VEC_LOOP:mux1h#6" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {VEC_LOOP:mux1h#6.itm} -pin  "VEC_LOOP:mux1h#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load inst "or#92" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1595 -attr oid 1592 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#92} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "or#92" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#21.itm}
load net {fsm_output(5)} -pin  "or#92" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#56.itm}
load net {or#92.itm} -pin  "or#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#92.itm}
load inst "and#82" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1596 -attr oid 1593 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#82} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#54} -pin  "and#82" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {or#92.itm} -pin  "and#82" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#92.itm}
load net {and.dcpl#77} -pin  "and#82" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and#82.itm} -pin  "and#82" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#82.itm}
load inst "VEC_LOOP:mux1h#4" "mux1h(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1597 -attr oid 1594 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#4} -attr area 2.215372 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,5)"
load net {z.out#12(1)} -pin  "VEC_LOOP:mux1h#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(1).itm}
load net {z.out#14(1)} -pin  "VEC_LOOP:mux1h#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(1).itm}
load net {z.out#2(0)} -pin  "VEC_LOOP:mux1h#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(0).itm}
load net {z.out#5(1)} -pin  "VEC_LOOP:mux1h#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux1h#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1)#1.itm}
load net {and.dcpl#26} -pin  "VEC_LOOP:mux1h#4" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#4" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {VEC_LOOP:or#42.cse} -pin  "VEC_LOOP:mux1h#4" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1598 -attr oid 1595 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42.cse}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:mux1h#4" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1599 -attr oid 1596 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load net {and#82.itm} -pin  "VEC_LOOP:mux1h#4" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#82.itm}
load net {VEC_LOOP:mux1h#4.itm} -pin  "VEC_LOOP:mux1h#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#4.itm}
load inst "not#141" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1600 -attr oid 1597 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#141" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#35.itm}
load net {not#141.itm} -pin  "not#141" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141.itm}
load inst "and#79" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1601 -attr oid 1598 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#79} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {or.dcpl#57} -pin  "and#79" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#57}
load net {not#141.itm} -pin  "and#79" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141.itm}
load net {and.dcpl#77} -pin  "and#79" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and#79.itm} -pin  "and#79" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#79.itm}
load inst "VEC_LOOP:mux1h#2" "mux1h(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1602 -attr oid 1599 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#2} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {z.out#12(0)} -pin  "VEC_LOOP:mux1h#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(0).itm}
load net {z.out#14(0)} -pin  "VEC_LOOP:mux1h#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(0).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:mux1h#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0)#1.itm}
load net {z.out#5(0)} -pin  "VEC_LOOP:mux1h#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(0).itm}
load net {and.dcpl#26} -pin  "VEC_LOOP:mux1h#2" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#2" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and#79.itm} -pin  "VEC_LOOP:mux1h#2" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#79.itm}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:mux1h#2" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1603 -attr oid 1600 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load net {VEC_LOOP:mux1h#2.itm} -pin  "VEC_LOOP:mux1h#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#2.itm}
load inst "and#29" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1604 -attr oid 1601 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#29} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#28} -pin  "and#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load net {and#29.itm} -pin  "and#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#29.itm}
load inst "not#137" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1605 -attr oid 1602 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#137" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#31.itm}
load net {not#137.itm} -pin  "not#137" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137.itm}
load inst "not#183" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1606 -attr oid 1603 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#183" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#44.itm}
load net {not#183.itm} -pin  "not#183" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183.itm}
load inst "and#38" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1607 -attr oid 1604 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#38} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#137.itm} -pin  "and#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137.itm}
load net {fsm_output(3)} -pin  "and#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#40.itm}
load net {not#183.itm} -pin  "and#38" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183.itm}
load net {and.dcpl#27} -pin  "and#38" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#27}
load net {and#38.itm} -pin  "and#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#38.itm}
load inst "VEC_LOOP:mux1h" "mux1h(16,10)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1608 -attr oid 1605 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h} -attr area 64.387250 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(10,16)"
load net {VEC_LOOP:acc.psp.sva:mx0w0(0)} -pin  "VEC_LOOP:mux1h" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(1)} -pin  "VEC_LOOP:mux1h" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(2)} -pin  "VEC_LOOP:mux1h" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(3)} -pin  "VEC_LOOP:mux1h" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(4)} -pin  "VEC_LOOP:mux1h" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(5)} -pin  "VEC_LOOP:mux1h" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(6)} -pin  "VEC_LOOP:mux1h" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(7)} -pin  "VEC_LOOP:mux1h" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(8)} -pin  "VEC_LOOP:mux1h" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(9)} -pin  "VEC_LOOP:mux1h" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(0)} -pin  "VEC_LOOP:mux1h" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(1)} -pin  "VEC_LOOP:mux1h" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(2)} -pin  "VEC_LOOP:mux1h" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(3)} -pin  "VEC_LOOP:mux1h" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(4)} -pin  "VEC_LOOP:mux1h" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(5)} -pin  "VEC_LOOP:mux1h" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(6)} -pin  "VEC_LOOP:mux1h" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(7)} -pin  "VEC_LOOP:mux1h" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(8)} -pin  "VEC_LOOP:mux1h" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(9)} -pin  "VEC_LOOP:mux1h" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(9:0)}
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -pin  "VEC_LOOP:mux1h" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -pin  "VEC_LOOP:mux1h" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -pin  "VEC_LOOP:mux1h" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -pin  "VEC_LOOP:mux1h" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -pin  "VEC_LOOP:mux1h" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -pin  "VEC_LOOP:mux1h" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -pin  "VEC_LOOP:mux1h" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -pin  "VEC_LOOP:mux1h" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(12)} -pin  "VEC_LOOP:mux1h" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(13)} -pin  "VEC_LOOP:mux1h" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-4)#1.itm}
load net {z.out#5(4)} -pin  "VEC_LOOP:mux1h" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(5)} -pin  "VEC_LOOP:mux1h" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(6)} -pin  "VEC_LOOP:mux1h" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(7)} -pin  "VEC_LOOP:mux1h" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(8)} -pin  "VEC_LOOP:mux1h" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(9)} -pin  "VEC_LOOP:mux1h" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(10)} -pin  "VEC_LOOP:mux1h" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(11)} -pin  "VEC_LOOP:mux1h" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(12)} -pin  "VEC_LOOP:mux1h" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {z.out#5(13)} -pin  "VEC_LOOP:mux1h" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux1h" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux1h" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "VEC_LOOP:mux1h" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "VEC_LOOP:mux1h" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4).itm}
load net {z.out#13(4)} -pin  "VEC_LOOP:mux1h" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(5)} -pin  "VEC_LOOP:mux1h" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(6)} -pin  "VEC_LOOP:mux1h" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(7)} -pin  "VEC_LOOP:mux1h" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(8)} -pin  "VEC_LOOP:mux1h" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(9)} -pin  "VEC_LOOP:mux1h" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(10)} -pin  "VEC_LOOP:mux1h" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(11)} -pin  "VEC_LOOP:mux1h" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(12)} -pin  "VEC_LOOP:mux1h" {A5(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {z.out#13(13)} -pin  "VEC_LOOP:mux1h" {A5(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-4).itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(3)} -pin  "VEC_LOOP:mux1h" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(4)} -pin  "VEC_LOOP:mux1h" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(5)} -pin  "VEC_LOOP:mux1h" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(6)} -pin  "VEC_LOOP:mux1h" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(7)} -pin  "VEC_LOOP:mux1h" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(8)} -pin  "VEC_LOOP:mux1h" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(9)} -pin  "VEC_LOOP:mux1h" {A6(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(11:10)(0)} -pin  "VEC_LOOP:mux1h" {A6(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(11:10)(1)} -pin  "VEC_LOOP:mux1h" {A6(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {VEC_LOOP:acc#11.psp.sva(12)} -pin  "VEC_LOOP:mux1h" {A6(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#206.itm}
load net {z.out#11(4)} -pin  "VEC_LOOP:mux1h" {A7(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(5)} -pin  "VEC_LOOP:mux1h" {A7(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(6)} -pin  "VEC_LOOP:mux1h" {A7(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(7)} -pin  "VEC_LOOP:mux1h" {A7(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(8)} -pin  "VEC_LOOP:mux1h" {A7(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(9)} -pin  "VEC_LOOP:mux1h" {A7(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(10)} -pin  "VEC_LOOP:mux1h" {A7(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(11)} -pin  "VEC_LOOP:mux1h" {A7(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(12)} -pin  "VEC_LOOP:mux1h" {A7(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#11(13)} -pin  "VEC_LOOP:mux1h" {A7(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(13-4).itm}
load net {z.out#8(4)} -pin  "VEC_LOOP:mux1h" {A8(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(5)} -pin  "VEC_LOOP:mux1h" {A8(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(6)} -pin  "VEC_LOOP:mux1h" {A8(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(7)} -pin  "VEC_LOOP:mux1h" {A8(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(8)} -pin  "VEC_LOOP:mux1h" {A8(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(9)} -pin  "VEC_LOOP:mux1h" {A8(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(10)} -pin  "VEC_LOOP:mux1h" {A8(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(11)} -pin  "VEC_LOOP:mux1h" {A8(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(12)} -pin  "VEC_LOOP:mux1h" {A8(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {z.out#8(13)} -pin  "VEC_LOOP:mux1h" {A8(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(13-4).itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(2)} -pin  "VEC_LOOP:mux1h" {A9(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(3)} -pin  "VEC_LOOP:mux1h" {A9(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(4)} -pin  "VEC_LOOP:mux1h" {A9(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(5)} -pin  "VEC_LOOP:mux1h" {A9(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(6)} -pin  "VEC_LOOP:mux1h" {A9(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(7)} -pin  "VEC_LOOP:mux1h" {A9(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(8)} -pin  "VEC_LOOP:mux1h" {A9(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(9)} -pin  "VEC_LOOP:mux1h" {A9(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(11:10)(0)} -pin  "VEC_LOOP:mux1h" {A9(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {VEC_LOOP:acc#11.psp.sva(11:10)(1)} -pin  "VEC_LOOP:mux1h" {A9(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#207.itm}
load net {z.out#14(4)} -pin  "VEC_LOOP:mux1h" {A10(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(5)} -pin  "VEC_LOOP:mux1h" {A10(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(6)} -pin  "VEC_LOOP:mux1h" {A10(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(7)} -pin  "VEC_LOOP:mux1h" {A10(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(8)} -pin  "VEC_LOOP:mux1h" {A10(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(9)} -pin  "VEC_LOOP:mux1h" {A10(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(10)} -pin  "VEC_LOOP:mux1h" {A10(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(11)} -pin  "VEC_LOOP:mux1h" {A10(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(12)} -pin  "VEC_LOOP:mux1h" {A10(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#14(13)} -pin  "VEC_LOOP:mux1h" {A10(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(13-4).itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h" {A11(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h" {A11(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h" {A11(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h" {A11(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(8)} -pin  "VEC_LOOP:mux1h" {A11(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(9)} -pin  "VEC_LOOP:mux1h" {A11(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(10)} -pin  "VEC_LOOP:mux1h" {A11(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(11)} -pin  "VEC_LOOP:mux1h" {A11(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(12)} -pin  "VEC_LOOP:mux1h" {A11(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#6(13)} -pin  "VEC_LOOP:mux1h" {A11(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(13-4).itm}
load net {z.out#10(4)} -pin  "VEC_LOOP:mux1h" {A12(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(5)} -pin  "VEC_LOOP:mux1h" {A12(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(6)} -pin  "VEC_LOOP:mux1h" {A12(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(7)} -pin  "VEC_LOOP:mux1h" {A12(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(8)} -pin  "VEC_LOOP:mux1h" {A12(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(9)} -pin  "VEC_LOOP:mux1h" {A12(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(10)} -pin  "VEC_LOOP:mux1h" {A12(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(11)} -pin  "VEC_LOOP:mux1h" {A12(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(12)} -pin  "VEC_LOOP:mux1h" {A12(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {z.out#10(13)} -pin  "VEC_LOOP:mux1h" {A12(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(13-4).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(1)} -pin  "VEC_LOOP:mux1h" {A13(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(2)} -pin  "VEC_LOOP:mux1h" {A13(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(3)} -pin  "VEC_LOOP:mux1h" {A13(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(4)} -pin  "VEC_LOOP:mux1h" {A13(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(5)} -pin  "VEC_LOOP:mux1h" {A13(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(6)} -pin  "VEC_LOOP:mux1h" {A13(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(7)} -pin  "VEC_LOOP:mux1h" {A13(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(8)} -pin  "VEC_LOOP:mux1h" {A13(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(9)} -pin  "VEC_LOOP:mux1h" {A13(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(10)} -pin  "VEC_LOOP:mux1h" {A13(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(10-1).itm}
load net {z.out#7(4)} -pin  "VEC_LOOP:mux1h" {A14(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(5)} -pin  "VEC_LOOP:mux1h" {A14(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(6)} -pin  "VEC_LOOP:mux1h" {A14(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(7)} -pin  "VEC_LOOP:mux1h" {A14(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(8)} -pin  "VEC_LOOP:mux1h" {A14(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(9)} -pin  "VEC_LOOP:mux1h" {A14(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(10)} -pin  "VEC_LOOP:mux1h" {A14(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(11)} -pin  "VEC_LOOP:mux1h" {A14(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(12)} -pin  "VEC_LOOP:mux1h" {A14(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#7(13)} -pin  "VEC_LOOP:mux1h" {A14(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(13-4).itm}
load net {z.out#12(4)} -pin  "VEC_LOOP:mux1h" {A15(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(5)} -pin  "VEC_LOOP:mux1h" {A15(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(6)} -pin  "VEC_LOOP:mux1h" {A15(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(7)} -pin  "VEC_LOOP:mux1h" {A15(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(8)} -pin  "VEC_LOOP:mux1h" {A15(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(9)} -pin  "VEC_LOOP:mux1h" {A15(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(10)} -pin  "VEC_LOOP:mux1h" {A15(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(11)} -pin  "VEC_LOOP:mux1h" {A15(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(12)} -pin  "VEC_LOOP:mux1h" {A15(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {z.out#12(13)} -pin  "VEC_LOOP:mux1h" {A15(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(13-4).itm}
load net {and.dcpl#26} -pin  "VEC_LOOP:mux1h" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and#29.itm} -pin  "VEC_LOOP:mux1h" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#29.itm}
load net {and.dcpl#32} -pin  "VEC_LOOP:mux1h" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and#38.itm} -pin  "VEC_LOOP:mux1h" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#38.itm}
load net {VEC_LOOP:or#46.cse} -pin  "VEC_LOOP:mux1h" {S5} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1609 -attr oid 1606 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.cse}
load net {and.dcpl#46} -pin  "VEC_LOOP:mux1h" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {VEC_LOOP:or#47.cse} -pin  "VEC_LOOP:mux1h" {S7} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1610 -attr oid 1607 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.cse}
load net {VEC_LOOP:or#48.cse} -pin  "VEC_LOOP:mux1h" {S8} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1611 -attr oid 1608 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.cse}
load net {and.dcpl#56} -pin  "VEC_LOOP:mux1h" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#57} -pin  "VEC_LOOP:mux1h" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {VEC_LOOP:or#49.cse} -pin  "VEC_LOOP:mux1h" {S11} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1612 -attr oid 1609 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.cse}
load net {VEC_LOOP:or#50.cse} -pin  "VEC_LOOP:mux1h" {S12} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1613 -attr oid 1610 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.cse}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {VEC_LOOP:or#51.cse} -pin  "VEC_LOOP:mux1h" {S14} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1614 -attr oid 1611 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.cse}
load net {and.dcpl#70} -pin  "VEC_LOOP:mux1h" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:mux1h.itm(0)} -pin  "VEC_LOOP:mux1h" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(1)} -pin  "VEC_LOOP:mux1h" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(2)} -pin  "VEC_LOOP:mux1h" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(3)} -pin  "VEC_LOOP:mux1h" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(4)} -pin  "VEC_LOOP:mux1h" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(5)} -pin  "VEC_LOOP:mux1h" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(6)} -pin  "VEC_LOOP:mux1h" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(7)} -pin  "VEC_LOOP:mux1h" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(8)} -pin  "VEC_LOOP:mux1h" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(9)} -pin  "VEC_LOOP:mux1h" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load inst "not#74" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1615 -attr oid 1612 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#74} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#140.cse} -pin  "not#74" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load net {not#74.itm} -pin  "not#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#74.itm}
load inst "not#73" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1616 -attr oid 1613 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#73} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.tmp#30} -pin  "not#73" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#30}
load net {not#73.itm} -pin  "not#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#73.itm}
load inst "or#88" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1617 -attr oid 1614 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#88} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#88" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#21.itm}
load net {not#73.itm} -pin  "or#88" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#73.itm}
load net {or#88.itm} -pin  "or#88" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#88.itm}
load inst "mux#54" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1618 -attr oid 1615 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#54} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#88.itm} -pin  "mux#54" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#88.itm}
load net {fsm_output(3)} -pin  "mux#54" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#42.itm}
load net {fsm_output(5)} -pin  "mux#54" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#31.itm}
load net {mux#54.itm} -pin  "mux#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#54.itm}
load inst "mux#55" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1619 -attr oid 1616 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#74.itm} -pin  "mux#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#74.itm}
load net {mux#54.itm} -pin  "mux#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#54.itm}
load net {fsm_output(1)} -pin  "mux#55" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#13.itm}
load net {mux#55.itm} -pin  "mux#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55.itm}
load inst "and#75" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1620 -attr oid 1617 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#75} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#55.itm} -pin  "and#75" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55.itm}
load net {and.dcpl#74} -pin  "and#75" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and#75.itm} -pin  "and#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#75.itm}
load inst "VEC_LOOP:mux1h#1" "mux1h(14,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1621 -attr oid 1618 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#1} -attr area 5.671579 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,14)"
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(3).itm}
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -pin  "VEC_LOOP:mux1h#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(3)#1.itm}
load net {z.out#5(3)} -pin  "VEC_LOOP:mux1h#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3).itm}
load net {z.out#13(3)} -pin  "VEC_LOOP:mux1h#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(3).itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(2)} -pin  "VEC_LOOP:mux1h#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(2).itm}
load net {z.out#11(3)} -pin  "VEC_LOOP:mux1h#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(3).itm}
load net {z.out#8(3)} -pin  "VEC_LOOP:mux1h#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(3).itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(1)} -pin  "VEC_LOOP:mux1h#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(1).itm}
load net {z.out#14(3)} -pin  "VEC_LOOP:mux1h#1" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(3).itm}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#1" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(3).itm}
load net {z.out#10(3)} -pin  "VEC_LOOP:mux1h#1" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(3).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(0)} -pin  "VEC_LOOP:mux1h#1" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:lshift.itm)(0).itm}
load net {z.out#7(3)} -pin  "VEC_LOOP:mux1h#1" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(3).itm}
load net {z.out#12(3)} -pin  "VEC_LOOP:mux1h#1" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(3).itm}
load net {and#75.itm} -pin  "VEC_LOOP:mux1h#1" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#75.itm}
load net {and.dcpl#32} -pin  "VEC_LOOP:mux1h#1" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#1" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {VEC_LOOP:or#46.cse} -pin  "VEC_LOOP:mux1h#1" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1622 -attr oid 1619 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.cse}
load net {and.dcpl#46} -pin  "VEC_LOOP:mux1h#1" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {VEC_LOOP:or#47.cse} -pin  "VEC_LOOP:mux1h#1" {S5} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1623 -attr oid 1620 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.cse}
load net {VEC_LOOP:or#48.cse} -pin  "VEC_LOOP:mux1h#1" {S6} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1624 -attr oid 1621 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.cse}
load net {and.dcpl#56} -pin  "VEC_LOOP:mux1h#1" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#57} -pin  "VEC_LOOP:mux1h#1" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {VEC_LOOP:or#49.cse} -pin  "VEC_LOOP:mux1h#1" {S9} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1625 -attr oid 1622 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.cse}
load net {VEC_LOOP:or#50.cse} -pin  "VEC_LOOP:mux1h#1" {S10} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1626 -attr oid 1623 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.cse}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h#1" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {VEC_LOOP:or#51.cse} -pin  "VEC_LOOP:mux1h#1" {S12} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1627 -attr oid 1624 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.cse}
load net {and.dcpl#70} -pin  "VEC_LOOP:mux1h#1" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:mux1h#1.itm} -pin  "VEC_LOOP:mux1h#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#1.itm}
load inst "not#117" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1628 -attr oid 1625 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#140.cse} -pin  "not#117" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load net {not#117.itm} -pin  "not#117" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117.itm}
load inst "mux#56" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1629 -attr oid 1626 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or.tmp#33} -pin  "mux#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#33}
load net {fsm_output(3)} -pin  "mux#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#43.itm}
load net {fsm_output(5)} -pin  "mux#56" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#33.itm}
load net {mux#56.itm} -pin  "mux#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56.itm}
load inst "mux#57" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1630 -attr oid 1627 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#117.itm} -pin  "mux#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117.itm}
load net {mux#56.itm} -pin  "mux#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56.itm}
load net {fsm_output(1)} -pin  "mux#57" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#14.itm}
load net {mux#57.itm} -pin  "mux#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57.itm}
load inst "and#80" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1631 -attr oid 1628 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#80} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#57.itm} -pin  "and#80" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57.itm}
load net {and.dcpl#74} -pin  "and#80" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and#80.itm} -pin  "and#80" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#80.itm}
load inst "VEC_LOOP:mux1h#3" "mux1h(13,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1632 -attr oid 1629 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#3} -attr area 5.287556 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,13)"
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -pin  "VEC_LOOP:mux1h#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(2)#2.itm}
load net {z.out#5(2)} -pin  "VEC_LOOP:mux1h#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(2).itm}
load net {z.out#13(2)} -pin  "VEC_LOOP:mux1h#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(2).itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(1)} -pin  "VEC_LOOP:mux1h#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(1)#1.itm}
load net {z.out#11(2)} -pin  "VEC_LOOP:mux1h#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(2).itm}
load net {z.out#8(2)} -pin  "VEC_LOOP:mux1h#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(2).itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(0)} -pin  "VEC_LOOP:mux1h#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(0).itm}
load net {z.out#14(2)} -pin  "VEC_LOOP:mux1h#3" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(2).itm}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#3" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(2).itm}
load net {z.out#10(2)} -pin  "VEC_LOOP:mux1h#3" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(2).itm}
load net {z.out#7(2)} -pin  "VEC_LOOP:mux1h#3" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(2).itm}
load net {z.out#12(2)} -pin  "VEC_LOOP:mux1h#3" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(2).itm}
load net {and#80.itm} -pin  "VEC_LOOP:mux1h#3" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#80.itm}
load net {and.dcpl#32} -pin  "VEC_LOOP:mux1h#3" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#3" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {VEC_LOOP:or#46.cse} -pin  "VEC_LOOP:mux1h#3" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1633 -attr oid 1630 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.cse}
load net {and.dcpl#46} -pin  "VEC_LOOP:mux1h#3" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {VEC_LOOP:or#47.cse} -pin  "VEC_LOOP:mux1h#3" {S5} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1634 -attr oid 1631 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.cse}
load net {VEC_LOOP:or#48.cse} -pin  "VEC_LOOP:mux1h#3" {S6} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1635 -attr oid 1632 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.cse}
load net {and.dcpl#56} -pin  "VEC_LOOP:mux1h#3" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#57} -pin  "VEC_LOOP:mux1h#3" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {VEC_LOOP:or#49.cse} -pin  "VEC_LOOP:mux1h#3" {S9} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1636 -attr oid 1633 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.cse}
load net {VEC_LOOP:or#50.cse} -pin  "VEC_LOOP:mux1h#3" {S10} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1637 -attr oid 1634 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.cse}
load net {VEC_LOOP:or#51.cse} -pin  "VEC_LOOP:mux1h#3" {S11} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1638 -attr oid 1635 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.cse}
load net {and.dcpl#70} -pin  "VEC_LOOP:mux1h#3" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:mux1h#3.itm} -pin  "VEC_LOOP:mux1h#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#3.itm}
load inst "not#118" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1639 -attr oid 1636 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#140.cse} -pin  "not#118" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load net {not#118.itm} -pin  "not#118" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118.itm}
load inst "mux#58" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1640 -attr oid 1637 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#58} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#118.itm} -pin  "mux#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118.itm}
load net {or.tmp#33} -pin  "mux#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#33}
load net {fsm_output(1)} -pin  "mux#58" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#15.itm}
load net {mux#58.itm} -pin  "mux#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#58.itm}
load inst "and#83" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1641 -attr oid 1638 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#83} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#58.itm} -pin  "and#83" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#58.itm}
load net {and.dcpl#74} -pin  "and#83" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and#83.itm} -pin  "and#83" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#83.itm}
load inst "VEC_LOOP:mux1h#5" "mux1h(12,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1642 -attr oid 1639 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#5} -attr area 4.903533 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,12)"
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux1h#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -pin  "VEC_LOOP:mux1h#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(1)#2.itm}
load net {z.out#5(1)} -pin  "VEC_LOOP:mux1h#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(1).itm}
load net {z.out#13(1)} -pin  "VEC_LOOP:mux1h#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(1).itm}
load net {VEC_LOOP:acc#11.psp.sva(9:0)(0)} -pin  "VEC_LOOP:mux1h#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(9:0))(0)#1.itm}
load net {z.out#11(1)} -pin  "VEC_LOOP:mux1h#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(1).itm}
load net {z.out#8(1)} -pin  "VEC_LOOP:mux1h#5" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(1).itm}
load net {z.out#14(1)} -pin  "VEC_LOOP:mux1h#5" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(1).itm}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#5" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(1).itm}
load net {z.out#10(1)} -pin  "VEC_LOOP:mux1h#5" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(1).itm}
load net {z.out#7(1)} -pin  "VEC_LOOP:mux1h#5" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(1).itm}
load net {z.out#12(1)} -pin  "VEC_LOOP:mux1h#5" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(1).itm}
load net {and#83.itm} -pin  "VEC_LOOP:mux1h#5" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#83.itm}
load net {and.dcpl#32} -pin  "VEC_LOOP:mux1h#5" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#5" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {VEC_LOOP:or#46.cse} -pin  "VEC_LOOP:mux1h#5" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1643 -attr oid 1640 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.cse}
load net {and.dcpl#46} -pin  "VEC_LOOP:mux1h#5" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {VEC_LOOP:or#47.cse} -pin  "VEC_LOOP:mux1h#5" {S5} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1644 -attr oid 1641 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.cse}
load net {VEC_LOOP:or#48.cse} -pin  "VEC_LOOP:mux1h#5" {S6} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1645 -attr oid 1642 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.cse}
load net {and.dcpl#57} -pin  "VEC_LOOP:mux1h#5" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {VEC_LOOP:or#49.cse} -pin  "VEC_LOOP:mux1h#5" {S8} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1646 -attr oid 1643 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.cse}
load net {VEC_LOOP:or#50.cse} -pin  "VEC_LOOP:mux1h#5" {S9} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1647 -attr oid 1644 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.cse}
load net {VEC_LOOP:or#51.cse} -pin  "VEC_LOOP:mux1h#5" {S10} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1648 -attr oid 1645 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.cse}
load net {and.dcpl#70} -pin  "VEC_LOOP:mux1h#5" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:mux1h#5.itm} -pin  "VEC_LOOP:mux1h#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#5.itm}
load inst "not#175" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1649 -attr oid 1646 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#175} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#140.cse} -pin  "not#175" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.cse}
load net {not#175.itm} -pin  "not#175" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#175.itm}
load inst "or#93" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1650 -attr oid 1647 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#175.itm} -pin  "or#93" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#175.itm}
load net {fsm_output(1)} -pin  "or#93" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#31.itm}
load net {or#93.itm} -pin  "or#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93.itm}
load inst "and#84" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1651 -attr oid 1648 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#84} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#93.itm} -pin  "and#84" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93.itm}
load net {and.dcpl#74} -pin  "and#84" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and#84.itm} -pin  "and#84" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#84.itm}
load inst "VEC_LOOP:mux1h#7" "mux1h(11,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1652 -attr oid 1649 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#7} -attr area 4.519510 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,11)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:mux1h#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -pin  "VEC_LOOP:mux1h#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(0)#2.itm}
load net {z.out#5(0)} -pin  "VEC_LOOP:mux1h#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(0).itm}
load net {z.out#13(0)} -pin  "VEC_LOOP:mux1h#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(0).itm}
load net {z.out#11(0)} -pin  "VEC_LOOP:mux1h#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(0).itm}
load net {z.out#8(0)} -pin  "VEC_LOOP:mux1h#7" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(0).itm}
load net {z.out#14(0)} -pin  "VEC_LOOP:mux1h#7" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(0).itm}
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#7" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(0).itm}
load net {z.out#10(0)} -pin  "VEC_LOOP:mux1h#7" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(0).itm}
load net {z.out#7(0)} -pin  "VEC_LOOP:mux1h#7" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(0).itm}
load net {z.out#12(0)} -pin  "VEC_LOOP:mux1h#7" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(0).itm}
load net {and#84.itm} -pin  "VEC_LOOP:mux1h#7" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#84.itm}
load net {and.dcpl#32} -pin  "VEC_LOOP:mux1h#7" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#7" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {VEC_LOOP:or#46.cse} -pin  "VEC_LOOP:mux1h#7" {S3} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1653 -attr oid 1650 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.cse}
load net {VEC_LOOP:or#47.cse} -pin  "VEC_LOOP:mux1h#7" {S4} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1654 -attr oid 1651 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.cse}
load net {VEC_LOOP:or#48.cse} -pin  "VEC_LOOP:mux1h#7" {S5} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1655 -attr oid 1652 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.cse}
load net {and.dcpl#57} -pin  "VEC_LOOP:mux1h#7" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {VEC_LOOP:or#49.cse} -pin  "VEC_LOOP:mux1h#7" {S7} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1656 -attr oid 1653 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.cse}
load net {VEC_LOOP:or#50.cse} -pin  "VEC_LOOP:mux1h#7" {S8} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1657 -attr oid 1654 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.cse}
load net {VEC_LOOP:or#51.cse} -pin  "VEC_LOOP:mux1h#7" {S9} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1658 -attr oid 1655 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.cse}
load net {and.dcpl#70} -pin  "VEC_LOOP:mux1h#7" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:mux1h#7.itm} -pin  "VEC_LOOP:mux1h#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#7.itm}
load inst "nor#69" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1659 -attr oid 1656 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#69} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#83.itm}
load net {fsm_output(6)} -pin  "nor#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#94.itm}
load net {and.dcpl} -pin  "nor#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load inst "and#172" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1660 -attr oid 1657 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#172} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {nor#22.cse} -pin  "and#172" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl} -pin  "and#172" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and.dcpl#157} -pin  "and#172" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load inst "not#349" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1661 -attr oid 1658 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#349} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#349" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#63.itm}
load net {not#349.itm} -pin  "not#349" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#349.itm}
load inst "nor#75" "nor(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1662 -attr oid 1659 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#75} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {not#349.itm} -pin  "nor#75" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#349.itm}
load net {fsm_output(2)} -pin  "nor#75" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#73.itm}
load net {fsm_output(0)} -pin  "nor#75" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#65.itm}
load net {fsm_output(7)} -pin  "nor#75" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#71.itm}
load net {and.dcpl#160} -pin  "nor#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load inst "not#327" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1663 -attr oid 1660 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#327} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#327" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#106.itm}
load net {not#327.itm} -pin  "not#327" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#327.itm}
load inst "and#198" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1664 -attr oid 1661 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#198} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#327.itm} -pin  "and#198" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#327.itm}
load net {fsm_output(6)} -pin  "and#198" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#73.itm}
load net {and.dcpl#183} -pin  "and#198" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load inst "not#348" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1665 -attr oid 1662 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#348} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#348" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#75.itm}
load net {not#348.itm} -pin  "not#348" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#348.itm}
load inst "nor#67" "nor(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1666 -attr oid 1663 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#67} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {fsm_output(1)} -pin  "nor#67" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#65.itm}
load net {not#348.itm} -pin  "nor#67" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#348.itm}
load net {fsm_output(0)} -pin  "nor#67" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#67.itm}
load net {fsm_output(7)} -pin  "nor#67" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#72.itm}
load net {and.dcpl#188} -pin  "nor#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load inst "and#204" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1667 -attr oid 1664 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#204} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#188} -pin  "and#204" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load net {nor#22.cse} -pin  "and#204" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#183} -pin  "and#204" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#189} -pin  "and#204" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load inst "and#208" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1668 -attr oid 1665 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#208} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#188} -pin  "and#208" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load net {and.dcpl#39} -pin  "and#208" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl} -pin  "and#208" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and.dcpl#193} -pin  "and#208" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#193}
load inst "not#330" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1669 -attr oid 1666 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#330} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#330" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#95.itm}
load net {not#330.itm} -pin  "not#330" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#330.itm}
load inst "and#209" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1670 -attr oid 1667 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#209} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(5)} -pin  "and#209" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#85.itm}
load net {not#330.itm} -pin  "and#209" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#330.itm}
load net {and.dcpl#194} -pin  "and#209" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load inst "and#211" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1671 -attr oid 1668 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#211} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#188} -pin  "and#211" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load net {and.dcpl#39} -pin  "and#211" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#194} -pin  "and#211" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#196} -pin  "and#211" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#196}
load inst "and#213" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1672 -attr oid 1669 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#213} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#188} -pin  "and#213" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load net {and.dcpl#39} -pin  "and#213" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#183} -pin  "and#213" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#198} -pin  "and#213" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#198}
load inst "and#214" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1673 -attr oid 1670 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#214} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(5)} -pin  "and#214" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#65.itm}
load net {fsm_output(6)} -pin  "and#214" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#55.itm}
load net {and.dcpl#199} -pin  "and#214" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load inst "and#216" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1674 -attr oid 1671 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#216} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#188} -pin  "and#216" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load net {and.dcpl#39} -pin  "and#216" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#199} -pin  "and#216" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#201} -pin  "and#216" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#201}
load inst "and#218" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1675 -attr oid 1672 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#218} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#188} -pin  "and#218" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load net {nor#22.cse} -pin  "and#218" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#194} -pin  "and#218" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#203} -pin  "and#218" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load inst "and#220" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1676 -attr oid 1673 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#220} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#188} -pin  "and#220" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load net {nor#22.cse} -pin  "and#220" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#199} -pin  "and#220" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#205} -pin  "and#220" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load inst "not#218" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1677 -attr oid 1674 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#218" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#56.itm}
load net {not#218.itm} -pin  "not#218" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218.itm}
load inst "not#214" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1678 -attr oid 1675 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#214} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#214" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#51.itm}
load net {not#214.itm} -pin  "not#214" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#214.itm}
load inst "and#225" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1679 -attr oid 1676 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#225} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {fsm_output(1)} -pin  "and#225" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#45.itm}
load net {not#218.itm} -pin  "and#225" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218.itm}
load net {fsm_output(0)} -pin  "and#225" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#47.itm}
load net {not#214.itm} -pin  "and#225" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#214.itm}
load net {and.dcpl#210} -pin  "and#225" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load inst "and#226" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1680 -attr oid 1677 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#226} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#226" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and#167.cse} -pin  "and#226" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#199} -pin  "and#226" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#211} -pin  "and#226" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load inst "and#228" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1681 -attr oid 1678 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#228} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#228" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and#167.cse} -pin  "and#228" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl} -pin  "and#228" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and.dcpl#213} -pin  "and#228" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load inst "and#230" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1682 -attr oid 1679 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#230} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#230" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and#167.cse} -pin  "and#230" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#183} -pin  "and#230" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#215} -pin  "and#230" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load inst "and#232" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1683 -attr oid 1680 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#232} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#232" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and#167.cse} -pin  "and#232" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#194} -pin  "and#232" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#217} -pin  "and#232" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load inst "and#253" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1684 -attr oid 1681 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#253} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#253" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and.dcpl#39} -pin  "and#253" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#199} -pin  "and#253" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#238} -pin  "and#253" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load inst "and#256" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1685 -attr oid 1682 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#256} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#256" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and.dcpl#39} -pin  "and#256" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl} -pin  "and#256" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and.dcpl#241} -pin  "and#256" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load inst "and#259" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1686 -attr oid 1683 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#259} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#259" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and.dcpl#33} -pin  "and#259" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#199} -pin  "and#259" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#244} -pin  "and#259" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load inst "and#262" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1687 -attr oid 1684 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#262} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#262" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {nor#22.cse} -pin  "and#262" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#199} -pin  "and#262" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#247} -pin  "and#262" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load inst "and#265" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1688 -attr oid 1685 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#265} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#265" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and.dcpl#39} -pin  "and#265" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#183} -pin  "and#265" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#250} -pin  "and#265" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load inst "and#267" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1689 -attr oid 1686 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#267} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#267" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and.dcpl#33} -pin  "and#267" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#183} -pin  "and#267" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#252} -pin  "and#267" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load inst "and#269" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1690 -attr oid 1687 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#269} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#269" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {nor#22.cse} -pin  "and#269" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#183} -pin  "and#269" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#254} -pin  "and#269" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load inst "and#272" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1691 -attr oid 1688 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#272} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#272" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {nor#22.cse} -pin  "and#272" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#194} -pin  "and#272" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#257} -pin  "and#272" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load inst "and#274" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1692 -attr oid 1689 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#274} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#274" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and.dcpl#33} -pin  "and#274" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#194} -pin  "and#274" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#259} -pin  "and#274" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load inst "and#276" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1693 -attr oid 1690 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#276} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#276" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and.dcpl#39} -pin  "and#276" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#194} -pin  "and#276" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#261} -pin  "and#276" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load inst "and#278" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1694 -attr oid 1691 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#278} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#210} -pin  "and#278" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#210}
load net {and.dcpl#33} -pin  "and#278" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl} -pin  "and#278" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and.dcpl#263} -pin  "and#278" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load inst "not#241" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1695 -attr oid 1692 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#241} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#241" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#48.itm}
load net {not#241.itm} -pin  "not#241" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#241.itm}
load inst "and#284" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1696 -attr oid 1693 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#284} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(2)} -pin  "and#284" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#59.itm}
load net {not#241.itm} -pin  "and#284" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#241.itm}
load net {and.dcpl#19} -pin  "and#284" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {and.dcpl#269} -pin  "and#284" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load inst "not#302" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1697 -attr oid 1694 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#302} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#302" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#58.itm}
load net {not#302.itm} -pin  "not#302" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#302.itm}
load inst "not#301" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1698 -attr oid 1695 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#301} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#301" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#64.itm}
load net {not#301.itm} -pin  "not#301" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#301.itm}
load inst "or#148" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1699 -attr oid 1696 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#148} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(4)} -pin  "or#148" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#65.itm}
load net {fsm_output(5)} -pin  "or#148" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#78.itm}
load net {fsm_output(6)} -pin  "or#148" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#68.itm}
load net {or#148.itm} -pin  "or#148" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#148.itm}
load inst "and#435" "and(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1700 -attr oid 1697 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#435} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {fsm_output(2)} -pin  "and#435" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#69.itm}
load net {not#302.itm} -pin  "and#435" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#302.itm}
load net {fsm_output(0)} -pin  "and#435" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#60.itm}
load net {not#301.itm} -pin  "and#435" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#301.itm}
load net {or#148.itm} -pin  "and#435" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#148.itm}
load net {and#435.cse} -pin  "and#435" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#435.cse}
load inst "not#313" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1701 -attr oid 1698 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#313} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#313" {A(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm}
load net {not#313.itm} -pin  "not#313" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#313.itm}
load inst "and#448" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1702 -attr oid 1699 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#448} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#313.itm} -pin  "and#448" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#313.itm}
load net {fsm_output(1)} -pin  "and#448" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#60.itm}
load net {and.dcpl#19} -pin  "and#448" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {and.dcpl#433} -pin  "and#448" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load inst "and#452" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1703 -attr oid 1700 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#452} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#452" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and#167.cse} -pin  "and#452" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl} -pin  "and#452" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and.dcpl#437} -pin  "and#452" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#437}
load inst "and#455" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1704 -attr oid 1701 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#455} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#455" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and.dcpl#33} -pin  "and#455" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#194} -pin  "and#455" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#440} -pin  "and#455" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load inst "and#457" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1705 -attr oid 1702 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#457} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#457" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and#167.cse} -pin  "and#457" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#194} -pin  "and#457" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#442} -pin  "and#457" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load inst "and#460" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1706 -attr oid 1703 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#460} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#460" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and.dcpl#33} -pin  "and#460" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#183} -pin  "and#460" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#445} -pin  "and#460" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#445}
load inst "and#462" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1707 -attr oid 1704 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#462} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#462" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and#167.cse} -pin  "and#462" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#183} -pin  "and#462" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#447} -pin  "and#462" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load inst "and#465" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1708 -attr oid 1705 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#465} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#465" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and.dcpl#33} -pin  "and#465" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#199} -pin  "and#465" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#450} -pin  "and#465" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load inst "and#467" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1709 -attr oid 1706 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#467} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#467" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and#167.cse} -pin  "and#467" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#199} -pin  "and#467" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#452} -pin  "and#467" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load inst "not#315" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1710 -attr oid 1707 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#315} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#315" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#104.itm}
load net {not#315.itm} -pin  "not#315" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#315.itm}
load inst "not#344" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1711 -attr oid 1708 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#344} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#344" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#100.itm}
load net {not#344.itm} -pin  "not#344" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#344.itm}
load inst "and#474" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1712 -attr oid 1709 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#474} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#433} -pin  "and#474" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and.dcpl#39} -pin  "and#474" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {not#315.itm} -pin  "and#474" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#315.itm}
load net {not#344.itm} -pin  "and#474" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#344.itm}
load net {and.dcpl#459} -pin  "and#474" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load inst "and#478" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1713 -attr oid 1710 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#478} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#478" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {nor#22.cse} -pin  "and#478" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#194} -pin  "and#478" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#463} -pin  "and#478" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load inst "and#480" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1714 -attr oid 1711 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#480} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#480" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and.dcpl#39} -pin  "and#480" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#194} -pin  "and#480" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and.dcpl#465} -pin  "and#480" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load inst "and#483" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1715 -attr oid 1712 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#483} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#483" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {nor#22.cse} -pin  "and#483" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#183} -pin  "and#483" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#468} -pin  "and#483" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#468}
load inst "and#485" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1716 -attr oid 1713 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#485} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#485" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and.dcpl#39} -pin  "and#485" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#183} -pin  "and#485" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and.dcpl#470} -pin  "and#485" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#470}
load inst "and#488" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1717 -attr oid 1714 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#488} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#488" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {nor#22.cse} -pin  "and#488" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#199} -pin  "and#488" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#473} -pin  "and#488" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load inst "and#490" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1718 -attr oid 1715 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#490} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#490" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and.dcpl#39} -pin  "and#490" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#199} -pin  "and#490" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and.dcpl#475} -pin  "and#490" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#475}
load inst "or#151" "or(6,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1719 -attr oid 1716 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#151} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {fsm_output(3)} -pin  "or#151" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3).itm}
load net {fsm_output(1)} -pin  "or#151" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#68.itm}
load net {fsm_output(5)} -pin  "or#151" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5).itm}
load net {fsm_output(4)} -pin  "or#151" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4).itm}
load net {fsm_output(2)} -pin  "or#151" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#79.itm}
load net {fsm_output(6)} -pin  "or#151" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6).itm}
load net {or.tmp} -pin  "or#151" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp}
load inst "and#126" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1720 -attr oid 1717 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#126} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#19} -pin  "and#126" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {and.dcpl#27} -pin  "and#126" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#27}
load net {and#126.itm} -pin  "and#126" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#126.itm}
load inst "and#176" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1721 -attr oid 1718 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#176} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#160} -pin  "and#176" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {and.dcpl#157} -pin  "and#176" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and#176.itm} -pin  "and#176" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#176.itm}
load inst "nor#76" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1722 -attr oid 1719 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#76} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(1)} -pin  "nor#76" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#62.itm}
load net {fsm_output(2)} -pin  "nor#76" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#78.itm}
load net {nor#76.itm} -pin  "nor#76" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#76.itm}
load inst "not#199" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1723 -attr oid 1720 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#199" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#68.itm}
load net {not#199.itm} -pin  "not#199" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199.itm}
load inst "and#180" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1724 -attr oid 1721 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#180} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {nor#76.itm} -pin  "and#180" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#76.itm}
load net {fsm_output(0)} -pin  "and#180" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#64.itm}
load net {not#199.itm} -pin  "and#180" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199.itm}
load net {and.dcpl#157} -pin  "and#180" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and#180.itm} -pin  "and#180" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#180.itm}
load inst "and#183" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1725 -attr oid 1722 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#183} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#160} -pin  "and#183" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {fsm_output(4)} -pin  "and#183" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#69.itm}
load net {fsm_output(3)} -pin  "and#183" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#67.itm}
load net {and.dcpl} -pin  "and#183" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and#183.itm} -pin  "and#183" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#183.itm}
load inst "not#321" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1726 -attr oid 1723 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#321} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#321" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#72.itm}
load net {not#321.itm} -pin  "not#321" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#321.itm}
load inst "and#186" "and(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1727 -attr oid 1724 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#186} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#160} -pin  "and#186" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {nor#22.cse} -pin  "and#186" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {fsm_output(5)} -pin  "and#186" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#82.itm}
load net {not#321.itm} -pin  "and#186" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#321.itm}
load net {and#186.itm} -pin  "and#186" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#186.itm}
load inst "COMP_LOOP:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1728 -attr oid 1725 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#183.itm} -pin  "COMP_LOOP:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#183.itm}
load net {and#186.itm} -pin  "COMP_LOOP:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#186.itm}
load net {COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#160" "mux1h(3,4)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1729 -attr oid 1726 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160} -attr area 5.786304 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(4,3)"
load net {z.out#3(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {and#176.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#176.itm}
load net {and#180.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#180.itm}
load net {COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1730 -attr oid 1727 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load inst "not#210" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1731 -attr oid 1728 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#210} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#210" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#55.itm}
load net {not#210.itm} -pin  "not#210" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#210.itm}
load inst "nor#60" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1732 -attr oid 1729 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#60} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(4)} -pin  "nor#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#51.itm}
load net {fsm_output(3)} -pin  "nor#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#51.itm}
load net {nor#60.itm} -pin  "nor#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#60.itm}
load inst "nor#61" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1733 -attr oid 1730 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#61} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#64.itm}
load net {fsm_output(6)} -pin  "nor#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#54.itm}
load net {nor#61.itm} -pin  "nor#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#61.itm}
load inst "and#197" "and(6,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1734 -attr oid 1731 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#197} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,6)"
load net {not#210.itm} -pin  "and#197" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#210.itm}
load net {fsm_output(1)} -pin  "and#197" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#44.itm}
load net {fsm_output(0)} -pin  "and#197" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#46.itm}
load net {fsm_output(7)} -pin  "and#197" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#50.itm}
load net {nor#60.itm} -pin  "and#197" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#60.itm}
load net {nor#61.itm} -pin  "and#197" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#61.itm}
load net {and#197.itm} -pin  "and#197" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#197.itm}
load inst "VEC_LOOP:mux" "mux(2,10)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1735 -attr oid 1732 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5)#1.itm}
load net {PWR} -pin  "VEC_LOOP:mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux" {A1(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {and#197.itm} -pin  "VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#197.itm}
load net {VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load inst "VEC_LOOP:nor#2" "nor(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1736 -attr oid 1733 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {and.dcpl#189} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#203} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#205} -pin  "VEC_LOOP:nor#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {and.dcpl#211} -pin  "VEC_LOOP:nor#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#217} -pin  "VEC_LOOP:nor#2" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2.itm}
load inst "VEC_LOOP:and#4" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1737 -attr oid 1734 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "VEC_LOOP:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13).itm}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2.itm}
load net {VEC_LOOP:and#4.itm} -pin  "VEC_LOOP:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4.itm}
load inst "VEC_LOOP:VEC_LOOP:or" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1738 -attr oid 1735 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:and#4.itm} -pin  "VEC_LOOP:VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4.itm}
load net {and.dcpl#213} -pin  "VEC_LOOP:VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {and.dcpl#215} -pin  "VEC_LOOP:VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {VEC_LOOP:VEC_LOOP:or.itm} -pin  "VEC_LOOP:VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or.itm}
load inst "COMP_LOOP-16:not#3" "not(10)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1739 -attr oid 1736 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(10)"
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-16:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-16:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-16:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-16:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-16:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-16:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-16:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-16:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-16:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-16:not#3" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-5).itm}
load net {COMP_LOOP-16:not#3.itm(0)} -pin  "COMP_LOOP-16:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(1)} -pin  "COMP_LOOP-16:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(2)} -pin  "COMP_LOOP-16:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(3)} -pin  "COMP_LOOP-16:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(4)} -pin  "COMP_LOOP-16:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(5)} -pin  "COMP_LOOP-16:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(6)} -pin  "COMP_LOOP-16:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(7)} -pin  "COMP_LOOP-16:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(8)} -pin  "COMP_LOOP-16:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(9)} -pin  "COMP_LOOP-16:not#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load inst "COMP_LOOP-4:not#7" "not(12)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1740 -attr oid 1737 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(12)"
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-4:not#7" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-4:not#7" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-4:not#7" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-4:not#7" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-4:not#7" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-4:not#7" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-4:not#7" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-4:not#7" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-4:not#7" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-4:not#7" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-4:not#7" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-4:not#7" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3)#1.itm}
load net {COMP_LOOP-4:not#7.itm(0)} -pin  "COMP_LOOP-4:not#7" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(1)} -pin  "COMP_LOOP-4:not#7" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(2)} -pin  "COMP_LOOP-4:not#7" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(3)} -pin  "COMP_LOOP-4:not#7" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(4)} -pin  "COMP_LOOP-4:not#7" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(5)} -pin  "COMP_LOOP-4:not#7" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(6)} -pin  "COMP_LOOP-4:not#7" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(7)} -pin  "COMP_LOOP-4:not#7" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(8)} -pin  "COMP_LOOP-4:not#7" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(9)} -pin  "COMP_LOOP-4:not#7" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(10)} -pin  "COMP_LOOP-4:not#7" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(11)} -pin  "COMP_LOOP-4:not#7" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load inst "COMP_LOOP-8:not#3" "not(11)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1741 -attr oid 1738 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(11)"
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-8:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-8:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-8:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-8:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-8:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-8:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-8:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-8:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-8:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-8:not#3" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-8:not#3" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {COMP_LOOP-8:not#3.itm(0)} -pin  "COMP_LOOP-8:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(1)} -pin  "COMP_LOOP-8:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(2)} -pin  "COMP_LOOP-8:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(3)} -pin  "COMP_LOOP-8:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(4)} -pin  "COMP_LOOP-8:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(5)} -pin  "COMP_LOOP-8:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(6)} -pin  "COMP_LOOP-8:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(7)} -pin  "COMP_LOOP-8:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(8)} -pin  "COMP_LOOP-8:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(9)} -pin  "COMP_LOOP-8:not#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(10)} -pin  "COMP_LOOP-8:not#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load inst "VEC_LOOP:or#56" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1742 -attr oid 1739 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#193} -pin  "VEC_LOOP:or#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#193}
load net {and.dcpl#196} -pin  "VEC_LOOP:or#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#196}
load net {and.dcpl#198} -pin  "VEC_LOOP:or#56" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#198}
load net {and.dcpl#201} -pin  "VEC_LOOP:or#56" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#201}
load net {VEC_LOOP:or#56.itm} -pin  "VEC_LOOP:or#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.itm}
load inst "VEC_LOOP:or#57" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1743 -attr oid 1740 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#203} -pin  "VEC_LOOP:or#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#205} -pin  "VEC_LOOP:or#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {VEC_LOOP:or#57.itm} -pin  "VEC_LOOP:or#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.itm}
load inst "VEC_LOOP:or#60" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1744 -attr oid 1741 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#60} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#213} -pin  "VEC_LOOP:or#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {and.dcpl#215} -pin  "VEC_LOOP:or#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {VEC_LOOP:or#60.itm} -pin  "VEC_LOOP:or#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#60.itm}
load inst "VEC_LOOP:mux1h#23" "mux1h(6,12)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1745 -attr oid 1742 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23} -attr area 31.181740 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(12,6)"
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#23" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#23" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#23" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#23" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#23" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#23" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#23" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux1h#23" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux1h#23" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "VEC_LOOP:mux1h#23" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "VEC_LOOP:mux1h#23" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#23" {A0(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux1h#23" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#23" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#23" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#23" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#23" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#23" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#23" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#23" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#23" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux1h#23" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux1h#23" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "VEC_LOOP:mux1h#23" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#23" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#23" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#23" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#23" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#23" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#23" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#23" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#23" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux1h#23" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux1h#23" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "VEC_LOOP:mux1h#23" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "VEC_LOOP:mux1h#23" {A2(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-2)#1.itm}
load net {COMP_LOOP-16:not#3.itm(0)} -pin  "VEC_LOOP:mux1h#23" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(1)} -pin  "VEC_LOOP:mux1h#23" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(2)} -pin  "VEC_LOOP:mux1h#23" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(3)} -pin  "VEC_LOOP:mux1h#23" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(4)} -pin  "VEC_LOOP:mux1h#23" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(5)} -pin  "VEC_LOOP:mux1h#23" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(6)} -pin  "VEC_LOOP:mux1h#23" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(7)} -pin  "VEC_LOOP:mux1h#23" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(8)} -pin  "VEC_LOOP:mux1h#23" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-16:not#3.itm(9)} -pin  "VEC_LOOP:mux1h#23" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#23" {A3(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#23" {A3(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP-4:not#7.itm(0)} -pin  "VEC_LOOP:mux1h#23" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(1)} -pin  "VEC_LOOP:mux1h#23" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(2)} -pin  "VEC_LOOP:mux1h#23" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(3)} -pin  "VEC_LOOP:mux1h#23" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(4)} -pin  "VEC_LOOP:mux1h#23" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(5)} -pin  "VEC_LOOP:mux1h#23" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(6)} -pin  "VEC_LOOP:mux1h#23" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(7)} -pin  "VEC_LOOP:mux1h#23" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(8)} -pin  "VEC_LOOP:mux1h#23" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(9)} -pin  "VEC_LOOP:mux1h#23" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(10)} -pin  "VEC_LOOP:mux1h#23" {A4(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-4:not#7.itm(11)} -pin  "VEC_LOOP:mux1h#23" {A4(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#7.itm}
load net {COMP_LOOP-8:not#3.itm(0)} -pin  "VEC_LOOP:mux1h#23" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(1)} -pin  "VEC_LOOP:mux1h#23" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(2)} -pin  "VEC_LOOP:mux1h#23" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(3)} -pin  "VEC_LOOP:mux1h#23" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(4)} -pin  "VEC_LOOP:mux1h#23" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(5)} -pin  "VEC_LOOP:mux1h#23" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(6)} -pin  "VEC_LOOP:mux1h#23" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(7)} -pin  "VEC_LOOP:mux1h#23" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(8)} -pin  "VEC_LOOP:mux1h#23" {A5(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(9)} -pin  "VEC_LOOP:mux1h#23" {A5(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {COMP_LOOP-8:not#3.itm(10)} -pin  "VEC_LOOP:mux1h#23" {A5(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#23" {A5(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#6.itm}
load net {and.dcpl#189} -pin  "VEC_LOOP:mux1h#23" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {VEC_LOOP:or#56.itm} -pin  "VEC_LOOP:mux1h#23" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1746 -attr oid 1743 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.itm}
load net {VEC_LOOP:or#57.itm} -pin  "VEC_LOOP:mux1h#23" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1747 -attr oid 1744 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.itm}
load net {and.dcpl#211} -pin  "VEC_LOOP:mux1h#23" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {VEC_LOOP:or#60.itm} -pin  "VEC_LOOP:mux1h#23" {S4} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1748 -attr oid 1745 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#60.itm}
load net {and.dcpl#217} -pin  "VEC_LOOP:mux1h#23" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {VEC_LOOP:mux1h#23.itm(0)} -pin  "VEC_LOOP:mux1h#23" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(1)} -pin  "VEC_LOOP:mux1h#23" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(2)} -pin  "VEC_LOOP:mux1h#23" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(3)} -pin  "VEC_LOOP:mux1h#23" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(4)} -pin  "VEC_LOOP:mux1h#23" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(5)} -pin  "VEC_LOOP:mux1h#23" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(6)} -pin  "VEC_LOOP:mux1h#23" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(7)} -pin  "VEC_LOOP:mux1h#23" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(8)} -pin  "VEC_LOOP:mux1h#23" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(9)} -pin  "VEC_LOOP:mux1h#23" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(10)} -pin  "VEC_LOOP:mux1h#23" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load net {VEC_LOOP:mux1h#23.itm(11)} -pin  "VEC_LOOP:mux1h#23" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#23.itm}
load inst "VEC_LOOP:nor#3" "nor(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1749 -attr oid 1746 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#189} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#203} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#205} -pin  "VEC_LOOP:nor#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {and.dcpl#211} -pin  "VEC_LOOP:nor#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#213} -pin  "VEC_LOOP:nor#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {and.dcpl#215} -pin  "VEC_LOOP:nor#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {and.dcpl#217} -pin  "VEC_LOOP:nor#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1750 -attr oid 1747 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(9).itm}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3.itm}
load net {VEC_LOOP:and#5.itm} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5.itm}
load inst "VEC_LOOP:or#63" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1751 -attr oid 1748 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#63} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#203} -pin  "VEC_LOOP:or#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#205} -pin  "VEC_LOOP:or#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {and.dcpl#213} -pin  "VEC_LOOP:or#63" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {and.dcpl#215} -pin  "VEC_LOOP:or#63" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {VEC_LOOP:or#63.itm} -pin  "VEC_LOOP:or#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#63.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#2" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1752 -attr oid 1749 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(8).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#4(11:2))(9).itm}
load net {VEC_LOOP:or#63.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#63.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:nor#4" "nor(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1753 -attr oid 1750 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#189} -pin  "VEC_LOOP:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#211} -pin  "VEC_LOOP:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#217} -pin  "VEC_LOOP:nor#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4.itm}
load inst "VEC_LOOP:and#6" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1754 -attr oid 1751 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:VEC_LOOP:mux#2.itm} -pin  "VEC_LOOP:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4.itm}
load net {VEC_LOOP:and#6.itm} -pin  "VEC_LOOP:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6.itm}
load inst "VEC_LOOP:or#64" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1755 -attr oid 1752 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#64} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#189} -pin  "VEC_LOOP:or#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#217} -pin  "VEC_LOOP:or#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {VEC_LOOP:or#64.itm} -pin  "VEC_LOOP:or#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#64.itm}
load inst "VEC_LOOP:or#65" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1756 -attr oid 1753 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#65} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#193} -pin  "VEC_LOOP:or#65" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#193}
load net {and.dcpl#196} -pin  "VEC_LOOP:or#65" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#196}
load net {and.dcpl#198} -pin  "VEC_LOOP:or#65" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#198}
load net {and.dcpl#201} -pin  "VEC_LOOP:or#65" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#201}
load net {VEC_LOOP:or#65.itm} -pin  "VEC_LOOP:or#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#65.itm}
load inst "VEC_LOOP:or#66" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1757 -attr oid 1754 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#66} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#203} -pin  "VEC_LOOP:or#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#205} -pin  "VEC_LOOP:or#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {and.dcpl#213} -pin  "VEC_LOOP:or#66" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {and.dcpl#215} -pin  "VEC_LOOP:or#66" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {VEC_LOOP:or#66.itm} -pin  "VEC_LOOP:or#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#66.itm}
load inst "VEC_LOOP:mux1h#27" "mux1h(4,8)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1758 -attr oid 1755 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27} -attr area 14.643792 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(8,4)"
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "VEC_LOOP:mux1h#27" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "VEC_LOOP:mux1h#27" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "VEC_LOOP:mux1h#27" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "VEC_LOOP:mux1h#27" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "VEC_LOOP:mux1h#27" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "VEC_LOOP:mux1h#27" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "VEC_LOOP:mux1h#27" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "VEC_LOOP:mux1h#27" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(9-2).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "VEC_LOOP:mux1h#27" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "VEC_LOOP:mux1h#27" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "VEC_LOOP:mux1h#27" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "VEC_LOOP:mux1h#27" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "VEC_LOOP:mux1h#27" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "VEC_LOOP:mux1h#27" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "VEC_LOOP:mux1h#27" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "VEC_LOOP:mux1h#27" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#126.itm(12:3))(7-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "VEC_LOOP:mux1h#27" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "VEC_LOOP:mux1h#27" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "VEC_LOOP:mux1h#27" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "VEC_LOOP:mux1h#27" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "VEC_LOOP:mux1h#27" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "VEC_LOOP:mux1h#27" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "VEC_LOOP:mux1h#27" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "VEC_LOOP:mux1h#27" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(8-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "VEC_LOOP:mux1h#27" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "VEC_LOOP:mux1h#27" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "VEC_LOOP:mux1h#27" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "VEC_LOOP:mux1h#27" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "VEC_LOOP:mux1h#27" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "VEC_LOOP:mux1h#27" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "VEC_LOOP:mux1h#27" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A3(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#18.itm}
load net {VEC_LOOP:or#64.itm} -pin  "VEC_LOOP:mux1h#27" {S0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1759 -attr oid 1756 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#64.itm}
load net {VEC_LOOP:or#65.itm} -pin  "VEC_LOOP:mux1h#27" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1760 -attr oid 1757 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#65.itm}
load net {VEC_LOOP:or#66.itm} -pin  "VEC_LOOP:mux1h#27" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1761 -attr oid 1758 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#66.itm}
load net {and.dcpl#211} -pin  "VEC_LOOP:mux1h#27" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {VEC_LOOP:mux1h#27.itm(0)} -pin  "VEC_LOOP:mux1h#27" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(1)} -pin  "VEC_LOOP:mux1h#27" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(2)} -pin  "VEC_LOOP:mux1h#27" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(3)} -pin  "VEC_LOOP:mux1h#27" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(4)} -pin  "VEC_LOOP:mux1h#27" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(5)} -pin  "VEC_LOOP:mux1h#27" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(6)} -pin  "VEC_LOOP:mux1h#27" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(7)} -pin  "VEC_LOOP:mux1h#27" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load inst "VEC_LOOP:or#68" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1762 -attr oid 1759 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#68} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#189} -pin  "VEC_LOOP:or#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#217} -pin  "VEC_LOOP:or#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {VEC_LOOP:or#68.itm} -pin  "VEC_LOOP:or#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#68.itm}
load inst "VEC_LOOP:or#69" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1763 -attr oid 1760 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#69} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#203} -pin  "VEC_LOOP:or#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#205} -pin  "VEC_LOOP:or#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {and.dcpl#213} -pin  "VEC_LOOP:or#69" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {and.dcpl#215} -pin  "VEC_LOOP:or#69" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {VEC_LOOP:or#69.itm} -pin  "VEC_LOOP:or#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#69.itm}
load inst "VEC_LOOP:mux1h#29" "mux1h(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1764 -attr oid 1761 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29} -attr area 1.447326 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,3)"
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "VEC_LOOP:mux1h#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(1)#1.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "VEC_LOOP:mux1h#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(0)#1.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "VEC_LOOP:mux1h#29" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(2).itm}
load net {VEC_LOOP:or#68.itm} -pin  "VEC_LOOP:mux1h#29" {S0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1765 -attr oid 1762 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#68.itm}
load net {VEC_LOOP:or#69.itm} -pin  "VEC_LOOP:mux1h#29" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1766 -attr oid 1763 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#69.itm}
load net {and.dcpl#211} -pin  "VEC_LOOP:mux1h#29" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {VEC_LOOP:mux1h#29.itm} -pin  "VEC_LOOP:mux1h#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load inst "VEC_LOOP:nor#11" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1767 -attr oid 1764 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#193} -pin  "VEC_LOOP:nor#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#193}
load net {and.dcpl#196} -pin  "VEC_LOOP:nor#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#196}
load net {VEC_LOOP:nor#11.itm} -pin  "VEC_LOOP:nor#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11.itm}
load inst "VEC_LOOP:and#13" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1768 -attr oid 1765 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:mux1h#29.itm} -pin  "VEC_LOOP:and#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:nor#11.itm} -pin  "VEC_LOOP:and#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11.itm}
load net {VEC_LOOP:and#13.itm} -pin  "VEC_LOOP:and#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13.itm}
load inst "VEC_LOOP:or#67" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1769 -attr oid 1766 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#67} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:and#13.itm} -pin  "VEC_LOOP:or#67" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13.itm}
load net {and.dcpl#198} -pin  "VEC_LOOP:or#67" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#198}
load net {and.dcpl#201} -pin  "VEC_LOOP:or#67" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#201}
load net {VEC_LOOP:or#67.itm} -pin  "VEC_LOOP:or#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#67.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#3" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1770 -attr oid 1767 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#2(10:1))(0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(1).itm}
load net {and.dcpl#211} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load inst "VEC_LOOP:nor#5" "nor(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1771 -attr oid 1768 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#193} -pin  "VEC_LOOP:nor#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#193}
load net {and.dcpl#198} -pin  "VEC_LOOP:nor#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#198}
load net {and.dcpl#203} -pin  "VEC_LOOP:nor#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#213} -pin  "VEC_LOOP:nor#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {VEC_LOOP:nor#5.itm} -pin  "VEC_LOOP:nor#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5.itm}
load inst "VEC_LOOP:and#7" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1772 -attr oid 1769 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:VEC_LOOP:mux#3.itm} -pin  "VEC_LOOP:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:nor#5.itm} -pin  "VEC_LOOP:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5.itm}
load net {VEC_LOOP:and#7.itm} -pin  "VEC_LOOP:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7.itm}
load inst "VEC_LOOP:or#58" "or(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1773 -attr oid 1770 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#7.itm} -pin  "VEC_LOOP:or#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7.itm}
load net {and.dcpl#196} -pin  "VEC_LOOP:or#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#196}
load net {and.dcpl#201} -pin  "VEC_LOOP:or#58" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#201}
load net {and.dcpl#205} -pin  "VEC_LOOP:or#58" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {and.dcpl#215} -pin  "VEC_LOOP:or#58" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {VEC_LOOP:or#58.itm} -pin  "VEC_LOOP:or#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58.itm}
load inst "VEC_LOOP:nor#6" "nor(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1774 -attr oid 1771 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#213} -pin  "VEC_LOOP:nor#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {and.dcpl#215} -pin  "VEC_LOOP:nor#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {and.dcpl#217} -pin  "VEC_LOOP:nor#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {VEC_LOOP:nor#6.itm} -pin  "VEC_LOOP:nor#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6.itm}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1775 -attr oid 1772 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:4).sva(9:0))(0).itm}
load net {VEC_LOOP:nor#6.itm} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6.itm}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:VEC_LOOP:or#1" "or(8,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1776 -attr oid 1773 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#1} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8.itm}
load net {and.dcpl#189} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#193} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#193}
load net {and.dcpl#196} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#196}
load net {and.dcpl#198} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#198}
load net {and.dcpl#201} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#201}
load net {and.dcpl#203} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#205} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {VEC_LOOP:VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#1.itm}
load inst "VEC_LOOP:nor" "nor(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1777 -attr oid 1774 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#189} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#193} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#193}
load net {and.dcpl#196} -pin  "VEC_LOOP:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#196}
load net {and.dcpl#198} -pin  "VEC_LOOP:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#198}
load net {and.dcpl#201} -pin  "VEC_LOOP:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#201}
load net {and.dcpl#203} -pin  "VEC_LOOP:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#205} -pin  "VEC_LOOP:nor" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#205}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor.itm}
load inst "VEC_LOOP:or#4" "or(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1778 -attr oid 1775 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor.itm}
load net {and.dcpl#211} -pin  "VEC_LOOP:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#213} -pin  "VEC_LOOP:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#213}
load net {and.dcpl#215} -pin  "VEC_LOOP:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#215}
load net {and.dcpl#217} -pin  "VEC_LOOP:or#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4.itm}
load inst "COMP_LOOP-1:STAGE_LOOP:i:not#1" "not(4)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1779 -attr oid 1776 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load inst "not#226" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1780 -attr oid 1777 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#226} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#226" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#57.itm}
load net {not#226.itm} -pin  "not#226" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#226.itm}
load inst "nor#77" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1781 -attr oid 1778 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#77} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(0)} -pin  "nor#77" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#48.itm}
load net {fsm_output(7)} -pin  "nor#77" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#52.itm}
load net {nor#77.itm} -pin  "nor#77" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#77.itm}
load inst "nor#58" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1782 -attr oid 1779 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(4)} -pin  "nor#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#53.itm}
load net {fsm_output(3)} -pin  "nor#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#53.itm}
load net {nor#58.itm} -pin  "nor#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#58.itm}
load inst "nor#59" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1783 -attr oid 1780 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#59} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#66.itm}
load net {fsm_output(6)} -pin  "nor#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#56.itm}
load net {nor#59.itm} -pin  "nor#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#59.itm}
load inst "and#243" "and(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1784 -attr oid 1781 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {not#226.itm} -pin  "and#243" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#226.itm}
load net {fsm_output(1)} -pin  "and#243" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#46.itm}
load net {nor#77.itm} -pin  "and#243" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#77.itm}
load net {nor#58.itm} -pin  "and#243" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#58.itm}
load net {nor#59.itm} -pin  "and#243" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#59.itm}
load net {and#243.itm} -pin  "and#243" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.itm}
load inst "STAGE_LOOP:mux#1" "mux(2,4)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1785 -attr oid 1782 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {and#243.itm} -pin  "STAGE_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load inst "VEC_LOOP:VEC_LOOP:or#2" "or(12,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1786 -attr oid 1783 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#2} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,12)"
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14).itm}
load net {and.dcpl#238} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load net {and.dcpl#241} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load net {and.dcpl#244} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#247} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load net {and.dcpl#250} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load net {and.dcpl#252} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#254} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#257} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#259} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#261} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#263} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {VEC_LOOP:VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#2.itm}
load inst "COMP_LOOP-2:not#19" "not(14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1787 -attr oid 1784 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(14)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#19" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#19" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#19" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#19" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#19" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#19" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#19" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#19" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#19" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#19" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-2:not#19" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-2:not#19" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-2:not#19" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-2:not#19" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#26.itm}
load net {COMP_LOOP-2:not#19.itm(0)} -pin  "COMP_LOOP-2:not#19" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(1)} -pin  "COMP_LOOP-2:not#19" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(2)} -pin  "COMP_LOOP-2:not#19" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(3)} -pin  "COMP_LOOP-2:not#19" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(4)} -pin  "COMP_LOOP-2:not#19" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(5)} -pin  "COMP_LOOP-2:not#19" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(6)} -pin  "COMP_LOOP-2:not#19" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(7)} -pin  "COMP_LOOP-2:not#19" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(8)} -pin  "COMP_LOOP-2:not#19" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(9)} -pin  "COMP_LOOP-2:not#19" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(10)} -pin  "COMP_LOOP-2:not#19" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(11)} -pin  "COMP_LOOP-2:not#19" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(12)} -pin  "COMP_LOOP-2:not#19" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(13)} -pin  "COMP_LOOP-2:not#19" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load inst "VEC_LOOP:or#71" "or(11,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1788 -attr oid 1785 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#71} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,11)"
load net {and.dcpl#238} -pin  "VEC_LOOP:or#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load net {and.dcpl#241} -pin  "VEC_LOOP:or#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load net {and.dcpl#244} -pin  "VEC_LOOP:or#71" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#247} -pin  "VEC_LOOP:or#71" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load net {and.dcpl#250} -pin  "VEC_LOOP:or#71" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load net {and.dcpl#252} -pin  "VEC_LOOP:or#71" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#254} -pin  "VEC_LOOP:or#71" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#257} -pin  "VEC_LOOP:or#71" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#259} -pin  "VEC_LOOP:or#71" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#261} -pin  "VEC_LOOP:or#71" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#263} -pin  "VEC_LOOP:or#71" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {VEC_LOOP:or#71.itm} -pin  "VEC_LOOP:or#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#71.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#4" "mux(2,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1789 -attr oid 1786 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4} -attr area 14.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(14,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {COMP_LOOP-2:not#19.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(12)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {COMP_LOOP-2:not#19.itm(13)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#19.itm}
load net {VEC_LOOP:or#71.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#71.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(12)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(13)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load inst "VEC_LOOP:or#72" "or(11,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1790 -attr oid 1787 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#72} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,11)"
load net {and.dcpl#238} -pin  "VEC_LOOP:or#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load net {and.dcpl#241} -pin  "VEC_LOOP:or#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load net {and.dcpl#244} -pin  "VEC_LOOP:or#72" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#247} -pin  "VEC_LOOP:or#72" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load net {and.dcpl#250} -pin  "VEC_LOOP:or#72" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load net {and.dcpl#252} -pin  "VEC_LOOP:or#72" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#254} -pin  "VEC_LOOP:or#72" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#257} -pin  "VEC_LOOP:or#72" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#259} -pin  "VEC_LOOP:or#72" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#261} -pin  "VEC_LOOP:or#72" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#263} -pin  "VEC_LOOP:or#72" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {VEC_LOOP:or#72.itm} -pin  "VEC_LOOP:or#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#72.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#5" "mux(2,10)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1791 -attr oid 1788 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(12)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(13)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(13-4)#3.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:4).sva(9:0)}
load net {VEC_LOOP:or#72.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#72.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load inst "VEC_LOOP:nor#7" "nor(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1792 -attr oid 1789 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {and.dcpl#241} -pin  "VEC_LOOP:nor#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load net {and.dcpl#257} -pin  "VEC_LOOP:nor#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#259} -pin  "VEC_LOOP:nor#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#261} -pin  "VEC_LOOP:nor#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#263} -pin  "VEC_LOOP:nor#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {VEC_LOOP:nor#7.itm} -pin  "VEC_LOOP:nor#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7.itm}
load inst "VEC_LOOP:and#9" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1793 -attr oid 1790 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(3)#1.itm}
load net {VEC_LOOP:nor#7.itm} -pin  "VEC_LOOP:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7.itm}
load net {VEC_LOOP:and#9.itm} -pin  "VEC_LOOP:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9.itm}
load inst "VEC_LOOP:VEC_LOOP:or#3" "or(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1794 -attr oid 1791 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#3} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,7)"
load net {VEC_LOOP:and#9.itm} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9.itm}
load net {and.dcpl#238} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load net {and.dcpl#244} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#247} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load net {and.dcpl#250} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load net {and.dcpl#252} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#254} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {VEC_LOOP:VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:nor#8" "nor(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1795 -attr oid 1792 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {and.dcpl#241} -pin  "VEC_LOOP:nor#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load net {and.dcpl#250} -pin  "VEC_LOOP:nor#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load net {and.dcpl#252} -pin  "VEC_LOOP:nor#8" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#254} -pin  "VEC_LOOP:nor#8" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#263} -pin  "VEC_LOOP:nor#8" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {VEC_LOOP:nor#8.itm} -pin  "VEC_LOOP:nor#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8.itm}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1796 -attr oid 1793 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2).itm}
load net {VEC_LOOP:nor#8.itm} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8.itm}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10.itm}
load inst "VEC_LOOP:VEC_LOOP:or#4" "or(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1797 -attr oid 1794 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#4} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,7)"
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10.itm}
load net {and.dcpl#238} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load net {and.dcpl#244} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#247} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load net {and.dcpl#257} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#259} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#261} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {VEC_LOOP:VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:VEC_LOOP:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#4.itm}
load inst "VEC_LOOP:nor#9" "nor(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1798 -attr oid 1795 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#244} -pin  "VEC_LOOP:nor#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#247} -pin  "VEC_LOOP:nor#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load net {and.dcpl#252} -pin  "VEC_LOOP:nor#9" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#254} -pin  "VEC_LOOP:nor#9" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#257} -pin  "VEC_LOOP:nor#9" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#259} -pin  "VEC_LOOP:nor#9" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#263} -pin  "VEC_LOOP:nor#9" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {VEC_LOOP:nor#9.itm} -pin  "VEC_LOOP:nor#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1799 -attr oid 1796 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1).itm}
load net {VEC_LOOP:nor#9.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9.itm}
load net {VEC_LOOP:and#11.itm} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#11.itm}
load inst "VEC_LOOP:VEC_LOOP:or#5" "or(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1800 -attr oid 1797 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#11.itm} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#11.itm}
load net {and.dcpl#238} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load net {and.dcpl#241} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load net {and.dcpl#250} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load net {and.dcpl#261} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {VEC_LOOP:VEC_LOOP:or#5.itm} -pin  "VEC_LOOP:VEC_LOOP:or#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#5.itm}
load inst "VEC_LOOP:nor#10" "nor(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1801 -attr oid 1798 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#238} -pin  "VEC_LOOP:nor#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load net {and.dcpl#241} -pin  "VEC_LOOP:nor#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load net {and.dcpl#247} -pin  "VEC_LOOP:nor#10" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load net {and.dcpl#250} -pin  "VEC_LOOP:nor#10" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load net {and.dcpl#254} -pin  "VEC_LOOP:nor#10" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#257} -pin  "VEC_LOOP:nor#10" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#261} -pin  "VEC_LOOP:nor#10" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {VEC_LOOP:nor#10.itm} -pin  "VEC_LOOP:nor#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1802 -attr oid 1799 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0).itm}
load net {VEC_LOOP:nor#10.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10.itm}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#12.itm}
load inst "VEC_LOOP:VEC_LOOP:or#6" "or(5,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1803 -attr oid 1800 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#12.itm}
load net {and.dcpl#244} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#252} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#259} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#263} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {VEC_LOOP:VEC_LOOP:or#6.itm} -pin  "VEC_LOOP:VEC_LOOP:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#6.itm}
load inst "not#235" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1804 -attr oid 1801 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#235} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#188} -pin  "not#235" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#188}
load net {not#235.itm} -pin  "not#235" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#235.itm}
load inst "VEC_LOOP:or#3" "or(12,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1805 -attr oid 1802 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,12)"
load net {not#235.itm} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#235.itm}
load net {and.dcpl#238} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#238}
load net {and.dcpl#241} -pin  "VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#241}
load net {and.dcpl#244} -pin  "VEC_LOOP:or#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#247} -pin  "VEC_LOOP:or#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#247}
load net {and.dcpl#250} -pin  "VEC_LOOP:or#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#250}
load net {and.dcpl#252} -pin  "VEC_LOOP:or#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#254} -pin  "VEC_LOOP:or#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#257} -pin  "VEC_LOOP:or#3" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#259} -pin  "VEC_LOOP:or#3" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#261} -pin  "VEC_LOOP:or#3" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#263} -pin  "VEC_LOOP:or#3" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3.itm}
load inst "and#288" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1806 -attr oid 1803 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#288} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#288" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#167.cse} -pin  "and#288" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl} -pin  "and#288" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and#288.itm} -pin  "and#288" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#288.itm}
load inst "and#291" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1807 -attr oid 1804 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#291} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#291" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#33} -pin  "and#291" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#194} -pin  "and#291" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and#291.itm} -pin  "and#291" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#291.itm}
load inst "and#293" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1808 -attr oid 1805 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#293" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#167.cse} -pin  "and#293" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#194} -pin  "and#293" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and#293.itm} -pin  "and#293" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293.itm}
load inst "and#296" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1809 -attr oid 1806 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#296" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#33} -pin  "and#296" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#183} -pin  "and#296" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and#296.itm} -pin  "and#296" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.itm}
load inst "and#298" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1810 -attr oid 1807 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#298} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#298" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#167.cse} -pin  "and#298" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#183} -pin  "and#298" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and#298.itm} -pin  "and#298" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#298.itm}
load inst "and#301" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1811 -attr oid 1808 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#301} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#301" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#33} -pin  "and#301" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#199} -pin  "and#301" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and#301.itm} -pin  "and#301" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#301.itm}
load inst "VEC_LOOP:mux1h#24" "mux1h(6,3)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1812 -attr oid 1809 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#24} -attr area 7.795185 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(3,6)"
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#5}
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#5}
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#3}
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A3(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#7}
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A3(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#7}
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#5}
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A4(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#24" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#17}
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A5(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#17}
load net {GND} -pin  "VEC_LOOP:mux1h#24" {A5(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#17}
load net {and#288.itm} -pin  "VEC_LOOP:mux1h#24" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#288.itm}
load net {and#291.itm} -pin  "VEC_LOOP:mux1h#24" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#291.itm}
load net {and#293.itm} -pin  "VEC_LOOP:mux1h#24" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293.itm}
load net {and#296.itm} -pin  "VEC_LOOP:mux1h#24" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.itm}
load net {and#298.itm} -pin  "VEC_LOOP:mux1h#24" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#298.itm}
load net {and#301.itm} -pin  "VEC_LOOP:mux1h#24" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#301.itm}
load net {VEC_LOOP:mux1h#24.itm(0)} -pin  "VEC_LOOP:mux1h#24" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#24.itm}
load net {VEC_LOOP:mux1h#24.itm(1)} -pin  "VEC_LOOP:mux1h#24" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#24.itm}
load net {VEC_LOOP:mux1h#24.itm(2)} -pin  "VEC_LOOP:mux1h#24" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#24.itm}
load inst "and#285" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1813 -attr oid 1810 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#285} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#285" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#33} -pin  "and#285" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl} -pin  "and#285" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and#285.itm} -pin  "and#285" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#285.itm}
load inst "VEC_LOOP:nor#1" "nor(2,3)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1814 -attr oid 1811 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1} -attr area 3.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(3,2)"
load net {VEC_LOOP:mux1h#24.itm(0)} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#24.itm}
load net {VEC_LOOP:mux1h#24.itm(1)} -pin  "VEC_LOOP:nor#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#24.itm}
load net {VEC_LOOP:mux1h#24.itm(2)} -pin  "VEC_LOOP:nor#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#24.itm}
load net {and#285.itm} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {and#285.itm} -pin  "VEC_LOOP:nor#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {and#285.itm} -pin  "VEC_LOOP:nor#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {VEC_LOOP:nor#1.itm(0)} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(1)} -pin  "VEC_LOOP:nor#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(2)} -pin  "VEC_LOOP:nor#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load inst "and#303" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1815 -attr oid 1812 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#303} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#303" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#167.cse} -pin  "and#303" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#199} -pin  "and#303" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and#303.itm} -pin  "and#303" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#303.itm}
load inst "VEC_LOOP:or#54" "or(2,3)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1816 -attr oid 1813 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54} -attr area 3.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(3,2)"
load net {VEC_LOOP:nor#1.itm(0)} -pin  "VEC_LOOP:or#54" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(1)} -pin  "VEC_LOOP:or#54" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(2)} -pin  "VEC_LOOP:or#54" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {and#303.itm} -pin  "VEC_LOOP:or#54" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#303.itm} -pin  "VEC_LOOP:or#54" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#303.itm} -pin  "VEC_LOOP:or#54" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {VEC_LOOP:or#54.itm(0)} -pin  "VEC_LOOP:or#54" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.itm}
load net {VEC_LOOP:or#54.itm(1)} -pin  "VEC_LOOP:or#54" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.itm}
load net {VEC_LOOP:or#54.itm(2)} -pin  "VEC_LOOP:or#54" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.itm}
load inst "and#343" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1817 -attr oid 1814 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#343} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#343" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#33} -pin  "and#343" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl} -pin  "and#343" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and#343.itm} -pin  "and#343" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#343.itm}
load inst "and#346" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1818 -attr oid 1815 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#346} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#346" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#39} -pin  "and#346" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl} -pin  "and#346" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and#346.itm} -pin  "and#346" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#346.itm}
load inst "and#349" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1819 -attr oid 1816 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#349} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#349" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#167.cse} -pin  "and#349" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl} -pin  "and#349" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and#349.itm} -pin  "and#349" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#349.itm}
load inst "and#353" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1820 -attr oid 1817 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#353} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#353" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {nor#22.cse} -pin  "and#353" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#194} -pin  "and#353" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and#353.itm} -pin  "and#353" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#353.itm}
load inst "and#355" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1821 -attr oid 1818 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#355} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#355" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#33} -pin  "and#355" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#194} -pin  "and#355" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and#355.itm} -pin  "and#355" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#355.itm}
load inst "and#357" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1822 -attr oid 1819 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#357} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#357" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#39} -pin  "and#357" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#194} -pin  "and#357" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and#357.itm} -pin  "and#357" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#357.itm}
load inst "and#359" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1823 -attr oid 1820 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#359} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#359" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#167.cse} -pin  "and#359" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#194} -pin  "and#359" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {and#359.itm} -pin  "and#359" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#359.itm}
load inst "and#362" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1824 -attr oid 1821 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#362} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#362" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {nor#22.cse} -pin  "and#362" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#183} -pin  "and#362" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and#362.itm} -pin  "and#362" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#362.itm}
load inst "and#364" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1825 -attr oid 1822 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#364} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#364" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#33} -pin  "and#364" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#183} -pin  "and#364" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and#364.itm} -pin  "and#364" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#364.itm}
load inst "and#366" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1826 -attr oid 1823 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#366} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#366" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#39} -pin  "and#366" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#183} -pin  "and#366" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and#366.itm} -pin  "and#366" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#366.itm}
load inst "and#368" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1827 -attr oid 1824 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#368} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#368" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#167.cse} -pin  "and#368" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#183} -pin  "and#368" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#183}
load net {and#368.itm} -pin  "and#368" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#368.itm}
load inst "and#371" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1828 -attr oid 1825 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#371} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#371" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {nor#22.cse} -pin  "and#371" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.cse}
load net {and.dcpl#199} -pin  "and#371" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and#371.itm} -pin  "and#371" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#371.itm}
load inst "and#373" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1829 -attr oid 1826 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#373} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#373" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#33} -pin  "and#373" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#199} -pin  "and#373" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and#373.itm} -pin  "and#373" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#373.itm}
load inst "and#375" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1830 -attr oid 1827 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#375} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#375" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#39} -pin  "and#375" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#199} -pin  "and#375" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and#375.itm} -pin  "and#375" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#375.itm}
load inst "VEC_LOOP:mux1h#25" "mux1h(14,4)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1831 -attr oid 1828 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25} -attr area 22.682316 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(4,14)"
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#16}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#16}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#16}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#16}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A1(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#12}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#12}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#12}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#12}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A3(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A3(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A3(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A4(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A4(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A5(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A5(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A5(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A6(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A6(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#4}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A6(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#4}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/8#5}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A7(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/8#5}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A7(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/8#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A7(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/8#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#2}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A8(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#2}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A8(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A8(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#2}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A9(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#5}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A9(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A9(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A10(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A10(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A10(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A11(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A11(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A11(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#2}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A12(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A12(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A12(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#2}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A13(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A13(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A13(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {and#343.itm} -pin  "VEC_LOOP:mux1h#25" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#343.itm}
load net {and#346.itm} -pin  "VEC_LOOP:mux1h#25" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#346.itm}
load net {and#349.itm} -pin  "VEC_LOOP:mux1h#25" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#349.itm}
load net {and#353.itm} -pin  "VEC_LOOP:mux1h#25" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#353.itm}
load net {and#355.itm} -pin  "VEC_LOOP:mux1h#25" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#355.itm}
load net {and#357.itm} -pin  "VEC_LOOP:mux1h#25" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#357.itm}
load net {and#359.itm} -pin  "VEC_LOOP:mux1h#25" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#359.itm}
load net {and#362.itm} -pin  "VEC_LOOP:mux1h#25" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#362.itm}
load net {and#364.itm} -pin  "VEC_LOOP:mux1h#25" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#364.itm}
load net {and#366.itm} -pin  "VEC_LOOP:mux1h#25" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#366.itm}
load net {and#368.itm} -pin  "VEC_LOOP:mux1h#25" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#368.itm}
load net {and#371.itm} -pin  "VEC_LOOP:mux1h#25" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#371.itm}
load net {and#373.itm} -pin  "VEC_LOOP:mux1h#25" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#373.itm}
load net {and#375.itm} -pin  "VEC_LOOP:mux1h#25" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#375.itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -pin  "VEC_LOOP:mux1h#25" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(1)} -pin  "VEC_LOOP:mux1h#25" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(2)} -pin  "VEC_LOOP:mux1h#25" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(3)} -pin  "VEC_LOOP:mux1h#25" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load inst "and#377" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1832 -attr oid 1829 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#377} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#269} -pin  "and#377" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#167.cse} -pin  "and#377" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.cse}
load net {and.dcpl#199} -pin  "and#377" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#199}
load net {and#377.itm} -pin  "and#377" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#377.itm}
load inst "VEC_LOOP:or#55" "or(2,4)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1833 -attr oid 1830 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55} -attr area 4.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(4,2)"
load net {VEC_LOOP:mux1h#25.itm(0)} -pin  "VEC_LOOP:or#55" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(1)} -pin  "VEC_LOOP:or#55" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(2)} -pin  "VEC_LOOP:or#55" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(3)} -pin  "VEC_LOOP:or#55" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {and#377.itm} -pin  "VEC_LOOP:or#55" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#377.itm} -pin  "VEC_LOOP:or#55" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#377.itm} -pin  "VEC_LOOP:or#55" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#377.itm} -pin  "VEC_LOOP:or#55" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {VEC_LOOP:or#55.itm(0)} -pin  "VEC_LOOP:or#55" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.itm}
load net {VEC_LOOP:or#55.itm(1)} -pin  "VEC_LOOP:or#55" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.itm}
load net {VEC_LOOP:or#55.itm(2)} -pin  "VEC_LOOP:or#55" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.itm}
load net {VEC_LOOP:or#55.itm(3)} -pin  "VEC_LOOP:or#55" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.itm}
load inst "not#285" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1834 -attr oid 1831 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#285} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#285" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#55.itm}
load net {not#285.itm} -pin  "not#285" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#285.itm}
load inst "nor#49" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1835 -attr oid 1832 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(0)} -pin  "nor#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#57.itm}
load net {fsm_output(7)} -pin  "nor#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#61.itm}
load net {nor#49.itm} -pin  "nor#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49.itm}
load inst "nor#50" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1836 -attr oid 1833 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#50} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(4)} -pin  "nor#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#62.itm}
load net {fsm_output(3)} -pin  "nor#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#62.itm}
load net {nor#50.itm} -pin  "nor#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#50.itm}
load inst "and#408" "and(6,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1837 -attr oid 1834 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#408} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,6)"
load net {not#285.itm} -pin  "and#408" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#285.itm}
load net {fsm_output(2)} -pin  "and#408" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#66.itm}
load net {nor#49.itm} -pin  "and#408" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49.itm}
load net {nor#50.itm} -pin  "and#408" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#50.itm}
load net {fsm_output(5)} -pin  "and#408" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#75.itm}
load net {fsm_output(6)} -pin  "and#408" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#65.itm}
load net {and#408.itm} -pin  "and#408" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#408.itm}
load inst "VEC_LOOP:mux#24" "mux(2,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1838 -attr oid 1835 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24} -attr area 14.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(14,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:mux#24" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:mux#24" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:mux#24" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:mux#24" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(0)} -pin  "VEC_LOOP:mux#24" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(1)} -pin  "VEC_LOOP:mux#24" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(2)} -pin  "VEC_LOOP:mux#24" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(3)} -pin  "VEC_LOOP:mux#24" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(4)} -pin  "VEC_LOOP:mux#24" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(5)} -pin  "VEC_LOOP:mux#24" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(6)} -pin  "VEC_LOOP:mux#24" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(7)} -pin  "VEC_LOOP:mux#24" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(8)} -pin  "VEC_LOOP:mux#24" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#1(9)} -pin  "VEC_LOOP:mux#24" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {z.out#9(0)} -pin  "VEC_LOOP:mux#24" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "VEC_LOOP:mux#24" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "VEC_LOOP:mux#24" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "VEC_LOOP:mux#24" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "VEC_LOOP:mux#24" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "VEC_LOOP:mux#24" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "VEC_LOOP:mux#24" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "VEC_LOOP:mux#24" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "VEC_LOOP:mux#24" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "VEC_LOOP:mux#24" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "VEC_LOOP:mux#24" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "VEC_LOOP:mux#24" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "VEC_LOOP:mux#24" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "VEC_LOOP:mux#24" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {and#408.itm} -pin  "VEC_LOOP:mux#24" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#408.itm}
load net {VEC_LOOP:mux#24.itm(0)} -pin  "VEC_LOOP:mux#24" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(1)} -pin  "VEC_LOOP:mux#24" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(2)} -pin  "VEC_LOOP:mux#24" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(3)} -pin  "VEC_LOOP:mux#24" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(4)} -pin  "VEC_LOOP:mux#24" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(5)} -pin  "VEC_LOOP:mux#24" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(6)} -pin  "VEC_LOOP:mux#24" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(7)} -pin  "VEC_LOOP:mux#24" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(8)} -pin  "VEC_LOOP:mux#24" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(9)} -pin  "VEC_LOOP:mux#24" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(10)} -pin  "VEC_LOOP:mux#24" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(11)} -pin  "VEC_LOOP:mux#24" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(12)} -pin  "VEC_LOOP:mux#24" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(13)} -pin  "VEC_LOOP:mux#24" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load inst "VEC_LOOP:mux#27" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1839 -attr oid 1836 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#27" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#27" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#27" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#27" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#27" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#27" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#27" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#27" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#27" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#27" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#27" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#27" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#27" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#27" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#27" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#27" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#27" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#27" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#27" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#27" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#27" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#27" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#27" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#27" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#27" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#27" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#27" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#27" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#27" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#27" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#27" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#27" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#27" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#27" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#27" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#27" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#27" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#27" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#27" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#27" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#27" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#27" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#27" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#27" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#27" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#27" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#27" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#27" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#27" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#27" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#27" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#27" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#27" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#27" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#27" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#27" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#27" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#27" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#27" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#27" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#27" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#27" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#27" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#27" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {and#435.cse} -pin  "VEC_LOOP:mux#27" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#435.cse}
load net {VEC_LOOP:mux#27.itm(0)} -pin  "VEC_LOOP:mux#27" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(1)} -pin  "VEC_LOOP:mux#27" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(2)} -pin  "VEC_LOOP:mux#27" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(3)} -pin  "VEC_LOOP:mux#27" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(4)} -pin  "VEC_LOOP:mux#27" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(5)} -pin  "VEC_LOOP:mux#27" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(6)} -pin  "VEC_LOOP:mux#27" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(7)} -pin  "VEC_LOOP:mux#27" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(8)} -pin  "VEC_LOOP:mux#27" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(9)} -pin  "VEC_LOOP:mux#27" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(10)} -pin  "VEC_LOOP:mux#27" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(11)} -pin  "VEC_LOOP:mux#27" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(12)} -pin  "VEC_LOOP:mux#27" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(13)} -pin  "VEC_LOOP:mux#27" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(14)} -pin  "VEC_LOOP:mux#27" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(15)} -pin  "VEC_LOOP:mux#27" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(16)} -pin  "VEC_LOOP:mux#27" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(17)} -pin  "VEC_LOOP:mux#27" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(18)} -pin  "VEC_LOOP:mux#27" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(19)} -pin  "VEC_LOOP:mux#27" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(20)} -pin  "VEC_LOOP:mux#27" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(21)} -pin  "VEC_LOOP:mux#27" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(22)} -pin  "VEC_LOOP:mux#27" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(23)} -pin  "VEC_LOOP:mux#27" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(24)} -pin  "VEC_LOOP:mux#27" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(25)} -pin  "VEC_LOOP:mux#27" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(26)} -pin  "VEC_LOOP:mux#27" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(27)} -pin  "VEC_LOOP:mux#27" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(28)} -pin  "VEC_LOOP:mux#27" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(29)} -pin  "VEC_LOOP:mux#27" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(30)} -pin  "VEC_LOOP:mux#27" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load net {VEC_LOOP:mux#27.itm(31)} -pin  "VEC_LOOP:mux#27" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#27.itm}
load inst "COMP_LOOP-1:factor2:not#1" "not(32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1840 -attr oid 1837 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "COMP_LOOP-1:factor2:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "COMP_LOOP-1:factor2:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "COMP_LOOP-1:factor2:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "COMP_LOOP-1:factor2:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "COMP_LOOP-1:factor2:not#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "COMP_LOOP-1:factor2:not#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "COMP_LOOP-1:factor2:not#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "COMP_LOOP-1:factor2:not#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "COMP_LOOP-1:factor2:not#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "COMP_LOOP-1:factor2:not#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "COMP_LOOP-1:factor2:not#1" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "COMP_LOOP-1:factor2:not#1" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "COMP_LOOP-1:factor2:not#1" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "COMP_LOOP-1:factor2:not#1" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "COMP_LOOP-1:factor2:not#1" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "COMP_LOOP-1:factor2:not#1" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "COMP_LOOP-1:factor2:not#1" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "COMP_LOOP-1:factor2:not#1" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "COMP_LOOP-1:factor2:not#1" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "COMP_LOOP-1:factor2:not#1" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "COMP_LOOP-1:factor2:not#1" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "COMP_LOOP-1:factor2:not#1" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "COMP_LOOP-1:factor2:not#1" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "COMP_LOOP-1:factor2:not#1" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "COMP_LOOP-1:factor2:not#1" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "COMP_LOOP-1:factor2:not#1" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "COMP_LOOP-1:factor2:not#1" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "COMP_LOOP-1:factor2:not#1" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "COMP_LOOP-1:factor2:not#1" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "COMP_LOOP-1:factor2:not#1" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "COMP_LOOP-1:factor2:not#1" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "COMP_LOOP-1:factor2:not#1" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load inst "COMP_LOOP-3:factor2:not#1" "not(32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1841 -attr oid 1838 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP-3:factor2:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP-3:factor2:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP-3:factor2:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP-3:factor2:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP-3:factor2:not#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP-3:factor2:not#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP-3:factor2:not#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP-3:factor2:not#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP-3:factor2:not#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP-3:factor2:not#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP-3:factor2:not#1" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP-3:factor2:not#1" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP-3:factor2:not#1" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP-3:factor2:not#1" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP-3:factor2:not#1" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP-3:factor2:not#1" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP-3:factor2:not#1" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP-3:factor2:not#1" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP-3:factor2:not#1" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP-3:factor2:not#1" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP-3:factor2:not#1" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP-3:factor2:not#1" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP-3:factor2:not#1" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP-3:factor2:not#1" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP-3:factor2:not#1" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP-3:factor2:not#1" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP-3:factor2:not#1" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP-3:factor2:not#1" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP-3:factor2:not#1" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP-3:factor2:not#1" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP-3:factor2:not#1" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP-3:factor2:not#1" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load inst "VEC_LOOP:mux#28" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1842 -attr oid 1839 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -pin  "VEC_LOOP:mux#28" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -pin  "VEC_LOOP:mux#28" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -pin  "VEC_LOOP:mux#28" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -pin  "VEC_LOOP:mux#28" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -pin  "VEC_LOOP:mux#28" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -pin  "VEC_LOOP:mux#28" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -pin  "VEC_LOOP:mux#28" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -pin  "VEC_LOOP:mux#28" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -pin  "VEC_LOOP:mux#28" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -pin  "VEC_LOOP:mux#28" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -pin  "VEC_LOOP:mux#28" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -pin  "VEC_LOOP:mux#28" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -pin  "VEC_LOOP:mux#28" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -pin  "VEC_LOOP:mux#28" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -pin  "VEC_LOOP:mux#28" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -pin  "VEC_LOOP:mux#28" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -pin  "VEC_LOOP:mux#28" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -pin  "VEC_LOOP:mux#28" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -pin  "VEC_LOOP:mux#28" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -pin  "VEC_LOOP:mux#28" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -pin  "VEC_LOOP:mux#28" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -pin  "VEC_LOOP:mux#28" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -pin  "VEC_LOOP:mux#28" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -pin  "VEC_LOOP:mux#28" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -pin  "VEC_LOOP:mux#28" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -pin  "VEC_LOOP:mux#28" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -pin  "VEC_LOOP:mux#28" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -pin  "VEC_LOOP:mux#28" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -pin  "VEC_LOOP:mux#28" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -pin  "VEC_LOOP:mux#28" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -pin  "VEC_LOOP:mux#28" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -pin  "VEC_LOOP:mux#28" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -pin  "VEC_LOOP:mux#28" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -pin  "VEC_LOOP:mux#28" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -pin  "VEC_LOOP:mux#28" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -pin  "VEC_LOOP:mux#28" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -pin  "VEC_LOOP:mux#28" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -pin  "VEC_LOOP:mux#28" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -pin  "VEC_LOOP:mux#28" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -pin  "VEC_LOOP:mux#28" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -pin  "VEC_LOOP:mux#28" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -pin  "VEC_LOOP:mux#28" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -pin  "VEC_LOOP:mux#28" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -pin  "VEC_LOOP:mux#28" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -pin  "VEC_LOOP:mux#28" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -pin  "VEC_LOOP:mux#28" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -pin  "VEC_LOOP:mux#28" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -pin  "VEC_LOOP:mux#28" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -pin  "VEC_LOOP:mux#28" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -pin  "VEC_LOOP:mux#28" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -pin  "VEC_LOOP:mux#28" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -pin  "VEC_LOOP:mux#28" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -pin  "VEC_LOOP:mux#28" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -pin  "VEC_LOOP:mux#28" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -pin  "VEC_LOOP:mux#28" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -pin  "VEC_LOOP:mux#28" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -pin  "VEC_LOOP:mux#28" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -pin  "VEC_LOOP:mux#28" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -pin  "VEC_LOOP:mux#28" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -pin  "VEC_LOOP:mux#28" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -pin  "VEC_LOOP:mux#28" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -pin  "VEC_LOOP:mux#28" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -pin  "VEC_LOOP:mux#28" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -pin  "VEC_LOOP:mux#28" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {and#435.cse} -pin  "VEC_LOOP:mux#28" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#435.cse}
load net {VEC_LOOP:mux#28.itm(0)} -pin  "VEC_LOOP:mux#28" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(1)} -pin  "VEC_LOOP:mux#28" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(2)} -pin  "VEC_LOOP:mux#28" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(3)} -pin  "VEC_LOOP:mux#28" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(4)} -pin  "VEC_LOOP:mux#28" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(5)} -pin  "VEC_LOOP:mux#28" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(6)} -pin  "VEC_LOOP:mux#28" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(7)} -pin  "VEC_LOOP:mux#28" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(8)} -pin  "VEC_LOOP:mux#28" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(9)} -pin  "VEC_LOOP:mux#28" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(10)} -pin  "VEC_LOOP:mux#28" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(11)} -pin  "VEC_LOOP:mux#28" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(12)} -pin  "VEC_LOOP:mux#28" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(13)} -pin  "VEC_LOOP:mux#28" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(14)} -pin  "VEC_LOOP:mux#28" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(15)} -pin  "VEC_LOOP:mux#28" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(16)} -pin  "VEC_LOOP:mux#28" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(17)} -pin  "VEC_LOOP:mux#28" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(18)} -pin  "VEC_LOOP:mux#28" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(19)} -pin  "VEC_LOOP:mux#28" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(20)} -pin  "VEC_LOOP:mux#28" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(21)} -pin  "VEC_LOOP:mux#28" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(22)} -pin  "VEC_LOOP:mux#28" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(23)} -pin  "VEC_LOOP:mux#28" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(24)} -pin  "VEC_LOOP:mux#28" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(25)} -pin  "VEC_LOOP:mux#28" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(26)} -pin  "VEC_LOOP:mux#28" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(27)} -pin  "VEC_LOOP:mux#28" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(28)} -pin  "VEC_LOOP:mux#28" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(29)} -pin  "VEC_LOOP:mux#28" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(30)} -pin  "VEC_LOOP:mux#28" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load net {VEC_LOOP:mux#28.itm(31)} -pin  "VEC_LOOP:mux#28" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#28.itm}
load inst "VEC_LOOP:mux#29" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1843 -attr oid 1840 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#29" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#29" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#29" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#29" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#29" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#29" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#29" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#29" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#29" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#29" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#29" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#29" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#29" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#29" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#29" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#29" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#29" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#29" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#29" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#29" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#29" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#29" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#29" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#29" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#29" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#29" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#29" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#29" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#29" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#29" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#29" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#29" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#29" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#29" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#29" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#29" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#29" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#29" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#29" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#29" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#29" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#29" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#29" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#29" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#29" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#29" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#29" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#29" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#29" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#29" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#29" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#29" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#29" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#29" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#29" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#29" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#29" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#29" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#29" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#29" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#29" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#29" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#29" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#29" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {and#435.cse} -pin  "VEC_LOOP:mux#29" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#435.cse}
load net {VEC_LOOP:mux#29.itm(0)} -pin  "VEC_LOOP:mux#29" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(1)} -pin  "VEC_LOOP:mux#29" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(2)} -pin  "VEC_LOOP:mux#29" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(3)} -pin  "VEC_LOOP:mux#29" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(4)} -pin  "VEC_LOOP:mux#29" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(5)} -pin  "VEC_LOOP:mux#29" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(6)} -pin  "VEC_LOOP:mux#29" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(7)} -pin  "VEC_LOOP:mux#29" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(8)} -pin  "VEC_LOOP:mux#29" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(9)} -pin  "VEC_LOOP:mux#29" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(10)} -pin  "VEC_LOOP:mux#29" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(11)} -pin  "VEC_LOOP:mux#29" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(12)} -pin  "VEC_LOOP:mux#29" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(13)} -pin  "VEC_LOOP:mux#29" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(14)} -pin  "VEC_LOOP:mux#29" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(15)} -pin  "VEC_LOOP:mux#29" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(16)} -pin  "VEC_LOOP:mux#29" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(17)} -pin  "VEC_LOOP:mux#29" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(18)} -pin  "VEC_LOOP:mux#29" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(19)} -pin  "VEC_LOOP:mux#29" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(20)} -pin  "VEC_LOOP:mux#29" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(21)} -pin  "VEC_LOOP:mux#29" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(22)} -pin  "VEC_LOOP:mux#29" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(23)} -pin  "VEC_LOOP:mux#29" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(24)} -pin  "VEC_LOOP:mux#29" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(25)} -pin  "VEC_LOOP:mux#29" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(26)} -pin  "VEC_LOOP:mux#29" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(27)} -pin  "VEC_LOOP:mux#29" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(28)} -pin  "VEC_LOOP:mux#29" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(29)} -pin  "VEC_LOOP:mux#29" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(30)} -pin  "VEC_LOOP:mux#29" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load net {VEC_LOOP:mux#29.itm(31)} -pin  "VEC_LOOP:mux#29" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#29.itm}
load inst "VEC_LOOP:mux#30" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1844 -attr oid 1841 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#30" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#30" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#30" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#30" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#30" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#30" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#30" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#30" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#30" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#30" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#30" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#30" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#30" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#30" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#30" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#30" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#30" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#30" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#30" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#30" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#30" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#30" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#30" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#30" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#30" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#30" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#30" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#30" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#30" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#30" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#30" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#30" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#30" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#30" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#30" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#30" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#30" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#30" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#30" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#30" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#30" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#30" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#30" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#30" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#30" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#30" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#30" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#30" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#30" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#30" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#30" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#30" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#30" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#30" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#30" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#30" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#30" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#30" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#30" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#30" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#30" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#30" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#30" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#30" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {and#435.cse} -pin  "VEC_LOOP:mux#30" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#435.cse}
load net {VEC_LOOP:mux#30.itm(0)} -pin  "VEC_LOOP:mux#30" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(1)} -pin  "VEC_LOOP:mux#30" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(2)} -pin  "VEC_LOOP:mux#30" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(3)} -pin  "VEC_LOOP:mux#30" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(4)} -pin  "VEC_LOOP:mux#30" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(5)} -pin  "VEC_LOOP:mux#30" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(6)} -pin  "VEC_LOOP:mux#30" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(7)} -pin  "VEC_LOOP:mux#30" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(8)} -pin  "VEC_LOOP:mux#30" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(9)} -pin  "VEC_LOOP:mux#30" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(10)} -pin  "VEC_LOOP:mux#30" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(11)} -pin  "VEC_LOOP:mux#30" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(12)} -pin  "VEC_LOOP:mux#30" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(13)} -pin  "VEC_LOOP:mux#30" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(14)} -pin  "VEC_LOOP:mux#30" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(15)} -pin  "VEC_LOOP:mux#30" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(16)} -pin  "VEC_LOOP:mux#30" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(17)} -pin  "VEC_LOOP:mux#30" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(18)} -pin  "VEC_LOOP:mux#30" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(19)} -pin  "VEC_LOOP:mux#30" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(20)} -pin  "VEC_LOOP:mux#30" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(21)} -pin  "VEC_LOOP:mux#30" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(22)} -pin  "VEC_LOOP:mux#30" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(23)} -pin  "VEC_LOOP:mux#30" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(24)} -pin  "VEC_LOOP:mux#30" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(25)} -pin  "VEC_LOOP:mux#30" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(26)} -pin  "VEC_LOOP:mux#30" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(27)} -pin  "VEC_LOOP:mux#30" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(28)} -pin  "VEC_LOOP:mux#30" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(29)} -pin  "VEC_LOOP:mux#30" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(30)} -pin  "VEC_LOOP:mux#30" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load net {VEC_LOOP:mux#30.itm(31)} -pin  "VEC_LOOP:mux#30" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#30.itm}
load inst "COMP_LOOP:twiddle_f:or#1" "or(7,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1845 -attr oid 1842 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,7)"
load net {and.dcpl#437} -pin  "COMP_LOOP:twiddle_f:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#437}
load net {and.dcpl#440} -pin  "COMP_LOOP:twiddle_f:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#442} -pin  "COMP_LOOP:twiddle_f:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#445} -pin  "COMP_LOOP:twiddle_f:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#445}
load net {and.dcpl#447} -pin  "COMP_LOOP:twiddle_f:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {and.dcpl#450} -pin  "COMP_LOOP:twiddle_f:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {and.dcpl#452} -pin  "COMP_LOOP:twiddle_f:or#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm}
load inst "COMP_LOOP:twiddle_f:mux#5" "mux(2,14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1846 -attr oid 1843 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5} -attr area 14.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(14,1,2)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(12)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(13)} -pin  "COMP_LOOP:twiddle_f:mux#5" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:mux#5" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(11)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(12)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load net {COMP_LOOP:twiddle_f:mux#5.itm(13)} -pin  "COMP_LOOP:twiddle_f:mux#5" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#5.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#161" "mux1h(6,3)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1847 -attr oid 1844 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#161} -attr area 7.795185 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(3,6)"
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#4}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#4}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#4}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#6}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#6}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#6}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#4}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#4}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#4}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#8}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A3(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#8}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A3(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#8}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#6}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#6}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A4(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#6}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#18}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A5(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#18}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {A5(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#18}
load net {and.dcpl#437} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#437}
load net {and.dcpl#440} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#442} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#445} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#445}
load net {and.dcpl#447} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {and.dcpl#450} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm}
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm}
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#161" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm}
load inst "and#449" "and(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1848 -attr oid 1845 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#449} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#433} -pin  "and#449" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#433}
load net {and.dcpl#33} -pin  "and#449" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl} -pin  "and#449" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl}
load net {and#449.itm} -pin  "and#449" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#449.itm}
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,3)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1849 -attr oid 1846 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1} -attr area 3.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(3,2)"
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(0)} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm}
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(1)} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm}
load net {COMP_LOOP:twiddle_f:mux1h#161.itm(2)} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm}
load net {and#449.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {and#449.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {and#449.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm(0)} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm(1)} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm(2)} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:or#15" "or(2,3)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1850 -attr oid 1847 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15} -attr area 3.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(3,2)"
load net {COMP_LOOP:twiddle_f:nor#1.itm(0)} -pin  "COMP_LOOP:twiddle_f:or#15" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm(1)} -pin  "COMP_LOOP:twiddle_f:or#15" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm(2)} -pin  "COMP_LOOP:twiddle_f:or#15" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load net {and.dcpl#452} -pin  "COMP_LOOP:twiddle_f:or#15" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm}
load net {and.dcpl#452} -pin  "COMP_LOOP:twiddle_f:or#15" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm}
load net {and.dcpl#452} -pin  "COMP_LOOP:twiddle_f:or#15" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm}
load net {COMP_LOOP:twiddle_f:or#15.itm(0)} -pin  "COMP_LOOP:twiddle_f:or#15" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.itm}
load net {COMP_LOOP:twiddle_f:or#15.itm(1)} -pin  "COMP_LOOP:twiddle_f:or#15" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.itm}
load net {COMP_LOOP:twiddle_f:or#15.itm(2)} -pin  "COMP_LOOP:twiddle_f:or#15" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.itm}
load inst "COMP_LOOP:twiddle_f:or#16" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1851 -attr oid 1848 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#465} -pin  "COMP_LOOP:twiddle_f:or#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load net {and.dcpl#470} -pin  "COMP_LOOP:twiddle_f:or#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#470}
load net {and.dcpl#475} -pin  "COMP_LOOP:twiddle_f:or#16" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#475}
load net {COMP_LOOP:twiddle_f:or#16.itm} -pin  "COMP_LOOP:twiddle_f:or#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16.itm}
load inst "COMP_LOOP:twiddle_f:mux" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1852 -attr oid 1849 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(12).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(12).itm}
load net {COMP_LOOP:twiddle_f:or#16.itm} -pin  "COMP_LOOP:twiddle_f:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16.itm}
load net {COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load inst "COMP_LOOP:twiddle_f:nor#2" "nor(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1853 -attr oid 1850 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#463} -pin  "COMP_LOOP:twiddle_f:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {and.dcpl#468} -pin  "COMP_LOOP:twiddle_f:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#468}
load net {and.dcpl#473} -pin  "COMP_LOOP:twiddle_f:nor#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1854 -attr oid 1851 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm}
load inst "COMP_LOOP:twiddle_f:or#17" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1855 -attr oid 1852 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#463} -pin  "COMP_LOOP:twiddle_f:or#17" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {and.dcpl#473} -pin  "COMP_LOOP:twiddle_f:or#17" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {COMP_LOOP:twiddle_f:or#17.itm} -pin  "COMP_LOOP:twiddle_f:or#17" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm}
load inst "COMP_LOOP:twiddle_f:or#18" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1856 -attr oid 1853 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#465} -pin  "COMP_LOOP:twiddle_f:or#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load net {and.dcpl#470} -pin  "COMP_LOOP:twiddle_f:or#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#470}
load net {and.dcpl#475} -pin  "COMP_LOOP:twiddle_f:or#18" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#475}
load net {COMP_LOOP:twiddle_f:or#18.itm} -pin  "COMP_LOOP:twiddle_f:or#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#158" "mux1h(4,12)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1857 -attr oid 1854 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158} -attr area 21.965188 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(12,4)"
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1)(11-0).itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A2(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(11-0).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {A3(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {and.dcpl#459} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {COMP_LOOP:twiddle_f:or#17.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1858 -attr oid 1855 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm}
load net {COMP_LOOP:twiddle_f:or#18.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {S2} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1859 -attr oid 1856 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18.itm}
load net {and.dcpl#468} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#468}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load net {COMP_LOOP:twiddle_f:mux1h#158.itm(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#158" {Z(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm}
load inst "COMP_LOOP:twiddle_f:nor#3" "nor(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1860 -attr oid 1857 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#463} -pin  "COMP_LOOP:twiddle_f:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {and.dcpl#468} -pin  "COMP_LOOP:twiddle_f:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#468}
load net {and.dcpl#473} -pin  "COMP_LOOP:twiddle_f:nor#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1861 -attr oid 1858 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9).itm}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1.itm}
load inst "COMP_LOOP:twiddle_f:or#20" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1862 -attr oid 1859 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#459} -pin  "COMP_LOOP:twiddle_f:or#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#465} -pin  "COMP_LOOP:twiddle_f:or#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load net {and.dcpl#470} -pin  "COMP_LOOP:twiddle_f:or#20" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#470}
load net {and.dcpl#475} -pin  "COMP_LOOP:twiddle_f:or#20" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#475}
load net {COMP_LOOP:twiddle_f:or#20.itm} -pin  "COMP_LOOP:twiddle_f:or#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20.itm}
load inst "COMP_LOOP:twiddle_f:or#21" "or(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1863 -attr oid 1860 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#21} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#463} -pin  "COMP_LOOP:twiddle_f:or#21" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {and.dcpl#473} -pin  "COMP_LOOP:twiddle_f:or#21" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {COMP_LOOP:twiddle_f:or#21.itm} -pin  "COMP_LOOP:twiddle_f:or#21" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#21.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#159" "mux1h(3,9)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1864 -attr oid 1861 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159} -attr area 13.017934 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(9,3)"
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(8-0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(9-1).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#11.itm}
load net {COMP_LOOP:twiddle_f:or#20.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {S0} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1865 -attr oid 1862 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20.itm}
load net {COMP_LOOP:twiddle_f:or#21.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {S1} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1866 -attr oid 1863 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#21.itm}
load net {and.dcpl#468} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#468}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load inst "COMP_LOOP:twiddle_f:mux#6" "mux(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1867 -attr oid 1864 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(0).itm}
load net {COMP_LOOP:k(14:4).sva(9:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(1).itm}
load net {and.dcpl#468} -pin  "COMP_LOOP:twiddle_f:mux#6" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#468}
load net {COMP_LOOP:twiddle_f:mux#6.itm} -pin  "COMP_LOOP:twiddle_f:mux#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load inst "COMP_LOOP:twiddle_f:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1868 -attr oid 1865 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#459} -pin  "COMP_LOOP:twiddle_f:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#465} -pin  "COMP_LOOP:twiddle_f:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load net {COMP_LOOP:twiddle_f:nor#4.itm} -pin  "COMP_LOOP:twiddle_f:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4.itm}
load inst "COMP_LOOP:twiddle_f:and#10" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1869 -attr oid 1866 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#10} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux#6.itm} -pin  "COMP_LOOP:twiddle_f:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {COMP_LOOP:twiddle_f:nor#4.itm} -pin  "COMP_LOOP:twiddle_f:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4.itm}
load net {COMP_LOOP:twiddle_f:and#10.itm} -pin  "COMP_LOOP:twiddle_f:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#10.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" "or(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1870 -attr oid 1867 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {COMP_LOOP:twiddle_f:and#10.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#10.itm}
load net {and.dcpl#470} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#470}
load net {and.dcpl#475} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#475}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:nor#5" "nor(3,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1871 -attr oid 1868 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#459} -pin  "COMP_LOOP:twiddle_f:nor#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#463} -pin  "COMP_LOOP:twiddle_f:nor#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {and.dcpl#470} -pin  "COMP_LOOP:twiddle_f:nor#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#470}
load net {COMP_LOOP:twiddle_f:nor#5.itm} -pin  "COMP_LOOP:twiddle_f:nor#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5.itm}
load inst "COMP_LOOP:twiddle_f:and#11" "and(2,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1872 -attr oid 1869 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#11} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(14:4).sva(9:0)(0)} -pin  "COMP_LOOP:twiddle_f:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(14:4).sva(9:0))(0)#1.itm}
load net {COMP_LOOP:twiddle_f:nor#5.itm} -pin  "COMP_LOOP:twiddle_f:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5.itm}
load net {COMP_LOOP:twiddle_f:and#11.itm} -pin  "COMP_LOOP:twiddle_f:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#11.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" "or(4,1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1873 -attr oid 1870 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {COMP_LOOP:twiddle_f:and#11.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#11.itm}
load net {and.dcpl#465} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load net {and.dcpl#473} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#475} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#475}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1874 -attr oid 1871 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {and.dcpl#32} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load inst "not#322" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1875 -attr oid 1872 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#322} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#59.itm} -pin  "not#322" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59.itm}
load net {not#322.itm} -pin  "not#322" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#322.itm}
load inst "not#76" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1876 -attr oid 1873 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#76} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#59.itm} -pin  "not#76" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59.itm}
load net {not#76.itm} -pin  "not#76" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#76.itm}
load inst "not#65" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1877 -attr oid 1874 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#65} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#53.itm} -pin  "not#65" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#53.itm}
load net {not#65.itm} -pin  "not#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#65.itm}
load inst "not#61" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1878 -attr oid 1875 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#61} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#61" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load net {not#61.itm} -pin  "not#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#61.itm}
load inst "COMP_LOOP-2:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1879 -attr oid 1876 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-2:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#10.itm}
load net {COMP_LOOP-2:not.itm} -pin  "COMP_LOOP-2:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not.itm}
load inst "COMP_LOOP-3:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1880 -attr oid 1877 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-3:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#1.itm}
load net {COMP_LOOP-3:not.itm} -pin  "COMP_LOOP-3:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not.itm}
load inst "COMP_LOOP-4:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1881 -attr oid 1878 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#2(12)} -pin  "COMP_LOOP-4:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(12).itm}
load net {COMP_LOOP-4:not.itm} -pin  "COMP_LOOP-4:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not.itm}
load inst "COMP_LOOP-5:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1882 -attr oid 1879 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-5:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#7.itm}
load net {COMP_LOOP-5:not.itm} -pin  "COMP_LOOP-5:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not.itm}
load inst "COMP_LOOP-6:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1883 -attr oid 1880 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-6:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#8.itm}
load net {COMP_LOOP-6:not.itm} -pin  "COMP_LOOP-6:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not.itm}
load inst "COMP_LOOP-7:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1884 -attr oid 1881 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-7:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#9.itm}
load net {COMP_LOOP-7:not.itm} -pin  "COMP_LOOP-7:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not.itm}
load inst "COMP_LOOP-8:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1885 -attr oid 1882 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#2(11)} -pin  "COMP_LOOP-8:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(11-0)#2.itm}
load net {COMP_LOOP-8:not.itm} -pin  "COMP_LOOP-8:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not.itm}
load inst "COMP_LOOP-9:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1886 -attr oid 1883 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-9:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#6.itm}
load net {COMP_LOOP-9:not.itm} -pin  "COMP_LOOP-9:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not.itm}
load inst "COMP_LOOP-10:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1887 -attr oid 1884 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-10:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#5.itm}
load net {COMP_LOOP-10:not.itm} -pin  "COMP_LOOP-10:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not.itm}
load inst "COMP_LOOP-11:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1888 -attr oid 1885 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-11:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#4.itm}
load net {COMP_LOOP-11:not.itm} -pin  "COMP_LOOP-11:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not.itm}
load inst "COMP_LOOP-12:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1889 -attr oid 1886 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#2(12)} -pin  "COMP_LOOP-12:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(12)#1.itm}
load net {COMP_LOOP-12:not.itm} -pin  "COMP_LOOP-12:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not.itm}
load inst "COMP_LOOP-13:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1890 -attr oid 1887 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-13:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#3.itm}
load net {COMP_LOOP-13:not.itm} -pin  "COMP_LOOP-13:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not.itm}
load inst "COMP_LOOP-14:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1891 -attr oid 1888 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-14:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14)#2.itm}
load net {COMP_LOOP-14:not.itm} -pin  "COMP_LOOP-14:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not.itm}
load inst "COMP_LOOP-15:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1892 -attr oid 1889 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(14)} -pin  "COMP_LOOP-15:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(14).itm}
load net {COMP_LOOP-15:not.itm} -pin  "COMP_LOOP-15:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not.itm}
load inst "COMP_LOOP-16:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1893 -attr oid 1890 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#2(10)} -pin  "COMP_LOOP-16:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(10-0)#1.itm}
load net {COMP_LOOP-16:not.itm} -pin  "COMP_LOOP-16:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not.itm}
load inst "COMP_LOOP-2:not#4" "not(14)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1894 -attr oid 1891 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(14)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#4" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#4" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#4" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#4" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#4" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#4" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#4" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#4" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#4" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#4" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-2:not#4" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-2:not#4" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-2:not#4" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-2:not#4" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -pin  "COMP_LOOP-2:not#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(1)} -pin  "COMP_LOOP-2:not#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(2)} -pin  "COMP_LOOP-2:not#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(3)} -pin  "COMP_LOOP-2:not#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(4)} -pin  "COMP_LOOP-2:not#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(5)} -pin  "COMP_LOOP-2:not#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(6)} -pin  "COMP_LOOP-2:not#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(7)} -pin  "COMP_LOOP-2:not#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(8)} -pin  "COMP_LOOP-2:not#4" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(9)} -pin  "COMP_LOOP-2:not#4" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(10)} -pin  "COMP_LOOP-2:not#4" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(11)} -pin  "COMP_LOOP-2:not#4" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(12)} -pin  "COMP_LOOP-2:not#4" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(13)} -pin  "COMP_LOOP-2:not#4" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load inst "COMP_LOOP-1:acc" "add_ci(15,-1,15,-1,15)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1895 -attr oid 1892 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc} -attr area 15.000000 -attr delay 1.110000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(15,0,15,0,15)"
load net {GND} -pin  "COMP_LOOP-1:acc" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(0)} -pin  "COMP_LOOP-1:acc" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(1)} -pin  "COMP_LOOP-1:acc" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(2)} -pin  "COMP_LOOP-1:acc" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(3)} -pin  "COMP_LOOP-1:acc" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(4)} -pin  "COMP_LOOP-1:acc" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(5)} -pin  "COMP_LOOP-1:acc" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(6)} -pin  "COMP_LOOP-1:acc" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(7)} -pin  "COMP_LOOP-1:acc" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(8)} -pin  "COMP_LOOP-1:acc" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(9)} -pin  "COMP_LOOP-1:acc" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {z.out#1(10)} -pin  "COMP_LOOP-1:acc" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#92.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -pin  "COMP_LOOP-1:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(1)} -pin  "COMP_LOOP-1:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(2)} -pin  "COMP_LOOP-1:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(3)} -pin  "COMP_LOOP-1:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(4)} -pin  "COMP_LOOP-1:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(5)} -pin  "COMP_LOOP-1:acc" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(6)} -pin  "COMP_LOOP-1:acc" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(7)} -pin  "COMP_LOOP-1:acc" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(8)} -pin  "COMP_LOOP-1:acc" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(9)} -pin  "COMP_LOOP-1:acc" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(10)} -pin  "COMP_LOOP-1:acc" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(11)} -pin  "COMP_LOOP-1:acc" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(12)} -pin  "COMP_LOOP-1:acc" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(13)} -pin  "COMP_LOOP-1:acc" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP-1:acc" {B(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP-1:acc" {C(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {COMP_LOOP-1:acc.itm(0)} -pin  "COMP_LOOP-1:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(1)} -pin  "COMP_LOOP-1:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(2)} -pin  "COMP_LOOP-1:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(3)} -pin  "COMP_LOOP-1:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(4)} -pin  "COMP_LOOP-1:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(5)} -pin  "COMP_LOOP-1:acc" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(6)} -pin  "COMP_LOOP-1:acc" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(7)} -pin  "COMP_LOOP-1:acc" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(8)} -pin  "COMP_LOOP-1:acc" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(9)} -pin  "COMP_LOOP-1:acc" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(10)} -pin  "COMP_LOOP-1:acc" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(11)} -pin  "COMP_LOOP-1:acc" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(12)} -pin  "COMP_LOOP-1:acc" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(13)} -pin  "COMP_LOOP-1:acc" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(14)} -pin  "COMP_LOOP-1:acc" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load inst "COMP_LOOP-1:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1896 -attr oid 1893 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {COMP_LOOP-1:acc.itm(14)} -pin  "COMP_LOOP-1:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(COMP_LOOP-1:acc)(14).itm}
load net {COMP_LOOP-1:not.itm} -pin  "COMP_LOOP-1:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not.itm}
load inst "STAGE_LOOP:not" "not(1)" "INTERFACE" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1897 -attr oid 1894 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not.itm} -pin  "STAGE_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1898 -attr oid 1895 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1899 -attr oid 1896 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1900 -attr oid 1897 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1901 -attr oid 1898 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load portBus vec:rsc.adra(13:0) output 14 {vec:rsc.adra(13)} {vec:rsc.adra(12)} {vec:rsc.adra(11)} {vec:rsc.adra(10)} {vec:rsc.adra(9)} {vec:rsc.adra(8)} {vec:rsc.adra(7)} {vec:rsc.adra(6)} {vec:rsc.adra(5)} {vec:rsc.adra(4)} {vec:rsc.adra(3)} {vec:rsc.adra(2)} {vec:rsc.adra(1)} {vec:rsc.adra(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1902 -attr oid 1899 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load portBus vec:rsc.da(31:0) output 32 {vec:rsc.da(31)} {vec:rsc.da(30)} {vec:rsc.da(29)} {vec:rsc.da(28)} {vec:rsc.da(27)} {vec:rsc.da(26)} {vec:rsc.da(25)} {vec:rsc.da(24)} {vec:rsc.da(23)} {vec:rsc.da(22)} {vec:rsc.da(21)} {vec:rsc.da(20)} {vec:rsc.da(19)} {vec:rsc.da(18)} {vec:rsc.da(17)} {vec:rsc.da(16)} {vec:rsc.da(15)} {vec:rsc.da(14)} {vec:rsc.da(13)} {vec:rsc.da(12)} {vec:rsc.da(11)} {vec:rsc.da(10)} {vec:rsc.da(9)} {vec:rsc.da(8)} {vec:rsc.da(7)} {vec:rsc.da(6)} {vec:rsc.da(5)} {vec:rsc.da(4)} {vec:rsc.da(3)} {vec:rsc.da(2)} {vec:rsc.da(1)} {vec:rsc.da(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1903 -attr oid 1900 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load port {vec:rsc.wea} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1904 -attr oid 1901 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load portBus vec:rsc.qa(31:0) input 32 {vec:rsc.qa(31)} {vec:rsc.qa(30)} {vec:rsc.qa(29)} {vec:rsc.qa(28)} {vec:rsc.qa(27)} {vec:rsc.qa(26)} {vec:rsc.qa(25)} {vec:rsc.qa(24)} {vec:rsc.qa(23)} {vec:rsc.qa(22)} {vec:rsc.qa(21)} {vec:rsc.qa(20)} {vec:rsc.qa(19)} {vec:rsc.qa(18)} {vec:rsc.qa(17)} {vec:rsc.qa(16)} {vec:rsc.qa(15)} {vec:rsc.qa(14)} {vec:rsc.qa(13)} {vec:rsc.qa(12)} {vec:rsc.qa(11)} {vec:rsc.qa(10)} {vec:rsc.qa(9)} {vec:rsc.qa(8)} {vec:rsc.qa(7)} {vec:rsc.qa(6)} {vec:rsc.qa(5)} {vec:rsc.qa(4)} {vec:rsc.qa(3)} {vec:rsc.qa(2)} {vec:rsc.qa(1)} {vec:rsc.qa(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1905 -attr oid 1902 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load portBus vec:rsc.adrb(13:0) output 14 {vec:rsc.adrb(13)} {vec:rsc.adrb(12)} {vec:rsc.adrb(11)} {vec:rsc.adrb(10)} {vec:rsc.adrb(9)} {vec:rsc.adrb(8)} {vec:rsc.adrb(7)} {vec:rsc.adrb(6)} {vec:rsc.adrb(5)} {vec:rsc.adrb(4)} {vec:rsc.adrb(3)} {vec:rsc.adrb(2)} {vec:rsc.adrb(1)} {vec:rsc.adrb(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1906 -attr oid 1903 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load portBus vec:rsc.db(31:0) output 32 {vec:rsc.db(31)} {vec:rsc.db(30)} {vec:rsc.db(29)} {vec:rsc.db(28)} {vec:rsc.db(27)} {vec:rsc.db(26)} {vec:rsc.db(25)} {vec:rsc.db(24)} {vec:rsc.db(23)} {vec:rsc.db(22)} {vec:rsc.db(21)} {vec:rsc.db(20)} {vec:rsc.db(19)} {vec:rsc.db(18)} {vec:rsc.db(17)} {vec:rsc.db(16)} {vec:rsc.db(15)} {vec:rsc.db(14)} {vec:rsc.db(13)} {vec:rsc.db(12)} {vec:rsc.db(11)} {vec:rsc.db(10)} {vec:rsc.db(9)} {vec:rsc.db(8)} {vec:rsc.db(7)} {vec:rsc.db(6)} {vec:rsc.db(5)} {vec:rsc.db(4)} {vec:rsc.db(3)} {vec:rsc.db(2)} {vec:rsc.db(1)} {vec:rsc.db(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1907 -attr oid 1904 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load port {vec:rsc.web} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1908 -attr oid 1905 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load portBus vec:rsc.qb(31:0) input 32 {vec:rsc.qb(31)} {vec:rsc.qb(30)} {vec:rsc.qb(29)} {vec:rsc.qb(28)} {vec:rsc.qb(27)} {vec:rsc.qb(26)} {vec:rsc.qb(25)} {vec:rsc.qb(24)} {vec:rsc.qb(23)} {vec:rsc.qb(22)} {vec:rsc.qb(21)} {vec:rsc.qb(20)} {vec:rsc.qb(19)} {vec:rsc.qb(18)} {vec:rsc.qb(17)} {vec:rsc.qb(16)} {vec:rsc.qb(15)} {vec:rsc.qb(14)} {vec:rsc.qb(13)} {vec:rsc.qb(12)} {vec:rsc.qb(11)} {vec:rsc.qb(10)} {vec:rsc.qb(9)} {vec:rsc.qb(8)} {vec:rsc.qb(7)} {vec:rsc.qb(6)} {vec:rsc.qb(5)} {vec:rsc.qb(4)} {vec:rsc.qb(3)} {vec:rsc.qb(2)} {vec:rsc.qb(1)} {vec:rsc.qb(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1909 -attr oid 1906 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1910 -attr oid 1907 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1911 -attr oid 1908 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1912 -attr oid 1909 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load portBus r:rsc.dat(31:0) input 32 {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1913 -attr oid 1910 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1914 -attr oid 1911 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load portBus twiddle:rsc.adra(13:0) output 14 {twiddle:rsc.adra(13)} {twiddle:rsc.adra(12)} {twiddle:rsc.adra(11)} {twiddle:rsc.adra(10)} {twiddle:rsc.adra(9)} {twiddle:rsc.adra(8)} {twiddle:rsc.adra(7)} {twiddle:rsc.adra(6)} {twiddle:rsc.adra(5)} {twiddle:rsc.adra(4)} {twiddle:rsc.adra(3)} {twiddle:rsc.adra(2)} {twiddle:rsc.adra(1)} {twiddle:rsc.adra(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1915 -attr oid 1912 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load portBus twiddle:rsc.da(31:0) output 32 {twiddle:rsc.da(31)} {twiddle:rsc.da(30)} {twiddle:rsc.da(29)} {twiddle:rsc.da(28)} {twiddle:rsc.da(27)} {twiddle:rsc.da(26)} {twiddle:rsc.da(25)} {twiddle:rsc.da(24)} {twiddle:rsc.da(23)} {twiddle:rsc.da(22)} {twiddle:rsc.da(21)} {twiddle:rsc.da(20)} {twiddle:rsc.da(19)} {twiddle:rsc.da(18)} {twiddle:rsc.da(17)} {twiddle:rsc.da(16)} {twiddle:rsc.da(15)} {twiddle:rsc.da(14)} {twiddle:rsc.da(13)} {twiddle:rsc.da(12)} {twiddle:rsc.da(11)} {twiddle:rsc.da(10)} {twiddle:rsc.da(9)} {twiddle:rsc.da(8)} {twiddle:rsc.da(7)} {twiddle:rsc.da(6)} {twiddle:rsc.da(5)} {twiddle:rsc.da(4)} {twiddle:rsc.da(3)} {twiddle:rsc.da(2)} {twiddle:rsc.da(1)} {twiddle:rsc.da(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1916 -attr oid 1913 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load port {twiddle:rsc.wea} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1917 -attr oid 1914 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load portBus twiddle:rsc.qa(31:0) input 32 {twiddle:rsc.qa(31)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1918 -attr oid 1915 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load portBus twiddle:rsc.adrb(13:0) output 14 {twiddle:rsc.adrb(13)} {twiddle:rsc.adrb(12)} {twiddle:rsc.adrb(11)} {twiddle:rsc.adrb(10)} {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1919 -attr oid 1916 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load portBus twiddle:rsc.db(31:0) output 32 {twiddle:rsc.db(31)} {twiddle:rsc.db(30)} {twiddle:rsc.db(29)} {twiddle:rsc.db(28)} {twiddle:rsc.db(27)} {twiddle:rsc.db(26)} {twiddle:rsc.db(25)} {twiddle:rsc.db(24)} {twiddle:rsc.db(23)} {twiddle:rsc.db(22)} {twiddle:rsc.db(21)} {twiddle:rsc.db(20)} {twiddle:rsc.db(19)} {twiddle:rsc.db(18)} {twiddle:rsc.db(17)} {twiddle:rsc.db(16)} {twiddle:rsc.db(15)} {twiddle:rsc.db(14)} {twiddle:rsc.db(13)} {twiddle:rsc.db(12)} {twiddle:rsc.db(11)} {twiddle:rsc.db(10)} {twiddle:rsc.db(9)} {twiddle:rsc.db(8)} {twiddle:rsc.db(7)} {twiddle:rsc.db(6)} {twiddle:rsc.db(5)} {twiddle:rsc.db(4)} {twiddle:rsc.db(3)} {twiddle:rsc.db(2)} {twiddle:rsc.db(1)} {twiddle:rsc.db(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1920 -attr oid 1917 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load port {twiddle:rsc.web} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1921 -attr oid 1918 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load portBus twiddle:rsc.qb(31:0) input 32 {twiddle:rsc.qb(31)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1922 -attr oid 1919 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1923 -attr oid 1920 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load portBus twiddle_h:rsc.adra(13:0) output 14 {twiddle_h:rsc.adra(13)} {twiddle_h:rsc.adra(12)} {twiddle_h:rsc.adra(11)} {twiddle_h:rsc.adra(10)} {twiddle_h:rsc.adra(9)} {twiddle_h:rsc.adra(8)} {twiddle_h:rsc.adra(7)} {twiddle_h:rsc.adra(6)} {twiddle_h:rsc.adra(5)} {twiddle_h:rsc.adra(4)} {twiddle_h:rsc.adra(3)} {twiddle_h:rsc.adra(2)} {twiddle_h:rsc.adra(1)} {twiddle_h:rsc.adra(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1924 -attr oid 1921 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load portBus twiddle_h:rsc.da(31:0) output 32 {twiddle_h:rsc.da(31)} {twiddle_h:rsc.da(30)} {twiddle_h:rsc.da(29)} {twiddle_h:rsc.da(28)} {twiddle_h:rsc.da(27)} {twiddle_h:rsc.da(26)} {twiddle_h:rsc.da(25)} {twiddle_h:rsc.da(24)} {twiddle_h:rsc.da(23)} {twiddle_h:rsc.da(22)} {twiddle_h:rsc.da(21)} {twiddle_h:rsc.da(20)} {twiddle_h:rsc.da(19)} {twiddle_h:rsc.da(18)} {twiddle_h:rsc.da(17)} {twiddle_h:rsc.da(16)} {twiddle_h:rsc.da(15)} {twiddle_h:rsc.da(14)} {twiddle_h:rsc.da(13)} {twiddle_h:rsc.da(12)} {twiddle_h:rsc.da(11)} {twiddle_h:rsc.da(10)} {twiddle_h:rsc.da(9)} {twiddle_h:rsc.da(8)} {twiddle_h:rsc.da(7)} {twiddle_h:rsc.da(6)} {twiddle_h:rsc.da(5)} {twiddle_h:rsc.da(4)} {twiddle_h:rsc.da(3)} {twiddle_h:rsc.da(2)} {twiddle_h:rsc.da(1)} {twiddle_h:rsc.da(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1925 -attr oid 1922 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load port {twiddle_h:rsc.wea} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1926 -attr oid 1923 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load portBus twiddle_h:rsc.qa(31:0) input 32 {twiddle_h:rsc.qa(31)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1927 -attr oid 1924 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load portBus twiddle_h:rsc.adrb(13:0) output 14 {twiddle_h:rsc.adrb(13)} {twiddle_h:rsc.adrb(12)} {twiddle_h:rsc.adrb(11)} {twiddle_h:rsc.adrb(10)} {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1928 -attr oid 1925 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load portBus twiddle_h:rsc.db(31:0) output 32 {twiddle_h:rsc.db(31)} {twiddle_h:rsc.db(30)} {twiddle_h:rsc.db(29)} {twiddle_h:rsc.db(28)} {twiddle_h:rsc.db(27)} {twiddle_h:rsc.db(26)} {twiddle_h:rsc.db(25)} {twiddle_h:rsc.db(24)} {twiddle_h:rsc.db(23)} {twiddle_h:rsc.db(22)} {twiddle_h:rsc.db(21)} {twiddle_h:rsc.db(20)} {twiddle_h:rsc.db(19)} {twiddle_h:rsc.db(18)} {twiddle_h:rsc.db(17)} {twiddle_h:rsc.db(16)} {twiddle_h:rsc.db(15)} {twiddle_h:rsc.db(14)} {twiddle_h:rsc.db(13)} {twiddle_h:rsc.db(12)} {twiddle_h:rsc.db(11)} {twiddle_h:rsc.db(10)} {twiddle_h:rsc.db(9)} {twiddle_h:rsc.db(8)} {twiddle_h:rsc.db(7)} {twiddle_h:rsc.db(6)} {twiddle_h:rsc.db(5)} {twiddle_h:rsc.db(4)} {twiddle_h:rsc.db(3)} {twiddle_h:rsc.db(2)} {twiddle_h:rsc.db(1)} {twiddle_h:rsc.db(0)} -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1929 -attr oid 1926 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load port {twiddle_h:rsc.web} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1930 -attr oid 1927 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load portBus twiddle_h:rsc.qb(31:0) input 32 {twiddle_h:rsc.qb(31)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(0)} -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1931 -attr oid 1928 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1932 -attr oid 1929 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1933 -attr oid 1930 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1934 -attr oid 1931 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(13:0) output 14 {adrb(13)} {adrb(12)} {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(13:0) output 14 {adra(13)} {adra(12)} {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(27:0) input 28 {adra_d(27)} {adra_d(26)} {adra_d(25)} {adra_d(24)} {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(13:0) output 14 {adrb(13)} {adrb(12)} {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(13:0) output 14 {adra(13)} {adra(12)} {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(27:0) input 28 {adra_d(27)} {adra_d(26)} {adra_d(25)} {adra_d(24)} {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(13:0) output 14 {adrb(13)} {adrb(12)} {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(13:0) output 14 {adra(13)} {adra(12)} {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(27:0) input 28 {adra_d(27)} {adra_d(26)} {adra_d(25)} {adra_d(24)} {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.triosy.lz} output \
     port {twiddle_h:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus vec:rsci.adra_d(27:0) output 28 {vec:rsci.adra_d(27)} {vec:rsci.adra_d(26)} {vec:rsci.adra_d(25)} {vec:rsci.adra_d(24)} {vec:rsci.adra_d(23)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \

load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load net {vec:rsci.adra_d(20)} -attr vt d
load net {vec:rsci.adra_d(21)} -attr vt d
load net {vec:rsci.adra_d(22)} -attr vt d
load net {vec:rsci.adra_d(23)} -attr vt d
load net {vec:rsci.adra_d(24)} -attr vt d
load net {vec:rsci.adra_d(25)} -attr vt d
load net {vec:rsci.adra_d(26)} -attr vt d
load net {vec:rsci.adra_d(27)} -attr vt d
load netBundle {vec:rsci.adra_d} 28 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(23)} {vec:rsci.adra_d(24)} {vec:rsci.adra_d(25)} {vec:rsci.adra_d(26)} {vec:rsci.adra_d(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1935 -attr oid 1932 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1936 -attr oid 1933 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1937 -attr oid 1934 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1938 -attr oid 1935 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1939 -attr oid 1936 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1940 -attr oid 1937 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 14 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1941 -attr oid 1938 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1942 -attr oid 1939 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1943 -attr oid 1940 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 14 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1944 -attr oid 1941 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1945 -attr oid 1942 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1946 -attr oid 1943 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {VEC_LOOP:conc#12.itm(0)} -attr vt d
load net {VEC_LOOP:conc#12.itm(1)} -attr vt d
load net {VEC_LOOP:conc#12.itm(2)} -attr vt d
load net {VEC_LOOP:conc#12.itm(3)} -attr vt d
load net {VEC_LOOP:conc#12.itm(4)} -attr vt d
load net {VEC_LOOP:conc#12.itm(5)} -attr vt d
load net {VEC_LOOP:conc#12.itm(6)} -attr vt d
load net {VEC_LOOP:conc#12.itm(7)} -attr vt d
load net {VEC_LOOP:conc#12.itm(8)} -attr vt d
load net {VEC_LOOP:conc#12.itm(9)} -attr vt d
load net {VEC_LOOP:conc#12.itm(10)} -attr vt d
load net {VEC_LOOP:conc#12.itm(11)} -attr vt d
load net {VEC_LOOP:conc#12.itm(12)} -attr vt d
load net {VEC_LOOP:conc#12.itm(13)} -attr vt d
load net {VEC_LOOP:conc#12.itm(14)} -attr vt d
load net {VEC_LOOP:conc#12.itm(15)} -attr vt d
load net {VEC_LOOP:conc#12.itm(16)} -attr vt d
load net {VEC_LOOP:conc#12.itm(17)} -attr vt d
load net {VEC_LOOP:conc#12.itm(18)} -attr vt d
load net {VEC_LOOP:conc#12.itm(19)} -attr vt d
load net {VEC_LOOP:conc#12.itm(20)} -attr vt d
load net {VEC_LOOP:conc#12.itm(21)} -attr vt d
load net {VEC_LOOP:conc#12.itm(22)} -attr vt d
load net {VEC_LOOP:conc#12.itm(23)} -attr vt d
load net {VEC_LOOP:conc#12.itm(24)} -attr vt d
load net {VEC_LOOP:conc#12.itm(25)} -attr vt d
load net {VEC_LOOP:conc#12.itm(26)} -attr vt d
load net {VEC_LOOP:conc#12.itm(27)} -attr vt d
load net {VEC_LOOP:conc#12.itm(28)} -attr vt d
load net {VEC_LOOP:conc#12.itm(29)} -attr vt d
load net {VEC_LOOP:conc#12.itm(30)} -attr vt d
load net {VEC_LOOP:conc#12.itm(31)} -attr vt d
load net {VEC_LOOP:conc#12.itm(32)} -attr vt d
load net {VEC_LOOP:conc#12.itm(33)} -attr vt d
load net {VEC_LOOP:conc#12.itm(34)} -attr vt d
load net {VEC_LOOP:conc#12.itm(35)} -attr vt d
load net {VEC_LOOP:conc#12.itm(36)} -attr vt d
load net {VEC_LOOP:conc#12.itm(37)} -attr vt d
load net {VEC_LOOP:conc#12.itm(38)} -attr vt d
load net {VEC_LOOP:conc#12.itm(39)} -attr vt d
load net {VEC_LOOP:conc#12.itm(40)} -attr vt d
load net {VEC_LOOP:conc#12.itm(41)} -attr vt d
load net {VEC_LOOP:conc#12.itm(42)} -attr vt d
load net {VEC_LOOP:conc#12.itm(43)} -attr vt d
load net {VEC_LOOP:conc#12.itm(44)} -attr vt d
load net {VEC_LOOP:conc#12.itm(45)} -attr vt d
load net {VEC_LOOP:conc#12.itm(46)} -attr vt d
load net {VEC_LOOP:conc#12.itm(47)} -attr vt d
load net {VEC_LOOP:conc#12.itm(48)} -attr vt d
load net {VEC_LOOP:conc#12.itm(49)} -attr vt d
load net {VEC_LOOP:conc#12.itm(50)} -attr vt d
load net {VEC_LOOP:conc#12.itm(51)} -attr vt d
load net {VEC_LOOP:conc#12.itm(52)} -attr vt d
load net {VEC_LOOP:conc#12.itm(53)} -attr vt d
load net {VEC_LOOP:conc#12.itm(54)} -attr vt d
load net {VEC_LOOP:conc#12.itm(55)} -attr vt d
load net {VEC_LOOP:conc#12.itm(56)} -attr vt d
load net {VEC_LOOP:conc#12.itm(57)} -attr vt d
load net {VEC_LOOP:conc#12.itm(58)} -attr vt d
load net {VEC_LOOP:conc#12.itm(59)} -attr vt d
load net {VEC_LOOP:conc#12.itm(60)} -attr vt d
load net {VEC_LOOP:conc#12.itm(61)} -attr vt d
load net {VEC_LOOP:conc#12.itm(62)} -attr vt d
load net {VEC_LOOP:conc#12.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#12.itm} 64 {VEC_LOOP:conc#12.itm(0)} {VEC_LOOP:conc#12.itm(1)} {VEC_LOOP:conc#12.itm(2)} {VEC_LOOP:conc#12.itm(3)} {VEC_LOOP:conc#12.itm(4)} {VEC_LOOP:conc#12.itm(5)} {VEC_LOOP:conc#12.itm(6)} {VEC_LOOP:conc#12.itm(7)} {VEC_LOOP:conc#12.itm(8)} {VEC_LOOP:conc#12.itm(9)} {VEC_LOOP:conc#12.itm(10)} {VEC_LOOP:conc#12.itm(11)} {VEC_LOOP:conc#12.itm(12)} {VEC_LOOP:conc#12.itm(13)} {VEC_LOOP:conc#12.itm(14)} {VEC_LOOP:conc#12.itm(15)} {VEC_LOOP:conc#12.itm(16)} {VEC_LOOP:conc#12.itm(17)} {VEC_LOOP:conc#12.itm(18)} {VEC_LOOP:conc#12.itm(19)} {VEC_LOOP:conc#12.itm(20)} {VEC_LOOP:conc#12.itm(21)} {VEC_LOOP:conc#12.itm(22)} {VEC_LOOP:conc#12.itm(23)} {VEC_LOOP:conc#12.itm(24)} {VEC_LOOP:conc#12.itm(25)} {VEC_LOOP:conc#12.itm(26)} {VEC_LOOP:conc#12.itm(27)} {VEC_LOOP:conc#12.itm(28)} {VEC_LOOP:conc#12.itm(29)} {VEC_LOOP:conc#12.itm(30)} {VEC_LOOP:conc#12.itm(31)} {VEC_LOOP:conc#12.itm(32)} {VEC_LOOP:conc#12.itm(33)} {VEC_LOOP:conc#12.itm(34)} {VEC_LOOP:conc#12.itm(35)} {VEC_LOOP:conc#12.itm(36)} {VEC_LOOP:conc#12.itm(37)} {VEC_LOOP:conc#12.itm(38)} {VEC_LOOP:conc#12.itm(39)} {VEC_LOOP:conc#12.itm(40)} {VEC_LOOP:conc#12.itm(41)} {VEC_LOOP:conc#12.itm(42)} {VEC_LOOP:conc#12.itm(43)} {VEC_LOOP:conc#12.itm(44)} {VEC_LOOP:conc#12.itm(45)} {VEC_LOOP:conc#12.itm(46)} {VEC_LOOP:conc#12.itm(47)} {VEC_LOOP:conc#12.itm(48)} {VEC_LOOP:conc#12.itm(49)} {VEC_LOOP:conc#12.itm(50)} {VEC_LOOP:conc#12.itm(51)} {VEC_LOOP:conc#12.itm(52)} {VEC_LOOP:conc#12.itm(53)} {VEC_LOOP:conc#12.itm(54)} {VEC_LOOP:conc#12.itm(55)} {VEC_LOOP:conc#12.itm(56)} {VEC_LOOP:conc#12.itm(57)} {VEC_LOOP:conc#12.itm(58)} {VEC_LOOP:conc#12.itm(59)} {VEC_LOOP:conc#12.itm(60)} {VEC_LOOP:conc#12.itm(61)} {VEC_LOOP:conc#12.itm(62)} {VEC_LOOP:conc#12.itm(63)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1947 -attr oid 1944 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {COMP_LOOP:twiddle_f:conc#6.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#6.itm} 28 {COMP_LOOP:twiddle_f:conc#6.itm(0)} {COMP_LOOP:twiddle_f:conc#6.itm(1)} {COMP_LOOP:twiddle_f:conc#6.itm(2)} {COMP_LOOP:twiddle_f:conc#6.itm(3)} {COMP_LOOP:twiddle_f:conc#6.itm(4)} {COMP_LOOP:twiddle_f:conc#6.itm(5)} {COMP_LOOP:twiddle_f:conc#6.itm(6)} {COMP_LOOP:twiddle_f:conc#6.itm(7)} {COMP_LOOP:twiddle_f:conc#6.itm(8)} {COMP_LOOP:twiddle_f:conc#6.itm(9)} {COMP_LOOP:twiddle_f:conc#6.itm(10)} {COMP_LOOP:twiddle_f:conc#6.itm(11)} {COMP_LOOP:twiddle_f:conc#6.itm(12)} {COMP_LOOP:twiddle_f:conc#6.itm(13)} {COMP_LOOP:twiddle_f:conc#6.itm(14)} {COMP_LOOP:twiddle_f:conc#6.itm(15)} {COMP_LOOP:twiddle_f:conc#6.itm(16)} {COMP_LOOP:twiddle_f:conc#6.itm(17)} {COMP_LOOP:twiddle_f:conc#6.itm(18)} {COMP_LOOP:twiddle_f:conc#6.itm(19)} {COMP_LOOP:twiddle_f:conc#6.itm(20)} {COMP_LOOP:twiddle_f:conc#6.itm(21)} {COMP_LOOP:twiddle_f:conc#6.itm(22)} {COMP_LOOP:twiddle_f:conc#6.itm(23)} {COMP_LOOP:twiddle_f:conc#6.itm(24)} {COMP_LOOP:twiddle_f:conc#6.itm(25)} {COMP_LOOP:twiddle_f:conc#6.itm(26)} {COMP_LOOP:twiddle_f:conc#6.itm(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1948 -attr oid 1945 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {COMP_LOOP:twiddle_help:conc#6.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#6.itm} 28 {COMP_LOOP:twiddle_help:conc#6.itm(0)} {COMP_LOOP:twiddle_help:conc#6.itm(1)} {COMP_LOOP:twiddle_help:conc#6.itm(2)} {COMP_LOOP:twiddle_help:conc#6.itm(3)} {COMP_LOOP:twiddle_help:conc#6.itm(4)} {COMP_LOOP:twiddle_help:conc#6.itm(5)} {COMP_LOOP:twiddle_help:conc#6.itm(6)} {COMP_LOOP:twiddle_help:conc#6.itm(7)} {COMP_LOOP:twiddle_help:conc#6.itm(8)} {COMP_LOOP:twiddle_help:conc#6.itm(9)} {COMP_LOOP:twiddle_help:conc#6.itm(10)} {COMP_LOOP:twiddle_help:conc#6.itm(11)} {COMP_LOOP:twiddle_help:conc#6.itm(12)} {COMP_LOOP:twiddle_help:conc#6.itm(13)} {COMP_LOOP:twiddle_help:conc#6.itm(14)} {COMP_LOOP:twiddle_help:conc#6.itm(15)} {COMP_LOOP:twiddle_help:conc#6.itm(16)} {COMP_LOOP:twiddle_help:conc#6.itm(17)} {COMP_LOOP:twiddle_help:conc#6.itm(18)} {COMP_LOOP:twiddle_help:conc#6.itm(19)} {COMP_LOOP:twiddle_help:conc#6.itm(20)} {COMP_LOOP:twiddle_help:conc#6.itm(21)} {COMP_LOOP:twiddle_help:conc#6.itm(22)} {COMP_LOOP:twiddle_help:conc#6.itm(23)} {COMP_LOOP:twiddle_help:conc#6.itm(24)} {COMP_LOOP:twiddle_help:conc#6.itm(25)} {COMP_LOOP:twiddle_help:conc#6.itm(26)} {COMP_LOOP:twiddle_help:conc#6.itm(27)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1949 -attr oid 1946 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1950 -attr oid 1947 -attr vt d
load net {clk} -port {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1951 -attr oid 1948 -attr vt d
load net {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1952 -attr oid 1949 -attr vt d
load net {rst} -port {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1953 -attr oid 1950 -attr vt d
load net {run:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1954 -attr oid 1951 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1955 -attr oid 1952 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1956 -attr oid 1953 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1957 -attr oid 1954 -attr vt d
load net {vec:rsc.adra(0)} -attr vt d
load net {vec:rsc.adra(1)} -attr vt d
load net {vec:rsc.adra(2)} -attr vt d
load net {vec:rsc.adra(3)} -attr vt d
load net {vec:rsc.adra(4)} -attr vt d
load net {vec:rsc.adra(5)} -attr vt d
load net {vec:rsc.adra(6)} -attr vt d
load net {vec:rsc.adra(7)} -attr vt d
load net {vec:rsc.adra(8)} -attr vt d
load net {vec:rsc.adra(9)} -attr vt d
load net {vec:rsc.adra(10)} -attr vt d
load net {vec:rsc.adra(11)} -attr vt d
load net {vec:rsc.adra(12)} -attr vt d
load net {vec:rsc.adra(13)} -attr vt d
load netBundle {vec:rsc.adra} 14 {vec:rsc.adra(0)} {vec:rsc.adra(1)} {vec:rsc.adra(2)} {vec:rsc.adra(3)} {vec:rsc.adra(4)} {vec:rsc.adra(5)} {vec:rsc.adra(6)} {vec:rsc.adra(7)} {vec:rsc.adra(8)} {vec:rsc.adra(9)} {vec:rsc.adra(10)} {vec:rsc.adra(11)} {vec:rsc.adra(12)} {vec:rsc.adra(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1958 -attr oid 1955 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(0)} -port {vec:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -port {vec:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -port {vec:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -port {vec:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -port {vec:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -port {vec:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -port {vec:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -port {vec:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -port {vec:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -port {vec:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(10)} -port {vec:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(11)} -port {vec:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(12)} -port {vec:rsc.adra(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(13)} -port {vec:rsc.adra(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.da(0)} -attr vt d
load net {vec:rsc.da(1)} -attr vt d
load net {vec:rsc.da(2)} -attr vt d
load net {vec:rsc.da(3)} -attr vt d
load net {vec:rsc.da(4)} -attr vt d
load net {vec:rsc.da(5)} -attr vt d
load net {vec:rsc.da(6)} -attr vt d
load net {vec:rsc.da(7)} -attr vt d
load net {vec:rsc.da(8)} -attr vt d
load net {vec:rsc.da(9)} -attr vt d
load net {vec:rsc.da(10)} -attr vt d
load net {vec:rsc.da(11)} -attr vt d
load net {vec:rsc.da(12)} -attr vt d
load net {vec:rsc.da(13)} -attr vt d
load net {vec:rsc.da(14)} -attr vt d
load net {vec:rsc.da(15)} -attr vt d
load net {vec:rsc.da(16)} -attr vt d
load net {vec:rsc.da(17)} -attr vt d
load net {vec:rsc.da(18)} -attr vt d
load net {vec:rsc.da(19)} -attr vt d
load net {vec:rsc.da(20)} -attr vt d
load net {vec:rsc.da(21)} -attr vt d
load net {vec:rsc.da(22)} -attr vt d
load net {vec:rsc.da(23)} -attr vt d
load net {vec:rsc.da(24)} -attr vt d
load net {vec:rsc.da(25)} -attr vt d
load net {vec:rsc.da(26)} -attr vt d
load net {vec:rsc.da(27)} -attr vt d
load net {vec:rsc.da(28)} -attr vt d
load net {vec:rsc.da(29)} -attr vt d
load net {vec:rsc.da(30)} -attr vt d
load net {vec:rsc.da(31)} -attr vt d
load netBundle {vec:rsc.da} 32 {vec:rsc.da(0)} {vec:rsc.da(1)} {vec:rsc.da(2)} {vec:rsc.da(3)} {vec:rsc.da(4)} {vec:rsc.da(5)} {vec:rsc.da(6)} {vec:rsc.da(7)} {vec:rsc.da(8)} {vec:rsc.da(9)} {vec:rsc.da(10)} {vec:rsc.da(11)} {vec:rsc.da(12)} {vec:rsc.da(13)} {vec:rsc.da(14)} {vec:rsc.da(15)} {vec:rsc.da(16)} {vec:rsc.da(17)} {vec:rsc.da(18)} {vec:rsc.da(19)} {vec:rsc.da(20)} {vec:rsc.da(21)} {vec:rsc.da(22)} {vec:rsc.da(23)} {vec:rsc.da(24)} {vec:rsc.da(25)} {vec:rsc.da(26)} {vec:rsc.da(27)} {vec:rsc.da(28)} {vec:rsc.da(29)} {vec:rsc.da(30)} {vec:rsc.da(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1959 -attr oid 1956 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(0)} -port {vec:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -port {vec:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -port {vec:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -port {vec:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -port {vec:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -port {vec:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -port {vec:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -port {vec:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -port {vec:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -port {vec:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -port {vec:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -port {vec:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -port {vec:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -port {vec:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -port {vec:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -port {vec:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -port {vec:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -port {vec:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -port {vec:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -port {vec:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -port {vec:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -port {vec:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -port {vec:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -port {vec:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -port {vec:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -port {vec:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -port {vec:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -port {vec:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -port {vec:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -port {vec:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -port {vec:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -port {vec:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1960 -attr oid 1957 -attr vt d
load net {vec:rsc.wea} -port {vec:rsc.wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1961 -attr oid 1958 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1962 -attr oid 1959 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(0)} -port {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -port {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -port {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -port {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -port {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -port {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -port {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -port {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -port {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -port {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -port {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -port {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -port {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -port {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -port {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -port {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -port {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -port {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -port {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -port {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -port {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -port {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -port {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -port {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -port {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -port {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -port {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -port {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -port {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -port {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -port {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -port {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1963 -attr oid 1960 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.adrb(0)} -attr vt d
load net {vec:rsc.adrb(1)} -attr vt d
load net {vec:rsc.adrb(2)} -attr vt d
load net {vec:rsc.adrb(3)} -attr vt d
load net {vec:rsc.adrb(4)} -attr vt d
load net {vec:rsc.adrb(5)} -attr vt d
load net {vec:rsc.adrb(6)} -attr vt d
load net {vec:rsc.adrb(7)} -attr vt d
load net {vec:rsc.adrb(8)} -attr vt d
load net {vec:rsc.adrb(9)} -attr vt d
load net {vec:rsc.adrb(10)} -attr vt d
load net {vec:rsc.adrb(11)} -attr vt d
load net {vec:rsc.adrb(12)} -attr vt d
load net {vec:rsc.adrb(13)} -attr vt d
load netBundle {vec:rsc.adrb} 14 {vec:rsc.adrb(0)} {vec:rsc.adrb(1)} {vec:rsc.adrb(2)} {vec:rsc.adrb(3)} {vec:rsc.adrb(4)} {vec:rsc.adrb(5)} {vec:rsc.adrb(6)} {vec:rsc.adrb(7)} {vec:rsc.adrb(8)} {vec:rsc.adrb(9)} {vec:rsc.adrb(10)} {vec:rsc.adrb(11)} {vec:rsc.adrb(12)} {vec:rsc.adrb(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1964 -attr oid 1961 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(0)} -port {vec:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -port {vec:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -port {vec:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -port {vec:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -port {vec:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -port {vec:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -port {vec:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -port {vec:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -port {vec:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -port {vec:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(10)} -port {vec:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(11)} -port {vec:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(12)} -port {vec:rsc.adrb(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(13)} -port {vec:rsc.adrb(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.db(0)} -attr vt d
load net {vec:rsc.db(1)} -attr vt d
load net {vec:rsc.db(2)} -attr vt d
load net {vec:rsc.db(3)} -attr vt d
load net {vec:rsc.db(4)} -attr vt d
load net {vec:rsc.db(5)} -attr vt d
load net {vec:rsc.db(6)} -attr vt d
load net {vec:rsc.db(7)} -attr vt d
load net {vec:rsc.db(8)} -attr vt d
load net {vec:rsc.db(9)} -attr vt d
load net {vec:rsc.db(10)} -attr vt d
load net {vec:rsc.db(11)} -attr vt d
load net {vec:rsc.db(12)} -attr vt d
load net {vec:rsc.db(13)} -attr vt d
load net {vec:rsc.db(14)} -attr vt d
load net {vec:rsc.db(15)} -attr vt d
load net {vec:rsc.db(16)} -attr vt d
load net {vec:rsc.db(17)} -attr vt d
load net {vec:rsc.db(18)} -attr vt d
load net {vec:rsc.db(19)} -attr vt d
load net {vec:rsc.db(20)} -attr vt d
load net {vec:rsc.db(21)} -attr vt d
load net {vec:rsc.db(22)} -attr vt d
load net {vec:rsc.db(23)} -attr vt d
load net {vec:rsc.db(24)} -attr vt d
load net {vec:rsc.db(25)} -attr vt d
load net {vec:rsc.db(26)} -attr vt d
load net {vec:rsc.db(27)} -attr vt d
load net {vec:rsc.db(28)} -attr vt d
load net {vec:rsc.db(29)} -attr vt d
load net {vec:rsc.db(30)} -attr vt d
load net {vec:rsc.db(31)} -attr vt d
load netBundle {vec:rsc.db} 32 {vec:rsc.db(0)} {vec:rsc.db(1)} {vec:rsc.db(2)} {vec:rsc.db(3)} {vec:rsc.db(4)} {vec:rsc.db(5)} {vec:rsc.db(6)} {vec:rsc.db(7)} {vec:rsc.db(8)} {vec:rsc.db(9)} {vec:rsc.db(10)} {vec:rsc.db(11)} {vec:rsc.db(12)} {vec:rsc.db(13)} {vec:rsc.db(14)} {vec:rsc.db(15)} {vec:rsc.db(16)} {vec:rsc.db(17)} {vec:rsc.db(18)} {vec:rsc.db(19)} {vec:rsc.db(20)} {vec:rsc.db(21)} {vec:rsc.db(22)} {vec:rsc.db(23)} {vec:rsc.db(24)} {vec:rsc.db(25)} {vec:rsc.db(26)} {vec:rsc.db(27)} {vec:rsc.db(28)} {vec:rsc.db(29)} {vec:rsc.db(30)} {vec:rsc.db(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1965 -attr oid 1962 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(0)} -port {vec:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -port {vec:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -port {vec:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -port {vec:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -port {vec:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -port {vec:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -port {vec:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -port {vec:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -port {vec:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -port {vec:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -port {vec:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -port {vec:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -port {vec:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -port {vec:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -port {vec:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -port {vec:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -port {vec:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -port {vec:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -port {vec:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -port {vec:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -port {vec:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -port {vec:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -port {vec:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -port {vec:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -port {vec:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -port {vec:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -port {vec:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -port {vec:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -port {vec:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -port {vec:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -port {vec:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -port {vec:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1966 -attr oid 1963 -attr vt d
load net {vec:rsc.web} -port {vec:rsc.web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1967 -attr oid 1964 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1968 -attr oid 1965 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(0)} -port {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -port {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -port {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -port {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -port {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -port {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -port {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -port {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -port {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -port {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -port {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -port {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -port {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -port {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -port {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -port {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -port {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -port {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -port {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -port {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -port {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -port {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -port {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -port {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -port {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -port {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -port {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -port {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -port {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -port {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -port {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -port {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1969 -attr oid 1966 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1970 -attr oid 1967 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1971 -attr oid 1968 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1972 -attr oid 1969 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1973 -attr oid 1970 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1974 -attr oid 1971 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1975 -attr oid 1972 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1976 -attr oid 1973 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1977 -attr oid 1974 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1978 -attr oid 1975 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1979 -attr oid 1976 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.adra(0)} -attr vt d
load net {twiddle:rsc.adra(1)} -attr vt d
load net {twiddle:rsc.adra(2)} -attr vt d
load net {twiddle:rsc.adra(3)} -attr vt d
load net {twiddle:rsc.adra(4)} -attr vt d
load net {twiddle:rsc.adra(5)} -attr vt d
load net {twiddle:rsc.adra(6)} -attr vt d
load net {twiddle:rsc.adra(7)} -attr vt d
load net {twiddle:rsc.adra(8)} -attr vt d
load net {twiddle:rsc.adra(9)} -attr vt d
load net {twiddle:rsc.adra(10)} -attr vt d
load net {twiddle:rsc.adra(11)} -attr vt d
load net {twiddle:rsc.adra(12)} -attr vt d
load net {twiddle:rsc.adra(13)} -attr vt d
load netBundle {twiddle:rsc.adra} 14 {twiddle:rsc.adra(0)} {twiddle:rsc.adra(1)} {twiddle:rsc.adra(2)} {twiddle:rsc.adra(3)} {twiddle:rsc.adra(4)} {twiddle:rsc.adra(5)} {twiddle:rsc.adra(6)} {twiddle:rsc.adra(7)} {twiddle:rsc.adra(8)} {twiddle:rsc.adra(9)} {twiddle:rsc.adra(10)} {twiddle:rsc.adra(11)} {twiddle:rsc.adra(12)} {twiddle:rsc.adra(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1980 -attr oid 1977 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(0)} -port {twiddle:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(1)} -port {twiddle:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(2)} -port {twiddle:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(3)} -port {twiddle:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(4)} -port {twiddle:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(5)} -port {twiddle:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(6)} -port {twiddle:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(7)} -port {twiddle:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(8)} -port {twiddle:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(9)} -port {twiddle:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(10)} -port {twiddle:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(11)} -port {twiddle:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(12)} -port {twiddle:rsc.adra(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(13)} -port {twiddle:rsc.adra(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.da(0)} -attr vt d
load net {twiddle:rsc.da(1)} -attr vt d
load net {twiddle:rsc.da(2)} -attr vt d
load net {twiddle:rsc.da(3)} -attr vt d
load net {twiddle:rsc.da(4)} -attr vt d
load net {twiddle:rsc.da(5)} -attr vt d
load net {twiddle:rsc.da(6)} -attr vt d
load net {twiddle:rsc.da(7)} -attr vt d
load net {twiddle:rsc.da(8)} -attr vt d
load net {twiddle:rsc.da(9)} -attr vt d
load net {twiddle:rsc.da(10)} -attr vt d
load net {twiddle:rsc.da(11)} -attr vt d
load net {twiddle:rsc.da(12)} -attr vt d
load net {twiddle:rsc.da(13)} -attr vt d
load net {twiddle:rsc.da(14)} -attr vt d
load net {twiddle:rsc.da(15)} -attr vt d
load net {twiddle:rsc.da(16)} -attr vt d
load net {twiddle:rsc.da(17)} -attr vt d
load net {twiddle:rsc.da(18)} -attr vt d
load net {twiddle:rsc.da(19)} -attr vt d
load net {twiddle:rsc.da(20)} -attr vt d
load net {twiddle:rsc.da(21)} -attr vt d
load net {twiddle:rsc.da(22)} -attr vt d
load net {twiddle:rsc.da(23)} -attr vt d
load net {twiddle:rsc.da(24)} -attr vt d
load net {twiddle:rsc.da(25)} -attr vt d
load net {twiddle:rsc.da(26)} -attr vt d
load net {twiddle:rsc.da(27)} -attr vt d
load net {twiddle:rsc.da(28)} -attr vt d
load net {twiddle:rsc.da(29)} -attr vt d
load net {twiddle:rsc.da(30)} -attr vt d
load net {twiddle:rsc.da(31)} -attr vt d
load netBundle {twiddle:rsc.da} 32 {twiddle:rsc.da(0)} {twiddle:rsc.da(1)} {twiddle:rsc.da(2)} {twiddle:rsc.da(3)} {twiddle:rsc.da(4)} {twiddle:rsc.da(5)} {twiddle:rsc.da(6)} {twiddle:rsc.da(7)} {twiddle:rsc.da(8)} {twiddle:rsc.da(9)} {twiddle:rsc.da(10)} {twiddle:rsc.da(11)} {twiddle:rsc.da(12)} {twiddle:rsc.da(13)} {twiddle:rsc.da(14)} {twiddle:rsc.da(15)} {twiddle:rsc.da(16)} {twiddle:rsc.da(17)} {twiddle:rsc.da(18)} {twiddle:rsc.da(19)} {twiddle:rsc.da(20)} {twiddle:rsc.da(21)} {twiddle:rsc.da(22)} {twiddle:rsc.da(23)} {twiddle:rsc.da(24)} {twiddle:rsc.da(25)} {twiddle:rsc.da(26)} {twiddle:rsc.da(27)} {twiddle:rsc.da(28)} {twiddle:rsc.da(29)} {twiddle:rsc.da(30)} {twiddle:rsc.da(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1981 -attr oid 1978 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(0)} -port {twiddle:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(1)} -port {twiddle:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(2)} -port {twiddle:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(3)} -port {twiddle:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(4)} -port {twiddle:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(5)} -port {twiddle:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(6)} -port {twiddle:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(7)} -port {twiddle:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(8)} -port {twiddle:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(9)} -port {twiddle:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(10)} -port {twiddle:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(11)} -port {twiddle:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(12)} -port {twiddle:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(13)} -port {twiddle:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(14)} -port {twiddle:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(15)} -port {twiddle:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(16)} -port {twiddle:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(17)} -port {twiddle:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(18)} -port {twiddle:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(19)} -port {twiddle:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(20)} -port {twiddle:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(21)} -port {twiddle:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(22)} -port {twiddle:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(23)} -port {twiddle:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(24)} -port {twiddle:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(25)} -port {twiddle:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(26)} -port {twiddle:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(27)} -port {twiddle:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(28)} -port {twiddle:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(29)} -port {twiddle:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(30)} -port {twiddle:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(31)} -port {twiddle:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1982 -attr oid 1979 -attr vt d
load net {twiddle:rsc.wea} -port {twiddle:rsc.wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1983 -attr oid 1980 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load net {twiddle:rsc.qa(0)} -attr vt d
load net {twiddle:rsc.qa(1)} -attr vt d
load net {twiddle:rsc.qa(2)} -attr vt d
load net {twiddle:rsc.qa(3)} -attr vt d
load net {twiddle:rsc.qa(4)} -attr vt d
load net {twiddle:rsc.qa(5)} -attr vt d
load net {twiddle:rsc.qa(6)} -attr vt d
load net {twiddle:rsc.qa(7)} -attr vt d
load net {twiddle:rsc.qa(8)} -attr vt d
load net {twiddle:rsc.qa(9)} -attr vt d
load net {twiddle:rsc.qa(10)} -attr vt d
load net {twiddle:rsc.qa(11)} -attr vt d
load net {twiddle:rsc.qa(12)} -attr vt d
load net {twiddle:rsc.qa(13)} -attr vt d
load net {twiddle:rsc.qa(14)} -attr vt d
load net {twiddle:rsc.qa(15)} -attr vt d
load net {twiddle:rsc.qa(16)} -attr vt d
load net {twiddle:rsc.qa(17)} -attr vt d
load net {twiddle:rsc.qa(18)} -attr vt d
load net {twiddle:rsc.qa(19)} -attr vt d
load net {twiddle:rsc.qa(20)} -attr vt d
load net {twiddle:rsc.qa(21)} -attr vt d
load net {twiddle:rsc.qa(22)} -attr vt d
load net {twiddle:rsc.qa(23)} -attr vt d
load net {twiddle:rsc.qa(24)} -attr vt d
load net {twiddle:rsc.qa(25)} -attr vt d
load net {twiddle:rsc.qa(26)} -attr vt d
load net {twiddle:rsc.qa(27)} -attr vt d
load net {twiddle:rsc.qa(28)} -attr vt d
load net {twiddle:rsc.qa(29)} -attr vt d
load net {twiddle:rsc.qa(30)} -attr vt d
load net {twiddle:rsc.qa(31)} -attr vt d
load netBundle {twiddle:rsc.qa} 32 {twiddle:rsc.qa(0)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1984 -attr oid 1981 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(0)} -port {twiddle:rsc.qa(0)} -attr vt d
load net {twiddle:rsc.qa(1)} -port {twiddle:rsc.qa(1)} -attr vt d
load net {twiddle:rsc.qa(2)} -port {twiddle:rsc.qa(2)} -attr vt d
load net {twiddle:rsc.qa(3)} -port {twiddle:rsc.qa(3)} -attr vt d
load net {twiddle:rsc.qa(4)} -port {twiddle:rsc.qa(4)} -attr vt d
load net {twiddle:rsc.qa(5)} -port {twiddle:rsc.qa(5)} -attr vt d
load net {twiddle:rsc.qa(6)} -port {twiddle:rsc.qa(6)} -attr vt d
load net {twiddle:rsc.qa(7)} -port {twiddle:rsc.qa(7)} -attr vt d
load net {twiddle:rsc.qa(8)} -port {twiddle:rsc.qa(8)} -attr vt d
load net {twiddle:rsc.qa(9)} -port {twiddle:rsc.qa(9)} -attr vt d
load net {twiddle:rsc.qa(10)} -port {twiddle:rsc.qa(10)} -attr vt d
load net {twiddle:rsc.qa(11)} -port {twiddle:rsc.qa(11)} -attr vt d
load net {twiddle:rsc.qa(12)} -port {twiddle:rsc.qa(12)} -attr vt d
load net {twiddle:rsc.qa(13)} -port {twiddle:rsc.qa(13)} -attr vt d
load net {twiddle:rsc.qa(14)} -port {twiddle:rsc.qa(14)} -attr vt d
load net {twiddle:rsc.qa(15)} -port {twiddle:rsc.qa(15)} -attr vt d
load net {twiddle:rsc.qa(16)} -port {twiddle:rsc.qa(16)} -attr vt d
load net {twiddle:rsc.qa(17)} -port {twiddle:rsc.qa(17)} -attr vt d
load net {twiddle:rsc.qa(18)} -port {twiddle:rsc.qa(18)} -attr vt d
load net {twiddle:rsc.qa(19)} -port {twiddle:rsc.qa(19)} -attr vt d
load net {twiddle:rsc.qa(20)} -port {twiddle:rsc.qa(20)} -attr vt d
load net {twiddle:rsc.qa(21)} -port {twiddle:rsc.qa(21)} -attr vt d
load net {twiddle:rsc.qa(22)} -port {twiddle:rsc.qa(22)} -attr vt d
load net {twiddle:rsc.qa(23)} -port {twiddle:rsc.qa(23)} -attr vt d
load net {twiddle:rsc.qa(24)} -port {twiddle:rsc.qa(24)} -attr vt d
load net {twiddle:rsc.qa(25)} -port {twiddle:rsc.qa(25)} -attr vt d
load net {twiddle:rsc.qa(26)} -port {twiddle:rsc.qa(26)} -attr vt d
load net {twiddle:rsc.qa(27)} -port {twiddle:rsc.qa(27)} -attr vt d
load net {twiddle:rsc.qa(28)} -port {twiddle:rsc.qa(28)} -attr vt d
load net {twiddle:rsc.qa(29)} -port {twiddle:rsc.qa(29)} -attr vt d
load net {twiddle:rsc.qa(30)} -port {twiddle:rsc.qa(30)} -attr vt d
load net {twiddle:rsc.qa(31)} -port {twiddle:rsc.qa(31)} -attr vt d
load netBundle {twiddle:rsc.qa} 32 {twiddle:rsc.qa(0)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1985 -attr oid 1982 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.adrb(0)} -attr vt d
load net {twiddle:rsc.adrb(1)} -attr vt d
load net {twiddle:rsc.adrb(2)} -attr vt d
load net {twiddle:rsc.adrb(3)} -attr vt d
load net {twiddle:rsc.adrb(4)} -attr vt d
load net {twiddle:rsc.adrb(5)} -attr vt d
load net {twiddle:rsc.adrb(6)} -attr vt d
load net {twiddle:rsc.adrb(7)} -attr vt d
load net {twiddle:rsc.adrb(8)} -attr vt d
load net {twiddle:rsc.adrb(9)} -attr vt d
load net {twiddle:rsc.adrb(10)} -attr vt d
load net {twiddle:rsc.adrb(11)} -attr vt d
load net {twiddle:rsc.adrb(12)} -attr vt d
load net {twiddle:rsc.adrb(13)} -attr vt d
load netBundle {twiddle:rsc.adrb} 14 {twiddle:rsc.adrb(0)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(10)} {twiddle:rsc.adrb(11)} {twiddle:rsc.adrb(12)} {twiddle:rsc.adrb(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1986 -attr oid 1983 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(0)} -port {twiddle:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -port {twiddle:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -port {twiddle:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -port {twiddle:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -port {twiddle:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -port {twiddle:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -port {twiddle:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -port {twiddle:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -port {twiddle:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -port {twiddle:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(10)} -port {twiddle:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(11)} -port {twiddle:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(12)} -port {twiddle:rsc.adrb(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(13)} -port {twiddle:rsc.adrb(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.db(0)} -attr vt d
load net {twiddle:rsc.db(1)} -attr vt d
load net {twiddle:rsc.db(2)} -attr vt d
load net {twiddle:rsc.db(3)} -attr vt d
load net {twiddle:rsc.db(4)} -attr vt d
load net {twiddle:rsc.db(5)} -attr vt d
load net {twiddle:rsc.db(6)} -attr vt d
load net {twiddle:rsc.db(7)} -attr vt d
load net {twiddle:rsc.db(8)} -attr vt d
load net {twiddle:rsc.db(9)} -attr vt d
load net {twiddle:rsc.db(10)} -attr vt d
load net {twiddle:rsc.db(11)} -attr vt d
load net {twiddle:rsc.db(12)} -attr vt d
load net {twiddle:rsc.db(13)} -attr vt d
load net {twiddle:rsc.db(14)} -attr vt d
load net {twiddle:rsc.db(15)} -attr vt d
load net {twiddle:rsc.db(16)} -attr vt d
load net {twiddle:rsc.db(17)} -attr vt d
load net {twiddle:rsc.db(18)} -attr vt d
load net {twiddle:rsc.db(19)} -attr vt d
load net {twiddle:rsc.db(20)} -attr vt d
load net {twiddle:rsc.db(21)} -attr vt d
load net {twiddle:rsc.db(22)} -attr vt d
load net {twiddle:rsc.db(23)} -attr vt d
load net {twiddle:rsc.db(24)} -attr vt d
load net {twiddle:rsc.db(25)} -attr vt d
load net {twiddle:rsc.db(26)} -attr vt d
load net {twiddle:rsc.db(27)} -attr vt d
load net {twiddle:rsc.db(28)} -attr vt d
load net {twiddle:rsc.db(29)} -attr vt d
load net {twiddle:rsc.db(30)} -attr vt d
load net {twiddle:rsc.db(31)} -attr vt d
load netBundle {twiddle:rsc.db} 32 {twiddle:rsc.db(0)} {twiddle:rsc.db(1)} {twiddle:rsc.db(2)} {twiddle:rsc.db(3)} {twiddle:rsc.db(4)} {twiddle:rsc.db(5)} {twiddle:rsc.db(6)} {twiddle:rsc.db(7)} {twiddle:rsc.db(8)} {twiddle:rsc.db(9)} {twiddle:rsc.db(10)} {twiddle:rsc.db(11)} {twiddle:rsc.db(12)} {twiddle:rsc.db(13)} {twiddle:rsc.db(14)} {twiddle:rsc.db(15)} {twiddle:rsc.db(16)} {twiddle:rsc.db(17)} {twiddle:rsc.db(18)} {twiddle:rsc.db(19)} {twiddle:rsc.db(20)} {twiddle:rsc.db(21)} {twiddle:rsc.db(22)} {twiddle:rsc.db(23)} {twiddle:rsc.db(24)} {twiddle:rsc.db(25)} {twiddle:rsc.db(26)} {twiddle:rsc.db(27)} {twiddle:rsc.db(28)} {twiddle:rsc.db(29)} {twiddle:rsc.db(30)} {twiddle:rsc.db(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1987 -attr oid 1984 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(0)} -port {twiddle:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(1)} -port {twiddle:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(2)} -port {twiddle:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(3)} -port {twiddle:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(4)} -port {twiddle:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(5)} -port {twiddle:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(6)} -port {twiddle:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(7)} -port {twiddle:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(8)} -port {twiddle:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(9)} -port {twiddle:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(10)} -port {twiddle:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(11)} -port {twiddle:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(12)} -port {twiddle:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(13)} -port {twiddle:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(14)} -port {twiddle:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(15)} -port {twiddle:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(16)} -port {twiddle:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(17)} -port {twiddle:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(18)} -port {twiddle:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(19)} -port {twiddle:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(20)} -port {twiddle:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(21)} -port {twiddle:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(22)} -port {twiddle:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(23)} -port {twiddle:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(24)} -port {twiddle:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(25)} -port {twiddle:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(26)} -port {twiddle:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(27)} -port {twiddle:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(28)} -port {twiddle:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(29)} -port {twiddle:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(30)} -port {twiddle:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(31)} -port {twiddle:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1988 -attr oid 1985 -attr vt d
load net {twiddle:rsc.web} -port {twiddle:rsc.web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1989 -attr oid 1986 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load net {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1990 -attr oid 1987 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(0)} -port {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -port {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -port {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -port {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -port {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -port {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -port {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -port {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -port {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -port {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -port {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -port {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -port {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -port {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -port {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -port {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -port {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -port {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -port {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -port {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -port {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -port {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -port {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -port {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -port {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -port {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -port {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -port {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -port {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -port {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -port {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -port {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1991 -attr oid 1988 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1992 -attr oid 1989 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1993 -attr oid 1990 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.adra(0)} -attr vt d
load net {twiddle_h:rsc.adra(1)} -attr vt d
load net {twiddle_h:rsc.adra(2)} -attr vt d
load net {twiddle_h:rsc.adra(3)} -attr vt d
load net {twiddle_h:rsc.adra(4)} -attr vt d
load net {twiddle_h:rsc.adra(5)} -attr vt d
load net {twiddle_h:rsc.adra(6)} -attr vt d
load net {twiddle_h:rsc.adra(7)} -attr vt d
load net {twiddle_h:rsc.adra(8)} -attr vt d
load net {twiddle_h:rsc.adra(9)} -attr vt d
load net {twiddle_h:rsc.adra(10)} -attr vt d
load net {twiddle_h:rsc.adra(11)} -attr vt d
load net {twiddle_h:rsc.adra(12)} -attr vt d
load net {twiddle_h:rsc.adra(13)} -attr vt d
load netBundle {twiddle_h:rsc.adra} 14 {twiddle_h:rsc.adra(0)} {twiddle_h:rsc.adra(1)} {twiddle_h:rsc.adra(2)} {twiddle_h:rsc.adra(3)} {twiddle_h:rsc.adra(4)} {twiddle_h:rsc.adra(5)} {twiddle_h:rsc.adra(6)} {twiddle_h:rsc.adra(7)} {twiddle_h:rsc.adra(8)} {twiddle_h:rsc.adra(9)} {twiddle_h:rsc.adra(10)} {twiddle_h:rsc.adra(11)} {twiddle_h:rsc.adra(12)} {twiddle_h:rsc.adra(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1994 -attr oid 1991 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(0)} -port {twiddle_h:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(1)} -port {twiddle_h:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(2)} -port {twiddle_h:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(3)} -port {twiddle_h:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(4)} -port {twiddle_h:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(5)} -port {twiddle_h:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(6)} -port {twiddle_h:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(7)} -port {twiddle_h:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(8)} -port {twiddle_h:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(9)} -port {twiddle_h:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(10)} -port {twiddle_h:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(11)} -port {twiddle_h:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(12)} -port {twiddle_h:rsc.adra(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(13)} -port {twiddle_h:rsc.adra(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.da(0)} -attr vt d
load net {twiddle_h:rsc.da(1)} -attr vt d
load net {twiddle_h:rsc.da(2)} -attr vt d
load net {twiddle_h:rsc.da(3)} -attr vt d
load net {twiddle_h:rsc.da(4)} -attr vt d
load net {twiddle_h:rsc.da(5)} -attr vt d
load net {twiddle_h:rsc.da(6)} -attr vt d
load net {twiddle_h:rsc.da(7)} -attr vt d
load net {twiddle_h:rsc.da(8)} -attr vt d
load net {twiddle_h:rsc.da(9)} -attr vt d
load net {twiddle_h:rsc.da(10)} -attr vt d
load net {twiddle_h:rsc.da(11)} -attr vt d
load net {twiddle_h:rsc.da(12)} -attr vt d
load net {twiddle_h:rsc.da(13)} -attr vt d
load net {twiddle_h:rsc.da(14)} -attr vt d
load net {twiddle_h:rsc.da(15)} -attr vt d
load net {twiddle_h:rsc.da(16)} -attr vt d
load net {twiddle_h:rsc.da(17)} -attr vt d
load net {twiddle_h:rsc.da(18)} -attr vt d
load net {twiddle_h:rsc.da(19)} -attr vt d
load net {twiddle_h:rsc.da(20)} -attr vt d
load net {twiddle_h:rsc.da(21)} -attr vt d
load net {twiddle_h:rsc.da(22)} -attr vt d
load net {twiddle_h:rsc.da(23)} -attr vt d
load net {twiddle_h:rsc.da(24)} -attr vt d
load net {twiddle_h:rsc.da(25)} -attr vt d
load net {twiddle_h:rsc.da(26)} -attr vt d
load net {twiddle_h:rsc.da(27)} -attr vt d
load net {twiddle_h:rsc.da(28)} -attr vt d
load net {twiddle_h:rsc.da(29)} -attr vt d
load net {twiddle_h:rsc.da(30)} -attr vt d
load net {twiddle_h:rsc.da(31)} -attr vt d
load netBundle {twiddle_h:rsc.da} 32 {twiddle_h:rsc.da(0)} {twiddle_h:rsc.da(1)} {twiddle_h:rsc.da(2)} {twiddle_h:rsc.da(3)} {twiddle_h:rsc.da(4)} {twiddle_h:rsc.da(5)} {twiddle_h:rsc.da(6)} {twiddle_h:rsc.da(7)} {twiddle_h:rsc.da(8)} {twiddle_h:rsc.da(9)} {twiddle_h:rsc.da(10)} {twiddle_h:rsc.da(11)} {twiddle_h:rsc.da(12)} {twiddle_h:rsc.da(13)} {twiddle_h:rsc.da(14)} {twiddle_h:rsc.da(15)} {twiddle_h:rsc.da(16)} {twiddle_h:rsc.da(17)} {twiddle_h:rsc.da(18)} {twiddle_h:rsc.da(19)} {twiddle_h:rsc.da(20)} {twiddle_h:rsc.da(21)} {twiddle_h:rsc.da(22)} {twiddle_h:rsc.da(23)} {twiddle_h:rsc.da(24)} {twiddle_h:rsc.da(25)} {twiddle_h:rsc.da(26)} {twiddle_h:rsc.da(27)} {twiddle_h:rsc.da(28)} {twiddle_h:rsc.da(29)} {twiddle_h:rsc.da(30)} {twiddle_h:rsc.da(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1995 -attr oid 1992 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(0)} -port {twiddle_h:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(1)} -port {twiddle_h:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(2)} -port {twiddle_h:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(3)} -port {twiddle_h:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(4)} -port {twiddle_h:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(5)} -port {twiddle_h:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(6)} -port {twiddle_h:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(7)} -port {twiddle_h:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(8)} -port {twiddle_h:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(9)} -port {twiddle_h:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(10)} -port {twiddle_h:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(11)} -port {twiddle_h:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(12)} -port {twiddle_h:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(13)} -port {twiddle_h:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(14)} -port {twiddle_h:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(15)} -port {twiddle_h:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(16)} -port {twiddle_h:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(17)} -port {twiddle_h:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(18)} -port {twiddle_h:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(19)} -port {twiddle_h:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(20)} -port {twiddle_h:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(21)} -port {twiddle_h:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(22)} -port {twiddle_h:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(23)} -port {twiddle_h:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(24)} -port {twiddle_h:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(25)} -port {twiddle_h:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(26)} -port {twiddle_h:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(27)} -port {twiddle_h:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(28)} -port {twiddle_h:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(29)} -port {twiddle_h:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(30)} -port {twiddle_h:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(31)} -port {twiddle_h:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1996 -attr oid 1993 -attr vt d
load net {twiddle_h:rsc.wea} -port {twiddle_h:rsc.wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1997 -attr oid 1994 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load net {twiddle_h:rsc.qa(0)} -attr vt d
load net {twiddle_h:rsc.qa(1)} -attr vt d
load net {twiddle_h:rsc.qa(2)} -attr vt d
load net {twiddle_h:rsc.qa(3)} -attr vt d
load net {twiddle_h:rsc.qa(4)} -attr vt d
load net {twiddle_h:rsc.qa(5)} -attr vt d
load net {twiddle_h:rsc.qa(6)} -attr vt d
load net {twiddle_h:rsc.qa(7)} -attr vt d
load net {twiddle_h:rsc.qa(8)} -attr vt d
load net {twiddle_h:rsc.qa(9)} -attr vt d
load net {twiddle_h:rsc.qa(10)} -attr vt d
load net {twiddle_h:rsc.qa(11)} -attr vt d
load net {twiddle_h:rsc.qa(12)} -attr vt d
load net {twiddle_h:rsc.qa(13)} -attr vt d
load net {twiddle_h:rsc.qa(14)} -attr vt d
load net {twiddle_h:rsc.qa(15)} -attr vt d
load net {twiddle_h:rsc.qa(16)} -attr vt d
load net {twiddle_h:rsc.qa(17)} -attr vt d
load net {twiddle_h:rsc.qa(18)} -attr vt d
load net {twiddle_h:rsc.qa(19)} -attr vt d
load net {twiddle_h:rsc.qa(20)} -attr vt d
load net {twiddle_h:rsc.qa(21)} -attr vt d
load net {twiddle_h:rsc.qa(22)} -attr vt d
load net {twiddle_h:rsc.qa(23)} -attr vt d
load net {twiddle_h:rsc.qa(24)} -attr vt d
load net {twiddle_h:rsc.qa(25)} -attr vt d
load net {twiddle_h:rsc.qa(26)} -attr vt d
load net {twiddle_h:rsc.qa(27)} -attr vt d
load net {twiddle_h:rsc.qa(28)} -attr vt d
load net {twiddle_h:rsc.qa(29)} -attr vt d
load net {twiddle_h:rsc.qa(30)} -attr vt d
load net {twiddle_h:rsc.qa(31)} -attr vt d
load netBundle {twiddle_h:rsc.qa} 32 {twiddle_h:rsc.qa(0)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1998 -attr oid 1995 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(0)} -port {twiddle_h:rsc.qa(0)} -attr vt d
load net {twiddle_h:rsc.qa(1)} -port {twiddle_h:rsc.qa(1)} -attr vt d
load net {twiddle_h:rsc.qa(2)} -port {twiddle_h:rsc.qa(2)} -attr vt d
load net {twiddle_h:rsc.qa(3)} -port {twiddle_h:rsc.qa(3)} -attr vt d
load net {twiddle_h:rsc.qa(4)} -port {twiddle_h:rsc.qa(4)} -attr vt d
load net {twiddle_h:rsc.qa(5)} -port {twiddle_h:rsc.qa(5)} -attr vt d
load net {twiddle_h:rsc.qa(6)} -port {twiddle_h:rsc.qa(6)} -attr vt d
load net {twiddle_h:rsc.qa(7)} -port {twiddle_h:rsc.qa(7)} -attr vt d
load net {twiddle_h:rsc.qa(8)} -port {twiddle_h:rsc.qa(8)} -attr vt d
load net {twiddle_h:rsc.qa(9)} -port {twiddle_h:rsc.qa(9)} -attr vt d
load net {twiddle_h:rsc.qa(10)} -port {twiddle_h:rsc.qa(10)} -attr vt d
load net {twiddle_h:rsc.qa(11)} -port {twiddle_h:rsc.qa(11)} -attr vt d
load net {twiddle_h:rsc.qa(12)} -port {twiddle_h:rsc.qa(12)} -attr vt d
load net {twiddle_h:rsc.qa(13)} -port {twiddle_h:rsc.qa(13)} -attr vt d
load net {twiddle_h:rsc.qa(14)} -port {twiddle_h:rsc.qa(14)} -attr vt d
load net {twiddle_h:rsc.qa(15)} -port {twiddle_h:rsc.qa(15)} -attr vt d
load net {twiddle_h:rsc.qa(16)} -port {twiddle_h:rsc.qa(16)} -attr vt d
load net {twiddle_h:rsc.qa(17)} -port {twiddle_h:rsc.qa(17)} -attr vt d
load net {twiddle_h:rsc.qa(18)} -port {twiddle_h:rsc.qa(18)} -attr vt d
load net {twiddle_h:rsc.qa(19)} -port {twiddle_h:rsc.qa(19)} -attr vt d
load net {twiddle_h:rsc.qa(20)} -port {twiddle_h:rsc.qa(20)} -attr vt d
load net {twiddle_h:rsc.qa(21)} -port {twiddle_h:rsc.qa(21)} -attr vt d
load net {twiddle_h:rsc.qa(22)} -port {twiddle_h:rsc.qa(22)} -attr vt d
load net {twiddle_h:rsc.qa(23)} -port {twiddle_h:rsc.qa(23)} -attr vt d
load net {twiddle_h:rsc.qa(24)} -port {twiddle_h:rsc.qa(24)} -attr vt d
load net {twiddle_h:rsc.qa(25)} -port {twiddle_h:rsc.qa(25)} -attr vt d
load net {twiddle_h:rsc.qa(26)} -port {twiddle_h:rsc.qa(26)} -attr vt d
load net {twiddle_h:rsc.qa(27)} -port {twiddle_h:rsc.qa(27)} -attr vt d
load net {twiddle_h:rsc.qa(28)} -port {twiddle_h:rsc.qa(28)} -attr vt d
load net {twiddle_h:rsc.qa(29)} -port {twiddle_h:rsc.qa(29)} -attr vt d
load net {twiddle_h:rsc.qa(30)} -port {twiddle_h:rsc.qa(30)} -attr vt d
load net {twiddle_h:rsc.qa(31)} -port {twiddle_h:rsc.qa(31)} -attr vt d
load netBundle {twiddle_h:rsc.qa} 32 {twiddle_h:rsc.qa(0)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-1999 -attr oid 1996 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.adrb(0)} -attr vt d
load net {twiddle_h:rsc.adrb(1)} -attr vt d
load net {twiddle_h:rsc.adrb(2)} -attr vt d
load net {twiddle_h:rsc.adrb(3)} -attr vt d
load net {twiddle_h:rsc.adrb(4)} -attr vt d
load net {twiddle_h:rsc.adrb(5)} -attr vt d
load net {twiddle_h:rsc.adrb(6)} -attr vt d
load net {twiddle_h:rsc.adrb(7)} -attr vt d
load net {twiddle_h:rsc.adrb(8)} -attr vt d
load net {twiddle_h:rsc.adrb(9)} -attr vt d
load net {twiddle_h:rsc.adrb(10)} -attr vt d
load net {twiddle_h:rsc.adrb(11)} -attr vt d
load net {twiddle_h:rsc.adrb(12)} -attr vt d
load net {twiddle_h:rsc.adrb(13)} -attr vt d
load netBundle {twiddle_h:rsc.adrb} 14 {twiddle_h:rsc.adrb(0)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(10)} {twiddle_h:rsc.adrb(11)} {twiddle_h:rsc.adrb(12)} {twiddle_h:rsc.adrb(13)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2000 -attr oid 1997 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(0)} -port {twiddle_h:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -port {twiddle_h:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -port {twiddle_h:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -port {twiddle_h:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -port {twiddle_h:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -port {twiddle_h:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -port {twiddle_h:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -port {twiddle_h:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -port {twiddle_h:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -port {twiddle_h:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(10)} -port {twiddle_h:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(11)} -port {twiddle_h:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(12)} -port {twiddle_h:rsc.adrb(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(13)} -port {twiddle_h:rsc.adrb(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.db(0)} -attr vt d
load net {twiddle_h:rsc.db(1)} -attr vt d
load net {twiddle_h:rsc.db(2)} -attr vt d
load net {twiddle_h:rsc.db(3)} -attr vt d
load net {twiddle_h:rsc.db(4)} -attr vt d
load net {twiddle_h:rsc.db(5)} -attr vt d
load net {twiddle_h:rsc.db(6)} -attr vt d
load net {twiddle_h:rsc.db(7)} -attr vt d
load net {twiddle_h:rsc.db(8)} -attr vt d
load net {twiddle_h:rsc.db(9)} -attr vt d
load net {twiddle_h:rsc.db(10)} -attr vt d
load net {twiddle_h:rsc.db(11)} -attr vt d
load net {twiddle_h:rsc.db(12)} -attr vt d
load net {twiddle_h:rsc.db(13)} -attr vt d
load net {twiddle_h:rsc.db(14)} -attr vt d
load net {twiddle_h:rsc.db(15)} -attr vt d
load net {twiddle_h:rsc.db(16)} -attr vt d
load net {twiddle_h:rsc.db(17)} -attr vt d
load net {twiddle_h:rsc.db(18)} -attr vt d
load net {twiddle_h:rsc.db(19)} -attr vt d
load net {twiddle_h:rsc.db(20)} -attr vt d
load net {twiddle_h:rsc.db(21)} -attr vt d
load net {twiddle_h:rsc.db(22)} -attr vt d
load net {twiddle_h:rsc.db(23)} -attr vt d
load net {twiddle_h:rsc.db(24)} -attr vt d
load net {twiddle_h:rsc.db(25)} -attr vt d
load net {twiddle_h:rsc.db(26)} -attr vt d
load net {twiddle_h:rsc.db(27)} -attr vt d
load net {twiddle_h:rsc.db(28)} -attr vt d
load net {twiddle_h:rsc.db(29)} -attr vt d
load net {twiddle_h:rsc.db(30)} -attr vt d
load net {twiddle_h:rsc.db(31)} -attr vt d
load netBundle {twiddle_h:rsc.db} 32 {twiddle_h:rsc.db(0)} {twiddle_h:rsc.db(1)} {twiddle_h:rsc.db(2)} {twiddle_h:rsc.db(3)} {twiddle_h:rsc.db(4)} {twiddle_h:rsc.db(5)} {twiddle_h:rsc.db(6)} {twiddle_h:rsc.db(7)} {twiddle_h:rsc.db(8)} {twiddle_h:rsc.db(9)} {twiddle_h:rsc.db(10)} {twiddle_h:rsc.db(11)} {twiddle_h:rsc.db(12)} {twiddle_h:rsc.db(13)} {twiddle_h:rsc.db(14)} {twiddle_h:rsc.db(15)} {twiddle_h:rsc.db(16)} {twiddle_h:rsc.db(17)} {twiddle_h:rsc.db(18)} {twiddle_h:rsc.db(19)} {twiddle_h:rsc.db(20)} {twiddle_h:rsc.db(21)} {twiddle_h:rsc.db(22)} {twiddle_h:rsc.db(23)} {twiddle_h:rsc.db(24)} {twiddle_h:rsc.db(25)} {twiddle_h:rsc.db(26)} {twiddle_h:rsc.db(27)} {twiddle_h:rsc.db(28)} {twiddle_h:rsc.db(29)} {twiddle_h:rsc.db(30)} {twiddle_h:rsc.db(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2001 -attr oid 1998 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(0)} -port {twiddle_h:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(1)} -port {twiddle_h:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(2)} -port {twiddle_h:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(3)} -port {twiddle_h:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(4)} -port {twiddle_h:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(5)} -port {twiddle_h:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(6)} -port {twiddle_h:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(7)} -port {twiddle_h:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(8)} -port {twiddle_h:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(9)} -port {twiddle_h:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(10)} -port {twiddle_h:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(11)} -port {twiddle_h:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(12)} -port {twiddle_h:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(13)} -port {twiddle_h:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(14)} -port {twiddle_h:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(15)} -port {twiddle_h:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(16)} -port {twiddle_h:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(17)} -port {twiddle_h:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(18)} -port {twiddle_h:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(19)} -port {twiddle_h:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(20)} -port {twiddle_h:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(21)} -port {twiddle_h:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(22)} -port {twiddle_h:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(23)} -port {twiddle_h:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(24)} -port {twiddle_h:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(25)} -port {twiddle_h:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(26)} -port {twiddle_h:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(27)} -port {twiddle_h:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(28)} -port {twiddle_h:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(29)} -port {twiddle_h:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(30)} -port {twiddle_h:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(31)} -port {twiddle_h:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2002 -attr oid 1999 -attr vt d
load net {twiddle_h:rsc.web} -port {twiddle_h:rsc.web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2003 -attr oid 2000 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load net {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2004 -attr oid 2001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(0)} -port {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -port {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -port {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -port {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -port {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -port {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -port {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -port {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -port {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -port {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -port {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -port {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -port {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -port {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -port {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -port {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -port {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -port {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -port {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -port {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -port {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -port {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -port {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -port {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -port {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -port {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -port {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -port {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -port {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -port {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -port {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -port {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2005 -attr oid 2002 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2006 -attr oid 2003 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2007 -attr oid 2004 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2008 -attr oid 2005 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2009 -attr oid 2006 -attr vt d
load net {complete:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2010 -attr oid 2007 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2011 -attr oid 2008 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load inst "vec:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)gen" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2012 -attr oid 2009 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)gen"
load net {vec:rsc.qb(0)} -pin  "vec:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(1)} -pin  "vec:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(2)} -pin  "vec:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(3)} -pin  "vec:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(4)} -pin  "vec:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(5)} -pin  "vec:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(6)} -pin  "vec:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(7)} -pin  "vec:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(8)} -pin  "vec:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(9)} -pin  "vec:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(10)} -pin  "vec:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(11)} -pin  "vec:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(12)} -pin  "vec:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(13)} -pin  "vec:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(14)} -pin  "vec:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(15)} -pin  "vec:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(16)} -pin  "vec:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(17)} -pin  "vec:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(18)} -pin  "vec:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(19)} -pin  "vec:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(20)} -pin  "vec:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(21)} -pin  "vec:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(22)} -pin  "vec:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(23)} -pin  "vec:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(24)} -pin  "vec:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(25)} -pin  "vec:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(26)} -pin  "vec:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(27)} -pin  "vec:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(28)} -pin  "vec:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(29)} -pin  "vec:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(30)} -pin  "vec:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(31)} -pin  "vec:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.web} -pin  "vec:rsci" {web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2013 -attr oid 2010 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.db(0)} -pin  "vec:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -pin  "vec:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -pin  "vec:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -pin  "vec:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -pin  "vec:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -pin  "vec:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -pin  "vec:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -pin  "vec:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -pin  "vec:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -pin  "vec:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -pin  "vec:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -pin  "vec:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -pin  "vec:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -pin  "vec:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -pin  "vec:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -pin  "vec:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -pin  "vec:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -pin  "vec:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -pin  "vec:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -pin  "vec:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -pin  "vec:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -pin  "vec:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -pin  "vec:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -pin  "vec:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -pin  "vec:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -pin  "vec:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -pin  "vec:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -pin  "vec:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -pin  "vec:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -pin  "vec:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -pin  "vec:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -pin  "vec:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.adrb(0)} -pin  "vec:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -pin  "vec:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -pin  "vec:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -pin  "vec:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -pin  "vec:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -pin  "vec:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -pin  "vec:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -pin  "vec:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -pin  "vec:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -pin  "vec:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(10)} -pin  "vec:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(11)} -pin  "vec:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(12)} -pin  "vec:rsci" {adrb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(13)} -pin  "vec:rsci" {adrb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.qa(0)} -pin  "vec:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(1)} -pin  "vec:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(2)} -pin  "vec:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(3)} -pin  "vec:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(4)} -pin  "vec:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(5)} -pin  "vec:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(6)} -pin  "vec:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(7)} -pin  "vec:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(8)} -pin  "vec:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(9)} -pin  "vec:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(10)} -pin  "vec:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(11)} -pin  "vec:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(12)} -pin  "vec:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(13)} -pin  "vec:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(14)} -pin  "vec:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(15)} -pin  "vec:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(16)} -pin  "vec:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(17)} -pin  "vec:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(18)} -pin  "vec:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(19)} -pin  "vec:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(20)} -pin  "vec:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(21)} -pin  "vec:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(22)} -pin  "vec:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(23)} -pin  "vec:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(24)} -pin  "vec:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(25)} -pin  "vec:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(26)} -pin  "vec:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(27)} -pin  "vec:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(28)} -pin  "vec:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(29)} -pin  "vec:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(30)} -pin  "vec:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(31)} -pin  "vec:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.wea} -pin  "vec:rsci" {wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2014 -attr oid 2011 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.da(0)} -pin  "vec:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -pin  "vec:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -pin  "vec:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -pin  "vec:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -pin  "vec:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -pin  "vec:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -pin  "vec:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -pin  "vec:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -pin  "vec:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -pin  "vec:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -pin  "vec:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -pin  "vec:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -pin  "vec:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -pin  "vec:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -pin  "vec:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -pin  "vec:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -pin  "vec:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -pin  "vec:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -pin  "vec:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -pin  "vec:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -pin  "vec:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -pin  "vec:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -pin  "vec:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -pin  "vec:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -pin  "vec:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -pin  "vec:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -pin  "vec:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -pin  "vec:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -pin  "vec:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -pin  "vec:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -pin  "vec:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -pin  "vec:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.adra(0)} -pin  "vec:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -pin  "vec:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -pin  "vec:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -pin  "vec:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -pin  "vec:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -pin  "vec:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -pin  "vec:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -pin  "vec:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -pin  "vec:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -pin  "vec:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(10)} -pin  "vec:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(11)} -pin  "vec:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(12)} -pin  "vec:rsci" {adra(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(13)} -pin  "vec:rsci" {adra(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsci.adra_d(0)} -pin  "vec:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "vec:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "vec:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "vec:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "vec:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "vec:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "vec:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "vec:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "vec:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "vec:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "vec:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "vec:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "vec:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "vec:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "vec:rsci" {adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "vec:rsci" {adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "vec:rsci" {adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "vec:rsci" {adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "vec:rsci" {adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "vec:rsci" {adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(20)} -pin  "vec:rsci" {adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(21)} -pin  "vec:rsci" {adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(22)} -pin  "vec:rsci" {adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(23)} -pin  "vec:rsci" {adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(24)} -pin  "vec:rsci" {adra_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(25)} -pin  "vec:rsci" {adra_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(26)} -pin  "vec:rsci" {adra_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(27)} -pin  "vec:rsci" {adra_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {clk} -pin  "vec:rsci" {clka} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2015 -attr oid 2012 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {clk} -pin  "vec:rsci" {clkb} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2016 -attr oid 2013 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {vec:rsci.da_d(0)} -pin  "vec:rsci" {da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(1)} -pin  "vec:rsci" {da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(2)} -pin  "vec:rsci" {da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(3)} -pin  "vec:rsci" {da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(4)} -pin  "vec:rsci" {da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(5)} -pin  "vec:rsci" {da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(6)} -pin  "vec:rsci" {da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(7)} -pin  "vec:rsci" {da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(8)} -pin  "vec:rsci" {da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(9)} -pin  "vec:rsci" {da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(10)} -pin  "vec:rsci" {da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(11)} -pin  "vec:rsci" {da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(12)} -pin  "vec:rsci" {da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(13)} -pin  "vec:rsci" {da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(14)} -pin  "vec:rsci" {da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(15)} -pin  "vec:rsci" {da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(16)} -pin  "vec:rsci" {da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(17)} -pin  "vec:rsci" {da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(18)} -pin  "vec:rsci" {da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(19)} -pin  "vec:rsci" {da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(20)} -pin  "vec:rsci" {da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(21)} -pin  "vec:rsci" {da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(22)} -pin  "vec:rsci" {da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(23)} -pin  "vec:rsci" {da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(24)} -pin  "vec:rsci" {da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(25)} -pin  "vec:rsci" {da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(26)} -pin  "vec:rsci" {da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(27)} -pin  "vec:rsci" {da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(28)} -pin  "vec:rsci" {da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(29)} -pin  "vec:rsci" {da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(30)} -pin  "vec:rsci" {da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(31)} -pin  "vec:rsci" {da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.qa_d(0)} -pin  "vec:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "vec:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "vec:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "vec:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "vec:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "vec:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "vec:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "vec:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "vec:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "vec:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "vec:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "vec:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "vec:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "vec:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "vec:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "vec:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "vec:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "vec:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "vec:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "vec:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "vec:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "vec:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "vec:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "vec:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "vec:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "vec:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "vec:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "vec:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "vec:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "vec:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "vec:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "vec:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "vec:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "vec:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "vec:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "vec:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "vec:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "vec:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "vec:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "vec:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "vec:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "vec:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "vec:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "vec:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "vec:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "vec:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "vec:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "vec:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "vec:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "vec:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "vec:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "vec:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "vec:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "vec:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "vec:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "vec:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "vec:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "vec:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "vec:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "vec:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "vec:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "vec:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "vec:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "vec:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "vec:rsci" {wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "vec:rsci" {wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load inst "twiddle:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2017 -attr oid 2014 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen"
load net {twiddle:rsc.qb(0)} -pin  "twiddle:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(1)} -pin  "twiddle:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(2)} -pin  "twiddle:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(3)} -pin  "twiddle:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(4)} -pin  "twiddle:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(5)} -pin  "twiddle:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(6)} -pin  "twiddle:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(7)} -pin  "twiddle:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(8)} -pin  "twiddle:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(9)} -pin  "twiddle:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(10)} -pin  "twiddle:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(11)} -pin  "twiddle:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(12)} -pin  "twiddle:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(13)} -pin  "twiddle:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(14)} -pin  "twiddle:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(15)} -pin  "twiddle:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(16)} -pin  "twiddle:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(17)} -pin  "twiddle:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(18)} -pin  "twiddle:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(19)} -pin  "twiddle:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(20)} -pin  "twiddle:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(21)} -pin  "twiddle:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(22)} -pin  "twiddle:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(23)} -pin  "twiddle:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(24)} -pin  "twiddle:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(25)} -pin  "twiddle:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(26)} -pin  "twiddle:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(27)} -pin  "twiddle:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(28)} -pin  "twiddle:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(29)} -pin  "twiddle:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(30)} -pin  "twiddle:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(31)} -pin  "twiddle:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.web} -pin  "twiddle:rsci" {web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2018 -attr oid 2015 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load net {twiddle:rsc.db(0)} -pin  "twiddle:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(1)} -pin  "twiddle:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(2)} -pin  "twiddle:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(3)} -pin  "twiddle:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(4)} -pin  "twiddle:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(5)} -pin  "twiddle:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(6)} -pin  "twiddle:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(7)} -pin  "twiddle:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(8)} -pin  "twiddle:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(9)} -pin  "twiddle:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(10)} -pin  "twiddle:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(11)} -pin  "twiddle:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(12)} -pin  "twiddle:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(13)} -pin  "twiddle:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(14)} -pin  "twiddle:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(15)} -pin  "twiddle:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(16)} -pin  "twiddle:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(17)} -pin  "twiddle:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(18)} -pin  "twiddle:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(19)} -pin  "twiddle:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(20)} -pin  "twiddle:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(21)} -pin  "twiddle:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(22)} -pin  "twiddle:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(23)} -pin  "twiddle:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(24)} -pin  "twiddle:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(25)} -pin  "twiddle:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(26)} -pin  "twiddle:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(27)} -pin  "twiddle:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(28)} -pin  "twiddle:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(29)} -pin  "twiddle:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(30)} -pin  "twiddle:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(31)} -pin  "twiddle:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.adrb(0)} -pin  "twiddle:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -pin  "twiddle:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -pin  "twiddle:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -pin  "twiddle:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -pin  "twiddle:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -pin  "twiddle:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -pin  "twiddle:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -pin  "twiddle:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -pin  "twiddle:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -pin  "twiddle:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(10)} -pin  "twiddle:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(11)} -pin  "twiddle:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(12)} -pin  "twiddle:rsci" {adrb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(13)} -pin  "twiddle:rsci" {adrb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.qa(0)} -pin  "twiddle:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(1)} -pin  "twiddle:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(2)} -pin  "twiddle:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(3)} -pin  "twiddle:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(4)} -pin  "twiddle:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(5)} -pin  "twiddle:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(6)} -pin  "twiddle:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(7)} -pin  "twiddle:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(8)} -pin  "twiddle:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(9)} -pin  "twiddle:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(10)} -pin  "twiddle:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(11)} -pin  "twiddle:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(12)} -pin  "twiddle:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(13)} -pin  "twiddle:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(14)} -pin  "twiddle:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(15)} -pin  "twiddle:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(16)} -pin  "twiddle:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(17)} -pin  "twiddle:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(18)} -pin  "twiddle:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(19)} -pin  "twiddle:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(20)} -pin  "twiddle:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(21)} -pin  "twiddle:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(22)} -pin  "twiddle:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(23)} -pin  "twiddle:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(24)} -pin  "twiddle:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(25)} -pin  "twiddle:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(26)} -pin  "twiddle:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(27)} -pin  "twiddle:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(28)} -pin  "twiddle:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(29)} -pin  "twiddle:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(30)} -pin  "twiddle:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(31)} -pin  "twiddle:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.wea} -pin  "twiddle:rsci" {wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2019 -attr oid 2016 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load net {twiddle:rsc.da(0)} -pin  "twiddle:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(1)} -pin  "twiddle:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(2)} -pin  "twiddle:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(3)} -pin  "twiddle:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(4)} -pin  "twiddle:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(5)} -pin  "twiddle:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(6)} -pin  "twiddle:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(7)} -pin  "twiddle:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(8)} -pin  "twiddle:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(9)} -pin  "twiddle:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(10)} -pin  "twiddle:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(11)} -pin  "twiddle:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(12)} -pin  "twiddle:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(13)} -pin  "twiddle:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(14)} -pin  "twiddle:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(15)} -pin  "twiddle:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(16)} -pin  "twiddle:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(17)} -pin  "twiddle:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(18)} -pin  "twiddle:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(19)} -pin  "twiddle:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(20)} -pin  "twiddle:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(21)} -pin  "twiddle:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(22)} -pin  "twiddle:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(23)} -pin  "twiddle:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(24)} -pin  "twiddle:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(25)} -pin  "twiddle:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(26)} -pin  "twiddle:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(27)} -pin  "twiddle:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(28)} -pin  "twiddle:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(29)} -pin  "twiddle:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(30)} -pin  "twiddle:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(31)} -pin  "twiddle:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.adra(0)} -pin  "twiddle:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(1)} -pin  "twiddle:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(2)} -pin  "twiddle:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(3)} -pin  "twiddle:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(4)} -pin  "twiddle:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(5)} -pin  "twiddle:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(6)} -pin  "twiddle:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(7)} -pin  "twiddle:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(8)} -pin  "twiddle:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(9)} -pin  "twiddle:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(10)} -pin  "twiddle:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(11)} -pin  "twiddle:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(12)} -pin  "twiddle:rsci" {adra(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(13)} -pin  "twiddle:rsci" {adra(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsci.adra_d(0)} -pin  "twiddle:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(1)} -pin  "twiddle:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(2)} -pin  "twiddle:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(3)} -pin  "twiddle:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(4)} -pin  "twiddle:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(5)} -pin  "twiddle:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(6)} -pin  "twiddle:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(7)} -pin  "twiddle:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(8)} -pin  "twiddle:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(9)} -pin  "twiddle:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(10)} -pin  "twiddle:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(11)} -pin  "twiddle:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(12)} -pin  "twiddle:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(13)} -pin  "twiddle:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {clk} -pin  "twiddle:rsci" {clka} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2020 -attr oid 2017 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {clk} -pin  "twiddle:rsci" {clkb} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2021 -attr oid 2018 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {DC} -pin  "twiddle:rsci" {da_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(2)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(3)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(4)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(5)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(6)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(7)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(8)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(9)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(10)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(11)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(12)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(13)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(28)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(29)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(30)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(31)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {twiddle:rsci.qa_d(0)} -pin  "twiddle:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "twiddle:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "twiddle:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "twiddle:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "twiddle:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "twiddle:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "twiddle:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "twiddle:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "twiddle:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "twiddle:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "twiddle:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "twiddle:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "twiddle:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "twiddle:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "twiddle:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "twiddle:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "twiddle:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "twiddle:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "twiddle:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "twiddle:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "twiddle:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "twiddle:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "twiddle:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "twiddle:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "twiddle:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "twiddle:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "twiddle:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "twiddle:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "twiddle:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "twiddle:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "twiddle:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "twiddle:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "twiddle:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "twiddle:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "twiddle:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "twiddle:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "twiddle:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "twiddle:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "twiddle:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "twiddle:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "twiddle:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "twiddle:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "twiddle:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "twiddle:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "twiddle:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "twiddle:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "twiddle:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "twiddle:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "twiddle:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "twiddle:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "twiddle:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "twiddle:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "twiddle:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "twiddle:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "twiddle:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "twiddle:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "twiddle:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "twiddle:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "twiddle:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "twiddle:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "twiddle:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "twiddle:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "twiddle:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "twiddle:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {GND} -pin  "twiddle:rsci" {wea_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#2521}
load net {GND} -pin  "twiddle:rsci" {wea_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#2521}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {GND} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#2521}
load net {GND} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#2521}
load inst "twiddle_h:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2022 -attr oid 2019 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen"
load net {twiddle_h:rsc.qb(0)} -pin  "twiddle_h:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(1)} -pin  "twiddle_h:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(2)} -pin  "twiddle_h:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(3)} -pin  "twiddle_h:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(4)} -pin  "twiddle_h:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(5)} -pin  "twiddle_h:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(6)} -pin  "twiddle_h:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(7)} -pin  "twiddle_h:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(8)} -pin  "twiddle_h:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(9)} -pin  "twiddle_h:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(10)} -pin  "twiddle_h:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(11)} -pin  "twiddle_h:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(12)} -pin  "twiddle_h:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(13)} -pin  "twiddle_h:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(14)} -pin  "twiddle_h:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(15)} -pin  "twiddle_h:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(16)} -pin  "twiddle_h:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(17)} -pin  "twiddle_h:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(18)} -pin  "twiddle_h:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(19)} -pin  "twiddle_h:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(20)} -pin  "twiddle_h:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(21)} -pin  "twiddle_h:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(22)} -pin  "twiddle_h:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(23)} -pin  "twiddle_h:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(24)} -pin  "twiddle_h:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(25)} -pin  "twiddle_h:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(26)} -pin  "twiddle_h:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(27)} -pin  "twiddle_h:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(28)} -pin  "twiddle_h:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(29)} -pin  "twiddle_h:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(30)} -pin  "twiddle_h:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(31)} -pin  "twiddle_h:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.web} -pin  "twiddle_h:rsci" {web} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2023 -attr oid 2020 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load net {twiddle_h:rsc.db(0)} -pin  "twiddle_h:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(1)} -pin  "twiddle_h:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(2)} -pin  "twiddle_h:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(3)} -pin  "twiddle_h:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(4)} -pin  "twiddle_h:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(5)} -pin  "twiddle_h:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(6)} -pin  "twiddle_h:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(7)} -pin  "twiddle_h:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(8)} -pin  "twiddle_h:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(9)} -pin  "twiddle_h:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(10)} -pin  "twiddle_h:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(11)} -pin  "twiddle_h:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(12)} -pin  "twiddle_h:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(13)} -pin  "twiddle_h:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(14)} -pin  "twiddle_h:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(15)} -pin  "twiddle_h:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(16)} -pin  "twiddle_h:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(17)} -pin  "twiddle_h:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(18)} -pin  "twiddle_h:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(19)} -pin  "twiddle_h:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(20)} -pin  "twiddle_h:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(21)} -pin  "twiddle_h:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(22)} -pin  "twiddle_h:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(23)} -pin  "twiddle_h:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(24)} -pin  "twiddle_h:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(25)} -pin  "twiddle_h:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(26)} -pin  "twiddle_h:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(27)} -pin  "twiddle_h:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(28)} -pin  "twiddle_h:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(29)} -pin  "twiddle_h:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(30)} -pin  "twiddle_h:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(31)} -pin  "twiddle_h:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.adrb(0)} -pin  "twiddle_h:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -pin  "twiddle_h:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -pin  "twiddle_h:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -pin  "twiddle_h:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -pin  "twiddle_h:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -pin  "twiddle_h:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -pin  "twiddle_h:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -pin  "twiddle_h:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -pin  "twiddle_h:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -pin  "twiddle_h:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(10)} -pin  "twiddle_h:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(11)} -pin  "twiddle_h:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(12)} -pin  "twiddle_h:rsci" {adrb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(13)} -pin  "twiddle_h:rsci" {adrb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.qa(0)} -pin  "twiddle_h:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(1)} -pin  "twiddle_h:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(2)} -pin  "twiddle_h:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(3)} -pin  "twiddle_h:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(4)} -pin  "twiddle_h:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(5)} -pin  "twiddle_h:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(6)} -pin  "twiddle_h:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(7)} -pin  "twiddle_h:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(8)} -pin  "twiddle_h:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(9)} -pin  "twiddle_h:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(10)} -pin  "twiddle_h:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(11)} -pin  "twiddle_h:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(12)} -pin  "twiddle_h:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(13)} -pin  "twiddle_h:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(14)} -pin  "twiddle_h:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(15)} -pin  "twiddle_h:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(16)} -pin  "twiddle_h:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(17)} -pin  "twiddle_h:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(18)} -pin  "twiddle_h:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(19)} -pin  "twiddle_h:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(20)} -pin  "twiddle_h:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(21)} -pin  "twiddle_h:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(22)} -pin  "twiddle_h:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(23)} -pin  "twiddle_h:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(24)} -pin  "twiddle_h:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(25)} -pin  "twiddle_h:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(26)} -pin  "twiddle_h:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(27)} -pin  "twiddle_h:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(28)} -pin  "twiddle_h:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(29)} -pin  "twiddle_h:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(30)} -pin  "twiddle_h:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(31)} -pin  "twiddle_h:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.wea} -pin  "twiddle_h:rsci" {wea} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2024 -attr oid 2021 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load net {twiddle_h:rsc.da(0)} -pin  "twiddle_h:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(1)} -pin  "twiddle_h:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(2)} -pin  "twiddle_h:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(3)} -pin  "twiddle_h:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(4)} -pin  "twiddle_h:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(5)} -pin  "twiddle_h:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(6)} -pin  "twiddle_h:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(7)} -pin  "twiddle_h:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(8)} -pin  "twiddle_h:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(9)} -pin  "twiddle_h:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(10)} -pin  "twiddle_h:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(11)} -pin  "twiddle_h:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(12)} -pin  "twiddle_h:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(13)} -pin  "twiddle_h:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(14)} -pin  "twiddle_h:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(15)} -pin  "twiddle_h:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(16)} -pin  "twiddle_h:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(17)} -pin  "twiddle_h:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(18)} -pin  "twiddle_h:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(19)} -pin  "twiddle_h:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(20)} -pin  "twiddle_h:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(21)} -pin  "twiddle_h:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(22)} -pin  "twiddle_h:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(23)} -pin  "twiddle_h:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(24)} -pin  "twiddle_h:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(25)} -pin  "twiddle_h:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(26)} -pin  "twiddle_h:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(27)} -pin  "twiddle_h:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(28)} -pin  "twiddle_h:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(29)} -pin  "twiddle_h:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(30)} -pin  "twiddle_h:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(31)} -pin  "twiddle_h:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.adra(0)} -pin  "twiddle_h:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(1)} -pin  "twiddle_h:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(2)} -pin  "twiddle_h:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(3)} -pin  "twiddle_h:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(4)} -pin  "twiddle_h:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(5)} -pin  "twiddle_h:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(6)} -pin  "twiddle_h:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(7)} -pin  "twiddle_h:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(8)} -pin  "twiddle_h:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(9)} -pin  "twiddle_h:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(10)} -pin  "twiddle_h:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(11)} -pin  "twiddle_h:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(12)} -pin  "twiddle_h:rsci" {adra(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(13)} -pin  "twiddle_h:rsci" {adra(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsci.adra_d(0)} -pin  "twiddle_h:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(1)} -pin  "twiddle_h:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(2)} -pin  "twiddle_h:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(3)} -pin  "twiddle_h:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(4)} -pin  "twiddle_h:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(5)} -pin  "twiddle_h:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(6)} -pin  "twiddle_h:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(7)} -pin  "twiddle_h:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(8)} -pin  "twiddle_h:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(9)} -pin  "twiddle_h:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(10)} -pin  "twiddle_h:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(11)} -pin  "twiddle_h:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(12)} -pin  "twiddle_h:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(13)} -pin  "twiddle_h:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {clk} -pin  "twiddle_h:rsci" {clka} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2025 -attr oid 2022 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {clk} -pin  "twiddle_h:rsci" {clkb} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2026 -attr oid 2023 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {DC} -pin  "twiddle_h:rsci" {da_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(2)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(3)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(4)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(5)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(6)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(7)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(8)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(9)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(10)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(11)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(12)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(13)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(28)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(29)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(30)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(31)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {twiddle_h:rsci.qa_d(0)} -pin  "twiddle_h:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "twiddle_h:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "twiddle_h:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "twiddle_h:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "twiddle_h:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "twiddle_h:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "twiddle_h:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "twiddle_h:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "twiddle_h:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "twiddle_h:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "twiddle_h:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "twiddle_h:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "twiddle_h:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "twiddle_h:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "twiddle_h:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "twiddle_h:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "twiddle_h:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "twiddle_h:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "twiddle_h:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "twiddle_h:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "twiddle_h:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "twiddle_h:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "twiddle_h:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "twiddle_h:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "twiddle_h:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "twiddle_h:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "twiddle_h:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "twiddle_h:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "twiddle_h:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "twiddle_h:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "twiddle_h:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "twiddle_h:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "twiddle_h:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "twiddle_h:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "twiddle_h:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "twiddle_h:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "twiddle_h:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "twiddle_h:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "twiddle_h:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "twiddle_h:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "twiddle_h:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "twiddle_h:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "twiddle_h:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "twiddle_h:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "twiddle_h:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "twiddle_h:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "twiddle_h:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "twiddle_h:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "twiddle_h:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "twiddle_h:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "twiddle_h:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "twiddle_h:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "twiddle_h:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "twiddle_h:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "twiddle_h:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "twiddle_h:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "twiddle_h:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "twiddle_h:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "twiddle_h:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "twiddle_h:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "twiddle_h:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "twiddle_h:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "twiddle_h:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "twiddle_h:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {GND} -pin  "twiddle_h:rsci" {wea_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#2521}
load net {GND} -pin  "twiddle_h:rsci" {wea_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#2521}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {GND} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#2521}
load net {GND} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#2521}
load inst "inPlaceNTT_DIF_precomp:core:inst" "inPlaceNTT_DIF_precomp:core" "orig" -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2027 -attr oid 2024 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core:inst} -attr area 9810.288968 -attr delay 9.070738 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:inst" {clk} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2028 -attr oid 2025 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:inst" {rst} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2029 -attr oid 2026 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2030 -attr oid 2027 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2031 -attr oid 2028 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2032 -attr oid 2029 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2033 -attr oid 2030 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {r:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2034 -attr oid 2031 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2035 -attr oid 2032 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2036 -attr oid 2033 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.rdy} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2037 -attr oid 2034 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.vld} -attr xrf 5d1faecc-a74a-4fee-9d26-5939dec11f32-2038 -attr oid 2035 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
### END MODULE 

