--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jul 26 00:19:17 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     sync_controller_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets n363]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets n478]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_i_keep]
            139 items scored, 138 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 10.915ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \clk_div/clkdiv_proc:count_39__i7  (from OSCInst0 +)
   Destination:    FD1S3IX    CD             \clk_div/clkdiv_proc:count_39__i0  (to OSCInst0 +)

   Delay:                  15.615ns  (23.0% logic, 77.0% route), 4 logic levels.

 Constraint Details:

     15.615ns data_path \clk_div/clkdiv_proc:count_39__i7 to \clk_div/clkdiv_proc:count_39__i0 violates
      5.000ns delay constraint less
      0.300ns L_S requirement (totaling 4.700ns) by 10.915ns

 Path Details: \clk_div/clkdiv_proc:count_39__i7 to \clk_div/clkdiv_proc:count_39__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \clk_div/clkdiv_proc:count_39__i7 (from OSCInst0)
Route         2   e 2.967                                  \clk_div/clkdiv_proc:count[7]
LUT4        ---     0.922              B to Z              \clk_div/i6_4_lut
Route         1   e 2.324                                  \clk_div/n14
LUT4        ---     0.922              B to Z              \clk_div/i7_4_lut
Route         2   e 2.823                                  \clk_div/n500
LUT4        ---     0.922              B to Z              \clk_div/i274_2_lut
Route         9   e 3.906                                  \clk_div/n180
                  --------
                   15.615  (23.0% logic, 77.0% route), 4 logic levels.


Error:  The following path violates requirements by 10.915ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \clk_div/clkdiv_proc:count_39__i7  (from OSCInst0 +)
   Destination:    FD1S3IX    CD             \clk_div/clkdiv_proc:count_39__i8  (to OSCInst0 +)

   Delay:                  15.615ns  (23.0% logic, 77.0% route), 4 logic levels.

 Constraint Details:

     15.615ns data_path \clk_div/clkdiv_proc:count_39__i7 to \clk_div/clkdiv_proc:count_39__i8 violates
      5.000ns delay constraint less
      0.300ns L_S requirement (totaling 4.700ns) by 10.915ns

 Path Details: \clk_div/clkdiv_proc:count_39__i7 to \clk_div/clkdiv_proc:count_39__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \clk_div/clkdiv_proc:count_39__i7 (from OSCInst0)
Route         2   e 2.967                                  \clk_div/clkdiv_proc:count[7]
LUT4        ---     0.922              B to Z              \clk_div/i6_4_lut
Route         1   e 2.324                                  \clk_div/n14
LUT4        ---     0.922              B to Z              \clk_div/i7_4_lut
Route         2   e 2.823                                  \clk_div/n500
LUT4        ---     0.922              B to Z              \clk_div/i274_2_lut
Route         9   e 3.906                                  \clk_div/n180
                  --------
                   15.615  (23.0% logic, 77.0% route), 4 logic levels.


Error:  The following path violates requirements by 10.915ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \clk_div/clkdiv_proc:count_39__i7  (from OSCInst0 +)
   Destination:    FD1S3IX    CD             \clk_div/clkdiv_proc:count_39__i7  (to OSCInst0 +)

   Delay:                  15.615ns  (23.0% logic, 77.0% route), 4 logic levels.

 Constraint Details:

     15.615ns data_path \clk_div/clkdiv_proc:count_39__i7 to \clk_div/clkdiv_proc:count_39__i7 violates
      5.000ns delay constraint less
      0.300ns L_S requirement (totaling 4.700ns) by 10.915ns

 Path Details: \clk_div/clkdiv_proc:count_39__i7 to \clk_div/clkdiv_proc:count_39__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \clk_div/clkdiv_proc:count_39__i7 (from OSCInst0)
Route         2   e 2.967                                  \clk_div/clkdiv_proc:count[7]
LUT4        ---     0.922              B to Z              \clk_div/i6_4_lut
Route         1   e 2.324                                  \clk_div/n14
LUT4        ---     0.922              B to Z              \clk_div/i7_4_lut
Route         2   e 2.823                                  \clk_div/n500
LUT4        ---     0.922              B to Z              \clk_div/i274_2_lut
Route         9   e 3.906                                  \clk_div/n180
                  --------
                   15.615  (23.0% logic, 77.0% route), 4 logic levels.

Warning: 15.915 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets sync_in_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_out_div512]
            574 items scored, 573 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.485ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \counter1/counter_38__i0  (from \clk_div/clk_out_i_20 +)
   Destination:    FD1S3IX    D              \counter1/counter_38__i30  (to \clk_div/clk_out_i_20 +)

   Delay:                  13.185ns  (57.6% logic, 42.4% route), 17 logic levels.

 Constraint Details:

     13.185ns data_path \counter1/counter_38__i0 to \counter1/counter_38__i30 violates
      5.000ns delay constraint less
      0.300ns L_S requirement (totaling 4.700ns) by 8.485ns

 Path Details: \counter1/counter_38__i0 to \counter1/counter_38__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \counter1/counter_38__i0 (from \clk_div/clk_out_i_20)
Route         2   e 2.967                                  \counter1/counter[0]
A1_TO_FCO   ---     1.545           A[2] to COUT           \counter1/counter_38_add_4_1
Route         1   e 0.020                                  \counter1/n609
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_3
Route         1   e 0.020                                  \counter1/n610
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_5
Route         1   e 0.020                                  \counter1/n611
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_7
Route         1   e 0.020                                  \counter1/n612
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_9
Route         1   e 0.020                                  \counter1/n613
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_11
Route         1   e 0.020                                  \counter1/n614
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_13
Route         1   e 0.020                                  \counter1/n615
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_15
Route         1   e 0.020                                  \counter1/n616
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_17
Route         1   e 0.020                                  \counter1/n617
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_19
Route         1   e 0.020                                  \counter1/n618
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_21
Route         1   e 0.020                                  \counter1/n619
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_23
Route         1   e 0.020                                  \counter1/n620
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_25
Route         1   e 0.020                                  \counter1/n621
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_27
Route         1   e 0.020                                  \counter1/n622
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_29
Route         1   e 0.020                                  \counter1/n623
FCI_TO_F    ---     1.118            CIN to S[2]           \counter1/counter_38_add_4_31
Route         1   e 2.324                                  \counter1/n131
                  --------
                   13.185  (57.6% logic, 42.4% route), 17 logic levels.


Error:  The following path violates requirements by 8.485ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \counter1/counter_38__i0  (from \clk_div/clk_out_i_20 +)
   Destination:    FD1S3IX    D              \counter1/counter_38__i29  (to \clk_div/clk_out_i_20 +)

   Delay:                  13.185ns  (57.6% logic, 42.4% route), 17 logic levels.

 Constraint Details:

     13.185ns data_path \counter1/counter_38__i0 to \counter1/counter_38__i29 violates
      5.000ns delay constraint less
      0.300ns L_S requirement (totaling 4.700ns) by 8.485ns

 Path Details: \counter1/counter_38__i0 to \counter1/counter_38__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \counter1/counter_38__i0 (from \clk_div/clk_out_i_20)
Route         2   e 2.967                                  \counter1/counter[0]
A1_TO_FCO   ---     1.545           A[2] to COUT           \counter1/counter_38_add_4_1
Route         1   e 0.020                                  \counter1/n609
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_3
Route         1   e 0.020                                  \counter1/n610
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_5
Route         1   e 0.020                                  \counter1/n611
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_7
Route         1   e 0.020                                  \counter1/n612
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_9
Route         1   e 0.020                                  \counter1/n613
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_11
Route         1   e 0.020                                  \counter1/n614
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_13
Route         1   e 0.020                                  \counter1/n615
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_15
Route         1   e 0.020                                  \counter1/n616
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_17
Route         1   e 0.020                                  \counter1/n617
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_19
Route         1   e 0.020                                  \counter1/n618
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_21
Route         1   e 0.020                                  \counter1/n619
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_23
Route         1   e 0.020                                  \counter1/n620
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_25
Route         1   e 0.020                                  \counter1/n621
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_27
Route         1   e 0.020                                  \counter1/n622
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_29
Route         1   e 0.020                                  \counter1/n623
FCI_TO_F    ---     1.118            CIN to S[2]           \counter1/counter_38_add_4_31
Route         1   e 2.324                                  \counter1/n132
                  --------
                   13.185  (57.6% logic, 42.4% route), 17 logic levels.


Error:  The following path violates requirements by 8.464ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \counter1/counter_38__i2  (from \clk_div/clk_out_i_20 +)
   Destination:    FD1S3IX    D              \counter1/counter_38__i30  (to \clk_div/clk_out_i_20 +)

   Delay:                  13.164ns  (55.5% logic, 44.5% route), 16 logic levels.

 Constraint Details:

     13.164ns data_path \counter1/counter_38__i2 to \counter1/counter_38__i30 violates
      5.000ns delay constraint less
      0.300ns L_S requirement (totaling 4.700ns) by 8.464ns

 Path Details: \counter1/counter_38__i2 to \counter1/counter_38__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \counter1/counter_38__i2 (from \clk_div/clk_out_i_20)
Route         3   e 3.259                                  \counter1/counter[2]
A1_TO_FCO   ---     1.545           A[2] to COUT           \counter1/counter_38_add_4_3
Route         1   e 0.020                                  \counter1/n610
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_5
Route         1   e 0.020                                  \counter1/n611
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_7
Route         1   e 0.020                                  \counter1/n612
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_9
Route         1   e 0.020                                  \counter1/n613
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_11
Route         1   e 0.020                                  \counter1/n614
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_13
Route         1   e 0.020                                  \counter1/n615
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_15
Route         1   e 0.020                                  \counter1/n616
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_17
Route         1   e 0.020                                  \counter1/n617
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_19
Route         1   e 0.020                                  \counter1/n618
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_21
Route         1   e 0.020                                  \counter1/n619
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_23
Route         1   e 0.020                                  \counter1/n620
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_25
Route         1   e 0.020                                  \counter1/n621
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_27
Route         1   e 0.020                                  \counter1/n622
FCI_TO_FCO  ---     0.293            CIN to COUT           \counter1/counter_38_add_4_29
Route         1   e 0.020                                  \counter1/n623
FCI_TO_F    ---     1.118            CIN to S[2]           \counter1/counter_38_add_4_31
Route         1   e 2.324                                  \counter1/n131
                  --------
                   13.164  (55.5% logic, 44.5% route), 16 logic levels.

Warning: 13.485 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets n363]                    |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets n478]                    |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_i_keep]              |     5.000 ns|    15.915 ns|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets sync_in_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_out_div512]          |     5.000 ns|    13.485 ns|    17 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\counter1/n616                          |       1|     240|     33.76%
                                        |        |        |
\counter1/n617                          |       1|     238|     33.47%
                                        |        |        |
\counter1/n615                          |       1|     234|     32.91%
                                        |        |        |
\counter1/n618                          |       1|     228|     32.07%
                                        |        |        |
\counter1/n614                          |       1|     220|     30.94%
                                        |        |        |
\counter1/n619                          |       1|     210|     29.54%
                                        |        |        |
\counter1/n613                          |       1|     198|     27.85%
                                        |        |        |
\counter1/n620                          |       1|     184|     25.88%
                                        |        |        |
\counter1/n612                          |       1|     168|     23.63%
                                        |        |        |
\counter1/n621                          |       1|     150|     21.10%
                                        |        |        |
\counter1/n611                          |       1|     130|     18.28%
                                        |        |        |
\counter1/n622                          |       1|     108|     15.19%
                                        |        |        |
\counter1/n610                          |       1|      84|     11.81%
                                        |        |        |
\clk_div/n180                           |       9|      81|     11.39%
                                        |        |        |
\clk_div/n500                           |       2|      80|     11.25%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 711  Score: 4122758

Constraints cover  713 paths, 109 nets, and 204 connections (64.4% coverage)


Peak memory: 77516800 bytes, TRCE: 2244608 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
