# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 14:29:28  May 18, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CMOS_VIP_HDL_Demo_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE15F17C8
set_global_assignment -name TOP_LEVEL_ENTITY CMOS_VIP_HDL_Demo
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:29:28  MAY 18, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_location_assignment PIN_E16 -to clk
set_location_assignment PIN_M2 -to rst_n
set_location_assignment PIN_L11 -to led595_clk
set_location_assignment PIN_L13 -to led595_dout
set_location_assignment PIN_L14 -to led595_latch
set_location_assignment PIN_J13 -to lcd_dclk
set_location_assignment PIN_J12 -to lcd_blank
set_location_assignment PIN_K9 -to lcd_vs
set_location_assignment PIN_J14 -to lcd_hs
set_location_assignment PIN_D16 -to lcd_red[7]
set_location_assignment PIN_D15 -to lcd_red[6]
set_location_assignment PIN_C16 -to lcd_red[5]
set_location_assignment PIN_C15 -to lcd_red[4]
set_location_assignment PIN_B16 -to lcd_red[3]
set_location_assignment PIN_G11 -to lcd_red[2]
set_location_assignment PIN_F13 -to lcd_red[1]
set_location_assignment PIN_F14 -to lcd_red[0]
set_location_assignment PIN_K16 -to lcd_green[7]
set_location_assignment PIN_K15 -to lcd_green[6]
set_location_assignment PIN_J16 -to lcd_green[5]
set_location_assignment PIN_J15 -to lcd_green[4]
set_location_assignment PIN_G16 -to lcd_green[3]
set_location_assignment PIN_G15 -to lcd_green[2]
set_location_assignment PIN_F16 -to lcd_green[1]
set_location_assignment PIN_F15 -to lcd_green[0]
set_location_assignment PIN_P15 -to lcd_blue[7]
set_location_assignment PIN_P16 -to lcd_blue[6]
set_location_assignment PIN_N15 -to lcd_blue[5]
set_location_assignment PIN_N16 -to lcd_blue[4]
set_location_assignment PIN_L10 -to lcd_blue[3]
set_location_assignment PIN_M11 -to lcd_blue[2]
set_location_assignment PIN_L15 -to lcd_blue[1]
set_location_assignment PIN_L16 -to lcd_blue[0]
set_location_assignment PIN_P9 -to sdram_clk
set_location_assignment PIN_N9 -to sdram_cke
set_location_assignment PIN_T7 -to sdram_cs_n
set_location_assignment PIN_T11 -to sdram_we_n
set_location_assignment PIN_R10 -to sdram_cas_n
set_location_assignment PIN_T10 -to sdram_ras_n
set_location_assignment PIN_T6 -to sdram_ba[1]
set_location_assignment PIN_R6 -to sdram_ba[0]
set_location_assignment PIN_R7 -to sdram_addr[11]
set_location_assignment PIN_T5 -to sdram_addr[10]
set_location_assignment PIN_M9 -to sdram_addr[9]
set_location_assignment PIN_M8 -to sdram_addr[8]
set_location_assignment PIN_N8 -to sdram_addr[7]
set_location_assignment PIN_P8 -to sdram_addr[6]
set_location_assignment PIN_L7 -to sdram_addr[5]
set_location_assignment PIN_M7 -to sdram_addr[4]
set_location_assignment PIN_P6 -to sdram_addr[3]
set_location_assignment PIN_R4 -to sdram_addr[2]
set_location_assignment PIN_T4 -to sdram_addr[1]
set_location_assignment PIN_R5 -to sdram_addr[0]
set_location_assignment PIN_M6 -to sdram_data[23]
set_location_assignment PIN_P3 -to sdram_data[22]
set_location_assignment PIN_N3 -to sdram_data[21]
set_location_assignment PIN_N5 -to sdram_data[20]
set_location_assignment PIN_N6 -to sdram_data[19]
set_location_assignment PIN_T2 -to sdram_data[18]
set_location_assignment PIN_R3 -to sdram_data[17]
set_location_assignment PIN_T3 -to sdram_data[16]
set_location_assignment PIN_R16 -to sdram_data[15]
set_location_assignment PIN_P14 -to sdram_data[14]
set_location_assignment PIN_N14 -to sdram_data[13]
set_location_assignment PIN_N12 -to sdram_data[12]
set_location_assignment PIN_N11 -to sdram_data[11]
set_location_assignment PIN_P11 -to sdram_data[10]
set_location_assignment PIN_M10 -to sdram_data[9]
set_location_assignment PIN_L9 -to sdram_data[8]
set_location_assignment PIN_R11 -to sdram_data[7]
set_location_assignment PIN_T12 -to sdram_data[6]
set_location_assignment PIN_R12 -to sdram_data[5]
set_location_assignment PIN_T13 -to sdram_data[4]
set_location_assignment PIN_R13 -to sdram_data[3]
set_location_assignment PIN_T14 -to sdram_data[2]
set_location_assignment PIN_R14 -to sdram_data[1]
set_location_assignment PIN_T15 -to sdram_data[0]
set_location_assignment PIN_B14 -to cmos_sclk
set_location_assignment PIN_A15 -to cmos_sdat
set_location_assignment PIN_A8 -to cmos_pclk
set_location_assignment PIN_B13 -to cmos_xclk
set_location_assignment PIN_B9 -to cmos_vsync
set_location_assignment PIN_A9 -to cmos_href
set_location_assignment PIN_A14 -to cmos_data[7]
set_location_assignment PIN_A13 -to cmos_data[6]
set_location_assignment PIN_B12 -to cmos_data[5]
set_location_assignment PIN_A12 -to cmos_data[4]
set_location_assignment PIN_A11 -to cmos_data[3]
set_location_assignment PIN_A10 -to cmos_data[2]
set_location_assignment PIN_B10 -to cmos_data[1]
set_location_assignment PIN_B11 -to cmos_data[0]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_R8 -to key_data[0]
set_location_assignment PIN_T8 -to key_data[1]
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE output_files/stp3.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "Video_Image_Processor:u_Video_Image_Processor|clk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "Video_Image_Processor:u_Video_Image_Processor|per_frame_clken" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "Video_Image_Processor:u_Video_Image_Processor|per_frame_href" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "Video_Image_Processor:u_Video_Image_Processor|per_frame_vsync" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "Video_Image_Processor:u_Video_Image_Processor|rst_n" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "Video_Image_Processor:u_Video_Image_Processor|clk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "Video_Image_Processor:u_Video_Image_Processor|per_frame_clken" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "Video_Image_Processor:u_Video_Image_Processor|per_frame_href" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "Video_Image_Processor:u_Video_Image_Processor|per_frame_vsync" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "Video_Image_Processor:u_Video_Image_Processor|rst_n" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=5" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=5" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to clk -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_LOWORD=25256" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=45" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=65536" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_HIWORD=55299" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=65536" -section_id auto_signaltap_0
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/stp3_auto_stripped.stp"
set_global_assignment -name VERILOG_FILE ../src/Video_Image_Processor/VIP_Sobel_Edge_Detector.v
set_global_assignment -name VERILOG_FILE ../src/Video_Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v
set_global_assignment -name VERILOG_FILE ../src/Video_Image_Processor/VIP_Bit_Dilation_Detector.v
set_global_assignment -name VERILOG_FILE ../src/Video_Image_Processor/Line_Shift_RAM_1Bit.v
set_global_assignment -name VERILOG_FILE ../src/Video_Image_Processor/VIP_YCbCr422_YCbCr444.v
set_global_assignment -name VERILOG_FILE ../src/Video_Image_Processor/VIP_Skin_Detector.v
set_global_assignment -name SDC_FILE VIP_System.sdc
set_global_assignment -name VERILOG_FILE ../src/key_counter_scan.v
set_global_assignment -name VERILOG_FILE ../src/CMOS_VIP_HDL_Demo.v
set_global_assignment -name VERILOG_FILE ../src/Video_Image_Processor/Video_Image_Processor.v
set_global_assignment -name VERILOG_FILE ../src/Video_Image_Processor/Line_Shift_RAM_8Bit.v
set_global_assignment -name VERILOG_FILE ../src/system_index/system_init_delay.v
set_global_assignment -name VERILOG_FILE ../src/system_index/system_ctrl_pll.v
set_global_assignment -name VERILOG_FILE ../src/system_index/sys_pll.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v
set_global_assignment -name VERILOG_FILE ../src/lcd_24bit_ip/lcd_para.v
set_global_assignment -name VERILOG_FILE ../src/lcd_24bit_ip/lcd_driver.v
set_global_assignment -name VERILOG_FILE ../src/led_display_index/led_74595_driver.v
set_global_assignment -name VERILOG_FILE ../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v
set_global_assignment -name SOURCE_FILE ../src/Sdram_Control_2Port_1MX32Bit/Sdram_Params.h
set_global_assignment -name VERILOG_FILE ../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v
set_global_assignment -name VERILOG_FILE ../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v
set_global_assignment -name VERILOG_FILE ../src/Sdram_Control_2Port_1MX32Bit/control_interface.v
set_global_assignment -name VERILOG_FILE ../src/Sdram_Control_2Port_1MX32Bit/command.v