

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 23:25:00 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       text_solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.210 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  4.031 us|  4.031 us|  266|  266|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop_dot_product_loop  |      263|      263|        12|          4|          1|    64|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 14 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_0"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_Out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_Out"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln8 = br void" [simple_dft.cpp:8]   --->   Operation 26 'br' 'br_ln8' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %add_ln8_1, void %ifFalse" [simple_dft.cpp:8]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i4 0, void, i4 %select_ln8_2, void %ifFalse" [simple_dft.cpp:8]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j = phi i4 0, void, i4 %add_ln12, void %ifFalse" [simple_dft.cpp:12]   --->   Operation 29 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.48ns)   --->   "%icmp_ln8 = icmp_eq  i7 %indvar_flatten, i7 64" [simple_dft.cpp:8]   --->   Operation 30 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split2, void" [simple_dft.cpp:8]   --->   Operation 31 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln8 = add i4 %i, i4 1" [simple_dft.cpp:8]   --->   Operation 32 'add' 'add_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp_eq  i4 %j, i4 8" [simple_dft.cpp:12]   --->   Operation 33 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%select_ln8 = select i1 %icmp_ln12, i4 0, i4 %j" [simple_dft.cpp:8]   --->   Operation 34 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln8_2 = select i1 %icmp_ln12, i4 %add_ln8, i4 %i" [simple_dft.cpp:8]   --->   Operation 35 'select' 'select_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i4 %select_ln8" [simple_dft.cpp:12]   --->   Operation 36 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln8, i32 1, i32 2" [simple_dft.cpp:14]   --->   Operation 37 'partselect' 'lshr_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i2 %lshr_ln" [simple_dft.cpp:14]   --->   Operation 38 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln8_2, i2 %lshr_ln" [simple_dft.cpp:14]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %tmp" [simple_dft.cpp:14]   --->   Operation 40 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i32 %M_0, i64 0, i64 %zext_ln14_1" [simple_dft.cpp:14]   --->   Operation 41 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr i32 %M_1, i64 0, i64 %zext_ln14_1" [simple_dft.cpp:14]   --->   Operation 42 'getelementptr' 'M_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%V_In_0_addr = getelementptr i32 %V_In_0, i64 0, i64 %zext_ln14" [simple_dft.cpp:14]   --->   Operation 43 'getelementptr' 'V_In_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%V_In_0_load = load i2 %V_In_0_addr" [simple_dft.cpp:14]   --->   Operation 44 'load' 'V_In_0_load' <Predicate = (!icmp_ln8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%M_0_load = load i5 %M_0_addr" [simple_dft.cpp:14]   --->   Operation 45 'load' 'M_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%V_In_1_addr = getelementptr i32 %V_In_1, i64 0, i64 %zext_ln14" [simple_dft.cpp:14]   --->   Operation 46 'getelementptr' 'V_In_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%V_In_1_load = load i2 %V_In_1_addr" [simple_dft.cpp:14]   --->   Operation 47 'load' 'V_In_1_load' <Predicate = (!icmp_ln8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%M_1_load = load i5 %M_1_addr" [simple_dft.cpp:14]   --->   Operation 48 'load' 'M_1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln12 = add i4 %select_ln8, i4 1" [simple_dft.cpp:12]   --->   Operation 49 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln12_1 = icmp_eq  i4 %add_ln12, i4 8" [simple_dft.cpp:12]   --->   Operation 50 'icmp' 'icmp_ln12_1' <Predicate = (!icmp_ln8)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %ifFalse, void %ifTrue" [simple_dft.cpp:12]   --->   Operation 51 'br' 'br_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%V_In_0_load = load i2 %V_In_0_addr" [simple_dft.cpp:14]   --->   Operation 53 'load' 'V_In_0_load' <Predicate = (!icmp_ln8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%M_0_load = load i5 %M_0_addr" [simple_dft.cpp:14]   --->   Operation 54 'load' 'M_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%V_In_1_load = load i2 %V_In_1_addr" [simple_dft.cpp:14]   --->   Operation 55 'load' 'V_In_1_load' <Predicate = (!icmp_ln8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%M_1_load = load i5 %M_1_addr" [simple_dft.cpp:14]   --->   Operation 56 'load' 'M_1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 57 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %trunc_ln12, i32 %V_In_1_load, i32 %V_In_0_load" [simple_dft.cpp:14]   --->   Operation 57 'select' 'select_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%select_ln14_1 = select i1 %trunc_ln12, i32 %M_1_load, i32 %M_0_load" [simple_dft.cpp:14]   --->   Operation 58 'select' 'select_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %select_ln14_1" [simple_dft.cpp:14]   --->   Operation 59 'bitcast' 'bitcast_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i32 %select_ln14" [simple_dft.cpp:14]   --->   Operation 60 'bitcast' 'bitcast_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 61 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14_1, i32 %bitcast_ln14" [simple_dft.cpp:14]   --->   Operation 61 'fmul' 'mul' <Predicate = (!icmp_ln8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 62 [1/1] (1.87ns)   --->   "%add_ln8_1 = add i7 %indvar_flatten, i7 1" [simple_dft.cpp:8]   --->   Operation 62 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14_1, i32 %bitcast_ln14" [simple_dft.cpp:14]   --->   Operation 63 'fmul' 'mul' <Predicate = (!icmp_ln8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 64 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14_1, i32 %bitcast_ln14" [simple_dft.cpp:14]   --->   Operation 64 'fmul' 'mul' <Predicate = (!icmp_ln8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 65 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14_1, i32 %bitcast_ln14" [simple_dft.cpp:14]   --->   Operation 65 'fmul' 'mul' <Predicate = (!icmp_ln8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.95>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%sum = phi i32 0, void, i32 %sum_1, void %ifFalse"   --->   Operation 66 'phi' 'sum' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln8_1 = select i1 %icmp_ln12, i32 0, i32 %sum" [simple_dft.cpp:8]   --->   Operation 67 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln8_1, i32 %mul" [simple_dft.cpp:14]   --->   Operation 68 'fadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 15.2>
ST_9 : Operation 69 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln8_1, i32 %mul" [simple_dft.cpp:14]   --->   Operation 69 'fadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 15.2>
ST_10 : Operation 70 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln8_1, i32 %mul" [simple_dft.cpp:14]   --->   Operation 70 'fadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 15.2>
ST_11 : Operation 71 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln8_1, i32 %mul" [simple_dft.cpp:14]   --->   Operation 71 'fadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 15.2>
ST_12 : Operation 72 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln8_1, i32 %mul" [simple_dft.cpp:14]   --->   Operation 72 'fadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @data_loop_dot_product_loop_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %select_ln8_2" [simple_dft.cpp:8]   --->   Operation 75 'zext' 'zext_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [simple_dft.cpp:6]   --->   Operation 76 'specpipeline' 'specpipeline_ln6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [simple_dft.cpp:6]   --->   Operation 77 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %sum_1" [simple_dft.cpp:16]   --->   Operation 78 'bitcast' 'bitcast_ln16' <Predicate = (icmp_ln12_1)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr i32 %V_Out, i64 0, i64 %zext_ln8" [simple_dft.cpp:16]   --->   Operation 79 'getelementptr' 'V_Out_addr' <Predicate = (icmp_ln12_1)> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i3 %V_Out_addr" [simple_dft.cpp:16]   --->   Operation 80 'store' 'store_ln16' <Predicate = (icmp_ln12_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln12_1)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [simple_dft.cpp:18]   --->   Operation 82 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
br_ln8            (br               ) [ 011111111111110]
indvar_flatten    (phi              ) [ 001111111111110]
i                 (phi              ) [ 001111111111110]
j                 (phi              ) [ 001111111111110]
icmp_ln8          (icmp             ) [ 001111111111110]
br_ln8            (br               ) [ 000000000000000]
add_ln8           (add              ) [ 000000000000000]
icmp_ln12         (icmp             ) [ 001111111000000]
select_ln8        (select           ) [ 000000000000000]
select_ln8_2      (select           ) [ 011111111111110]
trunc_ln12        (trunc            ) [ 000100000000000]
lshr_ln           (partselect       ) [ 000000000000000]
zext_ln14         (zext             ) [ 000000000000000]
tmp               (bitconcatenate   ) [ 000000000000000]
zext_ln14_1       (zext             ) [ 000000000000000]
M_0_addr          (getelementptr    ) [ 000100000000000]
M_1_addr          (getelementptr    ) [ 000100000000000]
V_In_0_addr       (getelementptr    ) [ 000100000000000]
V_In_1_addr       (getelementptr    ) [ 000100000000000]
add_ln12          (add              ) [ 011111111111110]
icmp_ln12_1       (icmp             ) [ 001111111111110]
br_ln12           (br               ) [ 000000000000000]
br_ln0            (br               ) [ 011111111111110]
V_In_0_load       (load             ) [ 000000000000000]
M_0_load          (load             ) [ 000000000000000]
V_In_1_load       (load             ) [ 000000000000000]
M_1_load          (load             ) [ 000000000000000]
select_ln14       (select           ) [ 000010000000000]
select_ln14_1     (select           ) [ 000010000000000]
bitcast_ln14      (bitcast          ) [ 001101110000000]
bitcast_ln14_1    (bitcast          ) [ 001101110000000]
add_ln8_1         (add              ) [ 011111111111110]
mul               (fmul             ) [ 001111001111100]
sum               (phi              ) [ 001111111000000]
select_ln8_1      (select           ) [ 001111000111100]
sum_1             (fadd             ) [ 011111111000010]
specloopname_ln0  (specloopname     ) [ 000000000000000]
empty             (speclooptripcount) [ 000000000000000]
zext_ln8          (zext             ) [ 000000000000000]
specpipeline_ln6  (specpipeline     ) [ 000000000000000]
specloopname_ln6  (specloopname     ) [ 000000000000000]
bitcast_ln16      (bitcast          ) [ 000000000000000]
V_Out_addr        (getelementptr    ) [ 000000000000000]
store_ln16        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000000000]
ret_ln18          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="M_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_In_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="V_In_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="V_Out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_loop_dot_product_loop_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="M_0_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="M_1_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="V_In_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="2" slack="0"/>
<pin id="80" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_0_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_In_0_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="V_In_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="2" slack="0"/>
<pin id="99" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_1_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_In_1_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="V_Out_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/13 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln16_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/13 "/>
</bind>
</comp>

<comp id="127" class="1005" name="indvar_flatten_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="7" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="sum_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="7"/>
<pin id="163" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="sum_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="7"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln8_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln12_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln8_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln8_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln12_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lshr_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="3" slack="0"/>
<pin id="223" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln14_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="0" index="2" bw="2" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln14_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln12_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln12_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln14_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln14_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="bitcast_ln14_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln8_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="3"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln8_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="6"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="11"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/13 "/>
</bind>
</comp>

<comp id="300" class="1004" name="bitcast_ln16_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/13 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln8_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln12_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="6"/>
<pin id="310" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="313" class="1005" name="select_ln8_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln8_2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="trunc_ln12_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="325" class="1005" name="M_0_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="1"/>
<pin id="327" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_0_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="M_1_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="1"/>
<pin id="332" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_1_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="V_In_0_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="1"/>
<pin id="337" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="V_In_0_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="V_In_1_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="V_In_1_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="add_ln12_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="350" class="1005" name="icmp_ln12_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="11"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="select_ln14_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="359" class="1005" name="select_ln14_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="bitcast_ln14_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14 "/>
</bind>
</comp>

<comp id="369" class="1005" name="bitcast_ln14_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln8_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="1"/>
<pin id="376" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="mul_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="384" class="1005" name="select_ln8_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln8_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="sum_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="62" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="69" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="184"><net_src comp="131" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="143" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="154" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="154" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="192" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="186" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="143" pin="4"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="198" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="198" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="206" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="218" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="252"><net_src comp="198" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="102" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="83" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="108" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="89" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="286"><net_src comp="127" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="165" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="307"><net_src comp="180" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="192" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="316"><net_src comp="206" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="322"><net_src comp="214" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="328"><net_src comp="62" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="333"><net_src comp="69" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="338"><net_src comp="76" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="343"><net_src comp="95" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="348"><net_src comp="248" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="353"><net_src comp="254" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="260" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="362"><net_src comp="267" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="367"><net_src comp="274" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="372"><net_src comp="278" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="377"><net_src comp="282" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="382"><net_src comp="176" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="387"><net_src comp="288" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="392"><net_src comp="172" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {13 }
 - Input state : 
	Port: matrix_vector : M_0 | {2 3 }
	Port: matrix_vector : M_1 | {2 3 }
	Port: matrix_vector : V_In_0 | {2 3 }
	Port: matrix_vector : V_In_1 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		br_ln8 : 2
		add_ln8 : 1
		icmp_ln12 : 1
		select_ln8 : 2
		select_ln8_2 : 2
		trunc_ln12 : 3
		lshr_ln : 3
		zext_ln14 : 4
		tmp : 4
		zext_ln14_1 : 5
		M_0_addr : 6
		M_1_addr : 6
		V_In_0_addr : 5
		V_In_0_load : 6
		M_0_load : 7
		V_In_1_addr : 5
		V_In_1_load : 6
		M_1_load : 7
		add_ln12 : 3
		icmp_ln12_1 : 4
		br_ln12 : 5
	State 3
		select_ln14 : 1
		select_ln14_1 : 1
	State 4
		mul : 1
	State 5
	State 6
	State 7
	State 8
		select_ln8_1 : 1
		sum_1 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		V_Out_addr : 1
		store_ln16 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_172      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_176      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |   select_ln8_fu_198  |    0    |    0    |    4    |
|          |  select_ln8_2_fu_206 |    0    |    0    |    4    |
|  select  |  select_ln14_fu_260  |    0    |    0    |    32   |
|          | select_ln14_1_fu_267 |    0    |    0    |    32   |
|          |  select_ln8_1_fu_288 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_186    |    0    |    0    |    13   |
|    add   |    add_ln12_fu_248   |    0    |    0    |    13   |
|          |   add_ln8_1_fu_282   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_180   |    0    |    0    |    10   |
|   icmp   |   icmp_ln12_fu_192   |    0    |    0    |    9    |
|          |  icmp_ln12_1_fu_254  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln12_fu_214  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    lshr_ln_fu_218    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln14_fu_228   |    0    |    0    |    0    |
|   zext   |  zext_ln14_1_fu_242  |    0    |    0    |    0    |
|          |    zext_ln8_fu_296   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_234      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   883   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   M_0_addr_reg_325   |    5   |
|   M_1_addr_reg_330   |    5   |
|  V_In_0_addr_reg_335 |    2   |
|  V_In_1_addr_reg_340 |    2   |
|   add_ln12_reg_345   |    4   |
|   add_ln8_1_reg_374  |    7   |
|bitcast_ln14_1_reg_369|   32   |
| bitcast_ln14_reg_364 |   32   |
|       i_reg_139      |    4   |
|  icmp_ln12_1_reg_350 |    1   |
|   icmp_ln12_reg_308  |    1   |
|   icmp_ln8_reg_304   |    1   |
|indvar_flatten_reg_127|    7   |
|       j_reg_150      |    4   |
|      mul_reg_379     |   32   |
| select_ln14_1_reg_359|   32   |
|  select_ln14_reg_354 |   32   |
| select_ln8_1_reg_384 |   32   |
| select_ln8_2_reg_313 |    4   |
|     sum_1_reg_389    |   32   |
|      sum_reg_161     |   32   |
|  trunc_ln12_reg_319  |    1   |
+----------------------+--------+
|         Total        |   304  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_83    |  p0  |   2  |   2  |    4   ||    9    |
|    grp_access_fu_89    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_access_fu_102   |  p0  |   2  |   2  |    4   ||    9    |
|    grp_access_fu_108   |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten_reg_127 |  p0  |   2  |   7  |   14   ||    9    |
|       grp_fu_172       |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_176       |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_176       |  p1  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   234  ||  12.704 ||    72   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   883  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   652  |   955  |
+-----------+--------+--------+--------+--------+
