\doxysubsubsubsection{PWR flag register}
\hypertarget{group__PWR__FLAG__REG}{}\label{group__PWR__FLAG__REG}\index{PWR flag register@{PWR flag register}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}}~(0x20\+UL)   /\texorpdfstring{$\ast$}{*} Bitfield to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag located in register PWR\+\_\+\+SR1 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}}~(0x40\+UL)   /\texorpdfstring{$\ast$}{*} Bitfield to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag located in register PWR\+\_\+\+SR2 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}}~(0x60\+UL)   /\texorpdfstring{$\ast$}{*} Bitfield to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag located in register PWR\+\_\+\+EXTSCR \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__PWR__FLAG__REG_ga99ffdeae5c69d83a6bf3d36013aa9bfb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+MASK\+\_\+\+POS}}~(5UL)      /\texorpdfstring{$\ast$}{*} Bitfield mask position to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag location in \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} register \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__PWR__FLAG__REG_gabbc0277f168690cc8545391ac94ffcf3}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+MASK}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}})   /\texorpdfstring{$\ast$}{*} Bitfield mask to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag location in \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} register \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}}~(16UL)     /\texorpdfstring{$\ast$}{*} Bitfield for register PWR\+\_\+\+EXTSCR clearable bits positions\+: position of bitfield in flag literals \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__PWR__FLAG__REG_ga103f27ad2d215cecf725f58714e737c8}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+MASK}}~((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}}) $<$$<$ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}})  /\texorpdfstring{$\ast$}{*} Bitfield for register PWR\+\_\+\+EXTSCR clearable bits positions\+: mask of bitfield in flag literals \texorpdfstring{$\ast$}{*}/
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__PWR__FLAG__REG_ga103f27ad2d215cecf725f58714e737c8}\label{group__PWR__FLAG__REG_ga103f27ad2d215cecf725f58714e737c8} 
\index{PWR flag register@{PWR flag register}!PWR\_FLAG\_EXTSCR\_CLR\_MASK@{PWR\_FLAG\_EXTSCR\_CLR\_MASK}}
\index{PWR\_FLAG\_EXTSCR\_CLR\_MASK@{PWR\_FLAG\_EXTSCR\_CLR\_MASK}!PWR flag register@{PWR flag register}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_EXTSCR\_CLR\_MASK}{PWR\_FLAG\_EXTSCR\_CLR\_MASK}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+MASK~((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}}) $<$$<$ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}})  /\texorpdfstring{$\ast$}{*} Bitfield for register PWR\+\_\+\+EXTSCR clearable bits positions\+: mask of bitfield in flag literals \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00081}{81}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}\label{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28} 
\index{PWR flag register@{PWR flag register}!PWR\_FLAG\_EXTSCR\_CLR\_POS@{PWR\_FLAG\_EXTSCR\_CLR\_POS}}
\index{PWR\_FLAG\_EXTSCR\_CLR\_POS@{PWR\_FLAG\_EXTSCR\_CLR\_POS}!PWR flag register@{PWR flag register}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_EXTSCR\_CLR\_POS}{PWR\_FLAG\_EXTSCR\_CLR\_POS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS~(16UL)     /\texorpdfstring{$\ast$}{*} Bitfield for register PWR\+\_\+\+EXTSCR clearable bits positions\+: position of bitfield in flag literals \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00077}{77}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}\label{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb} 
\index{PWR flag register@{PWR flag register}!PWR\_FLAG\_REG\_EXTSCR@{PWR\_FLAG\_REG\_EXTSCR}}
\index{PWR\_FLAG\_REG\_EXTSCR@{PWR\_FLAG\_REG\_EXTSCR}!PWR flag register@{PWR flag register}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_REG\_EXTSCR}{PWR\_FLAG\_REG\_EXTSCR}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR~(0x60\+UL)   /\texorpdfstring{$\ast$}{*} Bitfield to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag located in register PWR\+\_\+\+EXTSCR \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00074}{74}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWR__FLAG__REG_gabbc0277f168690cc8545391ac94ffcf3}\label{group__PWR__FLAG__REG_gabbc0277f168690cc8545391ac94ffcf3} 
\index{PWR flag register@{PWR flag register}!PWR\_FLAG\_REG\_MASK@{PWR\_FLAG\_REG\_MASK}}
\index{PWR\_FLAG\_REG\_MASK@{PWR\_FLAG\_REG\_MASK}!PWR flag register@{PWR flag register}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_REG\_MASK}{PWR\_FLAG\_REG\_MASK}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+MASK~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}})   /\texorpdfstring{$\ast$}{*} Bitfield mask to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag location in \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} register \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00076}{76}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWR__FLAG__REG_ga99ffdeae5c69d83a6bf3d36013aa9bfb}\label{group__PWR__FLAG__REG_ga99ffdeae5c69d83a6bf3d36013aa9bfb} 
\index{PWR flag register@{PWR flag register}!PWR\_FLAG\_REG\_MASK\_POS@{PWR\_FLAG\_REG\_MASK\_POS}}
\index{PWR\_FLAG\_REG\_MASK\_POS@{PWR\_FLAG\_REG\_MASK\_POS}!PWR flag register@{PWR flag register}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_REG\_MASK\_POS}{PWR\_FLAG\_REG\_MASK\_POS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+MASK\+\_\+\+POS~(5UL)      /\texorpdfstring{$\ast$}{*} Bitfield mask position to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag location in \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} register \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}\label{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99} 
\index{PWR flag register@{PWR flag register}!PWR\_FLAG\_REG\_SR1@{PWR\_FLAG\_REG\_SR1}}
\index{PWR\_FLAG\_REG\_SR1@{PWR\_FLAG\_REG\_SR1}!PWR flag register@{PWR flag register}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_REG\_SR1}{PWR\_FLAG\_REG\_SR1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1~(0x20\+UL)   /\texorpdfstring{$\ast$}{*} Bitfield to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag located in register PWR\+\_\+\+SR1 \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}\label{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d} 
\index{PWR flag register@{PWR flag register}!PWR\_FLAG\_REG\_SR2@{PWR\_FLAG\_REG\_SR2}}
\index{PWR\_FLAG\_REG\_SR2@{PWR\_FLAG\_REG\_SR2}!PWR flag register@{PWR flag register}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_REG\_SR2}{PWR\_FLAG\_REG\_SR2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2~(0x40\+UL)   /\texorpdfstring{$\ast$}{*} Bitfield to indicate \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}} flag located in register PWR\+\_\+\+SR2 \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00073}{73}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

