INFO: [VRFC 10-2263] Analyzing Verilog file "X:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_2048_1/sim/bram_2048_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2048_1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_2048_0/sim/bram_2048_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2048_0
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_1024_3/sim/bram_1024_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1024_3
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_1024_2/sim/bram_1024_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1024_2
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_1024_1/sim/bram_1024_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1024_1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_1024_0/sim/bram_1024_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1024_0
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_4096/sim/bram_4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_4096
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/final_project_sim/lzw/lzw.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dictionary_block_4
INFO: [VRFC 10-163] Analyzing VHDL file "X:/final_project_sim/lzw/lzw.srcs/sources_1/imports/temp/dictionary_block_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dictionary_block_2
INFO: [VRFC 10-163] Analyzing VHDL file "X:/final_project_sim/lzw/lzw.srcs/sources_1/imports/temp/dictionary_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dictionary_block
INFO: [VRFC 10-163] Analyzing VHDL file "X:/final_project_sim/lzw/lzw.srcs/sources_1/imports/temp/dictionary_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dictionary_2
INFO: [VRFC 10-163] Analyzing VHDL file "X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dictionary_4
INFO: [VRFC 10-163] Analyzing VHDL file "X:/final_project_sim/lzw/lzw.srcs/sources_1/imports/temp/lzw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lzw
INFO: [VRFC 10-163] Analyzing VHDL file "X:/final_project_sim/lzw/lzw.srcs/sim_1/imports/temp/lzw_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lzw_tb
