# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/ASU.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/Project/BitShifterLeft/BitShifterLeft.srcs/sources_1/new/BitShifterLeft.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/Project/BitShifterRight/BitShifterRight.srcs/sources_1/new/BitShifterRight.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/Project/BitwiseAND/BitwiseAND.srcs/sources_1/new/BitwiseAND.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/Project/BitwiseNOT/BitwiseNOT.srcs/sources_1/new/BitwiseNOT.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/Project/BitwiseOR/BitwiseOR.srcs/sources_1/new/BitwiseOR.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/Project/BitwiseXOR/BitwiseXOR.srcs/sources_1/new/BitwiseXOR.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/Comparator_4bit.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/Decoder_4_16.vhd" \
"../../../../../ImprovedRegisterBank/ImprovedRegisterBank.srcs/sources_1/new/Decoder_4_16.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/sources_1/imports/new/FA.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/sources_1/imports/new/HA.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/sources_1/new/Improved4BitAdder.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/ImprovedInstructionDecoder.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/new/ImprovedNanoprocessor.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/sources_1/new/ImprovedPC.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/ImprovedProgramROM.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/ImprovedRegisterBank.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/Multiplier_4.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/NineWay4BitMUX.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/OperationSelector.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/sources_1/new/Reg.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/SixteenWay4BitMUX.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/TwoWay4Bit_Mux.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sim_1/new/ImprovedNanoprocesorSim.vhd" \

# Do not sort compile order
nosort
