$date
	Wed Dec 13 19:40:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module half_adder $end
$var wire 1 ! Su $end
$var wire 1 " Ca $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Ca $end
$var wire 1 ! Su $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1#
#40
0!
1"
1$
#60
1!
0"
0#
#80
