INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicholas/AppData/Roaming/beam_mux/new_proj/beam_mux.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nicholas/AppData/Roaming/beam_mux/new_proj/beam_mux_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_mux_tb
WARNING: [VRFC 10-3380] identifier 'clk' is used before its declaration [C:/Users/Nicholas/AppData/Roaming/beam_mux/new_proj/beam_mux_tb.sv:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicholas/AppData/Roaming/beam_mux/new_proj/beam_mux.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
