# ğŸ§® 4-bit Synchronous Up/Down Counter â€“ Verilog

## ğŸ§  Project Overview

This project implements a **4-bit Synchronous Up/Down Counter** using **behavioral modeling** in Verilog.  
It demonstrates how a counter can increment or decrement its value synchronously on the rising edge of the clock based on a control input signal `up_down`.

---

## âœ… Key Features

- **Synchronous Operation:** Counting occurs only on the positive edge of the clock.  
- **Up/Down Control (`up_down`):**
  - `1` â†’ Counts upward (`0000 â†’ 1111`)
  - `0` â†’ Counts downward (`1111 â†’ 0000`)
- **Asynchronous Reset (`reset`):** Immediately clears the counter to `0000`.
- **Inputs:**
  - `clk` â€“ Clock signal
  - `reset` â€“ Asynchronous reset
  - `up_down` â€“ Direction control (`1 = up`, `0 = down`)
- **Output:**
  - `count[3:0]` â€“ 4-bit counter output

---

## ğŸ“‚ Files Included

- `synccounter.v` â€“ Verilog design for the synchronous up/down counter  
- `synccounter_tb.v` â€“ Testbench for functional verification  
- `sync_counter_waveform.png` â€“ Simulation waveform output  
- `README.md` â€“ Documentation file

---

## âš™ï¸ How It Works

1. When `reset = 1`, the counter resets to `0000`.  
2. When `reset = 0` and `up_down = 1`, the counter increments by 1 on each rising edge of `clk`.  
3. When `reset = 0` and `up_down = 0`, the counter decrements by 1 on each rising edge of `clk`.  
4. **Counting is modular (wrap-around):**
   - After reaching maximum (`1111`), it rolls over to `0000` in up mode.  
   - After reaching minimum (`0000`), it rolls over to `1111` in down mode.

---

## ğŸ“Š Testbench Simulation Output

**From `synccounter_tb.v`:**

| Time (ns) | Reset | Up/Down | Count (Output) | Description |
|------------|--------|----------|----------------|--------------|
| 0   | 1 | 1 | 0000 | ğŸ” Reset active, counter cleared |
| 10  | 0 | 1 | 0001 | âœ… Counting up starts |
| 20  | 0 | 1 | 0010 | Counting up |
| 30  | 0 | 1 | 0011 | Counting up |
| 40  | 0 | 1 | 0100 | Counting up |
| 50  | 0 | 1 | 0101 | Counting up |
| 60  | 0 | 0 | 0100 | ğŸ”„ Direction changed â†’ Counting down |
| 70  | 0 | 0 | 0011 | Counting down |
| 80  | 0 | 0 | 0010 | Counting down |
| 90  | 0 | 0 | 0001 | Counting down |
| 100 | 1 | 0 | 0000 | ğŸ” Reset triggered again |
| 110 | 0 | 1 | 0001 | âœ… Counting up after reset |
| 120 | 0 | 1 | 0010 | Counting up continues |
| 130 | 0 | 1 | 0011 | Counting up |

âœ… The simulation verifies correct up and down counting behavior, as well as reset functionality.

---

## ğŸ–¼ Waveform

![4-bit Synchronous Counter Waveform](sync_counter_waveform.png)

---

## ğŸ›  Tools Used

- **Verilog HDL** â€“ RTL design and testbench  
- **Synopsys VCS** â€“ Simulation tool  
- **Verdi** â€“ Waveform visualization (`$fsdbDumpvars`)

---

## ğŸ’¡ Summary

This **4-bit synchronous up/down counter** is a fundamental component in digital timing circuits, frequency dividers, and state machines.  
It illustrates the use of control logic for bidirectional counting and synchronous sequential behavior.
