<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xiic_l.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xiic_l.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and driver functions (or macros) that can be used to access the device in normal and dynamic controller mode. High-level driver functions are defined in xiic.h.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00b jhl  05/07/02 First release
 1.01c ecm  12/05/02 new rev
 1.01d jhl  10/08/03 Added general purpose output feature
 1.02a mta  03/09/06 Implemented Repeated Start in the Low Level Driver.
 1.03a mta  04/04/06 Implemented Dynamic IIC core routines.
 1.03a rpm  09/08/06 Added include of xstatus.h for completeness
 1.13a wgr  03/22/07 Converted to new coding style.
 1.16a ktn  07/18/09 Updated the notes in XIIC_RESET macro to clearly indicate
                     that only the Interrupt Registers are reset.
 1.16a ktn  10/16/09 Updated the notes in the XIIC_RESET macro to mention
                     that the complete IIC core is Reset on giving a software
                     reset to the IIC core. Some previous versions of the
                     core only reset the Interrupt Logic/Registers, please
                     refer to the HW specification for futher details.
 2.00a sdm  10/22/09 Converted all register accesses to 32 bit access,
		      the register offsets are defined to be on 32 bit boundry.
		      Removed the macro XIIC_RESET, XIic_Reset API should be
		      used in its place.
		      Some of the macros have been renamed to be consistent -
		      XIIC_GINTR_DISABLE is renamed as XIic_IntrGlobalDisable,
		      XIIC_GINTR_ENABLE is renamed as XIic_IntrGlobalEnable,
		      XIIC_IS_GINTR_ENABLED is renamed as
		      XIic_IsIntrGlobalEnabled,
		      XIIC_WRITE_IISR is renamed as XIic_WriteIisr,
		      XIIC_READ_IISR is renamed as XIic_ReadIisr,
		      XIIC_WRITE_IIER is renamed as XIic_WriteIier
		      The _m prefix in the name of the macros has been removed -
		      XIic_mClearIisr is now XIic_ClearIisr,
		      XIic_mSend7BitAddress is now XIic_Send7BitAddress,
		      XIic_mDynSend7BitAddress is now XIic_DynSend7BitAddress,
		      XIic_mDynSendStartStopAddress is now
		      XIic_DynSendStartStopAddress,
		      XIic_mDynSendStop is now XIic_DynSendStop.</pre><p>
<pre> </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xstatus.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Register offsets for the <a class="el" href="struct_x_iic.html">XIic</a> device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a5a83de9d7a4f9a2c67192003a890743">XIIC_DGIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#372ef20a282a5105ca7b90e557d4d68e">XIIC_IISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#19176c79d0919d8444e962aa0c9b0d91">XIIC_IIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#6e9853913517ece815c562a408541019">XIIC_RESETR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#4d8321b27ff4164b159871167ff4e050">XIIC_CR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#43c7aff95188108669238e716fa796a0">XIIC_SR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#e2e01b7c67bd70c0638157125553307c">XIIC_DTR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#1cb10fbeaee89f574ea137261bd3bdb6">XIIC_DRR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#035fb1e4f99fead380a83f5c1440cabe">XIIC_ADR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#d5dba76197d938d36a3707c375b37bbb">XIIC_TFO_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#2c50cb47cbf7e1525d7d9af6d99b702d">XIIC_RFO_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x118</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#d0999713fe8b7e9f1954847b6d49224d">XIIC_TBA_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x11C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#84abd86424d2086c82ad42d257cab799">XIIC_RFD_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#5fca971679d316bc4eae801f6585d2c7">XIIC_GPO_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x124</td></tr>

<tr><td colspan="2"><br><h2>Device Global Interrupt Enable Register masks (CR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#29249b1b4c90fabc73e8436b3142a7e6">XIIC_GINTR_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>IIC Device Interrupt Status/Enable (INTR) Register Masks</h2></td></tr>
<tr><td colspan="2"><b> Interrupt Status Register (IISR) </b><p>
This register holds the interrupt status flags for the Spi device.<p>
<b> Interrupt Enable Register (IIER) </b><p>
This register is used to enable interrupt sources for the IIC device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt.<p>
IISR/IIER registers have the same bit definitions and are only defined once. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#251903791b964de7d586c6a1bffd1c03">XIIC_INTR_ARB_LOST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#4df5b8cc72ce283bbf2f0c83f4ae64fb">XIIC_INTR_TX_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#f8ded53d86ce4831bfebe456be0448d7">XIIC_INTR_TX_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a89593f2d4a6cfda1bbac5c69f322579">XIIC_INTR_RX_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#64dd7c898c37a7b1a47a1432ddd9e357">XIIC_INTR_BNB_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#442c4724ee30f840d74eae43e72bcd73">XIIC_INTR_AAS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#590eaf2c36a0229c6503b6ac6cd04337">XIIC_INTR_NAAS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#7d6f64ab35af9d70659314ba83ca6a9d">XIIC_INTR_TX_HALF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#451a2a0c14c8624a1f4705f9b9f07aad">XIIC_TX_INTERRUPTS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#b8c4a879daec70aa5cd4285df452662a">XIIC_TX_RX_INTERRUPTS</a>&nbsp;&nbsp;&nbsp;(XIIC_INTR_RX_FULL_MASK | XIIC_TX_INTERRUPTS)</td></tr>

<tr><td colspan="2"><br><h2>Reset Register mask</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a1487b2ba4a509cebb953e56f74e763a">XIIC_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000A</td></tr>

<tr><td colspan="2"><br><h2>Control Register masks (CR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#198732b54bee9071d367ce949416c5bd">XIIC_CR_ENABLE_DEVICE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#bb54dbad093826fa889d610bdfafb421">XIIC_CR_TX_FIFO_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#fd8f417bd6fce2ee552d41077ae4d343">XIIC_CR_MSMS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#c4cfd2cbbd4a4f71b726acab6e220c02">XIIC_CR_DIR_IS_TX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#bb5868c5915151f6056902871e7ab299">XIIC_CR_NO_ACK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a706f3f8f1e1b757c75ed864a0034bc5">XIIC_CR_REPEATED_START_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#bade17f9643c89390dd04b41c6e72118">XIIC_CR_GENERAL_CALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td colspan="2"><br><h2>Status Register masks (SR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#4d72289265f53a097df62d4e79eb8ad5">XIIC_SR_GEN_CALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#e6a6d2ed674492e2693c571fd274fce8">XIIC_SR_ADDR_AS_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#c992052f48323a65f7a332e3998093ef">XIIC_SR_BUS_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#5e36a8380c751aa1537ed94378fd86e6">XIIC_SR_MSTR_RDING_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#df5de53b882dce6e9ae3c009ed1eb76a">XIIC_SR_TX_FIFO_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#4d5b7202d725a0e05128be62950cd49c">XIIC_SR_RX_FIFO_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#84c02819cad7f5e52da208204154028e">XIIC_SR_RX_FIFO_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#4932571b430d6023faa83070d544b61e">XIIC_SR_TX_FIFO_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td colspan="2"><br><h2>Data Tx Register (DTR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#994c47a805e5499146ba1ab5b06860e7">XIIC_TX_DYN_START_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#3cd5db89db8f72caf6cbf56a47455635">XIIC_TX_DYN_STOP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#91fa753e47bf90fa025778158d600ddb">IIC_TX_FIFO_DEPTH</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Data Rx Register (DRR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a74081ef54fce0e6d95c63fbe1f1bed8">IIC_RX_FIFO_DEPTH</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#00a85afd21e4b958a8f6b16deb6e5ef6">XIIC_READ_OPERATION</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#5a63a7c29ec18193346ba024be6932bd">XIIC_WRITE_OPERATION</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#44c1c68b1c7bf986ce2a013457c24ac8">XIIC_MASTER_ROLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#1b64e35a5dc52000422c4e21378b3b25">XIIC_SLAVE_ROLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#2fada342adbcca8a455aff993c987a1e">XIIC_STOP</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#418f0493e238ca0fb2b45fbc9c7d9473">XIIC_REPEATED_START</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#df4fd73024b7c1cd9b2e5d3b1935544f">XIic_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XIic_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#89b9b837d16de61e7fe263036f6e367d">XIic_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XIic_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#6faf7f6b5f2ded79a7973085457c3c1f">XIic_IntrGlobalDisable</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_DGIER_OFFSET, 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#47cd0c478e873aa338709ec26a6c00c6">XIic_IntrGlobalEnable</a>(BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#6fd9bc5a7fa10d5226cb29cba349095f">XIic_IsIntrGlobalEnabled</a>(BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#e93fbac2f6710389076aecbf088c6165">XIic_WriteIisr</a>(BaseAddress, Status)&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_IISR_OFFSET, (Status))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#6af5610d3e55df0464a97ccf498a74ea">XIic_ReadIisr</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIic_ReadReg((BaseAddress), XIIC_IISR_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#4b49a53ad30f1e1dc62a5770bf691ad9">XIic_WriteIier</a>(BaseAddress, Enable)&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_IIER_OFFSET, (Enable))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#7f38751827ed76c0825292a1e4f01c71">XIic_ReadIier</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIic_ReadReg((BaseAddress), XIIC_IIER_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#e568f415eb33d8190dd2f1a3ad6671d3">XIic_ClearIisr</a>(BaseAddress, InterruptMask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#c1d5604aa06bb164142b8ab13bb75dce">XIic_Send7BitAddress</a>(BaseAddress, SlaveAddress, Operation)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#77a2c8afed5cbbbe18bb37cfcb854f19">XIic_DynSend7BitAddress</a>(BaseAddress, SlaveAddress, Operation)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#f5d5ca43739a93280ac7cf1c71c6a24a">XIic_DynSendStartStopAddress</a>(BaseAddress, SlaveAddress, Operation)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#00c8ff22d2f66fa9a32deb9ef1fff127">XIic_DynSendStop</a>(BaseAddress, ByteCount)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#00b816460ed1ef6da7ba5cd465b00c30">XIic_Recv</a> (u32 BaseAddress, u8 Address, u8 *BufferPtr, unsigned ByteCount, u8 Option)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#e6bc952db5436f4aafd0fdcaad4dd9f5">XIic_Send</a> (u32 BaseAddress, u8 Address, u8 *BufferPtr, unsigned ByteCount, u8 Option)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#eeac7d03bb6dd264fd3f82821a95f770">XIic_DynRecv</a> (u32 BaseAddress, u8 Address, u8 *BufferPtr, u8 ByteCount)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#b9e6c7fe998cdca71f637b0e6ae9f4e1">XIic_DynSend</a> (u32 BaseAddress, u16 Address, u8 *BufferPtr, u8 ByteCount, u8 Option)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="a74081ef54fce0e6d95c63fbe1f1bed8"></a><!-- doxytag: member="xiic_l.h::IIC_RX_FIFO_DEPTH" ref="a74081ef54fce0e6d95c63fbe1f1bed8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define IIC_RX_FIFO_DEPTH&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx fifo capacity     </td>
  </tr>
</table>
<a class="anchor" name="91fa753e47bf90fa025778158d600ddb"></a><!-- doxytag: member="xiic_l.h::IIC_TX_FIFO_DEPTH" ref="91fa753e47bf90fa025778158d600ddb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define IIC_TX_FIFO_DEPTH&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx fifo capacity     </td>
  </tr>
</table>
<a class="anchor" name="035fb1e4f99fead380a83f5c1440cabe"></a><!-- doxytag: member="xiic_l.h::XIIC_ADR_REG_OFFSET" ref="035fb1e4f99fead380a83f5c1440cabe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_ADR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x110          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Address Register     </td>
  </tr>
</table>
<a class="anchor" name="e568f415eb33d8190dd2f1a3ad6671d3"></a><!-- doxytag: member="xiic_l.h::XIic_ClearIisr" ref="e568f415eb33d8190dd2f1a3ad6671d3" args="(BaseAddress, InterruptMask)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_ClearIisr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>InterruptMask&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xiic__l_8h.html#e93fbac2f6710389076aecbf088c6165">XIic_WriteIisr</a>((BaseAddress),                   \
        <a class="code" href="xiic__l_8h.html#6af5610d3e55df0464a97ccf498a74ea">XIic_ReadIisr</a>(BaseAddress) &amp; (InterruptMask))
</pre></div>This macro clears the specified interrupt in the Interrupt status register. It is non-destructive in that the register is read and only the interrupt specified is cleared. Clearing an interrupt acknowledges it.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InterruptMask</em>&nbsp;</td><td>is the bit mask of the interrupts to be cleared.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#e568f415eb33d8190dd2f1a3ad6671d3">XIic_ClearIisr(u32 BaseAddress, u32 InterruptMask)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="c4cfd2cbbd4a4f71b726acab6e220c02"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_DIR_IS_TX_MASK" ref="c4cfd2cbbd4a4f71b726acab6e220c02" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_CR_DIR_IS_TX_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dir of Tx. Txing=1     </td>
  </tr>
</table>
<a class="anchor" name="198732b54bee9071d367ce949416c5bd"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_ENABLE_DEVICE_MASK" ref="198732b54bee9071d367ce949416c5bd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_CR_ENABLE_DEVICE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device enable = 1     </td>
  </tr>
</table>
<a class="anchor" name="bade17f9643c89390dd04b41c6e72118"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_GENERAL_CALL_MASK" ref="bade17f9643c89390dd04b41c6e72118" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_CR_GENERAL_CALL_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Gen Call enabled = 1     </td>
  </tr>
</table>
<a class="anchor" name="fd8f417bd6fce2ee552d41077ae4d343"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_MSMS_MASK" ref="fd8f417bd6fce2ee552d41077ae4d343" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_CR_MSMS_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master starts Txing=1     </td>
  </tr>
</table>
<a class="anchor" name="bb5868c5915151f6056902871e7ab299"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_NO_ACK_MASK" ref="bb5868c5915151f6056902871e7ab299" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_CR_NO_ACK_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx Ack. NO ack = 1     </td>
  </tr>
</table>
<a class="anchor" name="4d8321b27ff4164b159871167ff4e050"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_REG_OFFSET" ref="4d8321b27ff4164b159871167ff4e050" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_CR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control Register     </td>
  </tr>
</table>
<a class="anchor" name="a706f3f8f1e1b757c75ed864a0034bc5"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_REPEATED_START_MASK" ref="a706f3f8f1e1b757c75ed864a0034bc5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_CR_REPEATED_START_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Repeated start = 1     </td>
  </tr>
</table>
<a class="anchor" name="bb54dbad093826fa889d610bdfafb421"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_TX_FIFO_RESET_MASK" ref="bb54dbad093826fa889d610bdfafb421" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_CR_TX_FIFO_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit FIFO reset=1     </td>
  </tr>
</table>
<a class="anchor" name="a5a83de9d7a4f9a2c67192003a890743"></a><!-- doxytag: member="xiic_l.h::XIIC_DGIER_OFFSET" ref="a5a83de9d7a4f9a2c67192003a890743" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_DGIER_OFFSET&nbsp;&nbsp;&nbsp;0x1C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Global Interrupt Enable Register     </td>
  </tr>
</table>
<a class="anchor" name="1cb10fbeaee89f574ea137261bd3bdb6"></a><!-- doxytag: member="xiic_l.h::XIIC_DRR_REG_OFFSET" ref="1cb10fbeaee89f574ea137261bd3bdb6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_DRR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x10C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data Rx Register     </td>
  </tr>
</table>
<a class="anchor" name="e2e01b7c67bd70c0638157125553307c"></a><!-- doxytag: member="xiic_l.h::XIIC_DTR_REG_OFFSET" ref="e2e01b7c67bd70c0638157125553307c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_DTR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x108          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data Tx Register     </td>
  </tr>
</table>
<a class="anchor" name="77a2c8afed5cbbbe18bb37cfcb854f19"></a><!-- doxytag: member="xiic_l.h::XIic_DynSend7BitAddress" ref="77a2c8afed5cbbbe18bb37cfcb854f19" args="(BaseAddress, SlaveAddress, Operation)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_DynSend7BitAddress          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>SlaveAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Operation&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                                       \
        u8 LocalAddr = (u8)(SlaveAddress &lt;&lt; 1);                         \
        LocalAddr = (LocalAddr &amp; 0xFE) | (Operation);                   \
        <a class="code" href="xiic__l_8h.html#89b9b837d16de61e7fe263036f6e367d">XIic_WriteReg</a>(BaseAddress, <a class="code" href="xiic__l_8h.html#e2e01b7c67bd70c0638157125553307c">XIIC_DTR_REG_OFFSET</a>,         \
                        <a class="code" href="xiic__l_8h.html#994c47a805e5499146ba1ab5b06860e7">XIIC_TX_DYN_START_MASK</a> | LocalAddr);            \
}
</pre></div>This macro sends the address for a 7 bit address during both read and write operations. It takes care of the details to format the address correctly. This macro is designed to be called internally to the drivers for Dynamic controller functionality.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SlaveAddress</em>&nbsp;</td><td>is the address of the slave to send to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Operation</em>&nbsp;</td><td>indicates XIIC_READ_OPERATION or XIIC_WRITE_OPERATION.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XIic_DynSend7BitAddress(u32 BaseAddress, u8 SlaveAddress, u8 Operation); </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="f5d5ca43739a93280ac7cf1c71c6a24a"></a><!-- doxytag: member="xiic_l.h::XIic_DynSendStartStopAddress" ref="f5d5ca43739a93280ac7cf1c71c6a24a" args="(BaseAddress, SlaveAddress, Operation)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_DynSendStartStopAddress          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>SlaveAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Operation&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                                        \
        u8 LocalAddr = (u8)(SlaveAddress &lt;&lt; 1);                          \
        LocalAddr = (LocalAddr &amp; 0xFE) | (Operation);                    \
        <a class="code" href="xiic__l_8h.html#89b9b837d16de61e7fe263036f6e367d">XIic_WriteReg</a>(BaseAddress, <a class="code" href="xiic__l_8h.html#e2e01b7c67bd70c0638157125553307c">XIIC_DTR_REG_OFFSET</a>,          \
                        <a class="code" href="xiic__l_8h.html#994c47a805e5499146ba1ab5b06860e7">XIIC_TX_DYN_START_MASK</a> | <a class="code" href="xiic__l_8h.html#3cd5db89db8f72caf6cbf56a47455635">XIIC_TX_DYN_STOP_MASK</a> | \
                        LocalAddr);                                      \
}
</pre></div>This macro sends the address, start and stop for a 7 bit address during both write operations. It takes care of the details to format the address correctly. This macro is designed to be called internally to the drivers.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SlaveAddress</em>&nbsp;</td><td>is the address of the slave to send to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Operation</em>&nbsp;</td><td>indicates XIIC_WRITE_OPERATION.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XIic_DynSendStartStopAddress(u32 BaseAddress, u8 SlaveAddress, u8 Operation); </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="00c8ff22d2f66fa9a32deb9ef1fff127"></a><!-- doxytag: member="xiic_l.h::XIic_DynSendStop" ref="00c8ff22d2f66fa9a32deb9ef1fff127" args="(BaseAddress, ByteCount)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_DynSendStop          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>ByteCount&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                                       \
        <a class="code" href="xiic__l_8h.html#89b9b837d16de61e7fe263036f6e367d">XIic_WriteReg</a>(BaseAddress, <a class="code" href="xiic__l_8h.html#e2e01b7c67bd70c0638157125553307c">XIIC_DTR_REG_OFFSET</a>,         \
                        <a class="code" href="xiic__l_8h.html#3cd5db89db8f72caf6cbf56a47455635">XIIC_TX_DYN_STOP_MASK</a> | ByteCount);             \
}
</pre></div>This macro sends a stop condition on IIC bus for Dynamic logic.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of Rx bytes received before the master. doesn't respond with ACK.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#00c8ff22d2f66fa9a32deb9ef1fff127">XIic_DynSendStop(u32 BaseAddress, u32 ByteCount)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="29249b1b4c90fabc73e8436b3142a7e6"></a><!-- doxytag: member="xiic_l.h::XIIC_GINTR_ENABLE_MASK" ref="29249b1b4c90fabc73e8436b3142a7e6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_GINTR_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Global Interrupt Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="5fca971679d316bc4eae801f6585d2c7"></a><!-- doxytag: member="xiic_l.h::XIIC_GPO_REG_OFFSET" ref="5fca971679d316bc4eae801f6585d2c7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_GPO_REG_OFFSET&nbsp;&nbsp;&nbsp;0x124          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Output Register     </td>
  </tr>
</table>
<a class="anchor" name="19176c79d0919d8444e962aa0c9b0d91"></a><!-- doxytag: member="xiic_l.h::XIIC_IIER_OFFSET" ref="19176c79d0919d8444e962aa0c9b0d91" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_IIER_OFFSET&nbsp;&nbsp;&nbsp;0x28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Enable Register     </td>
  </tr>
</table>
<a class="anchor" name="372ef20a282a5105ca7b90e557d4d68e"></a><!-- doxytag: member="xiic_l.h::XIIC_IISR_OFFSET" ref="372ef20a282a5105ca7b90e557d4d68e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_IISR_OFFSET&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Status Register     </td>
  </tr>
</table>
<a class="anchor" name="442c4724ee30f840d74eae43e72bcd73"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_AAS_MASK" ref="442c4724ee30f840d74eae43e72bcd73" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_INTR_AAS_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = When addr as slave     </td>
  </tr>
</table>
<a class="anchor" name="251903791b964de7d586c6a1bffd1c03"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_ARB_LOST_MASK" ref="251903791b964de7d586c6a1bffd1c03" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_INTR_ARB_LOST_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Arbitration lost     </td>
  </tr>
</table>
<a class="anchor" name="64dd7c898c37a7b1a47a1432ddd9e357"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_BNB_MASK" ref="64dd7c898c37a7b1a47a1432ddd9e357" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_INTR_BNB_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Bus not busy     </td>
  </tr>
</table>
<a class="anchor" name="590eaf2c36a0229c6503b6ac6cd04337"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_NAAS_MASK" ref="590eaf2c36a0229c6503b6ac6cd04337" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_INTR_NAAS_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Not addr as slave     </td>
  </tr>
</table>
<a class="anchor" name="a89593f2d4a6cfda1bbac5c69f322579"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_RX_FULL_MASK" ref="a89593f2d4a6cfda1bbac5c69f322579" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_INTR_RX_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Rx FIFO/reg=OCY level     </td>
  </tr>
</table>
<a class="anchor" name="f8ded53d86ce4831bfebe456be0448d7"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_TX_EMPTY_MASK" ref="f8ded53d86ce4831bfebe456be0448d7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_INTR_TX_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Tx FIFO/reg empty     </td>
  </tr>
</table>
<a class="anchor" name="4df5b8cc72ce283bbf2f0c83f4ae64fb"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_TX_ERROR_MASK" ref="4df5b8cc72ce283bbf2f0c83f4ae64fb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_INTR_TX_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Tx error/msg complete     </td>
  </tr>
</table>
<a class="anchor" name="7d6f64ab35af9d70659314ba83ca6a9d"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_TX_HALF_MASK" ref="7d6f64ab35af9d70659314ba83ca6a9d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_INTR_TX_HALF_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Tx FIFO half empty     </td>
  </tr>
</table>
<a class="anchor" name="6faf7f6b5f2ded79a7973085457c3c1f"></a><!-- doxytag: member="xiic_l.h::XIic_IntrGlobalDisable" ref="6faf7f6b5f2ded79a7973085457c3c1f" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_IntrGlobalDisable          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_DGIER_OFFSET, 0)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This macro disables all interrupts for the device by writing to the Global interrupt enable register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#6faf7f6b5f2ded79a7973085457c3c1f">XIic_IntrGlobalDisable(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="47cd0c478e873aa338709ec26a6c00c6"></a><!-- doxytag: member="xiic_l.h::XIic_IntrGlobalEnable" ref="47cd0c478e873aa338709ec26a6c00c6" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_IntrGlobalEnable          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xiic__l_8h.html#89b9b837d16de61e7fe263036f6e367d">XIic_WriteReg</a>((BaseAddress), <a class="code" href="xiic__l_8h.html#a5a83de9d7a4f9a2c67192003a890743">XIIC_DGIER_OFFSET</a>,                 \
                <a class="code" href="xiic__l_8h.html#29249b1b4c90fabc73e8436b3142a7e6">XIIC_GINTR_ENABLE_MASK</a>)
</pre></div>This macro writes to the global interrupt enable register to enable interrupts from the device. This function does not enable individual interrupts as the Interrupt Enable Register must be set appropriately.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#47cd0c478e873aa338709ec26a6c00c6">XIic_IntrGlobalEnable(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="6fd9bc5a7fa10d5226cb29cba349095f"></a><!-- doxytag: member="xiic_l.h::XIic_IsIntrGlobalEnabled" ref="6fd9bc5a7fa10d5226cb29cba349095f" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_IsIntrGlobalEnabled          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xiic__l_8h.html#df4fd73024b7c1cd9b2e5d3b1935544f">XIic_ReadReg</a>((BaseAddress), <a class="code" href="xiic__l_8h.html#a5a83de9d7a4f9a2c67192003a890743">XIIC_DGIER_OFFSET</a>) ==              \
                <a class="code" href="xiic__l_8h.html#29249b1b4c90fabc73e8436b3142a7e6">XIIC_GINTR_ENABLE_MASK</a>)
</pre></div>This function determines if interrupts are enabled at the global level by reading the global interrupt register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>TRUE if the global interrupt is enabled.</li><li>FALSE if global interrupt is disabled.</li></ul>
</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: int <a class="el" href="xiic__l_8h.html#6fd9bc5a7fa10d5226cb29cba349095f">XIic_IsIntrGlobalEnabled(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="44c1c68b1c7bf986ce2a013457c24ac8"></a><!-- doxytag: member="xiic_l.h::XIIC_MASTER_ROLE" ref="44c1c68b1c7bf986ce2a013457c24ac8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_MASTER_ROLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following constants are used with the transmit FIFO fill function to specify the role which the IIC device is acting as, a master or a slave. Master on the IIC bus     </td>
  </tr>
</table>
<a class="anchor" name="00a85afd21e4b958a8f6b16deb6e5ef6"></a><!-- doxytag: member="xiic_l.h::XIIC_READ_OPERATION" ref="00a85afd21e4b958a8f6b16deb6e5ef6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_READ_OPERATION&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following constants are used to specify whether to do Read or a Write operation on IIC bus. Read operation on the IIC bus     </td>
  </tr>
</table>
<a class="anchor" name="7f38751827ed76c0825292a1e4f01c71"></a><!-- doxytag: member="xiic_l.h::XIic_ReadIier" ref="7f38751827ed76c0825292a1e4f01c71" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_ReadIier          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIic_ReadReg((BaseAddress), XIIC_IIER_OFFSET)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function gets the Interrupt Enable Register contents.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The contents read from the Interrupt Enable Register. Bit positions of 1 indicate that the corresponding interrupt is enabled. Bit positions of 0 indicate that the corresponding interrupt is disabled.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xiic__l_8h.html#7f38751827ed76c0825292a1e4f01c71">XIic_ReadIier(u32 BaseAddress)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="6af5610d3e55df0464a97ccf498a74ea"></a><!-- doxytag: member="xiic_l.h::XIic_ReadIisr" ref="6af5610d3e55df0464a97ccf498a74ea" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_ReadIisr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIic_ReadReg((BaseAddress), XIIC_IISR_OFFSET)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function gets the contents of the Interrupt Status Register. This register indicates the status of interrupt sources for the device. The status is independent of whether interrupts are enabled such that the status register may also be polled when interrupts are not enabled.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the Interrupt Status Register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xiic__l_8h.html#6af5610d3e55df0464a97ccf498a74ea">XIic_ReadIisr(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="df4fd73024b7c1cd9b2e5d3b1935544f"></a><!-- doxytag: member="xiic_l.h::XIic_ReadReg" ref="df4fd73024b7c1cd9b2e5d3b1935544f" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIic_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read from the specified IIC device register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xiic__l_8h.html#df4fd73024b7c1cd9b2e5d3b1935544f">XIic_ReadReg(u32 BaseAddress, u32 RegOffset)</a>;</dd></dl>
This macro does not do any checking to ensure that the register exists if the register may be excluded due to parameterization, such as the GPO Register.     </td>
  </tr>
</table>
<a class="anchor" name="418f0493e238ca0fb2b45fbc9c7d9473"></a><!-- doxytag: member="xiic_l.h::XIIC_REPEATED_START" ref="418f0493e238ca0fb2b45fbc9c7d9473" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_REPEATED_START&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Donot Send a stop on the IIC bus after the current data transfer     </td>
  </tr>
</table>
<a class="anchor" name="a1487b2ba4a509cebb953e56f74e763a"></a><!-- doxytag: member="xiic_l.h::XIIC_RESET_MASK" ref="a1487b2ba4a509cebb953e56f74e763a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_RESET_MASK&nbsp;&nbsp;&nbsp;0x0000000A          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RESET Mask     </td>
  </tr>
</table>
<a class="anchor" name="6e9853913517ece815c562a408541019"></a><!-- doxytag: member="xiic_l.h::XIIC_RESETR_OFFSET" ref="6e9853913517ece815c562a408541019" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_RESETR_OFFSET&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset Register     </td>
  </tr>
</table>
<a class="anchor" name="84abd86424d2086c82ad42d257cab799"></a><!-- doxytag: member="xiic_l.h::XIIC_RFD_REG_OFFSET" ref="84abd86424d2086c82ad42d257cab799" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_RFD_REG_OFFSET&nbsp;&nbsp;&nbsp;0x120          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx FIFO Depth reg     </td>
  </tr>
</table>
<a class="anchor" name="2c50cb47cbf7e1525d7d9af6d99b702d"></a><!-- doxytag: member="xiic_l.h::XIIC_RFO_REG_OFFSET" ref="2c50cb47cbf7e1525d7d9af6d99b702d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_RFO_REG_OFFSET&nbsp;&nbsp;&nbsp;0x118          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx FIFO Occupancy     </td>
  </tr>
</table>
<a class="anchor" name="c1d5604aa06bb164142b8ab13bb75dce"></a><!-- doxytag: member="xiic_l.h::XIic_Send7BitAddress" ref="c1d5604aa06bb164142b8ab13bb75dce" args="(BaseAddress, SlaveAddress, Operation)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_Send7BitAddress          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>SlaveAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Operation&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                                       \
        u8 LocalAddr = (u8)(SlaveAddress &lt;&lt; 1);                         \
        LocalAddr = (LocalAddr &amp; 0xFE) | (Operation);                   \
        <a class="code" href="xiic__l_8h.html#89b9b837d16de61e7fe263036f6e367d">XIic_WriteReg</a>(BaseAddress, <a class="code" href="xiic__l_8h.html#e2e01b7c67bd70c0638157125553307c">XIIC_DTR_REG_OFFSET</a>, LocalAddr);     \
}
</pre></div>This macro sends the address for a 7 bit address during both read and write operations. It takes care of the details to format the address correctly. This macro is designed to be called internally to the drivers.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SlaveAddress</em>&nbsp;</td><td>is the address of the slave to send to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Operation</em>&nbsp;</td><td>indicates XIIC_READ_OPERATION or XIIC_WRITE_OPERATION</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XIic_Send7BitAddress(u32 BaseAddress, u8 SlaveAddress, u8 Operation); </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="1b64e35a5dc52000422c4e21378b3b25"></a><!-- doxytag: member="xiic_l.h::XIIC_SLAVE_ROLE" ref="1b64e35a5dc52000422c4e21378b3b25" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SLAVE_ROLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave on the IIC bus     </td>
  </tr>
</table>
<a class="anchor" name="e6a6d2ed674492e2693c571fd274fce8"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_ADDR_AS_SLAVE_MASK" ref="e6a6d2ed674492e2693c571fd274fce8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_ADDR_AS_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = When addressed as slave     </td>
  </tr>
</table>
<a class="anchor" name="c992052f48323a65f7a332e3998093ef"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_BUS_BUSY_MASK" ref="c992052f48323a65f7a332e3998093ef" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_BUS_BUSY_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Bus is busy     </td>
  </tr>
</table>
<a class="anchor" name="4d72289265f53a097df62d4e79eb8ad5"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_GEN_CALL_MASK" ref="4d72289265f53a097df62d4e79eb8ad5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_GEN_CALL_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = A Master issued a GC     </td>
  </tr>
</table>
<a class="anchor" name="5e36a8380c751aa1537ed94378fd86e6"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_MSTR_RDING_SLAVE_MASK" ref="5e36a8380c751aa1537ed94378fd86e6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_MSTR_RDING_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Dir: Master &lt;-- slave     </td>
  </tr>
</table>
<a class="anchor" name="43c7aff95188108669238e716fa796a0"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_REG_OFFSET" ref="43c7aff95188108669238e716fa796a0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x104          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Register     </td>
  </tr>
</table>
<a class="anchor" name="84c02819cad7f5e52da208204154028e"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_RX_FIFO_EMPTY_MASK" ref="84c02819cad7f5e52da208204154028e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_RX_FIFO_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Rx FIFO empty     </td>
  </tr>
</table>
<a class="anchor" name="4d5b7202d725a0e05128be62950cd49c"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_RX_FIFO_FULL_MASK" ref="4d5b7202d725a0e05128be62950cd49c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_RX_FIFO_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Rx FIFO full     </td>
  </tr>
</table>
<a class="anchor" name="4932571b430d6023faa83070d544b61e"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_TX_FIFO_EMPTY_MASK" ref="4932571b430d6023faa83070d544b61e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_TX_FIFO_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Tx FIFO empty     </td>
  </tr>
</table>
<a class="anchor" name="df5de53b882dce6e9ae3c009ed1eb76a"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_TX_FIFO_FULL_MASK" ref="df5de53b882dce6e9ae3c009ed1eb76a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_SR_TX_FIFO_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Tx FIFO full     </td>
  </tr>
</table>
<a class="anchor" name="2fada342adbcca8a455aff993c987a1e"></a><!-- doxytag: member="xiic_l.h::XIIC_STOP" ref="2fada342adbcca8a455aff993c987a1e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_STOP&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following constants are used with Transmit Function (XIic_Send) to specify whether to STOP after the current transfer of data or own the bus with a Repeated start. Send a stop on the IIC bus after the current data transfer     </td>
  </tr>
</table>
<a class="anchor" name="d0999713fe8b7e9f1954847b6d49224d"></a><!-- doxytag: member="xiic_l.h::XIIC_TBA_REG_OFFSET" ref="d0999713fe8b7e9f1954847b6d49224d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_TBA_REG_OFFSET&nbsp;&nbsp;&nbsp;0x11C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
10 Bit Address reg     </td>
  </tr>
</table>
<a class="anchor" name="d5dba76197d938d36a3707c375b37bbb"></a><!-- doxytag: member="xiic_l.h::XIIC_TFO_REG_OFFSET" ref="d5dba76197d938d36a3707c375b37bbb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_TFO_REG_OFFSET&nbsp;&nbsp;&nbsp;0x114          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx FIFO Occupancy     </td>
  </tr>
</table>
<a class="anchor" name="994c47a805e5499146ba1ab5b06860e7"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_DYN_START_MASK" ref="994c47a805e5499146ba1ab5b06860e7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_TX_DYN_START_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Set dynamic start     </td>
  </tr>
</table>
<a class="anchor" name="3cd5db89db8f72caf6cbf56a47455635"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_DYN_STOP_MASK" ref="3cd5db89db8f72caf6cbf56a47455635" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_TX_DYN_STOP_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Set dynamic stop     </td>
  </tr>
</table>
<a class="anchor" name="451a2a0c14c8624a1f4705f9b9f07aad"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_INTERRUPTS" ref="451a2a0c14c8624a1f4705f9b9f07aad" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_TX_INTERRUPTS          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xiic__l_8h.html#4df5b8cc72ce283bbf2f0c83f4ae64fb">XIIC_INTR_TX_ERROR_MASK</a> | \
                                 <a class="code" href="xiic__l_8h.html#f8ded53d86ce4831bfebe456be0448d7">XIIC_INTR_TX_EMPTY_MASK</a> |  \
                                 <a class="code" href="xiic__l_8h.html#7d6f64ab35af9d70659314ba83ca6a9d">XIIC_INTR_TX_HALF_MASK</a>)
</pre></div>All Tx interrupts commonly used.     </td>
  </tr>
</table>
<a class="anchor" name="b8c4a879daec70aa5cd4285df452662a"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_RX_INTERRUPTS" ref="b8c4a879daec70aa5cd4285df452662a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_TX_RX_INTERRUPTS&nbsp;&nbsp;&nbsp;(XIIC_INTR_RX_FULL_MASK | XIIC_TX_INTERRUPTS)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All interrupts commonly used     </td>
  </tr>
</table>
<a class="anchor" name="5a63a7c29ec18193346ba024be6932bd"></a><!-- doxytag: member="xiic_l.h::XIIC_WRITE_OPERATION" ref="5a63a7c29ec18193346ba024be6932bd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIIC_WRITE_OPERATION&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write operation on the IIC bus     </td>
  </tr>
</table>
<a class="anchor" name="4b49a53ad30f1e1dc62a5770bf691ad9"></a><!-- doxytag: member="xiic_l.h::XIic_WriteIier" ref="4b49a53ad30f1e1dc62a5770bf691ad9" args="(BaseAddress, Enable)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_WriteIier          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Enable&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_IIER_OFFSET, (Enable))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function sets the contents of the Interrupt Enable Register.<p>
This function writes only the specified value to the register such that some interrupt sources may be enabled and others disabled. It is the caller's responsibility to get the value of the interrupt enable register prior to setting the value to prevent a destructive behavior.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Enable</em>&nbsp;</td><td>is the value to be written to the Interrupt Enable Register. Bit positions of 1 will be enabled. Bit positions of 0 will be disabled.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#4b49a53ad30f1e1dc62a5770bf691ad9">XIic_WriteIier(u32 BaseAddress, u32 Enable)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="e93fbac2f6710389076aecbf088c6165"></a><!-- doxytag: member="xiic_l.h::XIic_WriteIisr" ref="e93fbac2f6710389076aecbf088c6165" args="(BaseAddress, Status)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_WriteIisr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Status&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_IISR_OFFSET, (Status))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function sets the Interrupt status register to the specified value.<p>
This register implements a toggle on write functionality. The interrupt is cleared by writing to this register with the bits to be cleared set to a one and all others to zero. Setting a bit which is zero within this register causes an interrupt to be generated.<p>
This function writes only the specified value to the register such that some status bits may be set and others cleared. It is the caller's responsibility to get the value of the register prior to setting the value to prevent an destructive behavior.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Status</em>&nbsp;</td><td>is the value to be written to the Interrupt status register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#e93fbac2f6710389076aecbf088c6165">XIic_WriteIisr(u32 BaseAddress, u32 Status)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="89b9b837d16de61e7fe263036f6e367d"></a><!-- doxytag: member="xiic_l.h::XIic_WriteReg" ref="89b9b837d16de61e7fe263036f6e367d" args="(BaseAddress, RegOffset, RegisterValue)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIic_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegisterValue&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIic_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write to the specified IIC device register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XIic_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); This macro does not do any checking to ensure that the register exists if the register may be excluded due to parameterization, such as the GPO Register. </dd></dl>
    </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="eeac7d03bb6dd264fd3f82821a95f770"></a><!-- doxytag: member="xiic_l.h::XIic_DynRecv" ref="eeac7d03bb6dd264fd3f82821a95f770" args="(u32 BaseAddress, u8 Address, u8 *BufferPtr, u8 ByteCount)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned XIic_DynRecv           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Address</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>BufferPtr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>ByteCount</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive data as a master on the IIC bus. This function receives the data using polled I/O and blocks until the data has been received. It only supports 7 bit addressing. The user is responsible for ensuring the bus is not busy if multiple masters are present on the bus.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>contains the 7 bit IIC Device address of the device to send the specified data to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BufferPtr</em>&nbsp;</td><td>points to the data to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of bytes to be sent. This value can't be greater than 255 and needs to be greater than 0.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The number of bytes received.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>Upon entry to this function, the IIC interface needs to be already enabled in the CR register. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="b9e6c7fe998cdca71f637b0e6ae9f4e1"></a><!-- doxytag: member="xiic_l.h::XIic_DynSend" ref="b9e6c7fe998cdca71f637b0e6ae9f4e1" args="(u32 BaseAddress, u16 Address, u8 *BufferPtr, u8 ByteCount, u8 Option)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned XIic_DynSend           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u16&nbsp;</td>
          <td class="mdname" nowrap> <em>Address</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>BufferPtr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>ByteCount</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Option</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Send data as a master on the IIC bus. This function sends the data using polled I/O and blocks until the data has been sent. It only supports 7 bit addressing. The user is responsible for ensuring the bus is not busy if multiple masters are present on the bus.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>contains the 7 bit IIC address of the device to send the specified data to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BufferPtr</em>&nbsp;</td><td>points to the data to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of bytes to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Option,:</em>&nbsp;</td><td>XIIC_STOP = end with STOP condition, XIIC_REPEATED_START = don't end with STOP condition.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The number of bytes sent.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="00b816460ed1ef6da7ba5cd465b00c30"></a><!-- doxytag: member="xiic_l.h::XIic_Recv" ref="00b816460ed1ef6da7ba5cd465b00c30" args="(u32 BaseAddress, u8 Address, u8 *BufferPtr, unsigned ByteCount, u8 Option)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned XIic_Recv           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Address</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>BufferPtr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>unsigned&nbsp;</td>
          <td class="mdname" nowrap> <em>ByteCount</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Option</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive data as a master on the IIC bus. This function receives the data using polled I/O and blocks until the data has been received. It only supports 7 bit addressing mode of operation. The user is responsible for ensuring the bus is not busy if multiple masters are present on the bus.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>contains the 7 bit IIC address of the device to send the specified data to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BufferPtr</em>&nbsp;</td><td>points to the data to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of bytes to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Option</em>&nbsp;</td><td>indicates whether to hold or free the bus after reception of data, XIIC_STOP = end with STOP condition, XIIC_REPEATED_START = don't end with STOP condition.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The number of bytes received.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="e6bc952db5436f4aafd0fdcaad4dd9f5"></a><!-- doxytag: member="xiic_l.h::XIic_Send" ref="e6bc952db5436f4aafd0fdcaad4dd9f5" args="(u32 BaseAddress, u8 Address, u8 *BufferPtr, unsigned ByteCount, u8 Option)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned XIic_Send           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Address</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>BufferPtr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>unsigned&nbsp;</td>
          <td class="mdname" nowrap> <em>ByteCount</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Option</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Send data as a master on the IIC bus. This function sends the data using polled I/O and blocks until the data has been sent. It only supports 7 bit addressing mode of operation. The user is responsible for ensuring the bus is not busy if multiple masters are present on the bus.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>contains the 7 bit IIC address of the device to send the specified data to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BufferPtr</em>&nbsp;</td><td>points to the data to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of bytes to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Option</em>&nbsp;</td><td>indicates whether to hold or free the bus after transmitting the data.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The number of bytes sent.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
