###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi11.engin.umich.edu)
#  Generated on:      Sun Apr  2 18:51:17 2023
#  Design:            Main_controller
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
###############################################################
Path 1: MET Setup Check with Pin clk_r_REG44_S4/CK 
Endpoint:   clk_r_REG44_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.260
= Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |            |       |   0.006 |    0.056 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^ | DFFQX1TR   | 0.384 |   0.389 |    0.440 | 
     | U492           | A ^ -> Y v  | NAND3X1TR  | 0.156 |   0.545 |    0.596 | 
     | U561           | A v -> Y ^  | NOR2X2TR   | 0.132 |   0.678 |    0.728 | 
     | U562           | D ^ -> Y ^  | AND4X4TR   | 0.156 |   0.834 |    0.884 | 
     | U378           | A ^ -> Y v  | CLKINVX2TR | 0.106 |   0.940 |    0.990 | 
     | U517           | B v -> Y ^  | NAND2X2TR  | 0.103 |   1.043 |    1.093 | 
     | U299           | B0 ^ -> Y v | OAI22X1TR  | 0.057 |   1.100 |    1.150 | 
     | U499           | A1 v -> Y v | AO22X1TR   | 0.160 |   1.260 |    1.311 | 
     | clk_r_REG44_S4 | D v         | DFFQX1TR   | 0.000 |   1.260 |    1.311 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin clk_r_REG42_S2/CK 
Endpoint:   clk_r_REG42_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.260
= Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |            |       |   0.006 |    0.056 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^ | DFFQX1TR   | 0.384 |   0.389 |    0.440 | 
     | U492           | A ^ -> Y v  | NAND3X1TR  | 0.156 |   0.545 |    0.596 | 
     | U561           | A v -> Y ^  | NOR2X2TR   | 0.132 |   0.678 |    0.728 | 
     | U562           | D ^ -> Y ^  | AND4X4TR   | 0.156 |   0.834 |    0.884 | 
     | U378           | A ^ -> Y v  | CLKINVX2TR | 0.106 |   0.940 |    0.991 | 
     | U517           | B v -> Y ^  | NAND2X2TR  | 0.103 |   1.043 |    1.093 | 
     | U362           | B0 ^ -> Y v | OAI22X1TR  | 0.057 |   1.100 |    1.151 | 
     | U842           | A1 v -> Y v | AO22X1TR   | 0.160 |   1.260 |    1.311 | 
     | clk_r_REG42_S2 | D v         | DFFQX1TR   | 0.000 |   1.260 |    1.311 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   rdB_addr[3]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG27_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.247
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                |               |             |       |  Time   |   Time   | 
     |----------------+---------------+-------------+-------+---------+----------| 
     | clk_r_REG27_S2 | CK ^          |             |       |   0.001 |    0.054 | 
     | clk_r_REG27_S2 | CK ^ -> Q ^   | DFFQX1TR    | 0.403 |   0.404 |    0.457 | 
     | U773           | A ^ -> Y v    | CLKINVX2TR  | 0.103 |   0.507 |    0.560 | 
     | U817           | A v -> Y ^    | CLKXOR2X2TR | 0.159 |   0.666 |    0.719 | 
     | U819           | B ^ -> Y v    | XOR3X1TR    | 0.221 |   0.887 |    0.939 | 
     | U820           | A v -> Y v    | XOR2X2TR    | 0.107 |   0.993 |    1.046 | 
     | U829           | A v -> Y v    | XOR2X4TR    | 0.079 |   1.073 |    1.126 | 
     | U445           | A v -> Y v    | OR2X4TR     | 0.088 |   1.161 |    1.214 | 
     | U881           | B0 v -> Y ^   | OAI2BB1X2TR | 0.086 |   1.247 |    1.299 | 
     |                | rdB_addr[3] ^ |             | 0.001 |   1.247 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin clk_r_REG63_S1/CK 
Endpoint:   clk_r_REG63_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.259
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.054 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.365 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.483 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.579 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.648 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.762 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.853 | 
     | U623           | A v -> Y ^  | NAND2X4TR | 0.100 |   0.899 |    0.953 | 
     | U768           | A ^ -> Y v  | INVX1TR   | 0.035 |   0.934 |    0.988 | 
     | U471           | A0 v -> Y v | AO21X1TR  | 0.161 |   1.095 |    1.148 | 
     | U769           | B1 v -> Y v | AO22X2TR  | 0.164 |   1.259 |    1.313 | 
     | clk_r_REG63_S1 | D v         | DFFHQX2TR | 0.000 |   1.259 |    1.313 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin clk_r_REG43_S3/CK 
Endpoint:   clk_r_REG43_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.257
= Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |            |       |   0.006 |    0.060 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^ | DFFQX1TR   | 0.384 |   0.389 |    0.443 | 
     | U492           | A ^ -> Y v  | NAND3X1TR  | 0.156 |   0.545 |    0.600 | 
     | U561           | A v -> Y ^  | NOR2X2TR   | 0.132 |   0.678 |    0.732 | 
     | U562           | D ^ -> Y ^  | AND4X4TR   | 0.156 |   0.834 |    0.888 | 
     | U378           | A ^ -> Y v  | CLKINVX2TR | 0.106 |   0.940 |    0.994 | 
     | U517           | B v -> Y ^  | NAND2X2TR  | 0.103 |   1.043 |    1.097 | 
     | U300           | B0 ^ -> Y v | OAI22X1TR  | 0.057 |   1.100 |    1.154 | 
     | U292           | A1 v -> Y v | AO22X1TR   | 0.157 |   1.257 |    1.311 | 
     | clk_r_REG43_S3 | D v         | DFFQX1TR   | 0.000 |   1.257 |    1.311 | 
     +------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin clk_r_REG37_S1/CK 
Endpoint:   clk_r_REG37_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.261
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |           |       |   0.000 |    0.057 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.338 |   0.338 |    0.395 | 
     | U608           | A ^ -> Y ^  | AND2X2TR  | 0.117 |   0.454 |    0.512 | 
     | U329           | A ^ -> Y v  | NAND2X1TR | 0.072 |   0.527 |    0.584 | 
     | U609           | A v -> Y v  | OR2X2TR   | 0.149 |   0.676 |    0.733 | 
     | U457           | A v -> Y ^  | NOR2X2TR  | 0.128 |   0.804 |    0.861 | 
     | U414           | A ^ -> Y v  | INVX2TR   | 0.034 |   0.838 |    0.895 | 
     | U312           | B v -> Y v  | OR2X4TR   | 0.107 |   0.944 |    1.001 | 
     | U372           | A v -> Y v  | OR2X4TR   | 0.084 |   1.028 |    1.085 | 
     | U371           | A v -> Y ^  | NAND2X2TR | 0.047 |   1.075 |    1.132 | 
     | U298           | A0 ^ -> Y v | OAI22X1TR | 0.046 |   1.120 |    1.178 | 
     | U482           | B0 v -> Y v | AO21X1TR  | 0.140 |   1.261 |    1.318 | 
     | clk_r_REG37_S1 | D v         | DFFQX1TR  | 0.000 |   1.261 |    1.318 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin clk_r_REG3_S3/CK 
Endpoint:   clk_r_REG3_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG29_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.235
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG29_S2 | CK ^         |             |       |   0.001 |    0.059 | 
     | clk_r_REG29_S2 | CK ^ -> Q v  | DFFQX4TR    | 0.330 |   0.332 |    0.389 | 
     | U747           | A v -> Y v   | XOR2X1TR    | 0.103 |   0.435 |    0.493 | 
     | U502           | A v -> Y ^   | XOR2X1TR    | 0.133 |   0.568 |    0.626 | 
     | U548           | A1N ^ -> Y ^ | OAI2BB1X1TR | 0.126 |   0.694 |    0.752 | 
     | U407           | A ^ -> Y v   | NAND2X2TR   | 0.054 |   0.748 |    0.806 | 
     | U751           | B v -> Y v   | XOR2X2TR    | 0.094 |   0.842 |    0.900 | 
     | U754           | A v -> Y v   | XOR2X2TR    | 0.100 |   0.942 |    1.000 | 
     | U782           | A v -> Y ^   | NOR2X2TR    | 0.062 |   1.004 |    1.062 | 
     | U473           | B ^ -> Y v   | NAND2X1TR   | 0.064 |   1.068 |    1.126 | 
     | U783           | B v -> Y ^   | NAND2X1TR   | 0.098 |   1.166 |    1.224 | 
     | U786           | A ^ -> Y ^   | XNOR2X1TR   | 0.069 |   1.235 |    1.292 | 
     | clk_r_REG3_S3  | D ^          | DFFQX1TR    | 0.000 |   1.235 |    1.292 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin clk_r_REG36_S2/CK 
Endpoint:   clk_r_REG36_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.246
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |           |       |   0.000 |    0.058 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.338 |   0.338 |    0.396 | 
     | U608           | A ^ -> Y ^  | AND2X2TR  | 0.117 |   0.454 |    0.513 | 
     | U329           | A ^ -> Y v  | NAND2X1TR | 0.072 |   0.527 |    0.585 | 
     | U609           | A v -> Y v  | OR2X2TR   | 0.149 |   0.676 |    0.734 | 
     | U457           | A v -> Y ^  | NOR2X2TR  | 0.128 |   0.804 |    0.862 | 
     | U414           | A ^ -> Y v  | INVX2TR   | 0.034 |   0.838 |    0.896 | 
     | U312           | B v -> Y v  | OR2X4TR   | 0.107 |   0.944 |    1.002 | 
     | U372           | A v -> Y v  | OR2X4TR   | 0.084 |   1.028 |    1.086 | 
     | U371           | A v -> Y ^  | NAND2X2TR | 0.047 |   1.075 |    1.133 | 
     | U520           | B0 ^ -> Y ^ | AO21X1TR  | 0.092 |   1.166 |    1.225 | 
     | U483           | A1 ^ -> Y ^ | AO22X2TR  | 0.080 |   1.246 |    1.304 | 
     | clk_r_REG36_S2 | D ^         | DFFQX1TR  | 0.000 |   1.246 |    1.304 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin clk_r_REG45_S5/CK 
Endpoint:   clk_r_REG45_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.235
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG53_S5 | CK ^         |             |       |   0.007 |    0.067 | 
     | clk_r_REG53_S5 | CK ^ -> Q v  | DFFQX1TR    | 0.368 |   0.375 |    0.435 | 
     | U554           | C v -> Y ^   | NAND3X4TR   | 0.112 |   0.487 |    0.548 | 
     | U556           | A ^ -> Y v   | NOR2X4TR    | 0.051 |   0.538 |    0.599 | 
     | U419           | B v -> Y ^   | NAND3X4TR   | 0.059 |   0.597 |    0.658 | 
     | U557           | A ^ -> Y v   | NAND2X4TR   | 0.044 |   0.641 |    0.702 | 
     | U508           | A v -> Y ^   | NAND2X4TR   | 0.059 |   0.700 |    0.761 | 
     | U647           | A ^ -> Y v   | NAND2X4TR   | 0.043 |   0.743 |    0.804 | 
     | U648           | A v -> Y ^   | NOR2X2TR    | 0.168 |   0.911 |    0.972 | 
     | U551           | A ^ -> Y v   | CLKINVX2TR  | 0.072 |   0.983 |    1.044 | 
     | U654           | B1 v -> Y ^  | OAI22X1TR   | 0.142 |   1.125 |    1.186 | 
     | U656           | A1N ^ -> Y ^ | OAI2BB1X1TR | 0.111 |   1.235 |    1.296 | 
     | clk_r_REG45_S5 | D ^          | DFFQX1TR    | 0.000 |   1.235 |    1.296 | 
     +--------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin clk_r_REG16_S2/CK 
Endpoint:   clk_r_REG16_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.249
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.067 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.509 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.591 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.700 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.750 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.809 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.855 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.974 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.102 | 
     | U873           | B0 v -> Y v | AO22X1TR  | 0.208 |   1.249 |    1.310 | 
     | clk_r_REG16_S2 | D v         | DFFQX1TR  | 0.000 |   1.249 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin clk_r_REG50_S5/CK 
Endpoint:   clk_r_REG50_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.243
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |          |       |   0.004 |    0.065 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR | 0.289 |   0.294 |    0.355 | 
     | U331           | B v -> Y ^  | NOR2X1TR | 0.146 |   0.440 |    0.501 | 
     | U383           | A ^ -> Y v  | INVX2TR  | 0.039 |   0.479 |    0.540 | 
     | U560           | B v -> Y v  | OR2X2TR  | 0.191 |   0.670 |    0.731 | 
     | U315           | A v -> Y ^  | INVX2TR  | 0.252 |   0.923 |    0.984 | 
     | U487           | B ^ -> Y v  | NOR2X4TR | 0.111 |   1.033 |    1.094 | 
     | U488           | A v -> Y ^  | INVX4TR  | 0.096 |   1.129 |    1.190 | 
     | U858           | B0 ^ -> Y ^ | AO22X1TR | 0.113 |   1.243 |    1.304 | 
     | clk_r_REG50_S5 | D ^         | DFFQX1TR | 0.000 |   1.243 |    1.304 | 
     +----------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin clk_r_REG13_S2/CK 
Endpoint:   clk_r_REG13_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.248
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.068 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.510 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.591 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.700 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.751 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.809 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.856 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.975 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.102 | 
     | U537           | B0 v -> Y v | AO22X1TR  | 0.208 |   1.248 |    1.310 | 
     | clk_r_REG13_S2 | D v         | DFFQX1TR  | 0.000 |   1.248 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin clk_r_REG49_S5/CK 
Endpoint:   clk_r_REG49_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.242
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |          |       |   0.004 |    0.066 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR | 0.289 |   0.294 |    0.356 | 
     | U331           | B v -> Y ^  | NOR2X1TR | 0.146 |   0.440 |    0.501 | 
     | U383           | A ^ -> Y v  | INVX2TR  | 0.039 |   0.479 |    0.541 | 
     | U560           | B v -> Y v  | OR2X2TR  | 0.191 |   0.670 |    0.732 | 
     | U315           | A v -> Y ^  | INVX2TR  | 0.252 |   0.923 |    0.984 | 
     | U487           | B ^ -> Y v  | NOR2X4TR | 0.111 |   1.033 |    1.095 | 
     | U488           | A v -> Y ^  | INVX4TR  | 0.096 |   1.129 |    1.191 | 
     | U860           | B0 ^ -> Y ^ | AO22X1TR | 0.113 |   1.242 |    1.303 | 
     | clk_r_REG49_S5 | D ^         | DFFQX1TR | 0.000 |   1.242 |    1.303 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin clk_r_REG48_S5/CK 
Endpoint:   clk_r_REG48_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.241
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |          |       |   0.004 |    0.067 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR | 0.289 |   0.294 |    0.356 | 
     | U331           | B v -> Y ^  | NOR2X1TR | 0.146 |   0.440 |    0.502 | 
     | U383           | A ^ -> Y v  | INVX2TR  | 0.039 |   0.479 |    0.542 | 
     | U560           | B v -> Y v  | OR2X2TR  | 0.191 |   0.670 |    0.733 | 
     | U315           | A v -> Y ^  | INVX2TR  | 0.252 |   0.923 |    0.985 | 
     | U487           | B ^ -> Y v  | NOR2X4TR | 0.111 |   1.033 |    1.096 | 
     | U488           | A v -> Y ^  | INVX4TR  | 0.096 |   1.129 |    1.192 | 
     | U288           | B0 ^ -> Y ^ | AO22X1TR | 0.112 |   1.241 |    1.304 | 
     | clk_r_REG48_S5 | D ^         | DFFQX1TR | 0.000 |   1.241 |    1.304 | 
     +----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin clk_r_REG17_S1/CK 
Endpoint:   clk_r_REG17_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.247
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.069 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.511 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.593 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.701 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.752 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.811 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.857 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.976 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.103 | 
     | U865           | B0 v -> Y v | AO22X1TR  | 0.207 |   1.247 |    1.310 | 
     | clk_r_REG17_S1 | D v         | DFFQX1TR  | 0.000 |   1.247 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin clk_r_REG67_S2/CK 
Endpoint:   clk_r_REG67_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.250
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.064 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.374 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.492 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.588 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.658 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.772 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.862 | 
     | U623           | A v -> Y ^  | NAND2X4TR | 0.100 |   0.899 |    0.962 | 
     | U470           | A ^ -> Y v  | NAND2X1TR | 0.121 |   1.021 |    1.083 | 
     | U287           | B1 v -> Y v | AO22X1TR  | 0.229 |   1.250 |    1.312 | 
     | clk_r_REG67_S2 | D v         | DFFHQX1TR | 0.000 |   1.250 |    1.312 | 
     +-----------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin clk_r_REG52_S5/CK 
Endpoint:   clk_r_REG52_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.241
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |          |       |   0.004 |    0.067 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR | 0.289 |   0.294 |    0.357 | 
     | U331           | B v -> Y ^  | NOR2X1TR | 0.146 |   0.440 |    0.502 | 
     | U383           | A ^ -> Y v  | INVX2TR  | 0.039 |   0.479 |    0.542 | 
     | U560           | B v -> Y v  | OR2X2TR  | 0.191 |   0.670 |    0.733 | 
     | U315           | A v -> Y ^  | INVX2TR  | 0.252 |   0.923 |    0.985 | 
     | U487           | B ^ -> Y v  | NOR2X4TR | 0.111 |   1.033 |    1.096 | 
     | U488           | A v -> Y ^  | INVX4TR  | 0.096 |   1.129 |    1.192 | 
     | U289           | B0 ^ -> Y ^ | AO22X1TR | 0.112 |   1.241 |    1.304 | 
     | clk_r_REG52_S5 | D ^         | DFFQX1TR | 0.000 |   1.241 |    1.304 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin clk_r_REG51_S6/CK 
Endpoint:   clk_r_REG51_S6/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.241
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |          |       |   0.004 |    0.068 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR | 0.289 |   0.294 |    0.357 | 
     | U331           | B v -> Y ^  | NOR2X1TR | 0.146 |   0.440 |    0.503 | 
     | U383           | A ^ -> Y v  | INVX2TR  | 0.039 |   0.479 |    0.542 | 
     | U560           | B v -> Y v  | OR2X2TR  | 0.191 |   0.670 |    0.733 | 
     | U315           | A v -> Y ^  | INVX2TR  | 0.252 |   0.923 |    0.986 | 
     | U487           | B ^ -> Y v  | NOR2X4TR | 0.111 |   1.033 |    1.096 | 
     | U488           | A v -> Y ^  | INVX4TR  | 0.096 |   1.129 |    1.192 | 
     | U459           | B0 ^ -> Y ^ | AO22X1TR | 0.112 |   1.241 |    1.304 | 
     | clk_r_REG51_S6 | D ^         | DFFQX1TR | 0.000 |   1.241 |    1.304 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin clk_r_REG41_S1/CK 
Endpoint:   clk_r_REG41_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.246
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.071 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.512 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.594 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.703 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.753 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.812 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.858 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.977 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.105 | 
     | U286           | B0 v -> Y v | AO22X1TR  | 0.206 |   1.246 |    1.310 | 
     | clk_r_REG41_S1 | D v         | DFFQX1TR  | 0.000 |   1.246 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin clk_r_REG53_S5/CK 
Endpoint:   clk_r_REG53_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.239
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |          |       |   0.004 |    0.069 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR | 0.289 |   0.294 |    0.358 | 
     | U331           | B v -> Y ^  | NOR2X1TR | 0.146 |   0.440 |    0.504 | 
     | U383           | A ^ -> Y v  | INVX2TR  | 0.039 |   0.479 |    0.543 | 
     | U560           | B v -> Y v  | OR2X2TR  | 0.191 |   0.670 |    0.735 | 
     | U315           | A v -> Y ^  | INVX2TR  | 0.252 |   0.923 |    0.987 | 
     | U487           | B ^ -> Y v  | NOR2X4TR | 0.111 |   1.033 |    1.098 | 
     | U488           | A v -> Y ^  | INVX4TR  | 0.096 |   1.129 |    1.194 | 
     | U535           | B0 ^ -> Y ^ | AO22X1TR | 0.110 |   1.239 |    1.304 | 
     | clk_r_REG53_S5 | D ^         | DFFQX1TR | 0.000 |   1.239 |    1.304 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin clk_r_REG15_S2/CK 
Endpoint:   clk_r_REG15_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.246
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.071 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.512 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.594 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.703 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.754 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.812 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.859 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.978 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.105 | 
     | U538           | B0 v -> Y v | AO22X1TR  | 0.205 |   1.246 |    1.310 | 
     | clk_r_REG15_S2 | D v         | DFFQX1TR  | 0.000 |   1.246 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin clk_r_REG69_S2/CK 
Endpoint:   clk_r_REG69_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.245
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.065 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.376 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.494 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.590 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.659 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.773 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.864 | 
     | U623           | A v -> Y ^  | NAND2X4TR | 0.100 |   0.899 |    0.964 | 
     | U470           | A ^ -> Y v  | NAND2X1TR | 0.121 |   1.021 |    1.085 | 
     | U834           | B1 v -> Y v | AO22X1TR  | 0.224 |   1.245 |    1.310 | 
     | clk_r_REG69_S2 | D v         | DFFHQX2TR | 0.000 |   1.245 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin clk_r_REG46_S5/CK 
Endpoint:   clk_r_REG46_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.239
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |          |       |   0.004 |    0.069 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR | 0.289 |   0.294 |    0.358 | 
     | U331           | B v -> Y ^  | NOR2X1TR | 0.146 |   0.440 |    0.504 | 
     | U383           | A ^ -> Y v  | INVX2TR  | 0.039 |   0.479 |    0.544 | 
     | U560           | B v -> Y v  | OR2X2TR  | 0.191 |   0.670 |    0.735 | 
     | U315           | A v -> Y ^  | INVX2TR  | 0.252 |   0.923 |    0.987 | 
     | U487           | B ^ -> Y v  | NOR2X4TR | 0.111 |   1.033 |    1.098 | 
     | U488           | A v -> Y ^  | INVX4TR  | 0.096 |   1.129 |    1.194 | 
     | U526           | B0 ^ -> Y ^ | AO22X1TR | 0.110 |   1.239 |    1.304 | 
     | clk_r_REG46_S5 | D ^         | DFFQX1TR | 0.000 |   1.239 |    1.304 | 
     +----------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin clk_r_REG12_S2/CK 
Endpoint:   clk_r_REG12_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.245
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.072 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.513 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.595 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.704 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.754 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.813 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.859 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.978 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.106 | 
     | U285           | B0 v -> Y v | AO22X1TR  | 0.205 |   1.245 |    1.310 | 
     | clk_r_REG12_S2 | D v         | DFFQX1TR  | 0.000 |   1.245 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin clk_r_REG18_S1/CK 
Endpoint:   clk_r_REG18_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.245
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.072 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.513 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.595 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.704 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.754 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.813 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.859 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.979 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.106 | 
     | U862           | B0 v -> Y v | AO22X1TR  | 0.204 |   1.245 |    1.310 | 
     | clk_r_REG18_S1 | D v         | DFFQX1TR  | 0.000 |   1.245 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin clk_r_REG10_S2/CK 
Endpoint:   clk_r_REG10_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.245
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.072 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.513 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.595 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.704 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.754 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.813 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.859 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.979 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.106 | 
     | U525           | B0 v -> Y v | AO22X1TR  | 0.204 |   1.245 |    1.310 | 
     | clk_r_REG10_S2 | D v         | DFFQX1TR  | 0.000 |   1.245 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin clk_r_REG7_S2/CK 
Endpoint:   clk_r_REG7_S2/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.245
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.072 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.514 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.596 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.704 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.755 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.814 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.860 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.979 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.106 | 
     | U871           | B0 v -> Y v | AO22X1TR  | 0.204 |   1.245 |    1.310 | 
     | clk_r_REG7_S2  | D v         | DFFQX1TR  | 0.000 |   1.245 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin clk_r_REG73_S5/CK 
Endpoint:   clk_r_REG73_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.226
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.067 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.377 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.495 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.592 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.661 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.775 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.866 | 
     | U615           | A v -> Y v  | OR2X4TR   | 0.128 |   0.928 |    0.994 | 
     | U307           | A v -> Y v  | OR2X2TR   | 0.116 |   1.044 |    1.110 | 
     | U730           | B0 v -> Y ^ | OAI21X1TR | 0.052 |   1.096 |    1.162 | 
     | U451           | B1 ^ -> Y ^ | AO22XLTR  | 0.130 |   1.226 |    1.292 | 
     | clk_r_REG73_S5 | D ^         | DFFQX1TR  | 0.000 |   1.226 |    1.292 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin clk_r_REG11_S2/CK 
Endpoint:   clk_r_REG11_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.244
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.073 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.515 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.597 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.705 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.756 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.815 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.861 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.980 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.107 | 
     | U527           | B0 v -> Y v | AO22X1TR  | 0.203 |   1.244 |    1.311 | 
     | clk_r_REG11_S2 | D v         | DFFQX1TR  | 0.000 |   1.244 |    1.311 | 
     +-----------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin clk_r_REG8_S2/CK 
Endpoint:   clk_r_REG8_S2/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.244
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.073 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.515 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.597 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.705 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.756 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.815 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.861 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.980 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.107 | 
     | U531           | B0 v -> Y v | AO22X1TR  | 0.203 |   1.244 |    1.311 | 
     | clk_r_REG8_S2  | D v         | DFFQX1TR  | 0.000 |   1.244 |    1.311 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin clk_r_REG61_S2/CK 
Endpoint:   clk_r_REG61_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.243
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |           |       |   0.000 |    0.067 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.338 |   0.338 |    0.404 | 
     | U608           | A ^ -> Y ^  | AND2X2TR  | 0.117 |   0.454 |    0.521 | 
     | U329           | A ^ -> Y v  | NAND2X1TR | 0.072 |   0.527 |    0.594 | 
     | U609           | A v -> Y v  | OR2X2TR   | 0.149 |   0.676 |    0.743 | 
     | U457           | A v -> Y ^  | NOR2X2TR  | 0.128 |   0.804 |    0.871 | 
     | U414           | A ^ -> Y v  | INVX2TR   | 0.034 |   0.838 |    0.904 | 
     | U312           | B v -> Y v  | OR2X4TR   | 0.107 |   0.944 |    1.011 | 
     | U494           | A v -> Y ^  | NAND2X1TR | 0.079 |   1.023 |    1.090 | 
     | U840           | A ^ -> Y v  | NAND2X1TR | 0.065 |   1.088 |    1.155 | 
     | U365           | A0 v -> Y v | AO21X1TR  | 0.155 |   1.243 |    1.310 | 
     | clk_r_REG61_S2 | D v         | DFFQX1TR  | 0.000 |   1.243 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin clk_r_REG14_S2/CK 
Endpoint:   clk_r_REG14_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.244
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.074 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.515 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.597 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.706 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.756 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.815 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.861 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.980 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.108 | 
     | U539           | B0 v -> Y v | AO22X1TR  | 0.203 |   1.244 |    1.311 | 
     | clk_r_REG14_S2 | D v         | DFFQX1TR  | 0.000 |   1.244 |    1.311 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin clk_r_REG66_S1/CK 
Endpoint:   clk_r_REG66_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.243
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.068 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.378 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.497 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.593 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.662 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.776 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.867 | 
     | U623           | A v -> Y ^  | NAND2X4TR | 0.100 |   0.899 |    0.967 | 
     | U302           | A ^ -> Y ^  | AND2X2TR  | 0.100 |   1.000 |    1.067 | 
     | U533           | B ^ -> Y v  | MXI2X1TR  | 0.044 |   1.044 |    1.111 | 
     | U480           | B1 v -> Y v | AO22X1TR  | 0.199 |   1.243 |    1.310 | 
     | clk_r_REG66_S1 | D v         | DFFQX1TR  | 0.000 |   1.243 |    1.310 | 
     +-----------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.243
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.075 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.516 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.598 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.707 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.757 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.816 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.862 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.981 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.109 | 
     | U868           | B0 v -> Y v | AO22X1TR  | 0.202 |   1.243 |    1.311 | 
     | clk_r_REG6_S1  | D v         | DFFQX1TR  | 0.000 |   1.243 |    1.311 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin clk_r_REG31_S1/CK 
Endpoint:   clk_r_REG31_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.230
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1     | CK ^        |           |       |   0.004 |    0.073 | 
     | clk_r_REG35_S1     | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.362 | 
     | U331               | B v -> Y ^  | NOR2X1TR  | 0.146 |   0.440 |    0.508 | 
     | U383               | A ^ -> Y v  | INVX2TR   | 0.039 |   0.479 |    0.548 | 
     | U560               | B v -> Y v  | OR2X2TR   | 0.191 |   0.670 |    0.739 | 
     | U370               | B v -> Y ^  | NAND2X4TR | 0.160 |   0.830 |    0.899 | 
     | PLACEDFE_OFC0_n194 | A ^ -> Y v  | INVX12TR  | 0.058 |   0.888 |    0.957 | 
     | U470               | B v -> Y ^  | NAND2X1TR | 0.195 |   1.083 |    1.152 | 
     | U479               | B0 ^ -> Y v | AOI22X1TR | 0.082 |   1.165 |    1.234 | 
     | U625               | B0 v -> Y ^ | OAI21X1TR | 0.064 |   1.230 |    1.298 | 
     | clk_r_REG31_S1     | D ^         | DFFQX2TR  | 0.000 |   1.230 |    1.298 | 
     +---------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin clk_r_REG9_S2/CK 
Endpoint:   clk_r_REG9_S2/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.242
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |           |       |   0.007 |    0.076 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR  | 0.442 |   0.448 |    0.517 | 
     | U554           | B ^ -> Y v  | NAND3X4TR | 0.082 |   0.530 |    0.599 | 
     | U556           | A v -> Y ^  | NOR2X4TR  | 0.109 |   0.639 |    0.708 | 
     | U419           | B ^ -> Y v  | NAND3X4TR | 0.050 |   0.689 |    0.758 | 
     | U557           | A v -> Y ^  | NAND2X4TR | 0.059 |   0.748 |    0.817 | 
     | U310           | A ^ -> Y v  | INVX2TR   | 0.046 |   0.794 |    0.863 | 
     | U558           | A v -> Y ^  | NAND2X4TR | 0.119 |   0.913 |    0.982 | 
     | U374           | A ^ -> Y v  | INVX2TR   | 0.127 |   1.041 |    1.110 | 
     | U364           | B0 v -> Y v | AO22X1TR  | 0.201 |   1.242 |    1.311 | 
     | clk_r_REG9_S2  | D v         | DFFQX1TR  | 0.000 |   1.242 |    1.311 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin clk_r_REG27_S2/CK 
Endpoint:   clk_r_REG27_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.225
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG67_S2 | CK ^        |           |       |   0.000 |    0.071 | 
     | clk_r_REG67_S2 | CK ^ -> Q ^ | DFFHQX1TR | 0.224 |   0.224 |    0.295 | 
     | U454           | A ^ -> Y v  | INVX2TR   | 0.060 |   0.284 |    0.355 | 
     | U586           | A v -> Y ^  | NOR2X1TR  | 0.116 |   0.401 |    0.472 | 
     | U626           | A ^ -> Y v  | INVX1TR   | 0.052 |   0.452 |    0.524 | 
     | U628           | A0 v -> Y ^ | OAI21X2TR | 0.078 |   0.530 |    0.601 | 
     | U629           | A ^ -> Y ^  | XOR2X1TR  | 0.125 |   0.655 |    0.726 | 
     | U322           | A ^ -> Y ^  | AND2X4TR  | 0.097 |   0.752 |    0.823 | 
     | U636           | A ^ -> Y v  | NAND4X4TR | 0.058 |   0.810 |    0.881 | 
     | U462           | A v -> Y v  | OR2X4TR   | 0.117 |   0.927 |    0.998 | 
     | U790           | A0 v -> Y ^ | OAI21X1TR | 0.081 |   1.008 |    1.080 | 
     | U791           | B0 ^ -> Y v | OAI21X1TR | 0.048 |   1.057 |    1.128 | 
     | U792           | B0 v -> Y ^ | OAI21X1TR | 0.074 |   1.131 |    1.202 | 
     | U793           | B0 ^ -> Y ^ | AO21X1TR  | 0.095 |   1.225 |    1.296 | 
     | clk_r_REG27_S2 | D ^         | DFFQX1TR  | 0.000 |   1.225 |    1.296 | 
     +-----------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin clk_r_REG35_S1/CK 
Endpoint:   clk_r_REG35_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.248
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |           |       |   0.000 |    0.071 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.338 |   0.338 |    0.409 | 
     | U608           | A ^ -> Y ^  | AND2X2TR  | 0.117 |   0.454 |    0.526 | 
     | U329           | A ^ -> Y v  | NAND2X1TR | 0.072 |   0.527 |    0.598 | 
     | U609           | A v -> Y v  | OR2X2TR   | 0.149 |   0.676 |    0.747 | 
     | U457           | A v -> Y ^  | NOR2X2TR  | 0.128 |   0.804 |    0.875 | 
     | U414           | A ^ -> Y v  | INVX2TR   | 0.034 |   0.838 |    0.909 | 
     | U312           | B v -> Y v  | OR2X4TR   | 0.107 |   0.944 |    1.015 | 
     | U306           | A0 v -> Y ^ | OAI21X1TR | 0.134 |   1.078 |    1.149 | 
     | U767           | B0 ^ -> Y v | OAI21X1TR | 0.056 |   1.134 |    1.205 | 
     | U402           | B v -> Y v  | OR2X2TR   | 0.114 |   1.248 |    1.319 | 
     | clk_r_REG35_S1 | D v         | DFFQX4TR  | 0.000 |   1.248 |    1.319 | 
     +-----------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin clk_r_REG40_S2/CK 
Endpoint:   clk_r_REG40_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.231
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |            |       |   0.006 |    0.078 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^ | DFFQX1TR   | 0.384 |   0.389 |    0.462 | 
     | U492           | A ^ -> Y v  | NAND3X1TR  | 0.156 |   0.545 |    0.618 | 
     | U726           | B v -> Y v  | OR2X2TR    | 0.157 |   0.702 |    0.774 | 
     | U380           | B v -> Y ^  | NOR2X1TR   | 0.107 |   0.809 |    0.881 | 
     | U421           | A ^ -> Y v  | CLKINVX2TR | 0.062 |   0.870 |    0.942 | 
     | U415           | B v -> Y ^  | NOR2X1TR   | 0.140 |   1.010 |    1.083 | 
     | U795           | A1 ^ -> Y v | OAI21X1TR  | 0.060 |   1.070 |    1.143 | 
     | U796           | B0 v -> Y ^ | AOI21X1TR  | 0.079 |   1.150 |    1.222 | 
     | U797           | B0 ^ -> Y ^ | AO21X1TR   | 0.081 |   1.231 |    1.303 | 
     | clk_r_REG40_S2 | D ^         | DFFQX1TR   | 0.000 |   1.231 |    1.303 | 
     +------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin clk_r_REG60_S2/CK 
Endpoint:   clk_r_REG60_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.243
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |           |       |   0.000 |    0.074 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.338 |   0.338 |    0.412 | 
     | U608           | A ^ -> Y ^  | AND2X2TR  | 0.117 |   0.454 |    0.529 | 
     | U329           | A ^ -> Y v  | NAND2X1TR | 0.072 |   0.527 |    0.601 | 
     | U609           | A v -> Y v  | OR2X2TR   | 0.149 |   0.676 |    0.750 | 
     | U457           | A v -> Y ^  | NOR2X2TR  | 0.128 |   0.804 |    0.878 | 
     | U414           | A ^ -> Y v  | INVX2TR   | 0.034 |   0.838 |    0.912 | 
     | U312           | B v -> Y v  | OR2X4TR   | 0.107 |   0.944 |    1.018 | 
     | U494           | A v -> Y ^  | NAND2X1TR | 0.079 |   1.023 |    1.097 | 
     | U840           | A ^ -> Y v  | NAND2X1TR | 0.065 |   1.088 |    1.162 | 
     | U367           | A0 v -> Y v | AO21X1TR  | 0.155 |   1.243 |    1.317 | 
     | clk_r_REG60_S2 | D v         | DFFQX1TR  | 0.000 |   1.243 |    1.317 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin clk_r_REG54_S5/CK 
Endpoint:   clk_r_REG54_S5/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG44_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.238
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG44_S4 | CK ^         |             |       |   0.001 |    0.080 | 
     | clk_r_REG44_S4 | CK ^ -> Q ^  | DFFQX1TR    | 0.449 |   0.450 |    0.529 | 
     | U368           | A ^ -> Y v   | CLKINVX2TR  | 0.179 |   0.629 |    0.708 | 
     | U497           | A1N v -> Y v | AOI2BB1X1TR | 0.204 |   0.833 |    0.912 | 
     | U487           | A v -> Y ^   | NOR2X4TR    | 0.147 |   0.980 |    1.059 | 
     | U488           | A ^ -> Y v   | INVX4TR     | 0.066 |   1.045 |    1.125 | 
     | U855           | B0 v -> Y v  | AO22X1TR    | 0.193 |   1.238 |    1.317 | 
     | clk_r_REG54_S5 | D v          | DFFHQX2TR   | 0.000 |   1.238 |    1.317 | 
     +--------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin clk_r_REG34_S2/CK 
Endpoint:   clk_r_REG34_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.235
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |           |       |   0.000 |    0.081 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.338 |   0.338 |    0.419 | 
     | U608           | A ^ -> Y ^  | AND2X2TR  | 0.117 |   0.454 |    0.536 | 
     | U329           | A ^ -> Y v  | NAND2X1TR | 0.072 |   0.527 |    0.608 | 
     | U609           | A v -> Y v  | OR2X2TR   | 0.149 |   0.676 |    0.757 | 
     | U457           | A v -> Y ^  | NOR2X2TR  | 0.128 |   0.804 |    0.885 | 
     | U414           | A ^ -> Y v  | INVX2TR   | 0.034 |   0.838 |    0.919 | 
     | U312           | B v -> Y v  | OR2X4TR   | 0.107 |   0.944 |    1.025 | 
     | U494           | A v -> Y ^  | NAND2X1TR | 0.079 |   1.023 |    1.104 | 
     | U680           | A0 ^ -> Y v | OAI22X1TR | 0.053 |   1.076 |    1.157 | 
     | U290           | A1 v -> Y v | AO22X1TR  | 0.159 |   1.235 |    1.316 | 
     | clk_r_REG34_S2 | D v         | DFFQX1TR  | 0.000 |   1.235 |    1.316 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin clk_r_REG29_S2/CK 
Endpoint:   clk_r_REG29_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.225
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |             |            |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG63_S1      | CK ^        |            |       |   0.000 |    0.086 | 
     | clk_r_REG63_S1      | CK ^ -> Q v | DFFHQX2TR  | 0.190 |   0.191 |    0.276 | 
     | U584                | B v -> Y ^  | NAND2X2TR  | 0.105 |   0.296 |    0.382 | 
     | U343                | A ^ -> Y v  | CLKINVX2TR | 0.070 |   0.366 |    0.452 | 
     | U504                | A v -> Y ^  | NAND2X2TR  | 0.083 |   0.449 |    0.535 | 
     | U592                | A0 ^ -> Y v | AOI21X4TR  | 0.047 |   0.496 |    0.582 | 
     | U630                | A v -> Y ^  | XOR2X1TR   | 0.170 |   0.666 |    0.752 | 
     | U545                | A ^ -> Y v  | NAND4X2TR  | 0.055 |   0.721 |    0.807 | 
     | U318                | A v -> Y v  | AND2X2TR   | 0.106 |   0.827 |    0.913 | 
     | PLACEDFE_DBTC0_n195 | A v -> Y ^  | INVX4TR    | 0.078 |   0.905 |    0.991 | 
     | U669                | B ^ -> Y v  | NAND2X1TR  | 0.051 |   0.956 |    1.042 | 
     | U308                | A v -> Y ^  | MXI2X1TR   | 0.075 |   1.031 |    1.117 | 
     | U763                | B0 ^ -> Y v | OAI21X1TR  | 0.047 |   1.078 |    1.164 | 
     | U468                | B0 v -> Y v | AO21X1TR   | 0.146 |   1.225 |    1.310 | 
     | clk_r_REG29_S2      | D v         | DFFQX4TR   | 0.000 |   1.225 |    1.310 | 
     +-----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin clk_r_REG47_S5/CK 
Endpoint:   clk_r_REG47_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.197
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG53_S5 | CK ^         |             |       |   0.007 |    0.095 | 
     | clk_r_REG53_S5 | CK ^ -> Q v  | DFFQX1TR    | 0.368 |   0.375 |    0.463 | 
     | U554           | C v -> Y ^   | NAND3X4TR   | 0.112 |   0.487 |    0.576 | 
     | U556           | A ^ -> Y v   | NOR2X4TR    | 0.051 |   0.538 |    0.627 | 
     | U419           | B v -> Y ^   | NAND3X4TR   | 0.059 |   0.597 |    0.686 | 
     | U557           | A ^ -> Y v   | NAND2X4TR   | 0.044 |   0.641 |    0.730 | 
     | U508           | A v -> Y ^   | NAND2X4TR   | 0.059 |   0.700 |    0.789 | 
     | U647           | A ^ -> Y v   | NAND2X4TR   | 0.043 |   0.743 |    0.832 | 
     | U648           | A v -> Y ^   | NOR2X2TR    | 0.168 |   0.911 |    1.000 | 
     | U651           | A0 ^ -> Y v  | AOI21X1TR   | 0.086 |   0.997 |    1.085 | 
     | U294           | A1N v -> Y v | OAI2BB1X1TR | 0.123 |   1.120 |    1.208 | 
     | U373           | A0 v -> Y ^  | OAI22X1TR   | 0.078 |   1.197 |    1.286 | 
     | clk_r_REG47_S5 | D ^          | DFFQX1TR    | 0.000 |   1.197 |    1.286 | 
     +--------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin clk_r_REG2_S2/CK 
Endpoint:   clk_r_REG2_S2/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG29_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.215
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                |             |             |       |  Time   |   Time   | 
     |----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG29_S2 | CK ^        |             |       |   0.001 |    0.090 | 
     | clk_r_REG29_S2 | CK ^ -> Q ^ | DFFQX4TR    | 0.328 |   0.329 |    0.418 | 
     | U745           | B ^ -> Y v  | CLKXOR2X2TR | 0.179 |   0.507 |    0.597 | 
     | U746           | B v -> Y ^  | XOR2X1TR    | 0.127 |   0.634 |    0.723 | 
     | U550           | B ^ -> Y ^  | XOR2X2TR    | 0.136 |   0.770 |    0.859 | 
     | U751           | A ^ -> Y ^  | XOR2X2TR    | 0.096 |   0.865 |    0.955 | 
     | U754           | A ^ -> Y ^  | XOR2X2TR    | 0.113 |   0.979 |    1.068 | 
     | U782           | A ^ -> Y v  | NOR2X2TR    | 0.032 |   1.011 |    1.100 | 
     | U473           | B v -> Y ^  | NAND2X1TR   | 0.106 |   1.117 |    1.206 | 
     | U831           | C ^ -> Y ^  | AND3X2TR    | 0.099 |   1.215 |    1.304 | 
     | clk_r_REG2_S2  | D ^         | DFFQX1TR    | 0.000 |   1.215 |    1.304 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin clk_r_REG20_S1/CK 
Endpoint:   clk_r_REG20_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.207
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.091 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.401 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.519 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.616 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.685 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.799 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.890 | 
     | U619           | A v -> Y v  | OR2X4TR   | 0.136 |   0.936 |    1.026 | 
     | U301           | A v -> Y v  | OR2X2TR   | 0.115 |   1.050 |    1.140 | 
     | U469           | B0 v -> Y ^ | OAI21X1TR | 0.056 |   1.106 |    1.196 | 
     | U530           | A1 ^ -> Y ^ | AO22X1TR  | 0.100 |   1.207 |    1.297 | 
     | clk_r_REG20_S1 | D ^         | DFFQX1TR  | 0.000 |   1.207 |    1.297 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin clk_r_REG71_S1/CK 
Endpoint:   clk_r_REG71_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.199
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.098 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.408 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.526 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.623 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.692 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.806 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.897 | 
     | U662           | B v -> Y ^  | NOR2X1TR  | 0.161 |   0.961 |    1.058 | 
     | U665           | A ^ -> Y v  | NAND2X1TR | 0.073 |   1.033 |    1.130 | 
     | U666           | B0 v -> Y ^ | OAI21X1TR | 0.061 |   1.094 |    1.191 | 
     | U449           | A1 ^ -> Y ^ | AO22X1TR  | 0.105 |   1.199 |    1.296 | 
     | clk_r_REG71_S1 | D ^         | DFFQX1TR  | 0.000 |   1.199 |    1.296 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.219
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |            |       |   0.006 |    0.105 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^ | DFFQX1TR   | 0.384 |   0.389 |    0.489 | 
     | U492           | A ^ -> Y v  | NAND3X1TR  | 0.156 |   0.545 |    0.645 | 
     | U726           | B v -> Y v  | OR2X2TR    | 0.157 |   0.702 |    0.801 | 
     | U380           | B v -> Y ^  | NOR2X1TR   | 0.107 |   0.809 |    0.908 | 
     | U421           | A ^ -> Y v  | CLKINVX2TR | 0.062 |   0.870 |    0.969 | 
     | U415           | B v -> Y ^  | NOR2X1TR   | 0.140 |   1.010 |    1.109 | 
     | U522           | C0 ^ -> Y v | AOI211X1TR | 0.061 |   1.071 |    1.171 | 
     | U770           | B0 v -> Y v | AO21X1TR   | 0.147 |   1.219 |    1.318 | 
     | clk_r_REG55_S1 | D v         | DFFQX1TR   | 0.000 |   1.219 |    1.318 | 
     +------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin clk_r_REG30_S2/CK 
Endpoint:   clk_r_REG30_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.076
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.231
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |             |            |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG63_S1      | CK ^        |            |       |   0.000 |    0.100 | 
     | clk_r_REG63_S1      | CK ^ -> Q v | DFFHQX2TR  | 0.190 |   0.191 |    0.290 | 
     | U584                | B v -> Y ^  | NAND2X2TR  | 0.105 |   0.296 |    0.396 | 
     | U343                | A ^ -> Y v  | CLKINVX2TR | 0.070 |   0.366 |    0.466 | 
     | U504                | A v -> Y ^  | NAND2X2TR  | 0.083 |   0.449 |    0.549 | 
     | U592                | A0 ^ -> Y v | AOI21X4TR  | 0.047 |   0.496 |    0.596 | 
     | U630                | A v -> Y ^  | XOR2X1TR   | 0.170 |   0.666 |    0.766 | 
     | U545                | A ^ -> Y v  | NAND4X2TR  | 0.055 |   0.721 |    0.821 | 
     | U318                | A v -> Y v  | AND2X2TR   | 0.106 |   0.827 |    0.927 | 
     | PLACEDFE_DBTC0_n195 | A v -> Y ^  | INVX4TR    | 0.078 |   0.905 |    1.005 | 
     | U735                | B ^ -> Y v  | MXI2X2TR   | 0.059 |   0.965 |    1.064 | 
     | U544                | B0 v -> Y v | AO21X2TR   | 0.119 |   1.084 |    1.183 | 
     | U736                | B0 v -> Y v | AO21X1TR   | 0.147 |   1.231 |    1.330 | 
     | clk_r_REG30_S2      | D v         | DFFHQX4TR  | 0.000 |   1.231 |    1.331 | 
     +-----------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin clk_r_REG21_S1/CK 
Endpoint:   clk_r_REG21_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG33_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.208
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG33_S1 | CK ^        |           |       |  -0.001 |    0.099 | 
     | clk_r_REG33_S1 | CK ^ -> Q ^ | DFFHQX2TR | 0.217 |   0.216 |    0.316 | 
     | U568           | A ^ -> Y v  | INVX2TR   | 0.073 |   0.289 |    0.389 | 
     | U569           | B v -> Y ^  | NOR2X2TR  | 0.090 |   0.379 |    0.479 | 
     | U353           | A ^ -> Y v  | INVX2TR   | 0.033 |   0.412 |    0.512 | 
     | U574           | A v -> Y ^  | NAND2X1TR | 0.045 |   0.457 |    0.557 | 
     | U575           | A ^ -> Y v  | NAND2X1TR | 0.036 |   0.493 |    0.593 | 
     | U580           | A v -> Y ^  | NAND3X1TR | 0.059 |   0.553 |    0.653 | 
     | U581           | B ^ -> Y v  | NAND2X1TR | 0.044 |   0.597 |    0.697 | 
     | U461           | B v -> Y v  | AND2X4TR  | 0.093 |   0.690 |    0.790 | 
     | U486           | A v -> Y ^  | NAND4X6TR | 0.078 |   0.768 |    0.868 | 
     | U619           | A ^ -> Y ^  | OR2X4TR   | 0.122 |   0.889 |    0.989 | 
     | U301           | A ^ -> Y ^  | OR2X2TR   | 0.084 |   0.973 |    1.073 | 
     | U734           | B0 ^ -> Y v | OAI21X1TR | 0.036 |   1.008 |    1.109 | 
     | U458           | B1 v -> Y v | AO22X1TR  | 0.200 |   1.208 |    1.309 | 
     | clk_r_REG21_S1 | D v         | DFFHQX2TR | 0.000 |   1.208 |    1.309 | 
     +-----------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin clk_r_REG5_S1/CK 
Endpoint:   clk_r_REG5_S1/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG76_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.197
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG76_S2 | CK ^         |             |       |   0.001 |    0.102 | 
     | clk_r_REG76_S2 | CK ^ -> Q v  | DFFQX4TR    | 0.325 |   0.325 |    0.427 | 
     | U358           | A v -> Y ^   | XOR2X1TR    | 0.138 |   0.464 |    0.565 | 
     | U701           | AN ^ -> Y ^  | NAND2BX2TR  | 0.091 |   0.555 |    0.656 | 
     | U703           | A ^ -> Y v   | NAND2X2TR   | 0.040 |   0.595 |    0.696 | 
     | U706           | A v -> Y v   | XOR2X1TR    | 0.096 |   0.691 |    0.792 | 
     | U463           | A v -> Y v   | XNOR2X2TR   | 0.098 |   0.789 |    0.890 | 
     | U710           | A0N v -> Y v | AOI2BB2X4TR | 0.128 |   0.917 |    1.018 | 
     | U755           | B v -> Y ^   | NAND2X2TR   | 0.073 |   0.989 |    1.091 | 
     | U758           | A ^ -> Y ^   | OR2X2TR     | 0.086 |   1.075 |    1.177 | 
     | U760           | A ^ -> Y v   | NAND3X1TR   | 0.040 |   1.115 |    1.217 | 
     | U761           | B0 v -> Y ^  | AOI21X1TR   | 0.081 |   1.197 |    1.298 | 
     | clk_r_REG5_S1  | D ^          | DFFQX1TR    | 0.000 |   1.197 |    1.298 | 
     +--------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin clk_r_REG68_S1/CK 
Endpoint:   clk_r_REG68_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.281
- Arrival Time                  1.177
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                |             |             |       |  Time   |   Time   | 
     |----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |             |       |   0.001 |    0.106 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR    | 0.310 |   0.311 |    0.416 | 
     | U595           | A v -> Y v  | XOR2X1TR    | 0.118 |   0.429 |    0.534 | 
     | U596           | B v -> Y ^  | NOR2X1TR    | 0.096 |   0.526 |    0.630 | 
     | U443           | A ^ -> Y v  | NAND4X1TR   | 0.069 |   0.595 |    0.700 | 
     | U604           | A v -> Y ^  | NOR2X2TR    | 0.114 |   0.709 |    0.814 | 
     | U486           | D ^ -> Y v  | NAND4X6TR   | 0.091 |   0.800 |    0.904 | 
     | U662           | B v -> Y ^  | NOR2X1TR    | 0.161 |   0.961 |    1.065 | 
     | U478           | A ^ -> Y v  | NAND2X1TR   | 0.066 |   1.026 |    1.131 | 
     | U839           | B0 v -> Y ^ | OAI2BB2XLTR | 0.150 |   1.177 |    1.281 | 
     | clk_r_REG68_S1 | D ^         | DFFQX1TR    | 0.000 |   1.177 |    1.281 | 
     +-------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin clk_r_REG24_S4/CK 
Endpoint:   clk_r_REG24_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.204
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |             |            |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG63_S1      | CK ^        |            |       |   0.000 |    0.108 | 
     | clk_r_REG63_S1      | CK ^ -> Q v | DFFHQX2TR  | 0.190 |   0.191 |    0.298 | 
     | U584                | B v -> Y ^  | NAND2X2TR  | 0.105 |   0.296 |    0.403 | 
     | U343                | A ^ -> Y v  | CLKINVX2TR | 0.070 |   0.366 |    0.474 | 
     | U504                | A v -> Y ^  | NAND2X2TR  | 0.083 |   0.449 |    0.556 | 
     | U592                | A0 ^ -> Y v | AOI21X4TR  | 0.047 |   0.496 |    0.603 | 
     | U630                | A v -> Y ^  | XOR2X1TR   | 0.170 |   0.666 |    0.774 | 
     | U545                | A ^ -> Y v  | NAND4X2TR  | 0.055 |   0.721 |    0.828 | 
     | U318                | A v -> Y v  | AND2X2TR   | 0.106 |   0.827 |    0.935 | 
     | PLACEDFE_DBTC0_n195 | A v -> Y ^  | INVX4TR    | 0.078 |   0.905 |    1.012 | 
     | U776                | B0 ^ -> Y v | OAI21X1TR  | 0.049 |   0.954 |    1.061 | 
     | U403                | A v -> Y ^  | NAND2X1TR  | 0.054 |   1.008 |    1.115 | 
     | U297                | B0 ^ -> Y v | OAI211X1TR | 0.051 |   1.058 |    1.166 | 
     | U291                | B0 v -> Y v | AO21X1TR   | 0.146 |   1.204 |    1.311 | 
     | clk_r_REG24_S4      | D v         | DFFQX1TR   | 0.000 |   1.204 |    1.311 | 
     +-----------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin clk_r_REG4_S2/CK 
Endpoint:   clk_r_REG4_S2/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG29_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.188
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG29_S2 | CK ^         |             |       |   0.001 |    0.111 | 
     | clk_r_REG29_S2 | CK ^ -> Q v  | DFFQX4TR    | 0.330 |   0.332 |    0.441 | 
     | U747           | A v -> Y v   | XOR2X1TR    | 0.103 |   0.435 |    0.544 | 
     | U502           | A v -> Y ^   | XOR2X1TR    | 0.133 |   0.568 |    0.678 | 
     | U548           | A1N ^ -> Y ^ | OAI2BB1X1TR | 0.126 |   0.694 |    0.804 | 
     | U407           | A ^ -> Y v   | NAND2X2TR   | 0.054 |   0.748 |    0.858 | 
     | U751           | B v -> Y v   | XOR2X2TR    | 0.094 |   0.842 |    0.951 | 
     | U754           | A v -> Y v   | XOR2X2TR    | 0.100 |   0.942 |    1.051 | 
     | U782           | A v -> Y ^   | NOR2X2TR    | 0.062 |   1.004 |    1.114 | 
     | U473           | B ^ -> Y v   | NAND2X1TR   | 0.064 |   1.068 |    1.178 | 
     | U830           | A1 v -> Y ^  | OAI21X1TR   | 0.119 |   1.188 |    1.297 | 
     | clk_r_REG4_S2  | D ^          | DFFQX1TR    | 0.000 |   1.188 |    1.297 | 
     +--------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin clk_r_REG28_S4/CK 
Endpoint:   clk_r_REG28_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.199
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                     |              |             |       |  Time   |   Time   | 
     |---------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG63_S1      | CK ^         |             |       |   0.000 |    0.119 | 
     | clk_r_REG63_S1      | CK ^ -> Q v  | DFFHQX2TR   | 0.190 |   0.191 |    0.309 | 
     | U584                | B v -> Y ^   | NAND2X2TR   | 0.105 |   0.296 |    0.415 | 
     | U343                | A ^ -> Y v   | CLKINVX2TR  | 0.070 |   0.366 |    0.485 | 
     | U504                | A v -> Y ^   | NAND2X2TR   | 0.083 |   0.449 |    0.568 | 
     | U592                | A0 ^ -> Y v  | AOI21X4TR   | 0.047 |   0.496 |    0.615 | 
     | U630                | A v -> Y ^   | XOR2X1TR    | 0.170 |   0.666 |    0.785 | 
     | U545                | A ^ -> Y v   | NAND4X2TR   | 0.055 |   0.721 |    0.840 | 
     | U318                | A v -> Y v   | AND2X2TR    | 0.106 |   0.827 |    0.946 | 
     | PLACEDFE_DBTC0_n195 | A v -> Y ^   | INVX4TR     | 0.078 |   0.905 |    1.024 | 
     | U669                | B ^ -> Y v   | NAND2X1TR   | 0.051 |   0.956 |    1.075 | 
     | U678                | A1N v -> Y v | OAI2BB1X1TR | 0.102 |   1.058 |    1.177 | 
     | U679                | B0 v -> Y v  | AO21X1TR    | 0.141 |   1.199 |    1.317 | 
     | clk_r_REG28_S4      | D v          | DFFQX4TR    | 0.000 |   1.199 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin clk_r_REG33_S1/CK 
Endpoint:   clk_r_REG33_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.072
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.206
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1     | CK ^        |           |       |   0.004 |    0.125 | 
     | clk_r_REG35_S1     | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.415 | 
     | U331               | B v -> Y ^  | NOR2X1TR  | 0.146 |   0.440 |    0.560 | 
     | U383               | A ^ -> Y v  | INVX2TR   | 0.039 |   0.479 |    0.600 | 
     | U560               | B v -> Y v  | OR2X2TR   | 0.191 |   0.670 |    0.791 | 
     | U370               | B v -> Y ^  | NAND2X4TR | 0.160 |   0.830 |    0.951 | 
     | PLACEDFE_OFC0_n194 | A ^ -> Y v  | INVX12TR  | 0.058 |   0.888 |    1.009 | 
     | U470               | B v -> Y ^  | NAND2X1TR | 0.195 |   1.083 |    1.204 | 
     | U732               | A1 ^ -> Y v | AOI21X1TR | 0.065 |   1.148 |    1.269 | 
     | U733               | B0 v -> Y ^ | OAI21X1TR | 0.058 |   1.206 |    1.327 | 
     | clk_r_REG33_S1     | D ^         | DFFHQX2TR | 0.000 |   1.206 |    1.327 | 
     +---------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin clk_r_REG32_S1/CK 
Endpoint:   clk_r_REG32_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.072
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.332
- Arrival Time                  1.207
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1     | CK ^        |           |       |   0.004 |    0.129 | 
     | clk_r_REG35_S1     | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.418 | 
     | U331               | B v -> Y ^  | NOR2X1TR  | 0.146 |   0.440 |    0.564 | 
     | U383               | A ^ -> Y v  | INVX2TR   | 0.039 |   0.479 |    0.604 | 
     | U560               | B v -> Y v  | OR2X2TR   | 0.191 |   0.670 |    0.795 | 
     | U370               | B v -> Y ^  | NAND2X4TR | 0.160 |   0.830 |    0.955 | 
     | PLACEDFE_OFC0_n194 | A ^ -> Y v  | INVX12TR  | 0.058 |   0.888 |    1.013 | 
     | U470               | B v -> Y ^  | NAND2X1TR | 0.195 |   1.083 |    1.208 | 
     | U444               | A1 ^ -> Y v | AOI21X1TR | 0.065 |   1.148 |    1.272 | 
     | U366               | B0 v -> Y ^ | OAI21X1TR | 0.059 |   1.207 |    1.332 | 
     | clk_r_REG32_S1     | D ^         | DFFHQX2TR | 0.000 |   1.207 |    1.332 | 
     +---------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin clk_r_REG62_S2/CK 
Endpoint:   clk_r_REG62_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.189
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |            |       |   0.000 |    0.130 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR   | 0.338 |   0.338 |    0.468 | 
     | U608           | A ^ -> Y ^  | AND2X2TR   | 0.117 |   0.454 |    0.584 | 
     | U329           | A ^ -> Y v  | NAND2X1TR  | 0.072 |   0.527 |    0.657 | 
     | U609           | A v -> Y v  | OR2X2TR    | 0.149 |   0.676 |    0.806 | 
     | U457           | A v -> Y ^  | NOR2X2TR   | 0.128 |   0.804 |    0.934 | 
     | U414           | A ^ -> Y v  | INVX2TR    | 0.034 |   0.838 |    0.968 | 
     | U312           | B v -> Y v  | OR2X4TR    | 0.107 |   0.944 |    1.074 | 
     | U494           | A v -> Y ^  | NAND2X1TR  | 0.079 |   1.023 |    1.153 | 
     | U840           | A ^ -> Y v  | NAND2X1TR  | 0.065 |   1.088 |    1.218 | 
     | U401           | B v -> Y v  | CLKMX2X2TR | 0.101 |   1.189 |    1.319 | 
     | clk_r_REG62_S2 | D v         | DFFQX1TR   | 0.000 |   1.189 |    1.319 | 
     +------------------------------------------------------------------------+ 
Path 59: MET Late External Delay Assertion 
Endpoint:   rdB_addr[2]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG29_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.166
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                |               |             |       |  Time   |   Time   | 
     |----------------+---------------+-------------+-------+---------+----------| 
     | clk_r_REG29_S2 | CK ^          |             |       |   0.001 |    0.135 | 
     | clk_r_REG29_S2 | CK ^ -> Q v   | DFFQX4TR    | 0.330 |   0.332 |    0.465 | 
     | U747           | A v -> Y v    | XOR2X1TR    | 0.103 |   0.435 |    0.568 | 
     | U502           | A v -> Y ^    | XOR2X1TR    | 0.133 |   0.568 |    0.702 | 
     | U548           | A1N ^ -> Y ^  | OAI2BB1X1TR | 0.126 |   0.694 |    0.828 | 
     | U407           | A ^ -> Y v    | NAND2X2TR   | 0.054 |   0.748 |    0.882 | 
     | U751           | B v -> Y v    | XOR2X2TR    | 0.094 |   0.842 |    0.975 | 
     | U754           | A v -> Y v    | XOR2X2TR    | 0.100 |   0.942 |    1.076 | 
     | U811           | A0 v -> Y ^   | OAI21X1TR   | 0.224 |   1.166 |    1.300 | 
     |                | rdB_addr[2] ^ |             | 0.000 |   1.166 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin clk_r_REG70_S2/CK 
Endpoint:   clk_r_REG70_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.055
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.345
- Arrival Time                  1.207
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.139 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.449 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.567 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.663 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.733 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.847 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.937 | 
     | U662           | B v -> Y ^  | NOR2X1TR  | 0.161 |   0.961 |    1.098 | 
     | U665           | A ^ -> Y v  | NAND2X1TR | 0.073 |   1.033 |    1.171 | 
     | U715           | A v -> Y ^  | NAND3X1TR | 0.065 |   1.098 |    1.236 | 
     | U475           | A1 ^ -> Y ^ | AO22X1TR  | 0.109 |   1.207 |    1.345 | 
     | clk_r_REG70_S2 | D ^         | DFFHQX4TR | 0.000 |   1.207 |    1.345 | 
     +-----------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin clk_r_REG72_S1/CK 
Endpoint:   clk_r_REG72_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.053
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.351
- Arrival Time                  1.205
= Slack Time                    0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.147 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.457 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.575 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.672 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.741 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.855 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.946 | 
     | U615           | A v -> Y v  | OR2X4TR   | 0.128 |   0.928 |    1.074 | 
     | U307           | A v -> Y v  | OR2X2TR   | 0.116 |   1.044 |    1.190 | 
     | U295           | B0 v -> Y ^ | OAI21X1TR | 0.054 |   1.098 |    1.244 | 
     | U442           | A1 ^ -> Y ^ | AO22X1TR  | 0.107 |   1.205 |    1.351 | 
     | clk_r_REG72_S1 | D ^         | DFFHQX4TR | 0.000 |   1.205 |    1.351 | 
     +-----------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin clk_r_REG26_S1/CK 
Endpoint:   clk_r_REG26_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.077
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.179
= Slack Time                    0.149
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^         |             |       |   0.000 |    0.149 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^  | DFFQX1TR    | 0.338 |   0.338 |    0.486 | 
     | U608           | A ^ -> Y ^   | AND2X2TR    | 0.117 |   0.454 |    0.603 | 
     | U329           | A ^ -> Y v   | NAND2X1TR   | 0.072 |   0.527 |    0.675 | 
     | U609           | A v -> Y v   | OR2X2TR     | 0.149 |   0.676 |    0.824 | 
     | U813           | A0N v -> Y v | AOI2BB2X1TR | 0.139 |   0.815 |    0.963 | 
     | U814           | B0 v -> Y ^  | OAI21X1TR   | 0.097 |   0.912 |    1.060 | 
     | U815           | A1 ^ -> Y v  | OAI22X1TR   | 0.063 |   0.975 |    1.123 | 
     | U472           | B1 v -> Y v  | AO22X1TR    | 0.204 |   1.179 |    1.327 | 
     | clk_r_REG26_S1 | D v          | DFFHQX4TR   | 0.000 |   1.179 |    1.328 | 
     +--------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin clk_r_REG25_S1/CK 
Endpoint:   clk_r_REG25_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  1.145
= Slack Time                    0.149
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.150 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.460 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.578 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.675 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.744 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.858 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    0.949 | 
     | U611           | A v -> Y v  | OR2X2TR   | 0.138 |   0.938 |    1.087 | 
     | U476           | A0 v -> Y ^ | OAI22X1TR | 0.079 |   1.017 |    1.166 | 
     | U614           | B1 ^ -> Y ^ | AO22X1TR  | 0.128 |   1.145 |    1.294 | 
     | clk_r_REG25_S1 | D ^         | DFFQX1TR  | 0.000 |   1.145 |    1.294 | 
     +-----------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin clk_r_REG57_S1/CK 
Endpoint:   clk_r_REG57_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.166
= Slack Time                    0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |           |       |   0.004 |    0.155 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.445 | 
     | U334           | A v -> Y ^  | INVX2TR   | 0.108 |   0.402 |    0.553 | 
     | U369           | B ^ -> Y v  | NOR2X6TR  | 0.082 |   0.484 |    0.635 | 
     | U323           | A v -> Y ^  | NAND2X2TR | 0.169 |   0.653 |    0.804 | 
     | U450           | A ^ -> Y v  | INVX2TR   | 0.090 |   0.743 |    0.894 | 
     | U546           | A1 v -> Y ^ | OAI21X1TR | 0.149 |   0.892 |    1.043 | 
     | U293           | A ^ -> Y v  | INVX2TR   | 0.081 |   0.974 |    1.124 | 
     | U878           | B0 v -> Y v | AO22X1TR  | 0.193 |   1.166 |    1.317 | 
     | clk_r_REG57_S1 | D v         | DFFQX1TR  | 0.000 |   1.166 |    1.317 | 
     +-----------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin clk_r_REG56_S1/CK 
Endpoint:   clk_r_REG56_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.137
= Slack Time                    0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |           |       |   0.004 |    0.170 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.459 | 
     | U331           | B v -> Y ^  | NOR2X1TR  | 0.146 |   0.440 |    0.605 | 
     | U383           | A ^ -> Y v  | INVX2TR   | 0.039 |   0.479 |    0.645 | 
     | U560           | B v -> Y v  | OR2X2TR   | 0.191 |   0.670 |    0.836 | 
     | U370           | B v -> Y ^  | NAND2X4TR | 0.160 |   0.830 |    0.996 | 
     | U546           | B0 ^ -> Y v | OAI21X1TR | 0.083 |   0.913 |    1.079 | 
     | U293           | A v -> Y ^  | INVX2TR   | 0.107 |   1.020 |    1.186 | 
     | U727           | A0 ^ -> Y ^ | AO21X1TR  | 0.117 |   1.137 |    1.302 | 
     | clk_r_REG56_S1 | D ^         | DFFQX1TR  | 0.000 |   1.137 |    1.302 | 
     +-----------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin clk_r_REG22_S2/CK 
Endpoint:   clk_r_REG22_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.134
= Slack Time                    0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG67_S2 | CK ^        |           |       |   0.000 |    0.167 | 
     | clk_r_REG67_S2 | CK ^ -> Q ^ | DFFHQX1TR | 0.224 |   0.224 |    0.391 | 
     | U454           | A ^ -> Y v  | INVX2TR   | 0.060 |   0.284 |    0.451 | 
     | U586           | A v -> Y ^  | NOR2X1TR  | 0.116 |   0.401 |    0.567 | 
     | U626           | A ^ -> Y v  | INVX1TR   | 0.052 |   0.452 |    0.619 | 
     | U628           | A0 v -> Y ^ | OAI21X2TR | 0.078 |   0.530 |    0.697 | 
     | U629           | A ^ -> Y ^  | XOR2X1TR  | 0.125 |   0.655 |    0.822 | 
     | U322           | A ^ -> Y ^  | AND2X4TR  | 0.097 |   0.752 |    0.919 | 
     | U636           | A ^ -> Y v  | NAND4X4TR | 0.058 |   0.810 |    0.977 | 
     | U637           | A v -> Y v  | AND2X2TR  | 0.134 |   0.944 |    1.111 | 
     | U849           | A0 v -> Y ^ | OAI22X1TR | 0.093 |   1.037 |    1.204 | 
     | U850           | B0 ^ -> Y ^ | AO21X1TR  | 0.097 |   1.134 |    1.301 | 
     | clk_r_REG22_S2 | D ^         | DFFQX4TR  | 0.000 |   1.134 |    1.301 | 
     +-----------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.130
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |           |       |   0.004 |    0.177 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.466 | 
     | U331           | B v -> Y ^  | NOR2X1TR  | 0.146 |   0.440 |    0.612 | 
     | U383           | A ^ -> Y v  | INVX2TR   | 0.039 |   0.479 |    0.652 | 
     | U560           | B v -> Y v  | OR2X2TR   | 0.191 |   0.670 |    0.843 | 
     | U370           | B v -> Y ^  | NAND2X4TR | 0.160 |   0.830 |    1.003 | 
     | U546           | B0 ^ -> Y v | OAI21X1TR | 0.083 |   0.913 |    1.086 | 
     | U293           | A v -> Y ^  | INVX2TR   | 0.107 |   1.020 |    1.192 | 
     | U661           | A0 ^ -> Y ^ | AO21X1TR  | 0.110 |   1.130 |    1.303 | 
     | clk_r_REG59_S1 | D ^         | DFFQX1TR  | 0.000 |   1.130 |    1.303 | 
     +-----------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin clk_r_REG58_S1/CK 
Endpoint:   clk_r_REG58_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.129
= Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |           |       |   0.004 |    0.179 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.468 | 
     | U331           | B v -> Y ^  | NOR2X1TR  | 0.146 |   0.440 |    0.614 | 
     | U383           | A ^ -> Y v  | INVX2TR   | 0.039 |   0.479 |    0.653 | 
     | U560           | B v -> Y v  | OR2X2TR   | 0.191 |   0.670 |    0.844 | 
     | U370           | B v -> Y ^  | NAND2X4TR | 0.160 |   0.830 |    1.004 | 
     | U546           | B0 ^ -> Y v | OAI21X1TR | 0.083 |   0.913 |    1.088 | 
     | U293           | A v -> Y ^  | INVX2TR   | 0.107 |   1.020 |    1.194 | 
     | U875           | A0 ^ -> Y ^ | AO21X1TR  | 0.109 |   1.129 |    1.303 | 
     | clk_r_REG58_S1 | D ^         | DFFQX1TR  | 0.000 |   1.129 |    1.303 | 
     +-----------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin clk_r_REG39_S1/CK 
Endpoint:   clk_r_REG39_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.129
= Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |           |       |   0.004 |    0.179 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.468 | 
     | U331           | B v -> Y ^  | NOR2X1TR  | 0.146 |   0.440 |    0.614 | 
     | U383           | A ^ -> Y v  | INVX2TR   | 0.039 |   0.479 |    0.654 | 
     | U560           | B v -> Y v  | OR2X2TR   | 0.191 |   0.670 |    0.845 | 
     | U370           | B v -> Y ^  | NAND2X4TR | 0.160 |   0.830 |    1.005 | 
     | U546           | B0 ^ -> Y v | OAI21X1TR | 0.083 |   0.913 |    1.088 | 
     | U293           | A v -> Y ^  | INVX2TR   | 0.107 |   1.020 |    1.194 | 
     | U659           | A0 ^ -> Y ^ | AO21X1TR  | 0.109 |   1.129 |    1.303 | 
     | clk_r_REG39_S1 | D ^         | DFFQX1TR  | 0.000 |   1.129 |    1.303 | 
     +-----------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin clk_r_REG38_S1/CK 
Endpoint:   clk_r_REG38_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.129
= Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |           |       |   0.004 |    0.179 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX4TR  | 0.289 |   0.294 |    0.468 | 
     | U331           | B v -> Y ^  | NOR2X1TR  | 0.146 |   0.440 |    0.614 | 
     | U383           | A ^ -> Y v  | INVX2TR   | 0.039 |   0.479 |    0.654 | 
     | U560           | B v -> Y v  | OR2X2TR   | 0.191 |   0.670 |    0.845 | 
     | U370           | B v -> Y ^  | NAND2X4TR | 0.160 |   0.830 |    1.005 | 
     | U546           | B0 ^ -> Y v | OAI21X1TR | 0.083 |   0.913 |    1.088 | 
     | U293           | A v -> Y ^  | INVX2TR   | 0.107 |   1.020 |    1.195 | 
     | U880           | A0 ^ -> Y ^ | AO21X1TR  | 0.109 |   1.129 |    1.303 | 
     | clk_r_REG38_S1 | D ^         | DFFQX1TR  | 0.000 |   1.129 |    1.303 | 
     +-----------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin clk_r_REG23_S3/CK 
Endpoint:   clk_r_REG23_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.124
= Slack Time                    0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG67_S2 | CK ^        |           |       |   0.000 |    0.176 | 
     | clk_r_REG67_S2 | CK ^ -> Q ^ | DFFHQX1TR | 0.224 |   0.224 |    0.400 | 
     | U454           | A ^ -> Y v  | INVX2TR   | 0.060 |   0.284 |    0.460 | 
     | U586           | A v -> Y ^  | NOR2X1TR  | 0.116 |   0.401 |    0.577 | 
     | U626           | A ^ -> Y v  | INVX1TR   | 0.052 |   0.452 |    0.628 | 
     | U628           | A0 v -> Y ^ | OAI21X2TR | 0.078 |   0.530 |    0.706 | 
     | U629           | A ^ -> Y ^  | XOR2X1TR  | 0.125 |   0.655 |    0.831 | 
     | U322           | A ^ -> Y ^  | AND2X4TR  | 0.097 |   0.752 |    0.928 | 
     | U636           | A ^ -> Y v  | NAND4X4TR | 0.058 |   0.810 |    0.986 | 
     | U637           | A v -> Y v  | AND2X2TR  | 0.134 |   0.944 |    1.120 | 
     | U645           | A0 v -> Y ^ | OAI22X1TR | 0.084 |   1.028 |    1.204 | 
     | U646           | B0 ^ -> Y ^ | AO21X1TR  | 0.096 |   1.124 |    1.300 | 
     | clk_r_REG23_S3 | D ^         | DFFQX4TR  | 0.000 |   1.124 |    1.300 | 
     +-----------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin clk_r_REG65_S3/CK 
Endpoint:   clk_r_REG65_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.114
= Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG67_S2 | CK ^        |           |       |   0.000 |    0.183 | 
     | clk_r_REG67_S2 | CK ^ -> Q ^ | DFFHQX1TR | 0.224 |   0.224 |    0.407 | 
     | U454           | A ^ -> Y v  | INVX2TR   | 0.060 |   0.284 |    0.467 | 
     | U586           | A v -> Y ^  | NOR2X1TR  | 0.116 |   0.401 |    0.583 | 
     | U626           | A ^ -> Y v  | INVX1TR   | 0.052 |   0.452 |    0.635 | 
     | U628           | A0 v -> Y ^ | OAI21X2TR | 0.078 |   0.530 |    0.713 | 
     | U629           | A ^ -> Y ^  | XOR2X1TR  | 0.125 |   0.655 |    0.838 | 
     | U322           | A ^ -> Y ^  | AND2X4TR  | 0.097 |   0.752 |    0.935 | 
     | U636           | A ^ -> Y v  | NAND4X4TR | 0.058 |   0.810 |    0.993 | 
     | U637           | A v -> Y v  | AND2X2TR  | 0.134 |   0.944 |    1.127 | 
     | U720           | A0 v -> Y ^ | OAI22X1TR | 0.076 |   1.020 |    1.203 | 
     | U460           | B0 ^ -> Y ^ | AO21X1TR  | 0.094 |   1.114 |    1.297 | 
     | clk_r_REG65_S3 | D ^         | DFFQX1TR  | 0.000 |   1.114 |    1.297 | 
     +-----------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin clk_r_REG76_S2/CK 
Endpoint:   clk_r_REG76_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.116
= Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG67_S2 | CK ^        |           |       |   0.000 |    0.184 | 
     | clk_r_REG67_S2 | CK ^ -> Q ^ | DFFHQX1TR | 0.224 |   0.224 |    0.408 | 
     | U454           | A ^ -> Y v  | INVX2TR   | 0.060 |   0.284 |    0.468 | 
     | U586           | A v -> Y ^  | NOR2X1TR  | 0.116 |   0.401 |    0.584 | 
     | U626           | A ^ -> Y v  | INVX1TR   | 0.052 |   0.452 |    0.636 | 
     | U628           | A0 v -> Y ^ | OAI21X2TR | 0.078 |   0.530 |    0.714 | 
     | U629           | A ^ -> Y ^  | XOR2X1TR  | 0.125 |   0.655 |    0.839 | 
     | U322           | A ^ -> Y ^  | AND2X4TR  | 0.097 |   0.752 |    0.936 | 
     | U636           | A ^ -> Y v  | NAND4X4TR | 0.058 |   0.810 |    0.994 | 
     | U637           | A v -> Y v  | AND2X2TR  | 0.134 |   0.944 |    1.128 | 
     | U845           | A0 v -> Y ^ | OAI22X1TR | 0.073 |   1.017 |    1.201 | 
     | U846           | B0 ^ -> Y ^ | AO21X1TR  | 0.099 |   1.116 |    1.300 | 
     | clk_r_REG76_S2 | D ^         | DFFQX4TR  | 0.000 |   1.116 |    1.300 | 
     +-----------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin clk_r_REG64_S2/CK 
Endpoint:   clk_r_REG64_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.113
= Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG67_S2 | CK ^        |           |       |   0.000 |    0.188 | 
     | clk_r_REG67_S2 | CK ^ -> Q ^ | DFFHQX1TR | 0.224 |   0.224 |    0.412 | 
     | U454           | A ^ -> Y v  | INVX2TR   | 0.060 |   0.284 |    0.472 | 
     | U586           | A v -> Y ^  | NOR2X1TR  | 0.116 |   0.401 |    0.588 | 
     | U626           | A ^ -> Y v  | INVX1TR   | 0.052 |   0.452 |    0.640 | 
     | U628           | A0 v -> Y ^ | OAI21X2TR | 0.078 |   0.530 |    0.718 | 
     | U629           | A ^ -> Y ^  | XOR2X1TR  | 0.125 |   0.655 |    0.843 | 
     | U322           | A ^ -> Y ^  | AND2X4TR  | 0.097 |   0.752 |    0.940 | 
     | U636           | A ^ -> Y v  | NAND4X4TR | 0.058 |   0.810 |    0.998 | 
     | U637           | A v -> Y v  | AND2X2TR  | 0.134 |   0.944 |    1.132 | 
     | U852           | A0 v -> Y ^ | OAI22X1TR | 0.076 |   1.020 |    1.208 | 
     | U853           | B0 ^ -> Y ^ | AO21X1TR  | 0.093 |   1.113 |    1.300 | 
     | clk_r_REG64_S2 | D ^         | DFFQX4TR  | 0.000 |   1.113 |    1.300 | 
     +-----------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin clk_r_REG1_S1/CK 
Endpoint:   clk_r_REG1_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG76_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.092
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.094
= Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG76_S2 | CK ^        |            |       |   0.001 |    0.220 | 
     | clk_r_REG76_S2 | CK ^ -> Q v | DFFQX4TR   | 0.325 |   0.325 |    0.544 | 
     | U358           | A v -> Y ^  | XOR2X1TR   | 0.138 |   0.464 |    0.682 | 
     | U737           | B ^ -> Y ^  | XNOR2X1TR  | 0.126 |   0.590 |    0.809 | 
     | U738           | B ^ -> Y v  | NAND2BX1TR | 0.054 |   0.643 |    0.862 | 
     | U740           | A v -> Y ^  | NAND2X1TR  | 0.271 |   0.914 |    1.133 | 
     | U806           | A ^ -> Y v  | NOR2X1TR   | 0.067 |   0.981 |    1.199 | 
     | U404           | A v -> Y ^  | INVX1TR    | 0.069 |   1.049 |    1.268 | 
     | U808           | B ^ -> Y v  | MXI2X1TR   | 0.045 |   1.094 |    1.313 | 
     | clk_r_REG1_S1  | D v         | DFFQX1TR   | 0.000 |   1.094 |    1.313 | 
     +------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin clk_r_REG74_S5/CK 
Endpoint:   clk_r_REG74_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.017
= Slack Time                    0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |           |       |   0.001 |    0.282 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX4TR  | 0.310 |   0.311 |    0.592 | 
     | U595           | A v -> Y v  | XOR2X1TR  | 0.118 |   0.429 |    0.710 | 
     | U596           | B v -> Y ^  | NOR2X1TR  | 0.096 |   0.526 |    0.807 | 
     | U443           | A ^ -> Y v  | NAND4X1TR | 0.069 |   0.595 |    0.876 | 
     | U604           | A v -> Y ^  | NOR2X2TR  | 0.114 |   0.709 |    0.990 | 
     | U486           | D ^ -> Y v  | NAND4X6TR | 0.091 |   0.800 |    1.081 | 
     | U619           | A v -> Y v  | OR2X4TR   | 0.136 |   0.936 |    1.217 | 
     | U841           | A v -> Y ^  | MXI2X1TR  | 0.081 |   1.017 |    1.298 | 
     | clk_r_REG74_S5 | D ^         | DFFQX4TR  | 0.000 |   1.017 |    1.298 | 
     +-----------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin clk_r_REG0_S1/CK 
Endpoint:   clk_r_REG0_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG76_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.981
= Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG76_S2 | CK ^        |            |       |   0.001 |    0.324 | 
     | clk_r_REG76_S2 | CK ^ -> Q v | DFFQX4TR   | 0.325 |   0.325 |    0.649 | 
     | U358           | A v -> Y ^  | XOR2X1TR   | 0.138 |   0.464 |    0.787 | 
     | U737           | B ^ -> Y ^  | XNOR2X1TR  | 0.126 |   0.590 |    0.913 | 
     | U738           | B ^ -> Y v  | NAND2BX1TR | 0.054 |   0.643 |    0.967 | 
     | U740           | A v -> Y ^  | NAND2X1TR  | 0.271 |   0.914 |    1.238 | 
     | U806           | A ^ -> Y v  | NOR2X1TR   | 0.067 |   0.981 |    1.304 | 
     | clk_r_REG0_S1  | D v         | DFFQX1TR   | 0.000 |   0.981 |    1.304 | 
     +------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin clk_r_REG19_S1/CK 
Endpoint:   clk_r_REG19_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.284
- Arrival Time                  0.928
= Slack Time                    0.356
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                |             |             |       |  Time   |   Time   | 
     |----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^        |             |       |   0.007 |    0.363 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^ | DFFQX1TR    | 0.442 |   0.448 |    0.804 | 
     | U554           | B ^ -> Y v  | NAND3X4TR   | 0.082 |   0.530 |    0.886 | 
     | U556           | A v -> Y ^  | NOR2X4TR    | 0.109 |   0.639 |    0.995 | 
     | U419           | B ^ -> Y v  | NAND3X4TR   | 0.050 |   0.689 |    1.045 | 
     | U557           | A v -> Y ^  | NAND2X4TR   | 0.059 |   0.748 |    1.104 | 
     | U310           | A ^ -> Y v  | INVX2TR     | 0.046 |   0.794 |    1.150 | 
     | U876           | B1 v -> Y ^ | OAI2BB2XLTR | 0.133 |   0.928 |    1.284 | 
     | clk_r_REG19_S1 | D ^         | DFFQX1TR    | 0.000 |   0.928 |    1.284 | 
     +-------------------------------------------------------------------------+ 
Path 79: MET Late External Delay Assertion 
Endpoint:   rdB_addr[1]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG76_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.922
= Slack Time                    0.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                |               |             |       |  Time   |   Time   | 
     |----------------+---------------+-------------+-------+---------+----------| 
     | clk_r_REG76_S2 | CK ^          |             |       |   0.001 |    0.379 | 
     | clk_r_REG76_S2 | CK ^ -> Q v   | DFFQX4TR    | 0.325 |   0.325 |    0.704 | 
     | U358           | A v -> Y ^    | XOR2X1TR    | 0.138 |   0.464 |    0.842 | 
     | U701           | AN ^ -> Y ^   | NAND2BX2TR  | 0.091 |   0.555 |    0.933 | 
     | U703           | A ^ -> Y v    | NAND2X2TR   | 0.040 |   0.595 |    0.973 | 
     | U706           | A v -> Y ^    | XOR2X1TR    | 0.093 |   0.687 |    1.066 | 
     | U463           | A ^ -> Y ^    | XNOR2X2TR   | 0.109 |   0.796 |    1.174 | 
     | U710           | A0N ^ -> Y ^  | AOI2BB2X4TR | 0.125 |   0.921 |    1.299 | 
     |                | rdB_addr[1] ^ |             | 0.001 |   0.922 |    1.300 | 
     +---------------------------------------------------------------------------+ 
Path 80: MET Late External Delay Assertion 
Endpoint:   rdB_addr[0]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG76_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.915
= Slack Time                    0.385
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG76_S2 | CK ^          |            |       |   0.001 |    0.386 | 
     | clk_r_REG76_S2 | CK ^ -> Q v   | DFFQX4TR   | 0.325 |   0.325 |    0.710 | 
     | U358           | A v -> Y ^    | XOR2X1TR   | 0.138 |   0.464 |    0.849 | 
     | U737           | B ^ -> Y ^    | XNOR2X1TR  | 0.126 |   0.590 |    0.975 | 
     | U738           | B ^ -> Y v    | NAND2BX1TR | 0.054 |   0.643 |    1.028 | 
     | U740           | A v -> Y ^    | NAND2X1TR  | 0.271 |   0.914 |    1.299 | 
     |                | rdB_addr[0] ^ |            | 0.001 |   0.915 |    1.300 | 
     +--------------------------------------------------------------------------+ 
Path 81: MET Late External Delay Assertion 
Endpoint:   PE_state[2]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.909
= Slack Time                    0.391
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell    | Delay | Arrival | Required | 
     |                |               |           |       |  Time   |   Time   | 
     |----------------+---------------+-----------+-------+---------+----------| 
     | clk_r_REG20_S1 | CK ^          |           |       |   0.000 |    0.391 | 
     | clk_r_REG20_S1 | CK ^ -> Q v   | DFFQX1TR  | 0.313 |   0.314 |    0.704 | 
     | U390           | A v -> Y ^    | INVX1TR   | 0.097 |   0.411 |    0.802 | 
     | U729           | A ^ -> Y v    | NAND2X1TR | 0.079 |   0.489 |    0.880 | 
     | U381           | A v -> Y ^    | INVX2TR   | 0.059 |   0.548 |    0.939 | 
     | U809           | A ^ -> Y v    | NAND4X1TR | 0.073 |   0.621 |    1.012 | 
     | U810           | B v -> Y ^    | NOR2X1TR  | 0.287 |   0.908 |    1.299 | 
     |                | PE_state[2] ^ |           | 0.001 |   0.909 |    1.300 | 
     +-------------------------------------------------------------------------+ 
Path 82: MET Late External Delay Assertion 
Endpoint:   PE_state[0]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.869
= Slack Time                    0.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG20_S1 | CK ^          |            |       |   0.000 |    0.431 | 
     | clk_r_REG20_S1 | CK ^ -> Q v   | DFFQX1TR   | 0.313 |   0.314 |    0.744 | 
     | U390           | A v -> Y ^    | INVX1TR    | 0.097 |   0.411 |    0.842 | 
     | U729           | A ^ -> Y v    | NAND2X1TR  | 0.079 |   0.489 |    0.920 | 
     | U882           | A1 v -> Y ^   | AOI211X1TR | 0.379 |   0.868 |    1.299 | 
     |                | PE_state[0] ^ |            | 0.001 |   0.869 |    1.300 | 
     +--------------------------------------------------------------------------+ 
Path 83: MET Late External Delay Assertion 
Endpoint:   PE_state[1]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG74_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.844
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG74_S5 | CK ^          |          |       |   0.004 |    0.461 | 
     | clk_r_REG74_S5 | CK ^ -> Q ^   | DFFQX4TR | 0.366 |   0.371 |    0.827 | 
     | U464           | A ^ -> Y v    | INVX2TR  | 0.128 |   0.499 |    0.955 | 
     | U883           | A v -> Y ^    | NOR3X1TR | 0.344 |   0.843 |    1.299 | 
     |                | PE_state[1] ^ |          | 0.001 |   0.844 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 84: MET Late External Delay Assertion 
Endpoint:   SRAM_WENB4       (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG44_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.630
= Slack Time                    0.670
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                |              |            |       |  Time   |   Time   | 
     |----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG44_S4 | CK ^         |            |       |   0.001 |    0.671 | 
     | clk_r_REG44_S4 | CK ^ -> Q ^  | DFFQX1TR   | 0.449 |   0.450 |    1.120 | 
     | U368           | A ^ -> Y v   | CLKINVX2TR | 0.179 |   0.629 |    1.299 | 
     |                | SRAM_WENB4 v |            | 0.001 |   0.630 |    1.300 | 
     +-------------------------------------------------------------------------+ 
Path 85: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[2] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.449
= Slack Time                    0.851
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^                |          |       |   0.007 |    0.858 | 
     | clk_r_REG52_S5 | CK ^ -> Q ^         | DFFQX1TR | 0.442 |   0.448 |    1.299 | 
     |                | SRAM_in_B_addr[2] ^ |          | 0.000 |   0.449 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 86: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[1] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.443
= Slack Time                    0.857
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG53_S5 | CK ^                |          |       |   0.007 |    0.863 | 
     | clk_r_REG53_S5 | CK ^ -> Q ^         | DFFQX1TR | 0.436 |   0.443 |    1.299 | 
     |                | SRAM_in_B_addr[1] ^ |          | 0.000 |   0.443 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 87: MET Late External Delay Assertion 
Endpoint:   wrb              (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG36_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.435
= Slack Time                    0.865
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG36_S2 | CK ^        |          |       |   0.006 |    0.870 | 
     | clk_r_REG36_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.428 |   0.434 |    1.298 | 
     |                | wrb ^       |          | 0.002 |   0.435 |    1.300 | 
     +----------------------------------------------------------------------+ 
Path 88: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[9] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.433
= Slack Time                    0.867
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG45_S5 | CK ^                |          |       |   0.001 |    0.868 | 
     | clk_r_REG45_S5 | CK ^ -> Q ^         | DFFQX1TR | 0.431 |   0.433 |    1.299 | 
     |                | SRAM_in_B_addr[9] ^ |          | 0.001 |   0.433 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 89: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[6] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG48_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.422
= Slack Time                    0.878
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG48_S5 | CK ^                |          |       |   0.007 |    0.885 | 
     | clk_r_REG48_S5 | CK ^ -> Q ^         | DFFQX1TR | 0.415 |   0.421 |    1.300 | 
     |                | SRAM_in_B_addr[6] ^ |          | 0.000 |   0.422 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 90: MET Late External Delay Assertion 
Endpoint:   wrb_addr[0]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.419
= Slack Time                    0.881
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG57_S1 | CK ^          |          |       |   0.006 |    0.887 | 
     | clk_r_REG57_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.413 |   0.419 |    1.299 | 
     |                | wrb_addr[0] ^ |          | 0.000 |   0.419 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 91: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[7] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG46_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.417
= Slack Time                    0.883
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG46_S5 | CK ^                |          |       |   0.007 |    0.890 | 
     | clk_r_REG46_S5 | CK ^ -> Q ^         | DFFQX1TR | 0.409 |   0.416 |    1.299 | 
     |                | SRAM_in_B_addr[7] ^ |          | 0.000 |   0.417 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 92: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[5] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG49_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.411
= Slack Time                    0.889
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG49_S5 | CK ^                |          |       |   0.007 |    0.895 | 
     | clk_r_REG49_S5 | CK ^ -> Q ^         | DFFQX1TR | 0.404 |   0.411 |    1.299 | 
     |                | SRAM_in_B_addr[5] ^ |          | 0.001 |   0.411 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 93: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[9] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG24_S4/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.411
= Slack Time                    0.889
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG24_S4 | CK ^                |          |       |   0.001 |    0.891 | 
     | clk_r_REG24_S4 | CK ^ -> Q ^         | DFFQX1TR | 0.409 |   0.410 |    1.300 | 
     |                | SRAM_in_A_addr[9] ^ |          | 0.000 |   0.411 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 94: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[8] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG47_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.409
= Slack Time                    0.891
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG47_S5 | CK ^                |          |       |   0.001 |    0.892 | 
     | clk_r_REG47_S5 | CK ^ -> Q ^         | DFFQX1TR | 0.407 |   0.409 |    1.299 | 
     |                | SRAM_in_B_addr[8] ^ |          | 0.001 |   0.409 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 95: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[8] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG27_S2/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.404
= Slack Time                    0.896
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG27_S2 | CK ^                |          |       |   0.001 |    0.897 | 
     | clk_r_REG27_S2 | CK ^ -> Q ^         | DFFQX1TR | 0.403 |   0.404 |    1.300 | 
     |                | SRAM_in_A_addr[8] ^ |          | 0.000 |   0.404 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 96: MET Late External Delay Assertion 
Endpoint:   SRAM_WENB1       (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.398
= Slack Time                    0.902
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                |              |            |       |  Time   |   Time   | 
     |----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG41_S1 | CK ^         |            |       |   0.001 |    0.902 | 
     | clk_r_REG41_S1 | CK ^ -> Q ^  | DFFQX1TR   | 0.295 |   0.296 |    1.198 | 
     | U388           | A ^ -> Y v   | CLKINVX2TR | 0.102 |   0.398 |    1.300 | 
     |                | SRAM_WENB1 v |            | 0.000 |   0.398 |    1.300 | 
     +-------------------------------------------------------------------------+ 
Path 97: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[4] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG65_S3/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.398
= Slack Time                    0.902
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG65_S3 | CK ^                |          |       |   0.001 |    0.903 | 
     | clk_r_REG65_S3 | CK ^ -> Q ^         | DFFQX1TR | 0.397 |   0.398 |    1.300 | 
     |                | SRAM_in_A_addr[4] ^ |          | 0.000 |   0.398 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 98: MET Late External Delay Assertion 
Endpoint:   wrb_addr[3]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG40_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.396
= Slack Time                    0.904
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG40_S2 | CK ^          |          |       |   0.006 |    0.910 | 
     | clk_r_REG40_S2 | CK ^ -> Q ^   | DFFQX1TR | 0.390 |   0.395 |    1.300 | 
     |                | wrb_addr[3] ^ |          | 0.000 |   0.396 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 99: MET Late External Delay Assertion 
Endpoint:   wrb_addr[4]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.390
= Slack Time                    0.910
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^          |          |       |   0.006 |    0.915 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.384 |   0.389 |    1.299 | 
     |                | wrb_addr[4] ^ |          | 0.001 |   0.390 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 100: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[4] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG51_S6/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.389
= Slack Time                    0.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG51_S6 | CK ^                |          |       |   0.007 |    0.918 | 
     | clk_r_REG51_S6 | CK ^ -> Q ^         | DFFQX1TR | 0.382 |   0.389 |    1.300 | 
     |                | SRAM_in_B_addr[4] ^ |          | 0.000 |   0.389 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin clk_r_REG75_S6/CK 
Endpoint:   clk_r_REG75_S6/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG74_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.122
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.283
- Arrival Time                  0.372
= Slack Time                    0.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG74_S5 | CK ^        |          |       |   0.004 |    0.916 | 
     | clk_r_REG74_S5 | CK ^ -> Q ^ | DFFQX4TR | 0.366 |   0.371 |    1.282 | 
     | clk_r_REG75_S6 | D ^         | DFFQX1TR | 0.001 |   0.372 |    1.283 | 
     +----------------------------------------------------------------------+ 
Path 102: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[3] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG50_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.389
= Slack Time                    0.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG50_S5 | CK ^                |          |       |   0.007 |    0.918 | 
     | clk_r_REG50_S5 | CK ^ -> Q ^         | DFFQX1TR | 0.382 |   0.388 |    1.300 | 
     |                | SRAM_in_B_addr[3] ^ |          | 0.000 |   0.389 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 103: MET Late External Delay Assertion 
Endpoint:   mem_addr[0]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG18_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.380
= Slack Time                    0.920
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG18_S1 | CK ^          |          |       |   0.000 |    0.920 | 
     | clk_r_REG18_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.379 |   0.379 |    1.299 | 
     |                | mem_addr[0] ^ |          | 0.000 |   0.380 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 104: MET Late External Delay Assertion 
Endpoint:   wrb_addr[7]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG39_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.377
= Slack Time                    0.923
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG39_S1 | CK ^          |          |       |   0.006 |    0.928 | 
     | clk_r_REG39_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.371 |   0.377 |    1.300 | 
     |                | wrb_addr[7] ^ |          | 0.000 |   0.377 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 105: MET Late External Delay Assertion 
Endpoint:   mem_addr[6]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.376
= Slack Time                    0.924
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG15_S2 | CK ^          |          |       |   0.001 |    0.924 | 
     | clk_r_REG15_S2 | CK ^ -> Q ^   | DFFQX1TR | 0.375 |   0.376 |    1.300 | 
     |                | mem_addr[6] ^ |          | 0.000 |   0.376 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 106: MET Late External Delay Assertion 
Endpoint:   SRAM_WENB2       (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.371
= Slack Time                    0.929
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                |              |            |       |  Time   |   Time   | 
     |----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG42_S2 | CK ^         |            |       |   0.001 |    0.930 | 
     | clk_r_REG42_S2 | CK ^ -> Q v  | DFFQX1TR   | 0.288 |   0.288 |    1.217 | 
     | U391           | A v -> Y ^   | CLKINVX2TR | 0.082 |   0.371 |    1.300 | 
     |                | SRAM_WENB2 ^ |            | 0.000 |   0.371 |    1.300 | 
     +-------------------------------------------------------------------------+ 
Path 107: MET Late External Delay Assertion 
Endpoint:   SRAM_WENB3       (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG43_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.370
= Slack Time                    0.930
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                |              |            |       |  Time   |   Time   | 
     |----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG43_S3 | CK ^         |            |       |   0.001 |    0.930 | 
     | clk_r_REG43_S3 | CK ^ -> Q v  | DFFQX1TR   | 0.287 |   0.288 |    1.217 | 
     | U393           | A v -> Y ^   | CLKINVX2TR | 0.082 |   0.370 |    1.300 | 
     |                | SRAM_WENB3 ^ |            | 0.000 |   0.370 |    1.300 | 
     +-------------------------------------------------------------------------+ 
Path 108: MET Late External Delay Assertion 
Endpoint:   mem_addr[8]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG12_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.368
= Slack Time                    0.932
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG12_S2 | CK ^          |          |       |   0.001 |    0.932 | 
     | clk_r_REG12_S2 | CK ^ -> Q ^   | DFFQX1TR | 0.368 |   0.368 |    1.300 | 
     |                | mem_addr[8] ^ |          | 0.000 |   0.368 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 109: MET Late External Delay Assertion 
Endpoint:   mem_addr[2]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG6_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.367
= Slack Time                    0.933
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |               |               |          |       |  Time   |   Time   | 
     |---------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG6_S1 | CK ^          |          |       |   0.000 |    0.934 | 
     | clk_r_REG6_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.366 |   0.366 |    1.300 | 
     |               | mem_addr[2] ^ |          | 0.000 |   0.367 |    1.300 | 
     +-----------------------------------------------------------------------+ 
Path 110: MET Late External Delay Assertion 
Endpoint:   mem_addr[4]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG16_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.365
= Slack Time                    0.935
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG16_S2 | CK ^          |          |       |   0.000 |    0.936 | 
     | clk_r_REG16_S2 | CK ^ -> Q ^   | DFFQX1TR | 0.364 |   0.364 |    1.300 | 
     |                | mem_addr[4] ^ |          | 0.000 |   0.365 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 111: MET Late External Delay Assertion 
Endpoint:   wrb_addr[5]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG59_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.361
= Slack Time                    0.939
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG59_S1 | CK ^          |          |       |   0.006 |    0.944 | 
     | clk_r_REG59_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.356 |   0.361 |    1.300 | 
     |                | wrb_addr[5] ^ |          | 0.000 |   0.361 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 112: MET Late External Delay Assertion 
Endpoint:   wrb_addr[6]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG38_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.361
= Slack Time                    0.939
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG38_S1 | CK ^          |          |       |   0.006 |    0.945 | 
     | clk_r_REG38_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.355 |   0.360 |    1.300 | 
     |                | wrb_addr[6] ^ |          | 0.000 |   0.361 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 113: MET Late External Delay Assertion 
Endpoint:   wrb_addr[2]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.360
= Slack Time                    0.940
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG55_S1 | CK ^          |          |       |   0.005 |    0.946 | 
     | clk_r_REG55_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.354 |   0.359 |    1.300 | 
     |                | wrb_addr[2] ^ |          | 0.000 |   0.360 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 114: MET Late External Delay Assertion 
Endpoint:   mem_addr[5]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.359
= Slack Time                    0.941
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG13_S2 | CK ^          |          |       |   0.000 |    0.941 | 
     | clk_r_REG13_S2 | CK ^ -> Q ^   | DFFQX1TR | 0.359 |   0.359 |    1.300 | 
     |                | mem_addr[5] ^ |          | 0.000 |   0.359 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 115: MET Late External Delay Assertion 
Endpoint:   wrb_addr[1]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.357
= Slack Time                    0.943
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG56_S1 | CK ^          |          |       |   0.005 |    0.948 | 
     | clk_r_REG56_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.352 |   0.357 |    1.300 | 
     |                | wrb_addr[1] ^ |          | 0.000 |   0.357 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 116: MET Late External Delay Assertion 
Endpoint:   mem_addr[9]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG11_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.353
= Slack Time                    0.947
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG11_S2 | CK ^          |          |       |   0.001 |    0.948 | 
     | clk_r_REG11_S2 | CK ^ -> Q ^   | DFFQX1TR | 0.352 |   0.353 |    1.300 | 
     |                | mem_addr[9] ^ |          | 0.000 |   0.353 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 117: MET Late External Delay Assertion 
Endpoint:   mem_addr[7]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.352
= Slack Time                    0.948
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG14_S2 | CK ^          |          |       |   0.001 |    0.948 | 
     | clk_r_REG14_S2 | CK ^ -> Q ^   | DFFQX1TR | 0.351 |   0.352 |    1.300 | 
     |                | mem_addr[7] ^ |          | 0.000 |   0.352 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 118: MET Late External Delay Assertion 
Endpoint:   mem_addr[1]      (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG17_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.349
= Slack Time                    0.951
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG17_S1 | CK ^          |          |       |   0.000 |    0.951 | 
     | clk_r_REG17_S1 | CK ^ -> Q ^   | DFFQX1TR | 0.348 |   0.349 |    1.300 | 
     |                | mem_addr[1] ^ |          | 0.000 |   0.349 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 119: MET Late External Delay Assertion 
Endpoint:   mem_addr[3]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.349
= Slack Time                    0.951
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |               |               |          |       |  Time   |   Time   | 
     |---------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG7_S2 | CK ^          |          |       |   0.000 |    0.952 | 
     | clk_r_REG7_S2 | CK ^ -> Q ^   | DFFQX1TR | 0.348 |   0.349 |    1.300 | 
     |               | mem_addr[3] ^ |          | 0.000 |   0.349 |    1.300 | 
     +-----------------------------------------------------------------------+ 
Path 120: MET Late External Delay Assertion 
Endpoint:   mem_addr[10]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.346
= Slack Time                    0.954
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                |                |          |       |  Time   |   Time   | 
     |----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG10_S2 | CK ^           |          |       |   0.001 |    0.954 | 
     | clk_r_REG10_S2 | CK ^ -> Q ^    | DFFQX1TR | 0.345 |   0.346 |    1.300 | 
     |                | mem_addr[10] ^ |          | 0.000 |   0.346 |    1.300 | 
     +-------------------------------------------------------------------------+ 
Path 121: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[7] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG28_S4/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.340
= Slack Time                    0.960
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG28_S4 | CK ^                |          |       |   0.006 |    0.967 | 
     | clk_r_REG28_S4 | CK ^ -> Q v         | DFFQX4TR | 0.332 |   0.338 |    1.299 | 
     |                | SRAM_in_A_addr[7] v |          | 0.001 |   0.340 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 122: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[6] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG29_S2/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.332
= Slack Time                    0.968
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG29_S2 | CK ^                |          |       |   0.001 |    0.969 | 
     | clk_r_REG29_S2 | CK ^ -> Q v         | DFFQX4TR | 0.330 |   0.332 |    1.299 | 
     |                | SRAM_in_A_addr[6] v |          | 0.001 |   0.332 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 123: MET Late External Delay Assertion 
Endpoint:   mem_addr[11]    (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.331
= Slack Time                    0.969
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG9_S2 | CK ^           |          |       |   0.001 |    0.970 | 
     | clk_r_REG9_S2 | CK ^ -> Q ^    | DFFQX1TR | 0.330 |   0.331 |    1.300 | 
     |               | mem_addr[11] ^ |          | 0.000 |   0.331 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 124: MET Late External Delay Assertion 
Endpoint:   mem_addr[12]    (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.329
= Slack Time                    0.971
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG8_S2 | CK ^           |          |       |   0.001 |    0.971 | 
     | clk_r_REG8_S2 | CK ^ -> Q ^    | DFFQX1TR | 0.328 |   0.329 |    1.300 | 
     |               | mem_addr[12] ^ |          | 0.000 |   0.329 |    1.300 | 
     +------------------------------------------------------------------------+ 
Path 125: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[1] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S2/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.328
= Slack Time                    0.972
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG64_S2 | CK ^                |          |       |   0.001 |    0.973 | 
     | clk_r_REG64_S2 | CK ^ -> Q v         | DFFQX4TR | 0.326 |   0.327 |    1.299 | 
     |                | SRAM_in_A_addr[1] v |          | 0.001 |   0.328 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 126: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[2] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG22_S2/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.328
= Slack Time                    0.972
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG22_S2 | CK ^                |          |       |   0.001 |    0.973 | 
     | clk_r_REG22_S2 | CK ^ -> Q v         | DFFQX4TR | 0.326 |   0.328 |    1.300 | 
     |                | SRAM_in_A_addr[2] v |          | 0.000 |   0.328 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 127: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[0] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG76_S2/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.327
= Slack Time                    0.973
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG76_S2 | CK ^                |          |       |   0.001 |    0.974 | 
     | clk_r_REG76_S2 | CK ^ -> Q v         | DFFQX4TR | 0.325 |   0.325 |    1.298 | 
     |                | SRAM_in_A_addr[0] v |          | 0.002 |   0.327 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 128: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[3] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.312
= Slack Time                    0.988
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^                |          |       |   0.001 |    0.990 | 
     | clk_r_REG23_S3 | CK ^ -> Q v         | DFFQX4TR | 0.310 |   0.311 |    1.300 | 
     |                | SRAM_in_A_addr[3] v |          | 0.000 |   0.312 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 129: MET Late External Delay Assertion 
Endpoint:   SRAM_in_B_addr[0] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S5/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.271
= Slack Time                    1.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                |                     |           |       |  Time   |   Time   | 
     |----------------+---------------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S5 | CK ^                |           |       |   0.007 |    1.036 | 
     | clk_r_REG54_S5 | CK ^ -> Q ^         | DFFHQX2TR | 0.264 |   0.270 |    1.299 | 
     |                | SRAM_in_B_addr[0] ^ |           | 0.001 |   0.271 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 130: MET Late External Delay Assertion 
Endpoint:   SRAM_in_A_addr[5] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S2/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.229
= Slack Time                    1.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                |                     |           |       |  Time   |   Time   | 
     |----------------+---------------------+-----------+-------+---------+----------| 
     | clk_r_REG30_S2 | CK ^                |           |       |   0.006 |    1.077 | 
     | clk_r_REG30_S2 | CK ^ -> Q ^         | DFFHQX4TR | 0.221 |   0.228 |    1.299 | 
     |                | SRAM_in_A_addr[5] ^ |           | 0.001 |   0.229 |    1.300 | 
     +-------------------------------------------------------------------------------+ 

