

================================================================
== Vitis HLS Report for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE'
================================================================
* Date:           Thu Oct  2 22:21:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.755 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_STORE  |      768|      768|         2|          1|          1|   768|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln54_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln54_1"   --->   Operation 6 'read' 'sext_ln54_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln54_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln54"   --->   Operation 7 'read' 'sext_ln54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast_cast9 = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 8 'read' 'p_cast_cast9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_cast1_cast8 = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast1_cast"   --->   Operation 9 'read' 'p_cast1_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln54_1_cast = sext i62 %sext_ln54_1_read"   --->   Operation 10 'sext' 'sext_ln54_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln54_cast = sext i62 %sext_ln54_read"   --->   Operation 11 'sext' 'sext_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_57, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%store_ln54 = store i10 0, i10 %i" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 30 'store' 'store_ln54' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_16 = load i10 %i" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 32 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%add_ln54 = add i10 %i_16, i10 1" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 33 'add' 'add_ln54' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "%icmp_ln54 = icmp_eq  i10 %i_16, i10 768" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 34 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc.split.i.i.i, void %kernel_mhsa.1_Loop_CACHE_STORE_proc.exit.i.i.exitStub" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 35 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i10 %i_16" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 36 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i10 %i_16" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 37 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_16, i32 4, i32 9" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %lshr_ln" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 39 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln54_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_16, i32 3, i32 9" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 40 'partselect' 'lshr_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i7 %lshr_ln54_1" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 41 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_k_rope_0_addr = getelementptr i32 %out_k_rope_0, i64 0, i64 %zext_ln54_1" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 42 'getelementptr' 'out_k_rope_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_k_rope_1_addr = getelementptr i32 %out_k_rope_1, i64 0, i64 %zext_ln54_1" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 43 'getelementptr' 'out_k_rope_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_k_rope_2_addr = getelementptr i32 %out_k_rope_2, i64 0, i64 %zext_ln54_1" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 44 'getelementptr' 'out_k_rope_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_k_rope_3_addr = getelementptr i32 %out_k_rope_3, i64 0, i64 %zext_ln54_1" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 45 'getelementptr' 'out_k_rope_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out_k_rope_4_addr = getelementptr i32 %out_k_rope_4, i64 0, i64 %zext_ln54_1" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 46 'getelementptr' 'out_k_rope_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_k_rope_5_addr = getelementptr i32 %out_k_rope_5, i64 0, i64 %zext_ln54_1" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 47 'getelementptr' 'out_k_rope_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_k_rope_6_addr = getelementptr i32 %out_k_rope_6, i64 0, i64 %zext_ln54_1" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 48 'getelementptr' 'out_k_rope_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_k_rope_7_addr = getelementptr i32 %out_k_rope_7, i64 0, i64 %zext_ln54_1" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 49 'getelementptr' 'out_k_rope_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_0_load = muxlogic i7 %out_k_rope_0_addr"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_0_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_0_load = load i7 %out_k_rope_0_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 51 'load' 'out_k_rope_0_load' <Predicate = (!icmp_ln54)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_1_load = muxlogic i7 %out_k_rope_1_addr"   --->   Operation 52 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_1_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_1_load = load i7 %out_k_rope_1_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 53 'load' 'out_k_rope_1_load' <Predicate = (!icmp_ln54)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_2_load = muxlogic i7 %out_k_rope_2_addr"   --->   Operation 54 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_2_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_2_load = load i7 %out_k_rope_2_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 55 'load' 'out_k_rope_2_load' <Predicate = (!icmp_ln54)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_3_load = muxlogic i7 %out_k_rope_3_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_3_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_3_load = load i7 %out_k_rope_3_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 57 'load' 'out_k_rope_3_load' <Predicate = (!icmp_ln54)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_4_load = muxlogic i7 %out_k_rope_4_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_4_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_4_load = load i7 %out_k_rope_4_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 59 'load' 'out_k_rope_4_load' <Predicate = (!icmp_ln54)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_5_load = muxlogic i7 %out_k_rope_5_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_5_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_5_load = load i7 %out_k_rope_5_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 61 'load' 'out_k_rope_5_load' <Predicate = (!icmp_ln54)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_6_load = muxlogic i7 %out_k_rope_6_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_6_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_6_load = load i7 %out_k_rope_6_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 63 'load' 'out_k_rope_6_load' <Predicate = (!icmp_ln54)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_7_load = muxlogic i7 %out_k_rope_7_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_7_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_7_load = load i7 %out_k_rope_7_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 65 'load' 'out_k_rope_7_load' <Predicate = (!icmp_ln54)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%out_v_0_addr = getelementptr i32 %out_v_0, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 66 'getelementptr' 'out_v_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%out_v_1_addr = getelementptr i32 %out_v_1, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 67 'getelementptr' 'out_v_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%out_v_2_addr = getelementptr i32 %out_v_2, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 68 'getelementptr' 'out_v_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%out_v_3_addr = getelementptr i32 %out_v_3, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 69 'getelementptr' 'out_v_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%out_v_4_addr = getelementptr i32 %out_v_4, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 70 'getelementptr' 'out_v_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%out_v_5_addr = getelementptr i32 %out_v_5, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 71 'getelementptr' 'out_v_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%out_v_6_addr = getelementptr i32 %out_v_6, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 72 'getelementptr' 'out_v_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%out_v_7_addr = getelementptr i32 %out_v_7, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 73 'getelementptr' 'out_v_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%out_v_8_addr = getelementptr i32 %out_v_8, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 74 'getelementptr' 'out_v_8_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%out_v_9_addr = getelementptr i32 %out_v_9, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 75 'getelementptr' 'out_v_9_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%out_v_10_addr = getelementptr i32 %out_v_10, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 76 'getelementptr' 'out_v_10_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out_v_11_addr = getelementptr i32 %out_v_11, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 77 'getelementptr' 'out_v_11_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%out_v_12_addr = getelementptr i32 %out_v_12, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 78 'getelementptr' 'out_v_12_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out_v_13_addr = getelementptr i32 %out_v_13, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 79 'getelementptr' 'out_v_13_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%out_v_14_addr = getelementptr i32 %out_v_14, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 80 'getelementptr' 'out_v_14_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%out_v_15_addr = getelementptr i32 %out_v_15, i64 0, i64 %zext_ln54" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 81 'getelementptr' 'out_v_15_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_0_load = muxlogic i6 %out_v_0_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_out_v_0_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_0_load = load i6 %out_v_0_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 83 'load' 'out_v_0_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_1_load = muxlogic i6 %out_v_1_addr"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_out_v_1_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_1_load = load i6 %out_v_1_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 85 'load' 'out_v_1_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_2_load = muxlogic i6 %out_v_2_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_out_v_2_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_2_load = load i6 %out_v_2_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 87 'load' 'out_v_2_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_3_load = muxlogic i6 %out_v_3_addr"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_out_v_3_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_3_load = load i6 %out_v_3_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 89 'load' 'out_v_3_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_4_load = muxlogic i6 %out_v_4_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_out_v_4_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_4_load = load i6 %out_v_4_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 91 'load' 'out_v_4_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_5_load = muxlogic i6 %out_v_5_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_out_v_5_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_5_load = load i6 %out_v_5_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 93 'load' 'out_v_5_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_6_load = muxlogic i6 %out_v_6_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_out_v_6_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_6_load = load i6 %out_v_6_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 95 'load' 'out_v_6_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_7_load = muxlogic i6 %out_v_7_addr"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_out_v_7_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_7_load = load i6 %out_v_7_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 97 'load' 'out_v_7_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_8_load = muxlogic i6 %out_v_8_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_out_v_8_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_8_load = load i6 %out_v_8_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 99 'load' 'out_v_8_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_9_load = muxlogic i6 %out_v_9_addr"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_out_v_9_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_9_load = load i6 %out_v_9_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 101 'load' 'out_v_9_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_10_load = muxlogic i6 %out_v_10_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_out_v_10_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_10_load = load i6 %out_v_10_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 103 'load' 'out_v_10_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_11_load = muxlogic i6 %out_v_11_addr"   --->   Operation 104 'muxlogic' 'muxLogicRAMAddr_to_out_v_11_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_11_load = load i6 %out_v_11_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 105 'load' 'out_v_11_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_12_load = muxlogic i6 %out_v_12_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_out_v_12_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_12_load = load i6 %out_v_12_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 107 'load' 'out_v_12_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_13_load = muxlogic i6 %out_v_13_addr"   --->   Operation 108 'muxlogic' 'muxLogicRAMAddr_to_out_v_13_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_13_load = load i6 %out_v_13_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 109 'load' 'out_v_13_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_14_load = muxlogic i6 %out_v_14_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_out_v_14_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_14_load = load i6 %out_v_14_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 111 'load' 'out_v_14_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_15_load = muxlogic i6 %out_v_15_addr"   --->   Operation 112 'muxlogic' 'muxLogicRAMAddr_to_out_v_15_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_15_load = load i6 %out_v_15_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 113 'load' 'out_v_15_load' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 114 [1/1] (0.39ns)   --->   "%store_ln54 = store i10 %add_ln54, i10 %i" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 114 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.39>
ST_1 : Operation 155 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 155 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln54_cast" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 115 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%gmem4_addr = getelementptr i32 %gmem4, i64 %sext_ln54_1_cast" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 116 'getelementptr' 'gmem4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 117 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_104" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 119 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_0_load = load i7 %out_k_rope_0_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 120 'load' 'out_k_rope_0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_1_load = load i7 %out_k_rope_1_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 121 'load' 'out_k_rope_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_2_load = load i7 %out_k_rope_2_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 122 'load' 'out_k_rope_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 123 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_3_load = load i7 %out_k_rope_3_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 123 'load' 'out_k_rope_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 124 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_4_load = load i7 %out_k_rope_4_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 124 'load' 'out_k_rope_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 125 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_5_load = load i7 %out_k_rope_5_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 125 'load' 'out_k_rope_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 126 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_6_load = load i7 %out_k_rope_6_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 126 'load' 'out_k_rope_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 127 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_7_load = load i7 %out_k_rope_7_addr" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 127 'load' 'out_k_rope_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 128 [1/1] (0.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %out_k_rope_0_load, i3 1, i32 %out_k_rope_1_load, i3 2, i32 %out_k_rope_2_load, i3 3, i32 %out_k_rope_3_load, i3 4, i32 %out_k_rope_4_load, i3 5, i32 %out_k_rope_5_load, i3 6, i32 %out_k_rope_6_load, i3 7, i32 %out_k_rope_7_load, i32 <undef>, i3 %trunc_ln54" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 128 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %tmp" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 129 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln58 = muxlogic i32 %bitcast_ln58"   --->   Operation 130 'muxlogic' 'muxLogicAXIMData_to_write_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln58 = muxlogic i4 15"   --->   Operation 131 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.08ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem3_addr, i32 %bitcast_ln58, i4 15" [kernel_MHSA.cpp:58->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 132 'write' 'write_ln58' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 133 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_0_load = load i6 %out_v_0_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 133 'load' 'out_v_0_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 134 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_1_load = load i6 %out_v_1_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 134 'load' 'out_v_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 135 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_2_load = load i6 %out_v_2_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 135 'load' 'out_v_2_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 136 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_3_load = load i6 %out_v_3_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 136 'load' 'out_v_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 137 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_4_load = load i6 %out_v_4_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 137 'load' 'out_v_4_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 138 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_5_load = load i6 %out_v_5_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 138 'load' 'out_v_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 139 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_6_load = load i6 %out_v_6_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 139 'load' 'out_v_6_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 140 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_7_load = load i6 %out_v_7_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 140 'load' 'out_v_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 141 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_8_load = load i6 %out_v_8_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 141 'load' 'out_v_8_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_9_load = load i6 %out_v_9_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 142 'load' 'out_v_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 143 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_10_load = load i6 %out_v_10_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 143 'load' 'out_v_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 144 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_11_load = load i6 %out_v_11_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 144 'load' 'out_v_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 145 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_12_load = load i6 %out_v_12_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 145 'load' 'out_v_12_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 146 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_13_load = load i6 %out_v_13_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 146 'load' 'out_v_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 147 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_14_load = load i6 %out_v_14_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 147 'load' 'out_v_14_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 148 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_15_load = load i6 %out_v_15_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 148 'load' 'out_v_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 149 [1/1] (0.79ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %out_v_0_load, i4 1, i32 %out_v_1_load, i4 2, i32 %out_v_2_load, i4 3, i32 %out_v_3_load, i4 4, i32 %out_v_4_load, i4 5, i32 %out_v_5_load, i4 6, i32 %out_v_6_load, i4 7, i32 %out_v_7_load, i4 8, i32 %out_v_8_load, i4 9, i32 %out_v_9_load, i4 10, i32 %out_v_10_load, i4 11, i32 %out_v_11_load, i4 12, i32 %out_v_12_load, i4 13, i32 %out_v_13_load, i4 14, i32 %out_v_14_load, i4 15, i32 %out_v_15_load, i32 <undef>, i4 %trunc_ln54_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 149 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %tmp_s" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 150 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln59 = muxlogic i32 %bitcast_ln59"   --->   Operation 151 'muxlogic' 'muxLogicAXIMData_to_write_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln59 = muxlogic i4 15"   --->   Operation 152 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.08ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %bitcast_ln59, i4 15" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 153 'write' 'write_ln59' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc.i.i.i" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 154 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ sext_ln54]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln54_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_k_rope_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                    (alloca           ) [ 010]
sext_ln54_1_read                     (read             ) [ 000]
sext_ln54_read                       (read             ) [ 000]
p_cast_cast9                         (read             ) [ 000]
p_cast1_cast8                        (read             ) [ 000]
sext_ln54_1_cast                     (sext             ) [ 011]
sext_ln54_cast                       (sext             ) [ 011]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specinterface_ln0                    (specinterface    ) [ 000]
specinterface_ln0                    (specinterface    ) [ 000]
store_ln54                           (store            ) [ 000]
br_ln0                               (br               ) [ 000]
i_16                                 (load             ) [ 000]
add_ln54                             (add              ) [ 000]
icmp_ln54                            (icmp             ) [ 010]
br_ln54                              (br               ) [ 000]
trunc_ln54                           (trunc            ) [ 011]
trunc_ln54_1                         (trunc            ) [ 011]
lshr_ln                              (partselect       ) [ 000]
zext_ln54                            (zext             ) [ 000]
lshr_ln54_1                          (partselect       ) [ 000]
zext_ln54_1                          (zext             ) [ 000]
out_k_rope_0_addr                    (getelementptr    ) [ 011]
out_k_rope_1_addr                    (getelementptr    ) [ 011]
out_k_rope_2_addr                    (getelementptr    ) [ 011]
out_k_rope_3_addr                    (getelementptr    ) [ 011]
out_k_rope_4_addr                    (getelementptr    ) [ 011]
out_k_rope_5_addr                    (getelementptr    ) [ 011]
out_k_rope_6_addr                    (getelementptr    ) [ 011]
out_k_rope_7_addr                    (getelementptr    ) [ 011]
muxLogicRAMAddr_to_out_k_rope_0_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_1_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_2_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_3_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_4_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_5_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_6_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_7_load (muxlogic         ) [ 000]
out_v_0_addr                         (getelementptr    ) [ 011]
out_v_1_addr                         (getelementptr    ) [ 011]
out_v_2_addr                         (getelementptr    ) [ 011]
out_v_3_addr                         (getelementptr    ) [ 011]
out_v_4_addr                         (getelementptr    ) [ 011]
out_v_5_addr                         (getelementptr    ) [ 011]
out_v_6_addr                         (getelementptr    ) [ 011]
out_v_7_addr                         (getelementptr    ) [ 011]
out_v_8_addr                         (getelementptr    ) [ 011]
out_v_9_addr                         (getelementptr    ) [ 011]
out_v_10_addr                        (getelementptr    ) [ 011]
out_v_11_addr                        (getelementptr    ) [ 011]
out_v_12_addr                        (getelementptr    ) [ 011]
out_v_13_addr                        (getelementptr    ) [ 011]
out_v_14_addr                        (getelementptr    ) [ 011]
out_v_15_addr                        (getelementptr    ) [ 011]
muxLogicRAMAddr_to_out_v_0_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_1_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_2_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_3_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_4_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_5_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_6_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_7_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_8_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_9_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_10_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_11_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_12_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_13_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_14_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_15_load     (muxlogic         ) [ 000]
store_ln54                           (store            ) [ 000]
gmem3_addr                           (getelementptr    ) [ 000]
gmem4_addr                           (getelementptr    ) [ 000]
specpipeline_ln55                    (specpipeline     ) [ 000]
speclooptripcount_ln54               (speclooptripcount) [ 000]
specloopname_ln54                    (specloopname     ) [ 000]
out_k_rope_0_load                    (load             ) [ 000]
out_k_rope_1_load                    (load             ) [ 000]
out_k_rope_2_load                    (load             ) [ 000]
out_k_rope_3_load                    (load             ) [ 000]
out_k_rope_4_load                    (load             ) [ 000]
out_k_rope_5_load                    (load             ) [ 000]
out_k_rope_6_load                    (load             ) [ 000]
out_k_rope_7_load                    (load             ) [ 000]
tmp                                  (sparsemux        ) [ 000]
bitcast_ln58                         (bitcast          ) [ 000]
muxLogicAXIMData_to_write_ln58       (muxlogic         ) [ 000]
muxLogicAXIMByteEnable_to_write_ln58 (muxlogic         ) [ 000]
write_ln58                           (write            ) [ 000]
out_v_0_load                         (load             ) [ 000]
out_v_1_load                         (load             ) [ 000]
out_v_2_load                         (load             ) [ 000]
out_v_3_load                         (load             ) [ 000]
out_v_4_load                         (load             ) [ 000]
out_v_5_load                         (load             ) [ 000]
out_v_6_load                         (load             ) [ 000]
out_v_7_load                         (load             ) [ 000]
out_v_8_load                         (load             ) [ 000]
out_v_9_load                         (load             ) [ 000]
out_v_10_load                        (load             ) [ 000]
out_v_11_load                        (load             ) [ 000]
out_v_12_load                        (load             ) [ 000]
out_v_13_load                        (load             ) [ 000]
out_v_14_load                        (load             ) [ 000]
out_v_15_load                        (load             ) [ 000]
tmp_s                                (sparsemux        ) [ 000]
bitcast_ln59                         (bitcast          ) [ 000]
muxLogicAXIMData_to_write_ln59       (muxlogic         ) [ 000]
muxLogicAXIMByteEnable_to_write_ln59 (muxlogic         ) [ 000]
write_ln59                           (write            ) [ 000]
br_ln54                              (br               ) [ 000]
ret_ln0                              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast1_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_cast_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln54">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln54_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_k_rope_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_k_rope_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_k_rope_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_k_rope_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_k_rope_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_k_rope_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_k_rope_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_k_rope_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_v_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_v_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_v_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_v_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_v_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_v_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_v_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_v_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_v_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_v_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_v_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_v_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_v_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_v_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_v_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_v_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_104"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln54_1_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="62" slack="0"/>
<pin id="182" dir="0" index="1" bw="62" slack="0"/>
<pin id="183" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln54_1_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln54_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="62" slack="0"/>
<pin id="188" dir="0" index="1" bw="62" slack="0"/>
<pin id="189" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln54_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_cast_cast9_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="62" slack="0"/>
<pin id="194" dir="0" index="1" bw="62" slack="0"/>
<pin id="195" dir="1" index="2" bw="62" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_cast9/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_cast1_cast8_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="62" slack="0"/>
<pin id="200" dir="0" index="1" bw="62" slack="0"/>
<pin id="201" dir="1" index="2" bw="62" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast1_cast8/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_k_rope_0_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_0_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="out_k_rope_1_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_1_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="out_k_rope_2_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_2_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="out_k_rope_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_3_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="out_k_rope_4_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_4_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="out_k_rope_5_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_5_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="out_k_rope_6_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_6_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="out_k_rope_7_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_7_addr/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_0_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_1_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_2_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_3_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_4_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_5_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_6_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_7_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="out_v_0_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_0_addr/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="out_v_1_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_1_addr/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="out_v_2_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_2_addr/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="out_v_3_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_3_addr/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="out_v_4_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_4_addr/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="out_v_5_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_5_addr/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="out_v_6_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_6_addr/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="out_v_7_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_7_addr/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="out_v_8_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_8_addr/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="out_v_9_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_9_addr/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="out_v_10_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_10_addr/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="out_v_11_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_11_addr/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="out_v_12_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_12_addr/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="out_v_13_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_13_addr/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="out_v_14_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_14_addr/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="out_v_15_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_15_addr/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_0_load/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_1_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_2_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_3_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_4_load/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_5_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_6_load/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_7_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_8_load/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_9_load/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_10_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_11_load/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_12_load/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_13_load/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_14_load/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_15_load/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="write_ln58_write_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="0" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="0" index="3" bw="1" slack="0"/>
<pin id="521" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="write_ln59_write_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="0" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="0" index="3" bw="1" slack="0"/>
<pin id="529" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln54_1_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="62" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1_cast/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln54_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="62" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_cast/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln54_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="10" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="i_16_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln54_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln54_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="0" index="1" bw="9" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln54_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln54_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="lshr_ln_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="0" index="3" bw="5" slack="0"/>
<pin id="573" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln54_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="lshr_ln54_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="0" index="2" bw="3" slack="0"/>
<pin id="602" dir="0" index="3" bw="5" slack="0"/>
<pin id="603" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln54_1/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln54_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="muxLogicRAMAddr_to_out_k_rope_0_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_0_load/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="muxLogicRAMAddr_to_out_k_rope_1_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_1_load/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="muxLogicRAMAddr_to_out_k_rope_2_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_2_load/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="muxLogicRAMAddr_to_out_k_rope_3_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_3_load/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="muxLogicRAMAddr_to_out_k_rope_4_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_4_load/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="muxLogicRAMAddr_to_out_k_rope_5_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_5_load/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="muxLogicRAMAddr_to_out_k_rope_6_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_6_load/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="muxLogicRAMAddr_to_out_k_rope_7_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_7_load/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="muxLogicRAMAddr_to_out_v_0_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_0_load/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="muxLogicRAMAddr_to_out_v_1_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_1_load/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="muxLogicRAMAddr_to_out_v_2_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_2_load/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="muxLogicRAMAddr_to_out_v_3_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="0"/>
<pin id="666" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_3_load/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="muxLogicRAMAddr_to_out_v_4_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_4_load/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="muxLogicRAMAddr_to_out_v_5_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_5_load/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="muxLogicRAMAddr_to_out_v_6_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="0"/>
<pin id="678" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_6_load/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="muxLogicRAMAddr_to_out_v_7_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_7_load/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="muxLogicRAMAddr_to_out_v_8_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_8_load/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="muxLogicRAMAddr_to_out_v_9_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_9_load/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="muxLogicRAMAddr_to_out_v_10_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_10_load/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="muxLogicRAMAddr_to_out_v_11_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_11_load/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="muxLogicRAMAddr_to_out_v_12_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_12_load/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="muxLogicRAMAddr_to_out_v_13_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_13_load/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="muxLogicRAMAddr_to_out_v_14_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="0"/>
<pin id="710" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_14_load/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="muxLogicRAMAddr_to_out_v_15_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_15_load/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="store_ln54_store_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="0"/>
<pin id="718" dir="0" index="1" bw="10" slack="0"/>
<pin id="719" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="gmem3_addr_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="62" slack="1"/>
<pin id="724" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="gmem4_addr_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="62" slack="1"/>
<pin id="730" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem4_addr/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="0" index="2" bw="32" slack="0"/>
<pin id="737" dir="0" index="3" bw="3" slack="0"/>
<pin id="738" dir="0" index="4" bw="32" slack="0"/>
<pin id="739" dir="0" index="5" bw="3" slack="0"/>
<pin id="740" dir="0" index="6" bw="32" slack="0"/>
<pin id="741" dir="0" index="7" bw="3" slack="0"/>
<pin id="742" dir="0" index="8" bw="32" slack="0"/>
<pin id="743" dir="0" index="9" bw="3" slack="0"/>
<pin id="744" dir="0" index="10" bw="32" slack="0"/>
<pin id="745" dir="0" index="11" bw="3" slack="0"/>
<pin id="746" dir="0" index="12" bw="32" slack="0"/>
<pin id="747" dir="0" index="13" bw="3" slack="0"/>
<pin id="748" dir="0" index="14" bw="32" slack="0"/>
<pin id="749" dir="0" index="15" bw="3" slack="0"/>
<pin id="750" dir="0" index="16" bw="32" slack="0"/>
<pin id="751" dir="0" index="17" bw="32" slack="0"/>
<pin id="752" dir="0" index="18" bw="3" slack="1"/>
<pin id="753" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="bitcast_ln58_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="muxLogicAXIMData_to_write_ln58_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln58/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="muxLogicAXIMByteEnable_to_write_ln58_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln58/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_s_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="4" slack="0"/>
<pin id="788" dir="0" index="2" bw="32" slack="0"/>
<pin id="789" dir="0" index="3" bw="4" slack="0"/>
<pin id="790" dir="0" index="4" bw="32" slack="0"/>
<pin id="791" dir="0" index="5" bw="4" slack="0"/>
<pin id="792" dir="0" index="6" bw="32" slack="0"/>
<pin id="793" dir="0" index="7" bw="4" slack="0"/>
<pin id="794" dir="0" index="8" bw="32" slack="0"/>
<pin id="795" dir="0" index="9" bw="4" slack="0"/>
<pin id="796" dir="0" index="10" bw="32" slack="0"/>
<pin id="797" dir="0" index="11" bw="4" slack="0"/>
<pin id="798" dir="0" index="12" bw="32" slack="0"/>
<pin id="799" dir="0" index="13" bw="4" slack="0"/>
<pin id="800" dir="0" index="14" bw="32" slack="0"/>
<pin id="801" dir="0" index="15" bw="4" slack="0"/>
<pin id="802" dir="0" index="16" bw="32" slack="0"/>
<pin id="803" dir="0" index="17" bw="4" slack="0"/>
<pin id="804" dir="0" index="18" bw="32" slack="0"/>
<pin id="805" dir="0" index="19" bw="4" slack="0"/>
<pin id="806" dir="0" index="20" bw="32" slack="0"/>
<pin id="807" dir="0" index="21" bw="4" slack="0"/>
<pin id="808" dir="0" index="22" bw="32" slack="0"/>
<pin id="809" dir="0" index="23" bw="4" slack="0"/>
<pin id="810" dir="0" index="24" bw="32" slack="0"/>
<pin id="811" dir="0" index="25" bw="4" slack="0"/>
<pin id="812" dir="0" index="26" bw="32" slack="0"/>
<pin id="813" dir="0" index="27" bw="4" slack="0"/>
<pin id="814" dir="0" index="28" bw="32" slack="0"/>
<pin id="815" dir="0" index="29" bw="4" slack="0"/>
<pin id="816" dir="0" index="30" bw="32" slack="0"/>
<pin id="817" dir="0" index="31" bw="4" slack="0"/>
<pin id="818" dir="0" index="32" bw="32" slack="0"/>
<pin id="819" dir="0" index="33" bw="32" slack="0"/>
<pin id="820" dir="0" index="34" bw="4" slack="1"/>
<pin id="821" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="856" class="1004" name="bitcast_ln59_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="muxLogicAXIMData_to_write_ln59_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln59/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="muxLogicAXIMByteEnable_to_write_ln59_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln59/2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="i_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="0"/>
<pin id="871" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="876" class="1005" name="sext_ln54_1_cast_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="1"/>
<pin id="878" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_1_cast "/>
</bind>
</comp>

<comp id="881" class="1005" name="sext_ln54_cast_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_cast "/>
</bind>
</comp>

<comp id="889" class="1005" name="trunc_ln54_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="1"/>
<pin id="891" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="894" class="1005" name="trunc_ln54_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="4" slack="1"/>
<pin id="896" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="out_k_rope_0_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="1"/>
<pin id="901" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_0_addr "/>
</bind>
</comp>

<comp id="904" class="1005" name="out_k_rope_1_addr_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="7" slack="1"/>
<pin id="906" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_1_addr "/>
</bind>
</comp>

<comp id="909" class="1005" name="out_k_rope_2_addr_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="1"/>
<pin id="911" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_2_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="out_k_rope_3_addr_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="1"/>
<pin id="916" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_3_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="out_k_rope_4_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="1"/>
<pin id="921" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_4_addr "/>
</bind>
</comp>

<comp id="924" class="1005" name="out_k_rope_5_addr_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="7" slack="1"/>
<pin id="926" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_5_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="out_k_rope_6_addr_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="7" slack="1"/>
<pin id="931" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_6_addr "/>
</bind>
</comp>

<comp id="934" class="1005" name="out_k_rope_7_addr_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="7" slack="1"/>
<pin id="936" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_7_addr "/>
</bind>
</comp>

<comp id="939" class="1005" name="out_v_0_addr_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="1"/>
<pin id="941" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_0_addr "/>
</bind>
</comp>

<comp id="944" class="1005" name="out_v_1_addr_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="1"/>
<pin id="946" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_1_addr "/>
</bind>
</comp>

<comp id="949" class="1005" name="out_v_2_addr_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="6" slack="1"/>
<pin id="951" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_2_addr "/>
</bind>
</comp>

<comp id="954" class="1005" name="out_v_3_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="1"/>
<pin id="956" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_3_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="out_v_4_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="6" slack="1"/>
<pin id="961" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_4_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="out_v_5_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="1"/>
<pin id="966" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_5_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="out_v_6_addr_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="1"/>
<pin id="971" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_6_addr "/>
</bind>
</comp>

<comp id="974" class="1005" name="out_v_7_addr_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="6" slack="1"/>
<pin id="976" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_7_addr "/>
</bind>
</comp>

<comp id="979" class="1005" name="out_v_8_addr_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="1"/>
<pin id="981" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_8_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="out_v_9_addr_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="1"/>
<pin id="986" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_9_addr "/>
</bind>
</comp>

<comp id="989" class="1005" name="out_v_10_addr_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="6" slack="1"/>
<pin id="991" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_10_addr "/>
</bind>
</comp>

<comp id="994" class="1005" name="out_v_11_addr_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="1"/>
<pin id="996" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_11_addr "/>
</bind>
</comp>

<comp id="999" class="1005" name="out_v_12_addr_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="1"/>
<pin id="1001" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_12_addr "/>
</bind>
</comp>

<comp id="1004" class="1005" name="out_v_13_addr_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="1"/>
<pin id="1006" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_13_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="out_v_14_addr_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="1"/>
<pin id="1011" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_14_addr "/>
</bind>
</comp>

<comp id="1014" class="1005" name="out_v_15_addr_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="1"/>
<pin id="1016" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_15_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="108" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="108" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="108" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="108" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="108" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="108" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="108" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="108" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="204" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="211" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="218" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="225" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="232" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="239" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="246" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="253" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="108" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="108" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="108" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="108" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="108" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="108" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="108" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="108" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="108" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="108" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="108" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="108" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="108" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="108" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="108" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="108" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="308" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="315" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="322" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="329" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="336" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="343" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="350" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="357" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="364" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="371" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="378" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="385" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="392" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="399" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="406" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="413" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="522"><net_src comp="142" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="140" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="530"><net_src comp="142" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="140" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="535"><net_src comp="180" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="186" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="92" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="545" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="96" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="545" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="545" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="98" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="545" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="100" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="102" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="568" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="590"><net_src comp="578" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="591"><net_src comp="578" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="592"><net_src comp="578" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="593"><net_src comp="578" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="594"><net_src comp="578" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="595"><net_src comp="578" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="596"><net_src comp="578" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="597"><net_src comp="578" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="604"><net_src comp="104" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="545" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="106" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="102" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="611"><net_src comp="598" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="619"><net_src comp="608" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="623"><net_src comp="204" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="211" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="218" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="225" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="232" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="239" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="246" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="253" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="308" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="315" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="322" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="329" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="336" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="343" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="350" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="357" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="364" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="371" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="378" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="385" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="392" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="399" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="406" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="413" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="548" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="0" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="721" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="731"><net_src comp="4" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="727" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="754"><net_src comp="120" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="755"><net_src comp="122" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="756"><net_src comp="260" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="757"><net_src comp="124" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="758"><net_src comp="266" pin="3"/><net_sink comp="733" pin=4"/></net>

<net id="759"><net_src comp="126" pin="0"/><net_sink comp="733" pin=5"/></net>

<net id="760"><net_src comp="272" pin="3"/><net_sink comp="733" pin=6"/></net>

<net id="761"><net_src comp="128" pin="0"/><net_sink comp="733" pin=7"/></net>

<net id="762"><net_src comp="278" pin="3"/><net_sink comp="733" pin=8"/></net>

<net id="763"><net_src comp="130" pin="0"/><net_sink comp="733" pin=9"/></net>

<net id="764"><net_src comp="284" pin="3"/><net_sink comp="733" pin=10"/></net>

<net id="765"><net_src comp="132" pin="0"/><net_sink comp="733" pin=11"/></net>

<net id="766"><net_src comp="290" pin="3"/><net_sink comp="733" pin=12"/></net>

<net id="767"><net_src comp="134" pin="0"/><net_sink comp="733" pin=13"/></net>

<net id="768"><net_src comp="296" pin="3"/><net_sink comp="733" pin=14"/></net>

<net id="769"><net_src comp="136" pin="0"/><net_sink comp="733" pin=15"/></net>

<net id="770"><net_src comp="302" pin="3"/><net_sink comp="733" pin=16"/></net>

<net id="771"><net_src comp="138" pin="0"/><net_sink comp="733" pin=17"/></net>

<net id="775"><net_src comp="733" pin="19"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="140" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="822"><net_src comp="144" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="823"><net_src comp="146" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="824"><net_src comp="420" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="825"><net_src comp="148" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="826"><net_src comp="426" pin="3"/><net_sink comp="785" pin=4"/></net>

<net id="827"><net_src comp="150" pin="0"/><net_sink comp="785" pin=5"/></net>

<net id="828"><net_src comp="432" pin="3"/><net_sink comp="785" pin=6"/></net>

<net id="829"><net_src comp="152" pin="0"/><net_sink comp="785" pin=7"/></net>

<net id="830"><net_src comp="438" pin="3"/><net_sink comp="785" pin=8"/></net>

<net id="831"><net_src comp="154" pin="0"/><net_sink comp="785" pin=9"/></net>

<net id="832"><net_src comp="444" pin="3"/><net_sink comp="785" pin=10"/></net>

<net id="833"><net_src comp="156" pin="0"/><net_sink comp="785" pin=11"/></net>

<net id="834"><net_src comp="450" pin="3"/><net_sink comp="785" pin=12"/></net>

<net id="835"><net_src comp="158" pin="0"/><net_sink comp="785" pin=13"/></net>

<net id="836"><net_src comp="456" pin="3"/><net_sink comp="785" pin=14"/></net>

<net id="837"><net_src comp="160" pin="0"/><net_sink comp="785" pin=15"/></net>

<net id="838"><net_src comp="462" pin="3"/><net_sink comp="785" pin=16"/></net>

<net id="839"><net_src comp="162" pin="0"/><net_sink comp="785" pin=17"/></net>

<net id="840"><net_src comp="468" pin="3"/><net_sink comp="785" pin=18"/></net>

<net id="841"><net_src comp="164" pin="0"/><net_sink comp="785" pin=19"/></net>

<net id="842"><net_src comp="474" pin="3"/><net_sink comp="785" pin=20"/></net>

<net id="843"><net_src comp="166" pin="0"/><net_sink comp="785" pin=21"/></net>

<net id="844"><net_src comp="480" pin="3"/><net_sink comp="785" pin=22"/></net>

<net id="845"><net_src comp="168" pin="0"/><net_sink comp="785" pin=23"/></net>

<net id="846"><net_src comp="486" pin="3"/><net_sink comp="785" pin=24"/></net>

<net id="847"><net_src comp="170" pin="0"/><net_sink comp="785" pin=25"/></net>

<net id="848"><net_src comp="492" pin="3"/><net_sink comp="785" pin=26"/></net>

<net id="849"><net_src comp="172" pin="0"/><net_sink comp="785" pin=27"/></net>

<net id="850"><net_src comp="498" pin="3"/><net_sink comp="785" pin=28"/></net>

<net id="851"><net_src comp="174" pin="0"/><net_sink comp="785" pin=29"/></net>

<net id="852"><net_src comp="504" pin="3"/><net_sink comp="785" pin=30"/></net>

<net id="853"><net_src comp="140" pin="0"/><net_sink comp="785" pin=31"/></net>

<net id="854"><net_src comp="510" pin="3"/><net_sink comp="785" pin=32"/></net>

<net id="855"><net_src comp="138" pin="0"/><net_sink comp="785" pin=33"/></net>

<net id="859"><net_src comp="785" pin="35"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="140" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="176" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="879"><net_src comp="532" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="884"><net_src comp="536" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="892"><net_src comp="560" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="733" pin=18"/></net>

<net id="897"><net_src comp="564" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="785" pin=34"/></net>

<net id="902"><net_src comp="204" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="907"><net_src comp="211" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="912"><net_src comp="218" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="917"><net_src comp="225" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="922"><net_src comp="232" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="927"><net_src comp="239" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="932"><net_src comp="246" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="937"><net_src comp="253" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="942"><net_src comp="308" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="947"><net_src comp="315" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="952"><net_src comp="322" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="957"><net_src comp="329" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="962"><net_src comp="336" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="967"><net_src comp="343" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="972"><net_src comp="350" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="977"><net_src comp="357" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="982"><net_src comp="364" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="987"><net_src comp="371" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="992"><net_src comp="378" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="997"><net_src comp="385" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1002"><net_src comp="392" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1007"><net_src comp="399" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1012"><net_src comp="406" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1017"><net_src comp="413" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="510" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {2 }
	Port: gmem4 | {2 }
 - Input state : 
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : p_cast1_cast | {1 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : p_cast_cast | {1 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : sext_ln54 | {1 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : sext_ln54_1 | {1 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_k_rope_0 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_k_rope_1 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_k_rope_2 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_k_rope_3 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_k_rope_4 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_k_rope_5 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_k_rope_6 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_k_rope_7 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_0 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_1 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_2 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_3 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_4 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_5 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_6 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_7 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_8 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_9 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_10 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_11 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_12 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_13 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_14 | {1 2 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE : out_v_15 | {1 2 }
  - Chain level:
	State 1
		store_ln54 : 1
		i_16 : 1
		add_ln54 : 2
		icmp_ln54 : 2
		br_ln54 : 3
		trunc_ln54 : 2
		trunc_ln54_1 : 2
		lshr_ln : 2
		zext_ln54 : 3
		lshr_ln54_1 : 2
		zext_ln54_1 : 3
		out_k_rope_0_addr : 4
		out_k_rope_1_addr : 4
		out_k_rope_2_addr : 4
		out_k_rope_3_addr : 4
		out_k_rope_4_addr : 4
		out_k_rope_5_addr : 4
		out_k_rope_6_addr : 4
		out_k_rope_7_addr : 4
		muxLogicRAMAddr_to_out_k_rope_0_load : 5
		out_k_rope_0_load : 5
		muxLogicRAMAddr_to_out_k_rope_1_load : 5
		out_k_rope_1_load : 5
		muxLogicRAMAddr_to_out_k_rope_2_load : 5
		out_k_rope_2_load : 5
		muxLogicRAMAddr_to_out_k_rope_3_load : 5
		out_k_rope_3_load : 5
		muxLogicRAMAddr_to_out_k_rope_4_load : 5
		out_k_rope_4_load : 5
		muxLogicRAMAddr_to_out_k_rope_5_load : 5
		out_k_rope_5_load : 5
		muxLogicRAMAddr_to_out_k_rope_6_load : 5
		out_k_rope_6_load : 5
		muxLogicRAMAddr_to_out_k_rope_7_load : 5
		out_k_rope_7_load : 5
		out_v_0_addr : 4
		out_v_1_addr : 4
		out_v_2_addr : 4
		out_v_3_addr : 4
		out_v_4_addr : 4
		out_v_5_addr : 4
		out_v_6_addr : 4
		out_v_7_addr : 4
		out_v_8_addr : 4
		out_v_9_addr : 4
		out_v_10_addr : 4
		out_v_11_addr : 4
		out_v_12_addr : 4
		out_v_13_addr : 4
		out_v_14_addr : 4
		out_v_15_addr : 4
		muxLogicRAMAddr_to_out_v_0_load : 5
		out_v_0_load : 5
		muxLogicRAMAddr_to_out_v_1_load : 5
		out_v_1_load : 5
		muxLogicRAMAddr_to_out_v_2_load : 5
		out_v_2_load : 5
		muxLogicRAMAddr_to_out_v_3_load : 5
		out_v_3_load : 5
		muxLogicRAMAddr_to_out_v_4_load : 5
		out_v_4_load : 5
		muxLogicRAMAddr_to_out_v_5_load : 5
		out_v_5_load : 5
		muxLogicRAMAddr_to_out_v_6_load : 5
		out_v_6_load : 5
		muxLogicRAMAddr_to_out_v_7_load : 5
		out_v_7_load : 5
		muxLogicRAMAddr_to_out_v_8_load : 5
		out_v_8_load : 5
		muxLogicRAMAddr_to_out_v_9_load : 5
		out_v_9_load : 5
		muxLogicRAMAddr_to_out_v_10_load : 5
		out_v_10_load : 5
		muxLogicRAMAddr_to_out_v_11_load : 5
		out_v_11_load : 5
		muxLogicRAMAddr_to_out_v_12_load : 5
		out_v_12_load : 5
		muxLogicRAMAddr_to_out_v_13_load : 5
		out_v_13_load : 5
		muxLogicRAMAddr_to_out_v_14_load : 5
		out_v_14_load : 5
		muxLogicRAMAddr_to_out_v_15_load : 5
		out_v_15_load : 5
		store_ln54 : 3
	State 2
		tmp : 1
		bitcast_ln58 : 2
		muxLogicAXIMData_to_write_ln58 : 3
		write_ln58 : 3
		tmp_s : 1
		bitcast_ln59 : 2
		muxLogicAXIMData_to_write_ln59 : 3
		write_ln59 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
| sparsemux|                  tmp_fu_733                 |    0    |    96   |
|          |                 tmp_s_fu_785                |    0    |   160   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln54_fu_548               |    0    |    10   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln54_fu_554              |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|          |         sext_ln54_1_read_read_fu_180        |    0    |    0    |
|   read   |          sext_ln54_read_read_fu_186         |    0    |    0    |
|          |           p_cast_cast9_read_fu_192          |    0    |    0    |
|          |          p_cast1_cast8_read_fu_198          |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |           write_ln58_write_fu_516           |    0    |    0    |
|          |           write_ln59_write_fu_524           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   sext   |           sext_ln54_1_cast_fu_532           |    0    |    0    |
|          |            sext_ln54_cast_fu_536            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln54_fu_560              |    0    |    0    |
|          |             trunc_ln54_1_fu_564             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|                lshr_ln_fu_568               |    0    |    0    |
|          |              lshr_ln54_1_fu_598             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |               zext_ln54_fu_578              |    0    |    0    |
|          |              zext_ln54_1_fu_608             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          | muxLogicRAMAddr_to_out_k_rope_0_load_fu_620 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_1_load_fu_624 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_2_load_fu_628 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_3_load_fu_632 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_4_load_fu_636 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_5_load_fu_640 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_6_load_fu_644 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_7_load_fu_648 |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_0_load_fu_652   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_1_load_fu_656   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_2_load_fu_660   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_3_load_fu_664   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_4_load_fu_668   |    0    |    0    |
| muxlogic |    muxLogicRAMAddr_to_out_v_5_load_fu_672   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_6_load_fu_676   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_7_load_fu_680   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_8_load_fu_684   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_9_load_fu_688   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_10_load_fu_692   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_11_load_fu_696   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_12_load_fu_700   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_13_load_fu_704   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_14_load_fu_708   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_15_load_fu_712   |    0    |    0    |
|          |    muxLogicAXIMData_to_write_ln58_fu_777    |    0    |    0    |
|          | muxLogicAXIMByteEnable_to_write_ln58_fu_781 |    0    |    0    |
|          |    muxLogicAXIMData_to_write_ln59_fu_861    |    0    |    0    |
|          | muxLogicAXIMByteEnable_to_write_ln59_fu_865 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   270   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_869        |   10   |
|out_k_rope_0_addr_reg_899|    7   |
|out_k_rope_1_addr_reg_904|    7   |
|out_k_rope_2_addr_reg_909|    7   |
|out_k_rope_3_addr_reg_914|    7   |
|out_k_rope_4_addr_reg_919|    7   |
|out_k_rope_5_addr_reg_924|    7   |
|out_k_rope_6_addr_reg_929|    7   |
|out_k_rope_7_addr_reg_934|    7   |
|   out_v_0_addr_reg_939  |    6   |
|  out_v_10_addr_reg_989  |    6   |
|  out_v_11_addr_reg_994  |    6   |
|  out_v_12_addr_reg_999  |    6   |
|  out_v_13_addr_reg_1004 |    6   |
|  out_v_14_addr_reg_1009 |    6   |
|  out_v_15_addr_reg_1014 |    6   |
|   out_v_1_addr_reg_944  |    6   |
|   out_v_2_addr_reg_949  |    6   |
|   out_v_3_addr_reg_954  |    6   |
|   out_v_4_addr_reg_959  |    6   |
|   out_v_5_addr_reg_964  |    6   |
|   out_v_6_addr_reg_969  |    6   |
|   out_v_7_addr_reg_974  |    6   |
|   out_v_8_addr_reg_979  |    6   |
|   out_v_9_addr_reg_984  |    6   |
| sext_ln54_1_cast_reg_876|   64   |
|  sext_ln54_cast_reg_881 |   64   |
|   trunc_ln54_1_reg_894  |    4   |
|    trunc_ln54_reg_889   |    3   |
+-------------------------+--------+
|          Total          |   297  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_260 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_266 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_272 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_278 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_284 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_290 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_296 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_302 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_420 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_426 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_432 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_438 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_444 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_450 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_456 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_462 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_468 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_474 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_480 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_486 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_492 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_498 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_504 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_510 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   304  ||   8.64  ||    0    ||   192   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   270  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    0   |   192  |
|  Register |    -   |   297  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   297  |   462  |
+-----------+--------+--------+--------+
