<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › platform › coldfire › intc-5272.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>intc-5272.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * intc.c  --  interrupt controller or ColdFire 5272 SoC</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2009, Greg Ungerer &lt;gerg@snapgear.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file COPYING in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/coldfire.h&gt;</span>
<span class="cp">#include &lt;asm/mcfsim.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * The 5272 ColdFire interrupt controller is nothing like any other</span>
<span class="cm"> * ColdFire interrupt controller - it truly is completely different.</span>
<span class="cm"> * Given its age it is unlikely to be used on any other ColdFire CPU.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * The masking and priproty setting of interrupts on the 5272 is done</span>
<span class="cm"> * via a set of 4 &quot;Interrupt Controller Registers&quot; (ICR). There is a</span>
<span class="cm"> * loose mapping of vector number to register and internal bits, but</span>
<span class="cm"> * a table is the easiest and quickest way to map them.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that the external interrupts are edge triggered (unlike the</span>
<span class="cm"> * internal interrupt sources which are level triggered). Which means</span>
<span class="cm"> * they also need acknowledging via acknowledge bits.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">irqmap</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">icr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">ack</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqmap</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">MCFINT_VECMAX</span> <span class="o">-</span> <span class="n">MCFINT_VECBASE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*MCF_IRQ_SPURIOUS*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>           <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_EINT1*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR1</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_EINT2*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR1</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_EINT3*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR1</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_EINT4*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR1</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_TIMER1*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR1</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_TIMER2*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR1</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_TIMER3*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR1</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_TIMER4*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR1</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_UART1*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR2</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_UART2*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR2</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_PLIP*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR2</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_PLIA*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR2</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_USB0*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR2</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_USB1*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR2</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_USB2*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR2</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_USB3*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR2</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_USB4*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR3</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_USB5*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR3</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_USB6*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR3</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_USB7*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR3</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_DMA*/</span>		<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR3</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_ERX*/</span>		<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR3</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_ETX*/</span>		<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR3</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_ENTC*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR3</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>  <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_QSPI*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR4</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_EINT5*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR4</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_EINT6*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR4</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">},</span>
	<span class="cm">/*MCF_IRQ_SWTO*/</span>	<span class="p">{</span> <span class="p">.</span><span class="n">icr</span> <span class="o">=</span> <span class="n">MCFSIM_ICR4</span><span class="p">,</span> <span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The act of masking the interrupt also has a side effect of &#39;ack&#39;ing</span>
<span class="cm"> * an interrupt on this irq (for the external irqs). So this mask function</span>
<span class="cm"> * is also an ack_mask function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">MCFINT_VECBASE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">MCFINT_VECMAX</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="n">MCFINT_VECBASE</span><span class="p">;</span>
		<span class="n">v</span> <span class="o">=</span> <span class="mh">0x8</span> <span class="o">&lt;&lt;</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">index</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">icr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">MCFINT_VECBASE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">MCFINT_VECMAX</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="n">MCFINT_VECBASE</span><span class="p">;</span>
		<span class="n">v</span> <span class="o">=</span> <span class="mh">0xd</span> <span class="o">&lt;&lt;</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">index</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">icr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* Only external interrupts are acked */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">MCFINT_VECBASE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">MCFINT_VECMAX</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="n">MCFINT_VECBASE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">ack</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
			<span class="n">v</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">icr</span><span class="p">);</span>
			<span class="n">v</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">index</span><span class="p">);</span>
			<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x8</span> <span class="o">&lt;&lt;</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">index</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">icr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intc_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">MCFINT_VECBASE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">MCFINT_VECMAX</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="n">MCFINT_VECBASE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">ack</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
			<span class="n">v</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_PITR</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span>
				<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">irq</span><span class="p">));</span>
			<span class="k">else</span>
				<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">irq</span><span class="p">));</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_PITR</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Simple flow handler to deal with the external edge triggered interrupts.</span>
<span class="cm"> * We need to be careful with the masking/acking due to the side effects</span>
<span class="cm"> * of masking an interrupt.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_external_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">irq_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
	<span class="n">handle_simple_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">intc_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;CF-INTC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">intc_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">intc_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">intc_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">intc_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">intc_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">edge</span><span class="p">;</span>

	<span class="cm">/* Mask all interrupt sources */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x88888888</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_ICR1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x88888888</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_ICR2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x88888888</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_ICR3</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x88888888</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_ICR4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">);</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intc_irq_chip</span><span class="p">);</span>
		<span class="n">edge</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">MCFINT_VECBASE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">MCFINT_VECMAX</span><span class="p">))</span>
			<span class="n">edge</span> <span class="o">=</span> <span class="n">intc_irqmap</span><span class="p">[</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MCFINT_VECBASE</span><span class="p">].</span><span class="n">ack</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">edge</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">);</span>
			<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">intc_external_irq</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">);</span>
			<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
