{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637366540866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637366540877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 16:02:20 2021 " "Processing started: Fri Nov 19 16:02:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637366540877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366540877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366540877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637366541998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637366541998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ubc/engineering/year2/cpen211/lab5/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ubc/engineering/year2/cpen211/lab5/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366552681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ubc/engineering/year2/cpen211/lab5/regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file /ubc/engineering/year2/cpen211/lab5/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552700 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder " "Found entity 2: Decoder" {  } { { "../regfile.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552700 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF_L " "Found entity 3: vDFF_L" {  } { { "../regfile.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552700 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_D " "Found entity 4: MUX_D" {  } { { "../regfile.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366552700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ubc/engineering/year2/cpen211/lab5/lab5_top.v 4 4 " "Found 4 design units, including 4 entities, in source file /ubc/engineering/year2/cpen211/lab5/lab5_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_top " "Found entity 1: lab5_top" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552713 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552713 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552713 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366552713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ubc/engineering/year2/cpen211/lab5/datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file /ubc/engineering/year2/cpen211/lab5/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552728 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_asel " "Found entity 2: MUX_asel" {  } { { "../datapath.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552728 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX_bsel " "Found entity 3: MUX_bsel" {  } { { "../datapath.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366552728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ubc/engineering/year2/cpen211/lab5/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ubc/engineering/year2/cpen211/lab5/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366552738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366552738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_top " "Elaborating entity \"lab5_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637366552906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "../lab5_top.v" "IN" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366552981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:DATA " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:DATA\"" {  } { { "../lab5_top.v" "DATA" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366552992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:CTRL " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:CTRL\"" {  } { { "../lab5_top.v" "CTRL" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "../lab5_top.v" "DP" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DP\|regfile:U0 " "Elaborating entity \"regfile\" for hierarchy \"datapath:DP\|regfile:U0\"" {  } { { "../datapath.v" "U0" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder datapath:DP\|regfile:U0\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"datapath:DP\|regfile:U0\|Decoder:decoder\"" {  } { { "../regfile.v" "decoder" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(39) " "Verilog HDL assignment warning at regfile.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../regfile.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637366553051 "|lab5_top|datapath:DP|regfile:U0|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF_L datapath:DP\|regfile:U0\|vDFF_L:R0_out " "Elaborating entity \"vDFF_L\" for hierarchy \"datapath:DP\|regfile:U0\|vDFF_L:R0_out\"" {  } { { "../regfile.v" "R0_out" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_D datapath:DP\|regfile:U0\|MUX_D:read " "Elaborating entity \"MUX_D\" for hierarchy \"datapath:DP\|regfile:U0\|MUX_D:read\"" {  } { { "../regfile.v" "read" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553130 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(75) " "Verilog HDL Case Statement information at regfile.v(75): all case item expressions in this case statement are onehot" {  } { { "../regfile.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/regfile.v" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637366553140 "|lab5_top|datapath:DP|regfile:U0|MUX_D:read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF_L datapath:DP\|vDFF_L:A " "Elaborating entity \"vDFF_L\" for hierarchy \"datapath:DP\|vDFF_L:A\"" {  } { { "../datapath.v" "A" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:DP\|shifter:U1 " "Elaborating entity \"shifter\" for hierarchy \"datapath:DP\|shifter:U1\"" {  } { { "../datapath.v" "U1" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_asel datapath:DP\|MUX_asel:muxa " "Elaborating entity \"MUX_asel\" for hierarchy \"datapath:DP\|MUX_asel:muxa\"" {  } { { "../datapath.v" "muxa" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_bsel datapath:DP\|MUX_bsel:muxb " "Elaborating entity \"MUX_bsel\" for hierarchy \"datapath:DP\|MUX_bsel:muxb\"" {  } { { "../datapath.v" "muxb" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DP\|ALU:U2 " "Elaborating entity \"ALU\" for hierarchy \"datapath:DP\|ALU:U2\"" {  } { { "../datapath.v" "U2" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF_L datapath:DP\|vDFF_L:status " "Elaborating entity \"vDFF_L\" for hierarchy \"datapath:DP\|vDFF_L:status\"" {  } { { "../datapath.v" "status" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "../lab5_top.v" "H0" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366553300 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637366555924 "|lab5_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637366555924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637366556140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637366558073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366558073 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637366560332 "|lab5_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637366560332 "|lab5_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../lab5_top.v" "" { Text "G:/UBC/Engineering/Year2/cpen211/Lab5/lab5_top.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637366560332 "|lab5_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637366560332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "449 " "Implemented 449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637366560340 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637366560340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "382 " "Implemented 382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637366560340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637366560340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637366561610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 16:02:41 2021 " "Processing ended: Fri Nov 19 16:02:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637366561610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637366561610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637366561610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366561610 ""}
