
robot_end_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d2c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800d454  0800d454  0000e454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4c8  0800d4c8  0000f090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d4c8  0800d4c8  0000e4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d4d0  0800d4d0  0000f090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4d0  0800d4d0  0000e4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d4d4  0800d4d4  0000e4d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800d4d8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f090  2**0
                  CONTENTS
 10 .bss          00005490  20000090  20000090  0000f090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005520  20005520  0000f090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026421  00000000  00000000  0000f0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005843  00000000  00000000  000354e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f28  00000000  00000000  0003ad28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000180d  00000000  00000000  0003cc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e85  00000000  00000000  0003e45d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027a97  00000000  00000000  000652e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df04f  00000000  00000000  0008cd79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016bdc8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008768  00000000  00000000  0016be0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00174574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d43c 	.word	0x0800d43c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800d43c 	.word	0x0800d43c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <dwm_reset>:
#include "stm32f4xx_hal.h"

extern SPI_HandleTypeDef hspi1;


void dwm_reset(DWM_Module *module) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_RESET);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	6898      	ldr	r0, [r3, #8]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	899b      	ldrh	r3, [r3, #12]
 800050c:	2200      	movs	r2, #0
 800050e:	4619      	mov	r1, r3
 8000510:	f001 fb6c 	bl	8001bec <HAL_GPIO_WritePin>
    HAL_Delay(1);  // 1 ms minimum
 8000514:	2001      	movs	r0, #1
 8000516:	f001 f8c7 	bl	80016a8 <HAL_Delay>

    // Release  to Hi-Z because open-drain
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_SET);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6898      	ldr	r0, [r3, #8]
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	899b      	ldrh	r3, [r3, #12]
 8000522:	2201      	movs	r2, #1
 8000524:	4619      	mov	r1, r3
 8000526:	f001 fb61 	bl	8001bec <HAL_GPIO_WritePin>
    HAL_Delay(10); // Allow DW1000 to boot
 800052a:	200a      	movs	r0, #10
 800052c:	f001 f8bc 	bl	80016a8 <HAL_Delay>
}
 8000530:	bf00      	nop
 8000532:	3708      	adds	r7, #8
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <dwm_read_reg>:


void dwm_read_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint8_t len) {
 8000538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800053c:	b08d      	sub	sp, #52	@ 0x34
 800053e:	af02      	add	r7, sp, #8
 8000540:	6178      	str	r0, [r7, #20]
 8000542:	60fa      	str	r2, [r7, #12]
 8000544:	461a      	mov	r2, r3
 8000546:	460b      	mov	r3, r1
 8000548:	74fb      	strb	r3, [r7, #19]
 800054a:	4613      	mov	r3, r2
 800054c:	74bb      	strb	r3, [r7, #18]
 800054e:	466b      	mov	r3, sp
 8000550:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 8000552:	7cbb      	ldrb	r3, [r7, #18]
 8000554:	1c59      	adds	r1, r3, #1
 8000556:	1e4b      	subs	r3, r1, #1
 8000558:	627b      	str	r3, [r7, #36]	@ 0x24
 800055a:	460a      	mov	r2, r1
 800055c:	2300      	movs	r3, #0
 800055e:	603a      	str	r2, [r7, #0]
 8000560:	607b      	str	r3, [r7, #4]
 8000562:	f04f 0200 	mov.w	r2, #0
 8000566:	f04f 0300 	mov.w	r3, #0
 800056a:	6878      	ldr	r0, [r7, #4]
 800056c:	00c3      	lsls	r3, r0, #3
 800056e:	6838      	ldr	r0, [r7, #0]
 8000570:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000574:	6838      	ldr	r0, [r7, #0]
 8000576:	00c2      	lsls	r2, r0, #3
 8000578:	460a      	mov	r2, r1
 800057a:	2300      	movs	r3, #0
 800057c:	4692      	mov	sl, r2
 800057e:	469b      	mov	fp, r3
 8000580:	f04f 0200 	mov.w	r2, #0
 8000584:	f04f 0300 	mov.w	r3, #0
 8000588:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800058c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000590:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000594:	460b      	mov	r3, r1
 8000596:	3307      	adds	r3, #7
 8000598:	08db      	lsrs	r3, r3, #3
 800059a:	00db      	lsls	r3, r3, #3
 800059c:	ebad 0d03 	sub.w	sp, sp, r3
 80005a0:	ab02      	add	r3, sp, #8
 80005a2:	3300      	adds	r3, #0
 80005a4:	623b      	str	r3, [r7, #32]
    uint8_t rx[1 + len];
 80005a6:	7cbb      	ldrb	r3, [r7, #18]
 80005a8:	1c59      	adds	r1, r3, #1
 80005aa:	1e4b      	subs	r3, r1, #1
 80005ac:	61fb      	str	r3, [r7, #28]
 80005ae:	460a      	mov	r2, r1
 80005b0:	2300      	movs	r3, #0
 80005b2:	4690      	mov	r8, r2
 80005b4:	4699      	mov	r9, r3
 80005b6:	f04f 0200 	mov.w	r2, #0
 80005ba:	f04f 0300 	mov.w	r3, #0
 80005be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80005c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80005c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80005ca:	460a      	mov	r2, r1
 80005cc:	2300      	movs	r3, #0
 80005ce:	4614      	mov	r4, r2
 80005d0:	461d      	mov	r5, r3
 80005d2:	f04f 0200 	mov.w	r2, #0
 80005d6:	f04f 0300 	mov.w	r3, #0
 80005da:	00eb      	lsls	r3, r5, #3
 80005dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80005e0:	00e2      	lsls	r2, r4, #3
 80005e2:	460b      	mov	r3, r1
 80005e4:	3307      	adds	r3, #7
 80005e6:	08db      	lsrs	r3, r3, #3
 80005e8:	00db      	lsls	r3, r3, #3
 80005ea:	ebad 0d03 	sub.w	sp, sp, r3
 80005ee:	ab02      	add	r3, sp, #8
 80005f0:	3300      	adds	r3, #0
 80005f2:	61bb      	str	r3, [r7, #24]

    tx[0] = reg_id & 0x3F;
 80005f4:	7cfb      	ldrb	r3, [r7, #19]
 80005f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80005fa:	b2da      	uxtb	r2, r3
 80005fc:	6a3b      	ldr	r3, [r7, #32]
 80005fe:	701a      	strb	r2, [r3, #0]

    memset(&tx[1], 0, len);
 8000600:	6a3b      	ldr	r3, [r7, #32]
 8000602:	3301      	adds	r3, #1
 8000604:	7cba      	ldrb	r2, [r7, #18]
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f00c fe1d 	bl	800d248 <memset>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	6818      	ldr	r0, [r3, #0]
 8000612:	697b      	ldr	r3, [r7, #20]
 8000614:	889b      	ldrh	r3, [r3, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	4619      	mov	r1, r3
 800061a:	f001 fae7 	bl	8001bec <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 1 + len, HAL_MAX_DELAY);
 800061e:	7cbb      	ldrb	r3, [r7, #18]
 8000620:	b29b      	uxth	r3, r3
 8000622:	3301      	adds	r3, #1
 8000624:	b29b      	uxth	r3, r3
 8000626:	f04f 32ff 	mov.w	r2, #4294967295
 800062a:	9200      	str	r2, [sp, #0]
 800062c:	69ba      	ldr	r2, [r7, #24]
 800062e:	6a39      	ldr	r1, [r7, #32]
 8000630:	480b      	ldr	r0, [pc, #44]	@ (8000660 <dwm_read_reg+0x128>)
 8000632:	f005 f9c2 	bl	80059ba <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	6818      	ldr	r0, [r3, #0]
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	889b      	ldrh	r3, [r3, #4]
 800063e:	2201      	movs	r2, #1
 8000640:	4619      	mov	r1, r3
 8000642:	f001 fad3 	bl	8001bec <HAL_GPIO_WritePin>

    memcpy(data, &rx[1], len);
 8000646:	69bb      	ldr	r3, [r7, #24]
 8000648:	3301      	adds	r3, #1
 800064a:	7cba      	ldrb	r2, [r7, #18]
 800064c:	4619      	mov	r1, r3
 800064e:	68f8      	ldr	r0, [r7, #12]
 8000650:	f00c fe9c 	bl	800d38c <memcpy>
 8000654:	46b5      	mov	sp, r6
}
 8000656:	bf00      	nop
 8000658:	372c      	adds	r7, #44	@ 0x2c
 800065a:	46bd      	mov	sp, r7
 800065c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000660:	20000148 	.word	0x20000148

08000664 <dwm_write_reg>:


void dwm_write_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint8_t len) {
 8000664:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000668:	b087      	sub	sp, #28
 800066a:	af00      	add	r7, sp, #0
 800066c:	60f8      	str	r0, [r7, #12]
 800066e:	607a      	str	r2, [r7, #4]
 8000670:	461a      	mov	r2, r3
 8000672:	460b      	mov	r3, r1
 8000674:	72fb      	strb	r3, [r7, #11]
 8000676:	4613      	mov	r3, r2
 8000678:	72bb      	strb	r3, [r7, #10]
 800067a:	466b      	mov	r3, sp
 800067c:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 800067e:	7abb      	ldrb	r3, [r7, #10]
 8000680:	1c59      	adds	r1, r3, #1
 8000682:	1e4b      	subs	r3, r1, #1
 8000684:	617b      	str	r3, [r7, #20]
 8000686:	460a      	mov	r2, r1
 8000688:	2300      	movs	r3, #0
 800068a:	4690      	mov	r8, r2
 800068c:	4699      	mov	r9, r3
 800068e:	f04f 0200 	mov.w	r2, #0
 8000692:	f04f 0300 	mov.w	r3, #0
 8000696:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800069a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800069e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80006a2:	460a      	mov	r2, r1
 80006a4:	2300      	movs	r3, #0
 80006a6:	4614      	mov	r4, r2
 80006a8:	461d      	mov	r5, r3
 80006aa:	f04f 0200 	mov.w	r2, #0
 80006ae:	f04f 0300 	mov.w	r3, #0
 80006b2:	00eb      	lsls	r3, r5, #3
 80006b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80006b8:	00e2      	lsls	r2, r4, #3
 80006ba:	460b      	mov	r3, r1
 80006bc:	3307      	adds	r3, #7
 80006be:	08db      	lsrs	r3, r3, #3
 80006c0:	00db      	lsls	r3, r3, #3
 80006c2:	ebad 0d03 	sub.w	sp, sp, r3
 80006c6:	466b      	mov	r3, sp
 80006c8:	3300      	adds	r3, #0
 80006ca:	613b      	str	r3, [r7, #16]
    tx[0] = 0x80 | (reg_id & 0x3F);
 80006cc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80006d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80006d4:	b25b      	sxtb	r3, r3
 80006d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006da:	b25b      	sxtb	r3, r3
 80006dc:	b2da      	uxtb	r2, r3
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	701a      	strb	r2, [r3, #0]

    memcpy(&tx[1], data, len);
 80006e2:	693b      	ldr	r3, [r7, #16]
 80006e4:	3301      	adds	r3, #1
 80006e6:	7aba      	ldrb	r2, [r7, #10]
 80006e8:	6879      	ldr	r1, [r7, #4]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f00c fe4e 	bl	800d38c <memcpy>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	6818      	ldr	r0, [r3, #0]
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	889b      	ldrh	r3, [r3, #4]
 80006f8:	2200      	movs	r2, #0
 80006fa:	4619      	mov	r1, r3
 80006fc:	f001 fa76 	bl	8001bec <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, 1 + len, HAL_MAX_DELAY);
 8000700:	7abb      	ldrb	r3, [r7, #10]
 8000702:	b29b      	uxth	r3, r3
 8000704:	3301      	adds	r3, #1
 8000706:	b29a      	uxth	r2, r3
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
 800070c:	6939      	ldr	r1, [r7, #16]
 800070e:	4808      	ldr	r0, [pc, #32]	@ (8000730 <dwm_write_reg+0xcc>)
 8000710:	f005 f80f 	bl	8005732 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	6818      	ldr	r0, [r3, #0]
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	889b      	ldrh	r3, [r3, #4]
 800071c:	2201      	movs	r2, #1
 800071e:	4619      	mov	r1, r3
 8000720:	f001 fa64 	bl	8001bec <HAL_GPIO_WritePin>
 8000724:	46b5      	mov	sp, r6
}
 8000726:	bf00      	nop
 8000728:	371c      	adds	r7, #28
 800072a:	46bd      	mov	sp, r7
 800072c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000730:	20000148 	.word	0x20000148

08000734 <dwm_write_reg_sub>:



void dwm_write_reg_sub(DWM_Module *module, uint8_t reg_id, uint16_t subaddr, uint8_t *data, uint16_t len) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	460b      	mov	r3, r1
 8000740:	72fb      	strb	r3, [r7, #11]
 8000742:	4613      	mov	r3, r2
 8000744:	813b      	strh	r3, [r7, #8]

	uint8_t header[3];
    uint8_t header_len = 1;
 8000746:	2301      	movs	r3, #1
 8000748:	75fb      	strb	r3, [r7, #23]

    //first header byte - write + reg ID
    header[0] = 0x80 | (reg_id & 0x3F);
 800074a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800074e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000752:	b25b      	sxtb	r3, r3
 8000754:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000758:	b25b      	sxtb	r3, r3
 800075a:	b2db      	uxtb	r3, r3
 800075c:	753b      	strb	r3, [r7, #20]

    if (subaddr != 0xFFFF) {  // sentinel = no subaddr
 800075e:	893b      	ldrh	r3, [r7, #8]
 8000760:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000764:	4293      	cmp	r3, r2
 8000766:	d01b      	beq.n	80007a0 <dwm_write_reg_sub+0x6c>
        header[0] |= 0x40;    // subaddress flag
 8000768:	7d3b      	ldrb	r3, [r7, #20]
 800076a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800076e:	b2db      	uxtb	r3, r3
 8000770:	753b      	strb	r3, [r7, #20]

        header[1] = subaddr & 0x7F;
 8000772:	893b      	ldrh	r3, [r7, #8]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800077a:	b2db      	uxtb	r3, r3
 800077c:	757b      	strb	r3, [r7, #21]
        header_len = 2;
 800077e:	2302      	movs	r3, #2
 8000780:	75fb      	strb	r3, [r7, #23]

        if (subaddr > 0x7F) {
 8000782:	893b      	ldrh	r3, [r7, #8]
 8000784:	2b7f      	cmp	r3, #127	@ 0x7f
 8000786:	d90b      	bls.n	80007a0 <dwm_write_reg_sub+0x6c>
            header[1] |= 0x80;
 8000788:	7d7b      	ldrb	r3, [r7, #21]
 800078a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800078e:	b2db      	uxtb	r3, r3
 8000790:	757b      	strb	r3, [r7, #21]
            header[2] = (subaddr >> 7) & 0xFF;
 8000792:	893b      	ldrh	r3, [r7, #8]
 8000794:	09db      	lsrs	r3, r3, #7
 8000796:	b29b      	uxth	r3, r3
 8000798:	b2db      	uxtb	r3, r3
 800079a:	75bb      	strb	r3, [r7, #22]
            header_len = 3;
 800079c:	2303      	movs	r3, #3
 800079e:	75fb      	strb	r3, [r7, #23]
        }
    }

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	6818      	ldr	r0, [r3, #0]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	889b      	ldrh	r3, [r3, #4]
 80007a8:	2200      	movs	r2, #0
 80007aa:	4619      	mov	r1, r3
 80007ac:	f001 fa1e 	bl	8001bec <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, header, header_len, HAL_MAX_DELAY);
 80007b0:	7dfb      	ldrb	r3, [r7, #23]
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	f107 0114 	add.w	r1, r7, #20
 80007b8:	f04f 33ff 	mov.w	r3, #4294967295
 80007bc:	480a      	ldr	r0, [pc, #40]	@ (80007e8 <dwm_write_reg_sub+0xb4>)
 80007be:	f004 ffb8 	bl	8005732 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 80007c2:	8c3a      	ldrh	r2, [r7, #32]
 80007c4:	f04f 33ff 	mov.w	r3, #4294967295
 80007c8:	6879      	ldr	r1, [r7, #4]
 80007ca:	4807      	ldr	r0, [pc, #28]	@ (80007e8 <dwm_write_reg_sub+0xb4>)
 80007cc:	f004 ffb1 	bl	8005732 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	6818      	ldr	r0, [r3, #0]
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	889b      	ldrh	r3, [r3, #4]
 80007d8:	2201      	movs	r2, #1
 80007da:	4619      	mov	r1, r3
 80007dc:	f001 fa06 	bl	8001bec <HAL_GPIO_WritePin>
}
 80007e0:	bf00      	nop
 80007e2:	3718      	adds	r7, #24
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000148 	.word	0x20000148

080007ec <dwm_read_reg_sub>:


void dwm_read_reg_sub(DWM_Module *module,uint8_t reg_id, uint16_t subaddr, uint8_t *data, uint16_t len) {
 80007ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80007f0:	b08f      	sub	sp, #60	@ 0x3c
 80007f2:	af02      	add	r7, sp, #8
 80007f4:	6178      	str	r0, [r7, #20]
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	460b      	mov	r3, r1
 80007fa:	74fb      	strb	r3, [r7, #19]
 80007fc:	4613      	mov	r3, r2
 80007fe:	823b      	strh	r3, [r7, #16]
 8000800:	466b      	mov	r3, sp
 8000802:	461e      	mov	r6, r3

	uint8_t header[3];
    uint8_t header_len = 1;
 8000804:	2301      	movs	r3, #1
 8000806:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    header[0] = reg_id & 0x3F;
 800080a:	7cfb      	ldrb	r3, [r7, #19]
 800080c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000810:	b2db      	uxtb	r3, r3
 8000812:	763b      	strb	r3, [r7, #24]

    if (subaddr != 0xFFFF) {
 8000814:	8a3b      	ldrh	r3, [r7, #16]
 8000816:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800081a:	4293      	cmp	r3, r2
 800081c:	d01d      	beq.n	800085a <dwm_read_reg_sub+0x6e>
        header[0] |= 0x40;
 800081e:	7e3b      	ldrb	r3, [r7, #24]
 8000820:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000824:	b2db      	uxtb	r3, r3
 8000826:	763b      	strb	r3, [r7, #24]

        header[1] = subaddr & 0x7F;
 8000828:	8a3b      	ldrh	r3, [r7, #16]
 800082a:	b2db      	uxtb	r3, r3
 800082c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000830:	b2db      	uxtb	r3, r3
 8000832:	767b      	strb	r3, [r7, #25]
        header_len = 2;
 8000834:	2302      	movs	r3, #2
 8000836:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        if (subaddr > 0x7F) {
 800083a:	8a3b      	ldrh	r3, [r7, #16]
 800083c:	2b7f      	cmp	r3, #127	@ 0x7f
 800083e:	d90c      	bls.n	800085a <dwm_read_reg_sub+0x6e>
            header[1] |= 0x80;
 8000840:	7e7b      	ldrb	r3, [r7, #25]
 8000842:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000846:	b2db      	uxtb	r3, r3
 8000848:	767b      	strb	r3, [r7, #25]
            header[2] = subaddr >> 7;
 800084a:	8a3b      	ldrh	r3, [r7, #16]
 800084c:	09db      	lsrs	r3, r3, #7
 800084e:	b29b      	uxth	r3, r3
 8000850:	b2db      	uxtb	r3, r3
 8000852:	76bb      	strb	r3, [r7, #26]
            header_len = 3;
 8000854:	2303      	movs	r3, #3
 8000856:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
    }

    //combine header + dummy
    uint8_t tx[header_len + len];
 800085a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800085e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8000862:	18d1      	adds	r1, r2, r3
 8000864:	1e4b      	subs	r3, r1, #1
 8000866:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000868:	460a      	mov	r2, r1
 800086a:	2300      	movs	r3, #0
 800086c:	603a      	str	r2, [r7, #0]
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	f04f 0200 	mov.w	r2, #0
 8000874:	f04f 0300 	mov.w	r3, #0
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	00c3      	lsls	r3, r0, #3
 800087c:	6838      	ldr	r0, [r7, #0]
 800087e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000882:	6838      	ldr	r0, [r7, #0]
 8000884:	00c2      	lsls	r2, r0, #3
 8000886:	460a      	mov	r2, r1
 8000888:	2300      	movs	r3, #0
 800088a:	4692      	mov	sl, r2
 800088c:	469b      	mov	fp, r3
 800088e:	f04f 0200 	mov.w	r2, #0
 8000892:	f04f 0300 	mov.w	r3, #0
 8000896:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800089a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800089e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80008a2:	460b      	mov	r3, r1
 80008a4:	3307      	adds	r3, #7
 80008a6:	08db      	lsrs	r3, r3, #3
 80008a8:	00db      	lsls	r3, r3, #3
 80008aa:	ebad 0d03 	sub.w	sp, sp, r3
 80008ae:	ab02      	add	r3, sp, #8
 80008b0:	3300      	adds	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t rx[header_len + len];
 80008b4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80008b8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80008bc:	18d1      	adds	r1, r2, r3
 80008be:	1e4b      	subs	r3, r1, #1
 80008c0:	623b      	str	r3, [r7, #32]
 80008c2:	460a      	mov	r2, r1
 80008c4:	2300      	movs	r3, #0
 80008c6:	4690      	mov	r8, r2
 80008c8:	4699      	mov	r9, r3
 80008ca:	f04f 0200 	mov.w	r2, #0
 80008ce:	f04f 0300 	mov.w	r3, #0
 80008d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80008d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80008da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80008de:	460a      	mov	r2, r1
 80008e0:	2300      	movs	r3, #0
 80008e2:	4614      	mov	r4, r2
 80008e4:	461d      	mov	r5, r3
 80008e6:	f04f 0200 	mov.w	r2, #0
 80008ea:	f04f 0300 	mov.w	r3, #0
 80008ee:	00eb      	lsls	r3, r5, #3
 80008f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80008f4:	00e2      	lsls	r2, r4, #3
 80008f6:	460b      	mov	r3, r1
 80008f8:	3307      	adds	r3, #7
 80008fa:	08db      	lsrs	r3, r3, #3
 80008fc:	00db      	lsls	r3, r3, #3
 80008fe:	ebad 0d03 	sub.w	sp, sp, r3
 8000902:	ab02      	add	r3, sp, #8
 8000904:	3300      	adds	r3, #0
 8000906:	61fb      	str	r3, [r7, #28]

    memcpy(tx, header, header_len);
 8000908:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800090c:	f107 0318 	add.w	r3, r7, #24
 8000910:	4619      	mov	r1, r3
 8000912:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000914:	f00c fd3a 	bl	800d38c <memcpy>
    memset(tx + header_len, 0, len);
 8000918:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800091c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800091e:	4413      	add	r3, r2
 8000920:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f00c fc8e 	bl	800d248 <memset>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	6818      	ldr	r0, [r3, #0]
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	889b      	ldrh	r3, [r3, #4]
 8000934:	2200      	movs	r2, #0
 8000936:	4619      	mov	r1, r3
 8000938:	f001 f958 	bl	8001bec <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, header_len + len, HAL_MAX_DELAY);
 800093c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000940:	b29a      	uxth	r2, r3
 8000942:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8000946:	4413      	add	r3, r2
 8000948:	b29b      	uxth	r3, r3
 800094a:	f04f 32ff 	mov.w	r2, #4294967295
 800094e:	9200      	str	r2, [sp, #0]
 8000950:	69fa      	ldr	r2, [r7, #28]
 8000952:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000954:	480d      	ldr	r0, [pc, #52]	@ (800098c <dwm_read_reg_sub+0x1a0>)
 8000956:	f005 f830 	bl	80059ba <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	889b      	ldrh	r3, [r3, #4]
 8000962:	2201      	movs	r2, #1
 8000964:	4619      	mov	r1, r3
 8000966:	f001 f941 	bl	8001bec <HAL_GPIO_WritePin>

    memcpy(data, rx + header_len, len);
 800096a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800096e:	69fa      	ldr	r2, [r7, #28]
 8000970:	4413      	add	r3, r2
 8000972:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8000976:	4619      	mov	r1, r3
 8000978:	68f8      	ldr	r0, [r7, #12]
 800097a:	f00c fd07 	bl	800d38c <memcpy>
 800097e:	46b5      	mov	sp, r6
}
 8000980:	bf00      	nop
 8000982:	3734      	adds	r7, #52	@ 0x34
 8000984:	46bd      	mov	sp, r7
 8000986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800098a:	bf00      	nop
 800098c:	20000148 	.word	0x20000148

08000990 <dwm_configure>:

void dwm_configure(DWM_Module* module){
 8000990:	b580      	push	{r7, lr}
 8000992:	b092      	sub	sp, #72	@ 0x48
 8000994:	af02      	add	r7, sp, #8
 8000996:	6078      	str	r0, [r7, #4]

	//1. AGC Tune1 - 2 octets
	uint8_t current_agc1_config[2] = {0};
 8000998:	2300      	movs	r3, #0
 800099a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	dwm_read_reg_sub(module,0x23,0x04,current_agc1_config,2);
 800099c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80009a0:	2202      	movs	r2, #2
 80009a2:	9200      	str	r2, [sp, #0]
 80009a4:	2204      	movs	r2, #4
 80009a6:	2123      	movs	r1, #35	@ 0x23
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff ff1f 	bl	80007ec <dwm_read_reg_sub>

	current_agc1_config[0] = 0x70;
 80009ae:	2370      	movs	r3, #112	@ 0x70
 80009b0:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	current_agc1_config[1] = 0x88;
 80009b4:	2388      	movs	r3, #136	@ 0x88
 80009b6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	dwm_write_reg_sub(module, 0x23,0x04,current_agc1_config,2);
 80009ba:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80009be:	2202      	movs	r2, #2
 80009c0:	9200      	str	r2, [sp, #0]
 80009c2:	2204      	movs	r2, #4
 80009c4:	2123      	movs	r1, #35	@ 0x23
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff feb4 	bl	8000734 <dwm_write_reg_sub>
	dwm_read_reg_sub(module, 0x23,0x04,current_agc1_config,2);
 80009cc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80009d0:	2202      	movs	r2, #2
 80009d2:	9200      	str	r2, [sp, #0]
 80009d4:	2204      	movs	r2, #4
 80009d6:	2123      	movs	r1, #35	@ 0x23
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f7ff ff07 	bl	80007ec <dwm_read_reg_sub>


	//2.AGC Tune2 (4 oct)
	uint8_t new_agc2_config[4] = {0x07,0xa9,0x02,0x25};
 80009de:	4b5f      	ldr	r3, [pc, #380]	@ (8000b5c <dwm_configure+0x1cc>)
 80009e0:	63bb      	str	r3, [r7, #56]	@ 0x38
	dwm_write_reg_sub(module, 0x23,0x0c,new_agc2_config,4);
 80009e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80009e6:	2204      	movs	r2, #4
 80009e8:	9200      	str	r2, [sp, #0]
 80009ea:	220c      	movs	r2, #12
 80009ec:	2123      	movs	r1, #35	@ 0x23
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff fea0 	bl	8000734 <dwm_write_reg_sub>

	//	//3. DRX_Tune_2 (4 oct)
	uint8_t new_drx2_config[4] = {0x2d,0x00,0x1a,0x31};
 80009f4:	4b5a      	ldr	r3, [pc, #360]	@ (8000b60 <dwm_configure+0x1d0>)
 80009f6:	637b      	str	r3, [r7, #52]	@ 0x34
	dwm_write_reg_sub(module, 0x27,0x08,new_drx2_config,4);
 80009f8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009fc:	2204      	movs	r2, #4
 80009fe:	9200      	str	r2, [sp, #0]
 8000a00:	2208      	movs	r2, #8
 8000a02:	2127      	movs	r1, #39	@ 0x27
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f7ff fe95 	bl	8000734 <dwm_write_reg_sub>

	//4. NTM
	uint8_t lde_cfg_1[1] = {0};
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	dwm_read_reg_sub(module, 0x2E,0x0806,lde_cfg_1,1);
 8000a10:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a14:	2201      	movs	r2, #1
 8000a16:	9200      	str	r2, [sp, #0]
 8000a18:	f640 0206 	movw	r2, #2054	@ 0x806
 8000a1c:	212e      	movs	r1, #46	@ 0x2e
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff fee4 	bl	80007ec <dwm_read_reg_sub>
	lde_cfg_1[0] = (lde_cfg_1[0] & ~0x1F) | (0x0D & 0x1F);
 8000a24:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000a28:	b25b      	sxtb	r3, r3
 8000a2a:	f023 031f 	bic.w	r3, r3, #31
 8000a2e:	b25b      	sxtb	r3, r3
 8000a30:	f043 030d 	orr.w	r3, r3, #13
 8000a34:	b25b      	sxtb	r3, r3
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	dwm_write_reg_sub(module, 0x2E,0x0806,lde_cfg_1,1);
 8000a3c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a40:	2201      	movs	r2, #1
 8000a42:	9200      	str	r2, [sp, #0]
 8000a44:	f640 0206 	movw	r2, #2054	@ 0x806
 8000a48:	212e      	movs	r1, #46	@ 0x2e
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff fe72 	bl	8000734 <dwm_write_reg_sub>

//	5.LDE Config 2
	uint8_t lde_cfg_2[2] = {0x07,0x16};
 8000a50:	f241 6307 	movw	r3, #5639	@ 0x1607
 8000a54:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	dwm_write_reg_sub(module, 0x2E,0x1806,lde_cfg_2,2);
 8000a56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	9200      	str	r2, [sp, #0]
 8000a5e:	f641 0206 	movw	r2, #6150	@ 0x1806
 8000a62:	212e      	movs	r1, #46	@ 0x2e
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff fe65 	bl	8000734 <dwm_write_reg_sub>

//	//6. Tx Power
	uint8_t tx_power_ctrl[4] ={0x48,0x28,0x08,0x0e};
 8000a6a:	4b3e      	ldr	r3, [pc, #248]	@ (8000b64 <dwm_configure+0x1d4>)
 8000a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
	dwm_write_reg_sub(module, 0x1E,0x00,tx_power_ctrl,4);
 8000a6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a72:	2204      	movs	r2, #4
 8000a74:	9200      	str	r2, [sp, #0]
 8000a76:	2200      	movs	r2, #0
 8000a78:	211e      	movs	r1, #30
 8000a7a:	6878      	ldr	r0, [r7, #4]
 8000a7c:	f7ff fe5a 	bl	8000734 <dwm_write_reg_sub>


//	7. RF_TXCTRL (3 oct)
//	 DATASHEET_UNCLEAR (refer pg 153)
//	 The data sheet says set 24 bits,  last oct is reserved and set to 0x00 but when reading it has 0xde, might have to set to 0x00 of issues
	uint8_t rf_txctrl[3] = {0xe3,0x3f,0x1e};
 8000a80:	4a39      	ldr	r2, [pc, #228]	@ (8000b68 <dwm_configure+0x1d8>)
 8000a82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a86:	6812      	ldr	r2, [r2, #0]
 8000a88:	4611      	mov	r1, r2
 8000a8a:	8019      	strh	r1, [r3, #0]
 8000a8c:	3302      	adds	r3, #2
 8000a8e:	0c12      	lsrs	r2, r2, #16
 8000a90:	701a      	strb	r2, [r3, #0]
	dwm_write_reg_sub(module, 0x28,0x0c,rf_txctrl,3);
 8000a92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a96:	2203      	movs	r2, #3
 8000a98:	9200      	str	r2, [sp, #0]
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	2128      	movs	r1, #40	@ 0x28
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f7ff fe48 	bl	8000734 <dwm_write_reg_sub>

//	8.TC_PGDELAY (1 oct)
	uint8_t tc_pgdelay[1] = {0xc0};
 8000aa4:	23c0      	movs	r3, #192	@ 0xc0
 8000aa6:	f887 3020 	strb.w	r3, [r7, #32]
	dwm_write_reg_sub(module, 0x2A,0x0b,tc_pgdelay,1);
 8000aaa:	f107 0320 	add.w	r3, r7, #32
 8000aae:	2201      	movs	r2, #1
 8000ab0:	9200      	str	r2, [sp, #0]
 8000ab2:	220b      	movs	r2, #11
 8000ab4:	212a      	movs	r1, #42	@ 0x2a
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f7ff fe3c 	bl	8000734 <dwm_write_reg_sub>

//	9.PLL_TUNE (1 oct)
	uint8_t fs_pll_tune[1] = {0xbe};
 8000abc:	23be      	movs	r3, #190	@ 0xbe
 8000abe:	773b      	strb	r3, [r7, #28]
	dwm_write_reg_sub(module, 0x2b,0x0b,fs_pll_tune,1);
 8000ac0:	f107 031c 	add.w	r3, r7, #28
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	9200      	str	r2, [sp, #0]
 8000ac8:	220b      	movs	r2, #11
 8000aca:	212b      	movs	r1, #43	@ 0x2b
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff fe31 	bl	8000734 <dwm_write_reg_sub>

//	10. LDE_LOAD
	//NOTE: refer page 176 for ldeload instruction if waking up from sleep/deep sleep

	//L1 - write to PMSC Control0 lower 16 bits
	uint8_t pmsc_ctrl_0_lower_2_oct[2] = {0x01,0x03};
 8000ad2:	f240 3301 	movw	r3, #769	@ 0x301
 8000ad6:	833b      	strh	r3, [r7, #24]
	dwm_write_reg_sub(module, 0x36, 0x00, pmsc_ctrl_0_lower_2_oct, 2);
 8000ad8:	f107 0318 	add.w	r3, r7, #24
 8000adc:	2202      	movs	r2, #2
 8000ade:	9200      	str	r2, [sp, #0]
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2136      	movs	r1, #54	@ 0x36
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f7ff fe25 	bl	8000734 <dwm_write_reg_sub>

	//L2 - set OTP control LDELOAD bit (write entire reg)
	uint8_t otp_control[2] = {0x00,0x80};
 8000aea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000aee:	82bb      	strh	r3, [r7, #20]
	dwm_write_reg_sub(module, 0x2d, 0x06, otp_control, 2);
 8000af0:	f107 0314 	add.w	r3, r7, #20
 8000af4:	2202      	movs	r2, #2
 8000af6:	9200      	str	r2, [sp, #0]
 8000af8:	2206      	movs	r2, #6
 8000afa:	212d      	movs	r1, #45	@ 0x2d
 8000afc:	6878      	ldr	r0, [r7, #4]
 8000afe:	f7ff fe19 	bl	8000734 <dwm_write_reg_sub>

	//Wait 150us
	HAL_Delay(1);
 8000b02:	2001      	movs	r0, #1
 8000b04:	f000 fdd0 	bl	80016a8 <HAL_Delay>

	// L-3
	uint8_t pmsc_ctrl_0_lower_2_oct_L3[2] = {0x00,0x02};
 8000b08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b0c:	823b      	strh	r3, [r7, #16]
	dwm_write_reg_sub(module, 0x36, 0x00, pmsc_ctrl_0_lower_2_oct_L3, 2);
 8000b0e:	f107 0310 	add.w	r3, r7, #16
 8000b12:	2202      	movs	r2, #2
 8000b14:	9200      	str	r2, [sp, #0]
 8000b16:	2200      	movs	r2, #0
 8000b18:	2136      	movs	r1, #54	@ 0x36
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	f7ff fe0a 	bl	8000734 <dwm_write_reg_sub>

	// ADDDITIONAL - (not part of the recommended configs)

	//To fix the CLKPLL_LL bit not locking issue in reg 0x0f, the PLLDT bit of 0x24 must be set

	  uint8_t ec_ctrl_reg[4] = {0};
 8000b20:	2300      	movs	r3, #0
 8000b22:	60fb      	str	r3, [r7, #12]
	  dwm_read_reg_sub(module, 0x24,0x00,ec_ctrl_reg,4);
 8000b24:	f107 030c 	add.w	r3, r7, #12
 8000b28:	2204      	movs	r2, #4
 8000b2a:	9200      	str	r2, [sp, #0]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2124      	movs	r1, #36	@ 0x24
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f7ff fe5b 	bl	80007ec <dwm_read_reg_sub>
	  ec_ctrl_reg[0] = ec_ctrl_reg[0]|0x04;
 8000b36:	7b3b      	ldrb	r3, [r7, #12]
 8000b38:	f043 0304 	orr.w	r3, r3, #4
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	733b      	strb	r3, [r7, #12]
	  dwm_write_reg_sub(module, 0x24,0x00,ec_ctrl_reg,4);
 8000b40:	f107 030c 	add.w	r3, r7, #12
 8000b44:	2204      	movs	r2, #4
 8000b46:	9200      	str	r2, [sp, #0]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2124      	movs	r1, #36	@ 0x24
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff fdf1 	bl	8000734 <dwm_write_reg_sub>

}
 8000b52:	bf00      	nop
 8000b54:	3740      	adds	r7, #64	@ 0x40
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	2502a907 	.word	0x2502a907
 8000b60:	311a002d 	.word	0x311a002d
 8000b64:	0e082848 	.word	0x0e082848
 8000b68:	0800d454 	.word	0x0800d454

08000b6c <dwm_basic_transmit>:

void dwm_basic_transmit(DWM_Module* module){
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	 *
	 */


	// WRITE DATA TO TX BUFFER
	uint8_t tx_data[4] ={0xAA,0xBB,0xCC,0xDD};
 8000b74:	4b24      	ldr	r3, [pc, #144]	@ (8000c08 <dwm_basic_transmit+0x9c>)
 8000b76:	617b      	str	r3, [r7, #20]
	dwm_write_reg(module, 0x09, tx_data, 4);
 8000b78:	f107 0214 	add.w	r2, r7, #20
 8000b7c:	2304      	movs	r3, #4
 8000b7e:	2109      	movs	r1, #9
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f7ff fd6f 	bl	8000664 <dwm_write_reg>

	//SET FRAME LENGTH AND PREAMBLE LENGTH
	uint8_t tx_frame_control[5] = {0};
 8000b86:	f107 030c 	add.w	r3, r7, #12
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	711a      	strb	r2, [r3, #4]
	dwm_read_reg(module, 0x08, tx_frame_control, 5);
 8000b90:	f107 020c 	add.w	r2, r7, #12
 8000b94:	2305      	movs	r3, #5
 8000b96:	2108      	movs	r1, #8
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff fccd 	bl	8000538 <dwm_read_reg>
	// fr_len = 4 + 2 =
	// Set frame length
	tx_frame_control[0] &= 0x80;
 8000b9e:	7b3b      	ldrb	r3, [r7, #12]
 8000ba0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	733b      	strb	r3, [r7, #12]
	tx_frame_control[0] |= 6;
 8000ba8:	7b3b      	ldrb	r3, [r7, #12]
 8000baa:	f043 0306 	orr.w	r3, r3, #6
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	733b      	strb	r3, [r7, #12]
	// Set TXPSR=10, PE=00
	tx_frame_control[2] &= ~(0x3C);
 8000bb2:	7bbb      	ldrb	r3, [r7, #14]
 8000bb4:	f023 033c 	bic.w	r3, r3, #60	@ 0x3c
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	73bb      	strb	r3, [r7, #14]
	tx_frame_control[2] |= (0b10 << 2);
 8000bbc:	7bbb      	ldrb	r3, [r7, #14]
 8000bbe:	f043 0308 	orr.w	r3, r3, #8
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	73bb      	strb	r3, [r7, #14]
	dwm_write_reg(module, 0x08, tx_frame_control, 5);
 8000bc6:	f107 020c 	add.w	r2, r7, #12
 8000bca:	2305      	movs	r3, #5
 8000bcc:	2108      	movs	r1, #8
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f7ff fd48 	bl	8000664 <dwm_write_reg>


	//TRASMIT
	uint8_t sys_ctrl[4] = {0};
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60bb      	str	r3, [r7, #8]
	dwm_read_reg(module, 0x0D, sys_ctrl, 4);
 8000bd8:	f107 0208 	add.w	r2, r7, #8
 8000bdc:	2304      	movs	r3, #4
 8000bde:	210d      	movs	r1, #13
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f7ff fca9 	bl	8000538 <dwm_read_reg>
	sys_ctrl[0] |= (1 << 1);
 8000be6:	7a3b      	ldrb	r3, [r7, #8]
 8000be8:	f043 0302 	orr.w	r3, r3, #2
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	723b      	strb	r3, [r7, #8]
	dwm_write_reg(module, 0x0D, sys_ctrl, 4);
 8000bf0:	f107 0208 	add.w	r2, r7, #8
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	210d      	movs	r1, #13
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f7ff fd33 	bl	8000664 <dwm_write_reg>



}
 8000bfe:	bf00      	nop
 8000c00:	3718      	adds	r7, #24
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	ddccbbaa 	.word	0xddccbbaa

08000c0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c10:	f000 fd08 	bl	8001624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c14:	f000 f81c 	bl	8000c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c18:	f000 f918 	bl	8000e4c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c1c:	f000 f882 	bl	8000d24 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000c20:	f000 f8ae 	bl	8000d80 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000c24:	f000 f8dc 	bl	8000de0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c28:	f008 ff66 	bl	8009af8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c2c:	4a05      	ldr	r2, [pc, #20]	@ (8000c44 <main+0x38>)
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <main+0x3c>)
 8000c32:	f008 ffab 	bl	8009b8c <osThreadNew>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <main+0x40>)
 8000c3a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c3c:	f008 ff80 	bl	8009b40 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <main+0x34>
 8000c44:	0800d48c 	.word	0x0800d48c
 8000c48:	08001095 	.word	0x08001095
 8000c4c:	200001a0 	.word	0x200001a0

08000c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b094      	sub	sp, #80	@ 0x50
 8000c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c56:	f107 0320 	add.w	r3, r7, #32
 8000c5a:	2230      	movs	r2, #48	@ 0x30
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f00c faf2 	bl	800d248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	f107 030c 	add.w	r3, r7, #12
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c74:	2300      	movs	r3, #0
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	4b28      	ldr	r3, [pc, #160]	@ (8000d1c <SystemClock_Config+0xcc>)
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7c:	4a27      	ldr	r2, [pc, #156]	@ (8000d1c <SystemClock_Config+0xcc>)
 8000c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c84:	4b25      	ldr	r3, [pc, #148]	@ (8000d1c <SystemClock_Config+0xcc>)
 8000c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c90:	2300      	movs	r3, #0
 8000c92:	607b      	str	r3, [r7, #4]
 8000c94:	4b22      	ldr	r3, [pc, #136]	@ (8000d20 <SystemClock_Config+0xd0>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a21      	ldr	r2, [pc, #132]	@ (8000d20 <SystemClock_Config+0xd0>)
 8000c9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c9e:	6013      	str	r3, [r2, #0]
 8000ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d20 <SystemClock_Config+0xd0>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ca8:	607b      	str	r3, [r7, #4]
 8000caa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cac:	2301      	movs	r3, #1
 8000cae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cb0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000cc0:	2308      	movs	r3, #8
 8000cc2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000cc4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000cc8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000cce:	2307      	movs	r3, #7
 8000cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd2:	f107 0320 	add.w	r3, r7, #32
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f003 fe96 	bl	8004a08 <HAL_RCC_OscConfig>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000ce2:	f000 fa47 	bl	8001174 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce6:	230f      	movs	r3, #15
 8000ce8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cea:	2302      	movs	r3, #2
 8000cec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000cf2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000cf6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cfc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cfe:	f107 030c 	add.w	r3, r7, #12
 8000d02:	2105      	movs	r1, #5
 8000d04:	4618      	mov	r0, r3
 8000d06:	f004 f8f7 	bl	8004ef8 <HAL_RCC_ClockConfig>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000d10:	f000 fa30 	bl	8001174 <Error_Handler>
  }
}
 8000d14:	bf00      	nop
 8000d16:	3750      	adds	r7, #80	@ 0x50
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40023800 	.word	0x40023800
 8000d20:	40007000 	.word	0x40007000

08000d24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d28:	4b12      	ldr	r3, [pc, #72]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d2a:	4a13      	ldr	r2, [pc, #76]	@ (8000d78 <MX_I2C1_Init+0x54>)
 8000d2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d30:	4a12      	ldr	r2, [pc, #72]	@ (8000d7c <MX_I2C1_Init+0x58>)
 8000d32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d34:	4b0f      	ldr	r3, [pc, #60]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d48:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d4e:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d54:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d5a:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d60:	4804      	ldr	r0, [pc, #16]	@ (8000d74 <MX_I2C1_Init+0x50>)
 8000d62:	f003 f86d 	bl	8003e40 <HAL_I2C_Init>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d6c:	f000 fa02 	bl	8001174 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	200000ac 	.word	0x200000ac
 8000d78:	40005400 	.word	0x40005400
 8000d7c:	000186a0 	.word	0x000186a0

08000d80 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000d84:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000d86:	4a14      	ldr	r2, [pc, #80]	@ (8000dd8 <MX_I2S3_Init+0x58>)
 8000d88:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000d8a:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000d8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d90:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000d92:	4b10      	ldr	r3, [pc, #64]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000d98:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000da0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000da4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000da6:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000da8:	4a0c      	ldr	r2, [pc, #48]	@ (8000ddc <MX_I2S3_Init+0x5c>)
 8000daa:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000dac:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000db2:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000dbe:	4805      	ldr	r0, [pc, #20]	@ (8000dd4 <MX_I2S3_Init+0x54>)
 8000dc0:	f003 f982 	bl	80040c8 <HAL_I2S_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000dca:	f000 f9d3 	bl	8001174 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000100 	.word	0x20000100
 8000dd8:	40003c00 	.word	0x40003c00
 8000ddc:	00017700 	.word	0x00017700

08000de0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000de4:	4b17      	ldr	r3, [pc, #92]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000de6:	4a18      	ldr	r2, [pc, #96]	@ (8000e48 <MX_SPI1_Init+0x68>)
 8000de8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000dea:	4b16      	ldr	r3, [pc, #88]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000dec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000df0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000df2:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000df8:	4b12      	ldr	r3, [pc, #72]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dfe:	4b11      	ldr	r3, [pc, #68]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000e12:	4b0c      	ldr	r3, [pc, #48]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e14:	2238      	movs	r2, #56	@ 0x38
 8000e16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e18:	4b0a      	ldr	r3, [pc, #40]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e1e:	4b09      	ldr	r3, [pc, #36]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e24:	4b07      	ldr	r3, [pc, #28]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e2a:	4b06      	ldr	r3, [pc, #24]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e2c:	220a      	movs	r2, #10
 8000e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e30:	4804      	ldr	r0, [pc, #16]	@ (8000e44 <MX_SPI1_Init+0x64>)
 8000e32:	f004 fbf5 	bl	8005620 <HAL_SPI_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000e3c:	f000 f99a 	bl	8001174 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000148 	.word	0x20000148
 8000e48:	40013000 	.word	0x40013000

08000e4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08c      	sub	sp, #48	@ 0x30
 8000e50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e52:	f107 031c 	add.w	r3, r7, #28
 8000e56:	2200      	movs	r2, #0
 8000e58:	601a      	str	r2, [r3, #0]
 8000e5a:	605a      	str	r2, [r3, #4]
 8000e5c:	609a      	str	r2, [r3, #8]
 8000e5e:	60da      	str	r2, [r3, #12]
 8000e60:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	61bb      	str	r3, [r7, #24]
 8000e66:	4b85      	ldr	r3, [pc, #532]	@ (800107c <MX_GPIO_Init+0x230>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	4a84      	ldr	r2, [pc, #528]	@ (800107c <MX_GPIO_Init+0x230>)
 8000e6c:	f043 0310 	orr.w	r3, r3, #16
 8000e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e72:	4b82      	ldr	r3, [pc, #520]	@ (800107c <MX_GPIO_Init+0x230>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	f003 0310 	and.w	r3, r3, #16
 8000e7a:	61bb      	str	r3, [r7, #24]
 8000e7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
 8000e82:	4b7e      	ldr	r3, [pc, #504]	@ (800107c <MX_GPIO_Init+0x230>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	4a7d      	ldr	r2, [pc, #500]	@ (800107c <MX_GPIO_Init+0x230>)
 8000e88:	f043 0304 	orr.w	r3, r3, #4
 8000e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8e:	4b7b      	ldr	r3, [pc, #492]	@ (800107c <MX_GPIO_Init+0x230>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	f003 0304 	and.w	r3, r3, #4
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	4b77      	ldr	r3, [pc, #476]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a76      	ldr	r2, [pc, #472]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ea4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b74      	ldr	r3, [pc, #464]	@ (800107c <MX_GPIO_Init+0x230>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	4b70      	ldr	r3, [pc, #448]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a6f      	ldr	r2, [pc, #444]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b6d      	ldr	r3, [pc, #436]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	4b69      	ldr	r3, [pc, #420]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	4a68      	ldr	r2, [pc, #416]	@ (800107c <MX_GPIO_Init+0x230>)
 8000edc:	f043 0302 	orr.w	r3, r3, #2
 8000ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee2:	4b66      	ldr	r3, [pc, #408]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	60bb      	str	r3, [r7, #8]
 8000eec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	607b      	str	r3, [r7, #4]
 8000ef2:	4b62      	ldr	r3, [pc, #392]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	4a61      	ldr	r2, [pc, #388]	@ (800107c <MX_GPIO_Init+0x230>)
 8000ef8:	f043 0308 	orr.w	r3, r3, #8
 8000efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efe:	4b5f      	ldr	r3, [pc, #380]	@ (800107c <MX_GPIO_Init+0x230>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	f003 0308 	and.w	r3, r3, #8
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2108      	movs	r1, #8
 8000f0e:	485c      	ldr	r0, [pc, #368]	@ (8001080 <MX_GPIO_Init+0x234>)
 8000f10:	f000 fe6c 	bl	8001bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin, GPIO_PIN_SET);
 8000f14:	2201      	movs	r2, #1
 8000f16:	2131      	movs	r1, #49	@ 0x31
 8000f18:	485a      	ldr	r0, [pc, #360]	@ (8001084 <MX_GPIO_Init+0x238>)
 8000f1a:	f000 fe67 	bl	8001bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin, GPIO_PIN_RESET);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	210e      	movs	r1, #14
 8000f22:	4859      	ldr	r0, [pc, #356]	@ (8001088 <MX_GPIO_Init+0x23c>)
 8000f24:	f000 fe62 	bl	8001bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DWM3_CS_N_GPIO_Port, DWM3_CS_N_Pin, GPIO_PIN_SET);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	4857      	ldr	r0, [pc, #348]	@ (800108c <MX_GPIO_Init+0x240>)
 8000f2e:	f000 fe5d 	bl	8001bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000f32:	2200      	movs	r2, #0
 8000f34:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000f38:	4855      	ldr	r0, [pc, #340]	@ (8001090 <MX_GPIO_Init+0x244>)
 8000f3a:	f000 fe57 	bl	8001bec <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000f3e:	2308      	movs	r3, #8
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	f107 031c 	add.w	r3, r7, #28
 8000f52:	4619      	mov	r1, r3
 8000f54:	484a      	ldr	r0, [pc, #296]	@ (8001080 <MX_GPIO_Init+0x234>)
 8000f56:	f000 fcad 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin DWM1_CS_N_Pin DWM2_CS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin;
 8000f5a:	2331      	movs	r3, #49	@ 0x31
 8000f5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4844      	ldr	r0, [pc, #272]	@ (8001084 <MX_GPIO_Init+0x238>)
 8000f72:	f000 fc9f 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000f76:	2308      	movs	r3, #8
 8000f78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f82:	2300      	movs	r3, #0
 8000f84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f86:	2305      	movs	r3, #5
 8000f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000f8a:	f107 031c 	add.w	r3, r7, #28
 8000f8e:	4619      	mov	r1, r3
 8000f90:	483c      	ldr	r0, [pc, #240]	@ (8001084 <MX_GPIO_Init+0x238>)
 8000f92:	f000 fc8f 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f96:	2301      	movs	r3, #1
 8000f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f9a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000f9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4837      	ldr	r0, [pc, #220]	@ (8001088 <MX_GPIO_Init+0x23c>)
 8000fac:	f000 fc82 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DWM2_RESET_N_Pin DWM1_RESET_N_Pin DWM3_RESET_N_Pin */
  GPIO_InitStruct.Pin = DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin;
 8000fb0:	230e      	movs	r3, #14
 8000fb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000fb4:	2311      	movs	r3, #17
 8000fb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4830      	ldr	r0, [pc, #192]	@ (8001088 <MX_GPIO_Init+0x23c>)
 8000fc8:	f000 fc74 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DWM3_CS_N_Pin */
  GPIO_InitStruct.Pin = DWM3_CS_N_Pin;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DWM3_CS_N_GPIO_Port, &GPIO_InitStruct);
 8000fdc:	f107 031c 	add.w	r3, r7, #28
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	482a      	ldr	r0, [pc, #168]	@ (800108c <MX_GPIO_Init+0x240>)
 8000fe4:	f000 fc66 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fec:	2300      	movs	r3, #0
 8000fee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 031c 	add.w	r3, r7, #28
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4824      	ldr	r0, [pc, #144]	@ (800108c <MX_GPIO_Init+0x240>)
 8000ffc:	f000 fc5a 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001000:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001006:	2302      	movs	r3, #2
 8001008:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2300      	movs	r3, #0
 8001010:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001012:	2305      	movs	r3, #5
 8001014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001016:	f107 031c 	add.w	r3, r7, #28
 800101a:	4619      	mov	r1, r3
 800101c:	481b      	ldr	r0, [pc, #108]	@ (800108c <MX_GPIO_Init+0x240>)
 800101e:	f000 fc49 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001022:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001026:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001028:	2301      	movs	r3, #1
 800102a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	2300      	movs	r3, #0
 8001032:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001034:	f107 031c 	add.w	r3, r7, #28
 8001038:	4619      	mov	r1, r3
 800103a:	4815      	ldr	r0, [pc, #84]	@ (8001090 <MX_GPIO_Init+0x244>)
 800103c:	f000 fc3a 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001040:	2320      	movs	r3, #32
 8001042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001044:	2300      	movs	r3, #0
 8001046:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	4619      	mov	r1, r3
 8001052:	480f      	ldr	r0, [pc, #60]	@ (8001090 <MX_GPIO_Init+0x244>)
 8001054:	f000 fc2e 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001058:	2302      	movs	r3, #2
 800105a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800105c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001060:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001066:	f107 031c 	add.w	r3, r7, #28
 800106a:	4619      	mov	r1, r3
 800106c:	4804      	ldr	r0, [pc, #16]	@ (8001080 <MX_GPIO_Init+0x234>)
 800106e:	f000 fc21 	bl	80018b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001072:	bf00      	nop
 8001074:	3730      	adds	r7, #48	@ 0x30
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40023800 	.word	0x40023800
 8001080:	40021000 	.word	0x40021000
 8001084:	40020800 	.word	0x40020800
 8001088:	40020000 	.word	0x40020000
 800108c:	40020400 	.word	0x40020400
 8001090:	40020c00 	.word	0x40020c00

08001094 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af02      	add	r7, sp, #8
 800109a:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 800109c:	f00b fd24 	bl	800cae8 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
//  uint8_t device_id[4] = {0};
  uint8_t sys_event_status_reg[5] = {0};
 80010a0:	f107 0310 	add.w	r3, r7, #16
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	711a      	strb	r2, [r3, #4]

  uint8_t clear_tx[5] = {0};
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	711a      	strb	r2, [r3, #4]
  clear_tx[0] = 0xF0;  // only TX bits
 80010b4:	23f0      	movs	r3, #240	@ 0xf0
 80010b6:	723b      	strb	r3, [r7, #8]


  dwm_reset(&dwm1);
 80010b8:	4820      	ldr	r0, [pc, #128]	@ (800113c <StartDefaultTask+0xa8>)
 80010ba:	f7ff fa1f 	bl	80004fc <dwm_reset>

  dwm_configure(&dwm1);
 80010be:	481f      	ldr	r0, [pc, #124]	@ (800113c <StartDefaultTask+0xa8>)
 80010c0:	f7ff fc66 	bl	8000990 <dwm_configure>
  /* Infinite loop */
  for(;;)
  {
	test_counter++;
 80010c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001140 <StartDefaultTask+0xac>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	3301      	adds	r3, #1
 80010ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001140 <StartDefaultTask+0xac>)
 80010cc:	6013      	str	r3, [r2, #0]
	dwm_read_reg(&dwm1, 0x00, device_id, 4);
 80010ce:	2304      	movs	r3, #4
 80010d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001144 <StartDefaultTask+0xb0>)
 80010d2:	2100      	movs	r1, #0
 80010d4:	4819      	ldr	r0, [pc, #100]	@ (800113c <StartDefaultTask+0xa8>)
 80010d6:	f7ff fa2f 	bl	8000538 <dwm_read_reg>
	dwm_read_reg_sub(&dwm1, 0x40, 0x02, device_id_low, 2);
 80010da:	2302      	movs	r3, #2
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <StartDefaultTask+0xb4>)
 80010e0:	2202      	movs	r2, #2
 80010e2:	2140      	movs	r1, #64	@ 0x40
 80010e4:	4815      	ldr	r0, [pc, #84]	@ (800113c <StartDefaultTask+0xa8>)
 80010e6:	f7ff fb81 	bl	80007ec <dwm_read_reg_sub>
	dwm_basic_transmit(&dwm1);
 80010ea:	4814      	ldr	r0, [pc, #80]	@ (800113c <StartDefaultTask+0xa8>)
 80010ec:	f7ff fd3e 	bl	8000b6c <dwm_basic_transmit>
	HAL_Delay(10);
 80010f0:	200a      	movs	r0, #10
 80010f2:	f000 fad9 	bl	80016a8 <HAL_Delay>
	dwm_read_reg(&dwm1, 0x0f, sys_event_status_reg, 5);
 80010f6:	f107 0210 	add.w	r2, r7, #16
 80010fa:	2305      	movs	r3, #5
 80010fc:	210f      	movs	r1, #15
 80010fe:	480f      	ldr	r0, [pc, #60]	@ (800113c <StartDefaultTask+0xa8>)
 8001100:	f7ff fa1a 	bl	8000538 <dwm_read_reg>
    if(!(sys_event_status_reg[0]&0x80)){
 8001104:	7c3b      	ldrb	r3, [r7, #16]
 8001106:	b25b      	sxtb	r3, r3
 8001108:	2b00      	cmp	r3, #0
 800110a:	db04      	blt.n	8001116 <StartDefaultTask+0x82>
    	txfrs_error_count++;
 800110c:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <StartDefaultTask+0xb8>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	3301      	adds	r3, #1
 8001112:	4a0e      	ldr	r2, [pc, #56]	@ (800114c <StartDefaultTask+0xb8>)
 8001114:	6013      	str	r3, [r2, #0]
    }

    //clear tx flags
    dwm_write_reg(&dwm1, 0x0F, clear_tx, 5);
 8001116:	f107 0208 	add.w	r2, r7, #8
 800111a:	2305      	movs	r3, #5
 800111c:	210f      	movs	r1, #15
 800111e:	4807      	ldr	r0, [pc, #28]	@ (800113c <StartDefaultTask+0xa8>)
 8001120:	f7ff faa0 	bl	8000664 <dwm_write_reg>
	dwm_read_reg(&dwm1, 0x0f, sys_event_status_reg, 5);
 8001124:	f107 0210 	add.w	r2, r7, #16
 8001128:	2305      	movs	r3, #5
 800112a:	210f      	movs	r1, #15
 800112c:	4803      	ldr	r0, [pc, #12]	@ (800113c <StartDefaultTask+0xa8>)
 800112e:	f7ff fa03 	bl	8000538 <dwm_read_reg>


    osDelay(10);
 8001132:	200a      	movs	r0, #10
 8001134:	f008 fdbc 	bl	8009cb0 <osDelay>
	test_counter++;
 8001138:	e7c4      	b.n	80010c4 <StartDefaultTask+0x30>
 800113a:	bf00      	nop
 800113c:	20000000 	.word	0x20000000
 8001140:	200001a4 	.word	0x200001a4
 8001144:	200001a8 	.word	0x200001a8
 8001148:	200001ac 	.word	0x200001ac
 800114c:	200001b0 	.word	0x200001b0

08001150 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a04      	ldr	r2, [pc, #16]	@ (8001170 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d101      	bne.n	8001166 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001162:	f000 fa81 	bl	8001668 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40010000 	.word	0x40010000

08001174 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001178:	b672      	cpsid	i
}
 800117a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <Error_Handler+0x8>

08001180 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	607b      	str	r3, [r7, #4]
 800118a:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <HAL_MspInit+0x54>)
 800118c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118e:	4a11      	ldr	r2, [pc, #68]	@ (80011d4 <HAL_MspInit+0x54>)
 8001190:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001194:	6453      	str	r3, [r2, #68]	@ 0x44
 8001196:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <HAL_MspInit+0x54>)
 8001198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800119a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800119e:	607b      	str	r3, [r7, #4]
 80011a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	603b      	str	r3, [r7, #0]
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <HAL_MspInit+0x54>)
 80011a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011aa:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <HAL_MspInit+0x54>)
 80011ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b2:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <HAL_MspInit+0x54>)
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	210f      	movs	r1, #15
 80011c2:	f06f 0001 	mvn.w	r0, #1
 80011c6:	f000 fb4b 	bl	8001860 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800

080011d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a19      	ldr	r2, [pc, #100]	@ (800125c <HAL_I2C_MspInit+0x84>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d12c      	bne.n	8001254 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	4b18      	ldr	r3, [pc, #96]	@ (8001260 <HAL_I2C_MspInit+0x88>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	4a17      	ldr	r2, [pc, #92]	@ (8001260 <HAL_I2C_MspInit+0x88>)
 8001204:	f043 0302 	orr.w	r3, r3, #2
 8001208:	6313      	str	r3, [r2, #48]	@ 0x30
 800120a:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <HAL_I2C_MspInit+0x88>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	f003 0302 	and.w	r3, r3, #2
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001216:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800121a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800121c:	2312      	movs	r3, #18
 800121e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001220:	2301      	movs	r3, #1
 8001222:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001228:	2304      	movs	r3, #4
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	4619      	mov	r1, r3
 8001232:	480c      	ldr	r0, [pc, #48]	@ (8001264 <HAL_I2C_MspInit+0x8c>)
 8001234:	f000 fb3e 	bl	80018b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	4b08      	ldr	r3, [pc, #32]	@ (8001260 <HAL_I2C_MspInit+0x88>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001240:	4a07      	ldr	r2, [pc, #28]	@ (8001260 <HAL_I2C_MspInit+0x88>)
 8001242:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001246:	6413      	str	r3, [r2, #64]	@ 0x40
 8001248:	4b05      	ldr	r3, [pc, #20]	@ (8001260 <HAL_I2C_MspInit+0x88>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001254:	bf00      	nop
 8001256:	3728      	adds	r7, #40	@ 0x28
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40005400 	.word	0x40005400
 8001260:	40023800 	.word	0x40023800
 8001264:	40020400 	.word	0x40020400

08001268 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08e      	sub	sp, #56	@ 0x38
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001270:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a31      	ldr	r2, [pc, #196]	@ (8001358 <HAL_I2S_MspInit+0xf0>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d15a      	bne.n	800134e <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001298:	2301      	movs	r3, #1
 800129a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800129c:	23c0      	movs	r3, #192	@ 0xc0
 800129e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80012a0:	2302      	movs	r3, #2
 80012a2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	4618      	mov	r0, r3
 80012aa:	f004 f877 	bl	800539c <HAL_RCCEx_PeriphCLKConfig>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80012b4:	f7ff ff5e 	bl	8001174 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80012b8:	2300      	movs	r3, #0
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	4b27      	ldr	r3, [pc, #156]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 80012be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c0:	4a26      	ldr	r2, [pc, #152]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 80012c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c8:	4b24      	ldr	r3, [pc, #144]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 80012ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d4:	2300      	movs	r3, #0
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	4b20      	ldr	r3, [pc, #128]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 80012da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012dc:	4a1f      	ldr	r2, [pc, #124]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e4:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 80012e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e8:	f003 0301 	and.w	r3, r3, #1
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	4b19      	ldr	r3, [pc, #100]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 80012f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f8:	4a18      	ldr	r2, [pc, #96]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 80012fa:	f043 0304 	orr.w	r3, r3, #4
 80012fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <HAL_I2S_MspInit+0xf4>)
 8001302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001304:	f003 0304 	and.w	r3, r3, #4
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800130c:	2310      	movs	r3, #16
 800130e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001310:	2302      	movs	r3, #2
 8001312:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2300      	movs	r3, #0
 800131a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800131c:	2306      	movs	r3, #6
 800131e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001320:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001324:	4619      	mov	r1, r3
 8001326:	480e      	ldr	r0, [pc, #56]	@ (8001360 <HAL_I2S_MspInit+0xf8>)
 8001328:	f000 fac4 	bl	80018b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800132c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	2302      	movs	r3, #2
 8001334:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800133e:	2306      	movs	r3, #6
 8001340:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001342:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001346:	4619      	mov	r1, r3
 8001348:	4806      	ldr	r0, [pc, #24]	@ (8001364 <HAL_I2S_MspInit+0xfc>)
 800134a:	f000 fab3 	bl	80018b4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800134e:	bf00      	nop
 8001350:	3738      	adds	r7, #56	@ 0x38
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40003c00 	.word	0x40003c00
 800135c:	40023800 	.word	0x40023800
 8001360:	40020000 	.word	0x40020000
 8001364:	40020800 	.word	0x40020800

08001368 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08a      	sub	sp, #40	@ 0x28
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a19      	ldr	r2, [pc, #100]	@ (80013ec <HAL_SPI_MspInit+0x84>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d12b      	bne.n	80013e2 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <HAL_SPI_MspInit+0x88>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001392:	4a17      	ldr	r2, [pc, #92]	@ (80013f0 <HAL_SPI_MspInit+0x88>)
 8001394:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001398:	6453      	str	r3, [r2, #68]	@ 0x44
 800139a:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <HAL_SPI_MspInit+0x88>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <HAL_SPI_MspInit+0x88>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a10      	ldr	r2, [pc, #64]	@ (80013f0 <HAL_SPI_MspInit+0x88>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <HAL_SPI_MspInit+0x88>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80013c2:	23e0      	movs	r3, #224	@ 0xe0
 80013c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ce:	2303      	movs	r3, #3
 80013d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013d2:	2305      	movs	r3, #5
 80013d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4619      	mov	r1, r3
 80013dc:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <HAL_SPI_MspInit+0x8c>)
 80013de:	f000 fa69 	bl	80018b4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80013e2:	bf00      	nop
 80013e4:	3728      	adds	r7, #40	@ 0x28
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40013000 	.word	0x40013000
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40020000 	.word	0x40020000

080013f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08c      	sub	sp, #48	@ 0x30
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001400:	2300      	movs	r3, #0
 8001402:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001404:	2300      	movs	r3, #0
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001408:	2300      	movs	r3, #0
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	4b2f      	ldr	r3, [pc, #188]	@ (80014cc <HAL_InitTick+0xd4>)
 800140e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001410:	4a2e      	ldr	r2, [pc, #184]	@ (80014cc <HAL_InitTick+0xd4>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	6453      	str	r3, [r2, #68]	@ 0x44
 8001418:	4b2c      	ldr	r3, [pc, #176]	@ (80014cc <HAL_InitTick+0xd4>)
 800141a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141c:	f003 0301 	and.w	r3, r3, #1
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001424:	f107 020c 	add.w	r2, r7, #12
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	4611      	mov	r1, r2
 800142e:	4618      	mov	r0, r3
 8001430:	f003 ff82 	bl	8005338 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001434:	f003 ff6c 	bl	8005310 <HAL_RCC_GetPCLK2Freq>
 8001438:	4603      	mov	r3, r0
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800143e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001440:	4a23      	ldr	r2, [pc, #140]	@ (80014d0 <HAL_InitTick+0xd8>)
 8001442:	fba2 2303 	umull	r2, r3, r2, r3
 8001446:	0c9b      	lsrs	r3, r3, #18
 8001448:	3b01      	subs	r3, #1
 800144a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800144c:	4b21      	ldr	r3, [pc, #132]	@ (80014d4 <HAL_InitTick+0xdc>)
 800144e:	4a22      	ldr	r2, [pc, #136]	@ (80014d8 <HAL_InitTick+0xe0>)
 8001450:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001452:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <HAL_InitTick+0xdc>)
 8001454:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001458:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800145a:	4a1e      	ldr	r2, [pc, #120]	@ (80014d4 <HAL_InitTick+0xdc>)
 800145c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001460:	4b1c      	ldr	r3, [pc, #112]	@ (80014d4 <HAL_InitTick+0xdc>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001466:	4b1b      	ldr	r3, [pc, #108]	@ (80014d4 <HAL_InitTick+0xdc>)
 8001468:	2200      	movs	r2, #0
 800146a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800146c:	4b19      	ldr	r3, [pc, #100]	@ (80014d4 <HAL_InitTick+0xdc>)
 800146e:	2200      	movs	r2, #0
 8001470:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001472:	4818      	ldr	r0, [pc, #96]	@ (80014d4 <HAL_InitTick+0xdc>)
 8001474:	f004 fd26 	bl	8005ec4 <HAL_TIM_Base_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800147e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001482:	2b00      	cmp	r3, #0
 8001484:	d11b      	bne.n	80014be <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001486:	4813      	ldr	r0, [pc, #76]	@ (80014d4 <HAL_InitTick+0xdc>)
 8001488:	f004 fd76 	bl	8005f78 <HAL_TIM_Base_Start_IT>
 800148c:	4603      	mov	r3, r0
 800148e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001492:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001496:	2b00      	cmp	r3, #0
 8001498:	d111      	bne.n	80014be <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800149a:	2019      	movs	r0, #25
 800149c:	f000 f9fc 	bl	8001898 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b0f      	cmp	r3, #15
 80014a4:	d808      	bhi.n	80014b8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80014a6:	2200      	movs	r2, #0
 80014a8:	6879      	ldr	r1, [r7, #4]
 80014aa:	2019      	movs	r0, #25
 80014ac:	f000 f9d8 	bl	8001860 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014b0:	4a0a      	ldr	r2, [pc, #40]	@ (80014dc <HAL_InitTick+0xe4>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	e002      	b.n	80014be <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80014be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3730      	adds	r7, #48	@ 0x30
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	431bde83 	.word	0x431bde83
 80014d4:	200001b4 	.word	0x200001b4
 80014d8:	40010000 	.word	0x40010000
 80014dc:	20000014 	.word	0x20000014

080014e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <NMI_Handler+0x4>

080014e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <HardFault_Handler+0x4>

080014f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <MemManage_Handler+0x4>

080014f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <BusFault_Handler+0x4>

08001500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <UsageFault_Handler+0x4>

08001508 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800151c:	4802      	ldr	r0, [pc, #8]	@ (8001528 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800151e:	f004 fd9b 	bl	8006058 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200001b4 	.word	0x200001b4

0800152c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001530:	4802      	ldr	r0, [pc, #8]	@ (800153c <OTG_FS_IRQHandler+0x10>)
 8001532:	f000 fe31 	bl	8002198 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20004ff8 	.word	0x20004ff8

08001540 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001548:	4a14      	ldr	r2, [pc, #80]	@ (800159c <_sbrk+0x5c>)
 800154a:	4b15      	ldr	r3, [pc, #84]	@ (80015a0 <_sbrk+0x60>)
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001554:	4b13      	ldr	r3, [pc, #76]	@ (80015a4 <_sbrk+0x64>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d102      	bne.n	8001562 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800155c:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <_sbrk+0x64>)
 800155e:	4a12      	ldr	r2, [pc, #72]	@ (80015a8 <_sbrk+0x68>)
 8001560:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <_sbrk+0x64>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	429a      	cmp	r2, r3
 800156e:	d207      	bcs.n	8001580 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001570:	f00b fee0 	bl	800d334 <__errno>
 8001574:	4603      	mov	r3, r0
 8001576:	220c      	movs	r2, #12
 8001578:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800157a:	f04f 33ff 	mov.w	r3, #4294967295
 800157e:	e009      	b.n	8001594 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001580:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <_sbrk+0x64>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001586:	4b07      	ldr	r3, [pc, #28]	@ (80015a4 <_sbrk+0x64>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	4a05      	ldr	r2, [pc, #20]	@ (80015a4 <_sbrk+0x64>)
 8001590:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001592:	68fb      	ldr	r3, [r7, #12]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3718      	adds	r7, #24
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20020000 	.word	0x20020000
 80015a0:	00000400 	.word	0x00000400
 80015a4:	200001fc 	.word	0x200001fc
 80015a8:	20005520 	.word	0x20005520

080015ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015b0:	4b06      	ldr	r3, [pc, #24]	@ (80015cc <SystemInit+0x20>)
 80015b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015b6:	4a05      	ldr	r2, [pc, #20]	@ (80015cc <SystemInit+0x20>)
 80015b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001608 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80015d4:	f7ff ffea 	bl	80015ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015d8:	480c      	ldr	r0, [pc, #48]	@ (800160c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015da:	490d      	ldr	r1, [pc, #52]	@ (8001610 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001614 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e0:	e002      	b.n	80015e8 <LoopCopyDataInit>

080015e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015e6:	3304      	adds	r3, #4

080015e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015ec:	d3f9      	bcc.n	80015e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001618 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015f0:	4c0a      	ldr	r4, [pc, #40]	@ (800161c <LoopFillZerobss+0x22>)
  movs r3, #0
 80015f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f4:	e001      	b.n	80015fa <LoopFillZerobss>

080015f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f8:	3204      	adds	r2, #4

080015fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015fc:	d3fb      	bcc.n	80015f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015fe:	f00b fe9f 	bl	800d340 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001602:	f7ff fb03 	bl	8000c0c <main>
  bx  lr    
 8001606:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001608:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800160c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001610:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001614:	0800d4d8 	.word	0x0800d4d8
  ldr r2, =_sbss
 8001618:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800161c:	20005520 	.word	0x20005520

08001620 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001620:	e7fe      	b.n	8001620 <ADC_IRQHandler>
	...

08001624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001628:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <HAL_Init+0x40>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a0d      	ldr	r2, [pc, #52]	@ (8001664 <HAL_Init+0x40>)
 800162e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001632:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001634:	4b0b      	ldr	r3, [pc, #44]	@ (8001664 <HAL_Init+0x40>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <HAL_Init+0x40>)
 800163a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800163e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <HAL_Init+0x40>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a07      	ldr	r2, [pc, #28]	@ (8001664 <HAL_Init+0x40>)
 8001646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800164a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800164c:	2003      	movs	r0, #3
 800164e:	f000 f8fc 	bl	800184a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001652:	200f      	movs	r0, #15
 8001654:	f7ff fed0 	bl	80013f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001658:	f7ff fd92 	bl	8001180 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40023c00 	.word	0x40023c00

08001668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <HAL_IncTick+0x20>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <HAL_IncTick+0x24>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4413      	add	r3, r2
 8001678:	4a04      	ldr	r2, [pc, #16]	@ (800168c <HAL_IncTick+0x24>)
 800167a:	6013      	str	r3, [r2, #0]
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20000018 	.word	0x20000018
 800168c:	20000200 	.word	0x20000200

08001690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return uwTick;
 8001694:	4b03      	ldr	r3, [pc, #12]	@ (80016a4 <HAL_GetTick+0x14>)
 8001696:	681b      	ldr	r3, [r3, #0]
}
 8001698:	4618      	mov	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	20000200 	.word	0x20000200

080016a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b0:	f7ff ffee 	bl	8001690 <HAL_GetTick>
 80016b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c0:	d005      	beq.n	80016ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <HAL_Delay+0x44>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	461a      	mov	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4413      	add	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016ce:	bf00      	nop
 80016d0:	f7ff ffde 	bl	8001690 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d8f7      	bhi.n	80016d0 <HAL_Delay+0x28>
  {
  }
}
 80016e0:	bf00      	nop
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000018 	.word	0x20000018

080016f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001700:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800170c:	4013      	ands	r3, r2
 800170e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001718:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800171c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001722:	4a04      	ldr	r2, [pc, #16]	@ (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	60d3      	str	r3, [r2, #12]
}
 8001728:	bf00      	nop
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800173c:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <__NVIC_GetPriorityGrouping+0x18>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	f003 0307 	and.w	r3, r3, #7
}
 8001746:	4618      	mov	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001762:	2b00      	cmp	r3, #0
 8001764:	db0b      	blt.n	800177e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	f003 021f 	and.w	r2, r3, #31
 800176c:	4907      	ldr	r1, [pc, #28]	@ (800178c <__NVIC_EnableIRQ+0x38>)
 800176e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001772:	095b      	lsrs	r3, r3, #5
 8001774:	2001      	movs	r0, #1
 8001776:	fa00 f202 	lsl.w	r2, r0, r2
 800177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000e100 	.word	0xe000e100

08001790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	6039      	str	r1, [r7, #0]
 800179a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800179c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	db0a      	blt.n	80017ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	490c      	ldr	r1, [pc, #48]	@ (80017dc <__NVIC_SetPriority+0x4c>)
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	0112      	lsls	r2, r2, #4
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	440b      	add	r3, r1
 80017b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b8:	e00a      	b.n	80017d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	4908      	ldr	r1, [pc, #32]	@ (80017e0 <__NVIC_SetPriority+0x50>)
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	3b04      	subs	r3, #4
 80017c8:	0112      	lsls	r2, r2, #4
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	440b      	add	r3, r1
 80017ce:	761a      	strb	r2, [r3, #24]
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	e000e100 	.word	0xe000e100
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b089      	sub	sp, #36	@ 0x24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	f1c3 0307 	rsb	r3, r3, #7
 80017fe:	2b04      	cmp	r3, #4
 8001800:	bf28      	it	cs
 8001802:	2304      	movcs	r3, #4
 8001804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3304      	adds	r3, #4
 800180a:	2b06      	cmp	r3, #6
 800180c:	d902      	bls.n	8001814 <NVIC_EncodePriority+0x30>
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3b03      	subs	r3, #3
 8001812:	e000      	b.n	8001816 <NVIC_EncodePriority+0x32>
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001818:	f04f 32ff 	mov.w	r2, #4294967295
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43da      	mvns	r2, r3
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	401a      	ands	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800182c:	f04f 31ff 	mov.w	r1, #4294967295
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	fa01 f303 	lsl.w	r3, r1, r3
 8001836:	43d9      	mvns	r1, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800183c:	4313      	orrs	r3, r2
         );
}
 800183e:	4618      	mov	r0, r3
 8001840:	3724      	adds	r7, #36	@ 0x24
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b082      	sub	sp, #8
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7ff ff4c 	bl	80016f0 <__NVIC_SetPriorityGrouping>
}
 8001858:	bf00      	nop
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
 800186c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001872:	f7ff ff61 	bl	8001738 <__NVIC_GetPriorityGrouping>
 8001876:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	68b9      	ldr	r1, [r7, #8]
 800187c:	6978      	ldr	r0, [r7, #20]
 800187e:	f7ff ffb1 	bl	80017e4 <NVIC_EncodePriority>
 8001882:	4602      	mov	r2, r0
 8001884:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001888:	4611      	mov	r1, r2
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff ff80 	bl	8001790 <__NVIC_SetPriority>
}
 8001890:	bf00      	nop
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff ff54 	bl	8001754 <__NVIC_EnableIRQ>
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b089      	sub	sp, #36	@ 0x24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
 80018ce:	e16b      	b.n	8001ba8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018d0:	2201      	movs	r2, #1
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	4013      	ands	r3, r2
 80018e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	f040 815a 	bne.w	8001ba2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f003 0303 	and.w	r3, r3, #3
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d005      	beq.n	8001906 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001902:	2b02      	cmp	r3, #2
 8001904:	d130      	bne.n	8001968 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	2203      	movs	r2, #3
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4013      	ands	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	68da      	ldr	r2, [r3, #12]
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4313      	orrs	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800193c:	2201      	movs	r2, #1
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4013      	ands	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	091b      	lsrs	r3, r3, #4
 8001952:	f003 0201 	and.w	r2, r3, #1
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4313      	orrs	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	2b03      	cmp	r3, #3
 8001972:	d017      	beq.n	80019a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	2203      	movs	r2, #3
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4013      	ands	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	689a      	ldr	r2, [r3, #8]
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4313      	orrs	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d123      	bne.n	80019f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	08da      	lsrs	r2, r3, #3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3208      	adds	r2, #8
 80019b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	f003 0307 	and.w	r3, r3, #7
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	220f      	movs	r2, #15
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	691a      	ldr	r2, [r3, #16]
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	08da      	lsrs	r2, r3, #3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	3208      	adds	r2, #8
 80019f2:	69b9      	ldr	r1, [r7, #24]
 80019f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	2203      	movs	r2, #3
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0203 	and.w	r2, r3, #3
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	f000 80b4 	beq.w	8001ba2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	4b60      	ldr	r3, [pc, #384]	@ (8001bc0 <HAL_GPIO_Init+0x30c>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a42:	4a5f      	ldr	r2, [pc, #380]	@ (8001bc0 <HAL_GPIO_Init+0x30c>)
 8001a44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a48:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a4a:	4b5d      	ldr	r3, [pc, #372]	@ (8001bc0 <HAL_GPIO_Init+0x30c>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a56:	4a5b      	ldr	r2, [pc, #364]	@ (8001bc4 <HAL_GPIO_Init+0x310>)
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	089b      	lsrs	r3, r3, #2
 8001a5c:	3302      	adds	r3, #2
 8001a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	220f      	movs	r2, #15
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	43db      	mvns	r3, r3
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	4013      	ands	r3, r2
 8001a78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a52      	ldr	r2, [pc, #328]	@ (8001bc8 <HAL_GPIO_Init+0x314>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d02b      	beq.n	8001ada <HAL_GPIO_Init+0x226>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a51      	ldr	r2, [pc, #324]	@ (8001bcc <HAL_GPIO_Init+0x318>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d025      	beq.n	8001ad6 <HAL_GPIO_Init+0x222>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a50      	ldr	r2, [pc, #320]	@ (8001bd0 <HAL_GPIO_Init+0x31c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d01f      	beq.n	8001ad2 <HAL_GPIO_Init+0x21e>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a4f      	ldr	r2, [pc, #316]	@ (8001bd4 <HAL_GPIO_Init+0x320>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d019      	beq.n	8001ace <HAL_GPIO_Init+0x21a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a4e      	ldr	r2, [pc, #312]	@ (8001bd8 <HAL_GPIO_Init+0x324>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d013      	beq.n	8001aca <HAL_GPIO_Init+0x216>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a4d      	ldr	r2, [pc, #308]	@ (8001bdc <HAL_GPIO_Init+0x328>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d00d      	beq.n	8001ac6 <HAL_GPIO_Init+0x212>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a4c      	ldr	r2, [pc, #304]	@ (8001be0 <HAL_GPIO_Init+0x32c>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d007      	beq.n	8001ac2 <HAL_GPIO_Init+0x20e>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a4b      	ldr	r2, [pc, #300]	@ (8001be4 <HAL_GPIO_Init+0x330>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d101      	bne.n	8001abe <HAL_GPIO_Init+0x20a>
 8001aba:	2307      	movs	r3, #7
 8001abc:	e00e      	b.n	8001adc <HAL_GPIO_Init+0x228>
 8001abe:	2308      	movs	r3, #8
 8001ac0:	e00c      	b.n	8001adc <HAL_GPIO_Init+0x228>
 8001ac2:	2306      	movs	r3, #6
 8001ac4:	e00a      	b.n	8001adc <HAL_GPIO_Init+0x228>
 8001ac6:	2305      	movs	r3, #5
 8001ac8:	e008      	b.n	8001adc <HAL_GPIO_Init+0x228>
 8001aca:	2304      	movs	r3, #4
 8001acc:	e006      	b.n	8001adc <HAL_GPIO_Init+0x228>
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e004      	b.n	8001adc <HAL_GPIO_Init+0x228>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e002      	b.n	8001adc <HAL_GPIO_Init+0x228>
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e000      	b.n	8001adc <HAL_GPIO_Init+0x228>
 8001ada:	2300      	movs	r3, #0
 8001adc:	69fa      	ldr	r2, [r7, #28]
 8001ade:	f002 0203 	and.w	r2, r2, #3
 8001ae2:	0092      	lsls	r2, r2, #2
 8001ae4:	4093      	lsls	r3, r2
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001aec:	4935      	ldr	r1, [pc, #212]	@ (8001bc4 <HAL_GPIO_Init+0x310>)
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	089b      	lsrs	r3, r3, #2
 8001af2:	3302      	adds	r3, #2
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001afa:	4b3b      	ldr	r3, [pc, #236]	@ (8001be8 <HAL_GPIO_Init+0x334>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	43db      	mvns	r3, r3
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	4013      	ands	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b1e:	4a32      	ldr	r2, [pc, #200]	@ (8001be8 <HAL_GPIO_Init+0x334>)
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b24:	4b30      	ldr	r3, [pc, #192]	@ (8001be8 <HAL_GPIO_Init+0x334>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b48:	4a27      	ldr	r2, [pc, #156]	@ (8001be8 <HAL_GPIO_Init+0x334>)
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b4e:	4b26      	ldr	r3, [pc, #152]	@ (8001be8 <HAL_GPIO_Init+0x334>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b72:	4a1d      	ldr	r2, [pc, #116]	@ (8001be8 <HAL_GPIO_Init+0x334>)
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b78:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <HAL_GPIO_Init+0x334>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b9c:	4a12      	ldr	r2, [pc, #72]	@ (8001be8 <HAL_GPIO_Init+0x334>)
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	61fb      	str	r3, [r7, #28]
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	2b0f      	cmp	r3, #15
 8001bac:	f67f ae90 	bls.w	80018d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	bf00      	nop
 8001bb4:	3724      	adds	r7, #36	@ 0x24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40013800 	.word	0x40013800
 8001bc8:	40020000 	.word	0x40020000
 8001bcc:	40020400 	.word	0x40020400
 8001bd0:	40020800 	.word	0x40020800
 8001bd4:	40020c00 	.word	0x40020c00
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40021400 	.word	0x40021400
 8001be0:	40021800 	.word	0x40021800
 8001be4:	40021c00 	.word	0x40021c00
 8001be8:	40013c00 	.word	0x40013c00

08001bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	807b      	strh	r3, [r7, #2]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bfc:	787b      	ldrb	r3, [r7, #1]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d003      	beq.n	8001c0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c02:	887a      	ldrh	r2, [r7, #2]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c08:	e003      	b.n	8001c12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c0a:	887b      	ldrh	r3, [r7, #2]
 8001c0c:	041a      	lsls	r2, r3, #16
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	619a      	str	r2, [r3, #24]
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr

08001c1e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b086      	sub	sp, #24
 8001c22:	af02      	add	r7, sp, #8
 8001c24:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d101      	bne.n	8001c30 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e059      	b.n	8001ce4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d106      	bne.n	8001c50 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f00a ffa0 	bl	800cb90 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2203      	movs	r2, #3
 8001c54:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c5e:	d102      	bne.n	8001c66 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f004 fc3b 	bl	80064e6 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6818      	ldr	r0, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7c1a      	ldrb	r2, [r3, #16]
 8001c78:	f88d 2000 	strb.w	r2, [sp]
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c80:	f004 fbbc 	bl	80063fc <USB_CoreInit>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d005      	beq.n	8001c96 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e026      	b.n	8001ce4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f004 fc33 	bl	8006508 <USB_SetCurrentMode>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d005      	beq.n	8001cb4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2202      	movs	r2, #2
 8001cac:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e017      	b.n	8001ce4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6818      	ldr	r0, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	7c1a      	ldrb	r2, [r3, #16]
 8001cbc:	f88d 2000 	strb.w	r2, [sp]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cc4:	f004 fddc 	bl	8006880 <USB_HostInit>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d005      	beq.n	8001cda <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2202      	movs	r2, #2
 8001cd2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e004      	b.n	8001ce4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001cec:	b590      	push	{r4, r7, lr}
 8001cee:	b08b      	sub	sp, #44	@ 0x2c
 8001cf0:	af04      	add	r7, sp, #16
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	4608      	mov	r0, r1
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	70fb      	strb	r3, [r7, #3]
 8001cfe:	460b      	mov	r3, r1
 8001d00:	70bb      	strb	r3, [r7, #2]
 8001d02:	4613      	mov	r3, r2
 8001d04:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001d06:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001d08:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d101      	bne.n	8001d18 <HAL_HCD_HC_Init+0x2c>
 8001d14:	2302      	movs	r3, #2
 8001d16:	e09d      	b.n	8001e54 <HAL_HCD_HC_Init+0x168>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001d20:	78fa      	ldrb	r2, [r7, #3]
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	4613      	mov	r3, r2
 8001d26:	011b      	lsls	r3, r3, #4
 8001d28:	1a9b      	subs	r3, r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	3319      	adds	r3, #25
 8001d30:	2200      	movs	r2, #0
 8001d32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001d34:	78fa      	ldrb	r2, [r7, #3]
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	011b      	lsls	r3, r3, #4
 8001d3c:	1a9b      	subs	r3, r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	440b      	add	r3, r1
 8001d42:	3314      	adds	r3, #20
 8001d44:	787a      	ldrb	r2, [r7, #1]
 8001d46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001d48:	78fa      	ldrb	r2, [r7, #3]
 8001d4a:	6879      	ldr	r1, [r7, #4]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	011b      	lsls	r3, r3, #4
 8001d50:	1a9b      	subs	r3, r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	3315      	adds	r3, #21
 8001d58:	78fa      	ldrb	r2, [r7, #3]
 8001d5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001d5c:	78fa      	ldrb	r2, [r7, #3]
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	4613      	mov	r3, r2
 8001d62:	011b      	lsls	r3, r3, #4
 8001d64:	1a9b      	subs	r3, r3, r2
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	440b      	add	r3, r1
 8001d6a:	3326      	adds	r3, #38	@ 0x26
 8001d6c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001d70:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001d72:	78fa      	ldrb	r2, [r7, #3]
 8001d74:	78bb      	ldrb	r3, [r7, #2]
 8001d76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d7a:	b2d8      	uxtb	r0, r3
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	1a9b      	subs	r3, r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	440b      	add	r3, r1
 8001d88:	3316      	adds	r3, #22
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001d8e:	78fb      	ldrb	r3, [r7, #3]
 8001d90:	4619      	mov	r1, r3
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 fba4 	bl	80024e0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001d98:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	da0a      	bge.n	8001db6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001da0:	78fa      	ldrb	r2, [r7, #3]
 8001da2:	6879      	ldr	r1, [r7, #4]
 8001da4:	4613      	mov	r3, r2
 8001da6:	011b      	lsls	r3, r3, #4
 8001da8:	1a9b      	subs	r3, r3, r2
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	440b      	add	r3, r1
 8001dae:	3317      	adds	r3, #23
 8001db0:	2201      	movs	r2, #1
 8001db2:	701a      	strb	r2, [r3, #0]
 8001db4:	e009      	b.n	8001dca <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001db6:	78fa      	ldrb	r2, [r7, #3]
 8001db8:	6879      	ldr	r1, [r7, #4]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	011b      	lsls	r3, r3, #4
 8001dbe:	1a9b      	subs	r3, r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	440b      	add	r3, r1
 8001dc4:	3317      	adds	r3, #23
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f004 feba 	bl	8006b48 <USB_GetHostSpeed>
 8001dd4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001dd6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d10b      	bne.n	8001df6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001dde:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d107      	bne.n	8001df6 <HAL_HCD_HC_Init+0x10a>
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d104      	bne.n	8001df6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	2bbc      	cmp	r3, #188	@ 0xbc
 8001df0:	d901      	bls.n	8001df6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001df2:	23bc      	movs	r3, #188	@ 0xbc
 8001df4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001df6:	78fa      	ldrb	r2, [r7, #3]
 8001df8:	6879      	ldr	r1, [r7, #4]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	011b      	lsls	r3, r3, #4
 8001dfe:	1a9b      	subs	r3, r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	440b      	add	r3, r1
 8001e04:	3318      	adds	r3, #24
 8001e06:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001e0a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001e0c:	78fa      	ldrb	r2, [r7, #3]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	b298      	uxth	r0, r3
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	4613      	mov	r3, r2
 8001e16:	011b      	lsls	r3, r3, #4
 8001e18:	1a9b      	subs	r3, r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	3328      	adds	r3, #40	@ 0x28
 8001e20:	4602      	mov	r2, r0
 8001e22:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6818      	ldr	r0, [r3, #0]
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	787c      	ldrb	r4, [r7, #1]
 8001e2e:	78ba      	ldrb	r2, [r7, #2]
 8001e30:	78f9      	ldrb	r1, [r7, #3]
 8001e32:	9302      	str	r3, [sp, #8]
 8001e34:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001e38:	9301      	str	r3, [sp, #4]
 8001e3a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	4623      	mov	r3, r4
 8001e42:	f004 fea9 	bl	8006b98 <USB_HC_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	371c      	adds	r7, #28
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd90      	pop	{r4, r7, pc}

08001e5c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	4608      	mov	r0, r1
 8001e66:	4611      	mov	r1, r2
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	70fb      	strb	r3, [r7, #3]
 8001e6e:	460b      	mov	r3, r1
 8001e70:	70bb      	strb	r3, [r7, #2]
 8001e72:	4613      	mov	r3, r2
 8001e74:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001e76:	78fa      	ldrb	r2, [r7, #3]
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	011b      	lsls	r3, r3, #4
 8001e7e:	1a9b      	subs	r3, r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	440b      	add	r3, r1
 8001e84:	3317      	adds	r3, #23
 8001e86:	78ba      	ldrb	r2, [r7, #2]
 8001e88:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001e8a:	78fa      	ldrb	r2, [r7, #3]
 8001e8c:	6879      	ldr	r1, [r7, #4]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	011b      	lsls	r3, r3, #4
 8001e92:	1a9b      	subs	r3, r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	440b      	add	r3, r1
 8001e98:	3326      	adds	r3, #38	@ 0x26
 8001e9a:	787a      	ldrb	r2, [r7, #1]
 8001e9c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001e9e:	7c3b      	ldrb	r3, [r7, #16]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d114      	bne.n	8001ece <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001ea4:	78fa      	ldrb	r2, [r7, #3]
 8001ea6:	6879      	ldr	r1, [r7, #4]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	011b      	lsls	r3, r3, #4
 8001eac:	1a9b      	subs	r3, r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	440b      	add	r3, r1
 8001eb2:	332a      	adds	r3, #42	@ 0x2a
 8001eb4:	2203      	movs	r2, #3
 8001eb6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001eb8:	78fa      	ldrb	r2, [r7, #3]
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	011b      	lsls	r3, r3, #4
 8001ec0:	1a9b      	subs	r3, r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	3319      	adds	r3, #25
 8001ec8:	7f3a      	ldrb	r2, [r7, #28]
 8001eca:	701a      	strb	r2, [r3, #0]
 8001ecc:	e009      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ece:	78fa      	ldrb	r2, [r7, #3]
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	011b      	lsls	r3, r3, #4
 8001ed6:	1a9b      	subs	r3, r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	440b      	add	r3, r1
 8001edc:	332a      	adds	r3, #42	@ 0x2a
 8001ede:	2202      	movs	r2, #2
 8001ee0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001ee2:	787b      	ldrb	r3, [r7, #1]
 8001ee4:	2b03      	cmp	r3, #3
 8001ee6:	f200 8102 	bhi.w	80020ee <HAL_HCD_HC_SubmitRequest+0x292>
 8001eea:	a201      	add	r2, pc, #4	@ (adr r2, 8001ef0 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ef0:	08001f01 	.word	0x08001f01
 8001ef4:	080020d9 	.word	0x080020d9
 8001ef8:	08001fc5 	.word	0x08001fc5
 8001efc:	0800204f 	.word	0x0800204f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001f00:	7c3b      	ldrb	r3, [r7, #16]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	f040 80f5 	bne.w	80020f2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001f08:	78bb      	ldrb	r3, [r7, #2]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d12d      	bne.n	8001f6a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001f0e:	8b3b      	ldrh	r3, [r7, #24]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d109      	bne.n	8001f28 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001f14:	78fa      	ldrb	r2, [r7, #3]
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	011b      	lsls	r3, r3, #4
 8001f1c:	1a9b      	subs	r3, r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	333d      	adds	r3, #61	@ 0x3d
 8001f24:	2201      	movs	r2, #1
 8001f26:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001f28:	78fa      	ldrb	r2, [r7, #3]
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	011b      	lsls	r3, r3, #4
 8001f30:	1a9b      	subs	r3, r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	333d      	adds	r3, #61	@ 0x3d
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d10a      	bne.n	8001f54 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001f3e:	78fa      	ldrb	r2, [r7, #3]
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	4613      	mov	r3, r2
 8001f44:	011b      	lsls	r3, r3, #4
 8001f46:	1a9b      	subs	r3, r3, r2
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	332a      	adds	r3, #42	@ 0x2a
 8001f4e:	2200      	movs	r2, #0
 8001f50:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001f52:	e0ce      	b.n	80020f2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f54:	78fa      	ldrb	r2, [r7, #3]
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	011b      	lsls	r3, r3, #4
 8001f5c:	1a9b      	subs	r3, r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	440b      	add	r3, r1
 8001f62:	332a      	adds	r3, #42	@ 0x2a
 8001f64:	2202      	movs	r2, #2
 8001f66:	701a      	strb	r2, [r3, #0]
      break;
 8001f68:	e0c3      	b.n	80020f2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001f6a:	78fa      	ldrb	r2, [r7, #3]
 8001f6c:	6879      	ldr	r1, [r7, #4]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	011b      	lsls	r3, r3, #4
 8001f72:	1a9b      	subs	r3, r3, r2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	440b      	add	r3, r1
 8001f78:	331a      	adds	r3, #26
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	f040 80b8 	bne.w	80020f2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001f82:	78fa      	ldrb	r2, [r7, #3]
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	011b      	lsls	r3, r3, #4
 8001f8a:	1a9b      	subs	r3, r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	333c      	adds	r3, #60	@ 0x3c
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d10a      	bne.n	8001fae <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001f98:	78fa      	ldrb	r2, [r7, #3]
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	1a9b      	subs	r3, r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	332a      	adds	r3, #42	@ 0x2a
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
      break;
 8001fac:	e0a1      	b.n	80020f2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001fae:	78fa      	ldrb	r2, [r7, #3]
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	011b      	lsls	r3, r3, #4
 8001fb6:	1a9b      	subs	r3, r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	440b      	add	r3, r1
 8001fbc:	332a      	adds	r3, #42	@ 0x2a
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	701a      	strb	r2, [r3, #0]
      break;
 8001fc2:	e096      	b.n	80020f2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001fc4:	78bb      	ldrb	r3, [r7, #2]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d120      	bne.n	800200c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001fca:	78fa      	ldrb	r2, [r7, #3]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	011b      	lsls	r3, r3, #4
 8001fd2:	1a9b      	subs	r3, r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	333d      	adds	r3, #61	@ 0x3d
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d10a      	bne.n	8001ff6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001fe0:	78fa      	ldrb	r2, [r7, #3]
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	011b      	lsls	r3, r3, #4
 8001fe8:	1a9b      	subs	r3, r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	440b      	add	r3, r1
 8001fee:	332a      	adds	r3, #42	@ 0x2a
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001ff4:	e07e      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ff6:	78fa      	ldrb	r2, [r7, #3]
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	011b      	lsls	r3, r3, #4
 8001ffe:	1a9b      	subs	r3, r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	440b      	add	r3, r1
 8002004:	332a      	adds	r3, #42	@ 0x2a
 8002006:	2202      	movs	r2, #2
 8002008:	701a      	strb	r2, [r3, #0]
      break;
 800200a:	e073      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800200c:	78fa      	ldrb	r2, [r7, #3]
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	4613      	mov	r3, r2
 8002012:	011b      	lsls	r3, r3, #4
 8002014:	1a9b      	subs	r3, r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	440b      	add	r3, r1
 800201a:	333c      	adds	r3, #60	@ 0x3c
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10a      	bne.n	8002038 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002022:	78fa      	ldrb	r2, [r7, #3]
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	4613      	mov	r3, r2
 8002028:	011b      	lsls	r3, r3, #4
 800202a:	1a9b      	subs	r3, r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	440b      	add	r3, r1
 8002030:	332a      	adds	r3, #42	@ 0x2a
 8002032:	2200      	movs	r2, #0
 8002034:	701a      	strb	r2, [r3, #0]
      break;
 8002036:	e05d      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002038:	78fa      	ldrb	r2, [r7, #3]
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	4613      	mov	r3, r2
 800203e:	011b      	lsls	r3, r3, #4
 8002040:	1a9b      	subs	r3, r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	332a      	adds	r3, #42	@ 0x2a
 8002048:	2202      	movs	r2, #2
 800204a:	701a      	strb	r2, [r3, #0]
      break;
 800204c:	e052      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800204e:	78bb      	ldrb	r3, [r7, #2]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d120      	bne.n	8002096 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002054:	78fa      	ldrb	r2, [r7, #3]
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	4613      	mov	r3, r2
 800205a:	011b      	lsls	r3, r3, #4
 800205c:	1a9b      	subs	r3, r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	440b      	add	r3, r1
 8002062:	333d      	adds	r3, #61	@ 0x3d
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10a      	bne.n	8002080 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800206a:	78fa      	ldrb	r2, [r7, #3]
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	011b      	lsls	r3, r3, #4
 8002072:	1a9b      	subs	r3, r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	440b      	add	r3, r1
 8002078:	332a      	adds	r3, #42	@ 0x2a
 800207a:	2200      	movs	r2, #0
 800207c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800207e:	e039      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002080:	78fa      	ldrb	r2, [r7, #3]
 8002082:	6879      	ldr	r1, [r7, #4]
 8002084:	4613      	mov	r3, r2
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	1a9b      	subs	r3, r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	440b      	add	r3, r1
 800208e:	332a      	adds	r3, #42	@ 0x2a
 8002090:	2202      	movs	r2, #2
 8002092:	701a      	strb	r2, [r3, #0]
      break;
 8002094:	e02e      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002096:	78fa      	ldrb	r2, [r7, #3]
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	011b      	lsls	r3, r3, #4
 800209e:	1a9b      	subs	r3, r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	440b      	add	r3, r1
 80020a4:	333c      	adds	r3, #60	@ 0x3c
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d10a      	bne.n	80020c2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80020ac:	78fa      	ldrb	r2, [r7, #3]
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	011b      	lsls	r3, r3, #4
 80020b4:	1a9b      	subs	r3, r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	440b      	add	r3, r1
 80020ba:	332a      	adds	r3, #42	@ 0x2a
 80020bc:	2200      	movs	r2, #0
 80020be:	701a      	strb	r2, [r3, #0]
      break;
 80020c0:	e018      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80020c2:	78fa      	ldrb	r2, [r7, #3]
 80020c4:	6879      	ldr	r1, [r7, #4]
 80020c6:	4613      	mov	r3, r2
 80020c8:	011b      	lsls	r3, r3, #4
 80020ca:	1a9b      	subs	r3, r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	440b      	add	r3, r1
 80020d0:	332a      	adds	r3, #42	@ 0x2a
 80020d2:	2202      	movs	r2, #2
 80020d4:	701a      	strb	r2, [r3, #0]
      break;
 80020d6:	e00d      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80020d8:	78fa      	ldrb	r2, [r7, #3]
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	011b      	lsls	r3, r3, #4
 80020e0:	1a9b      	subs	r3, r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	332a      	adds	r3, #42	@ 0x2a
 80020e8:	2200      	movs	r2, #0
 80020ea:	701a      	strb	r2, [r3, #0]
      break;
 80020ec:	e002      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80020ee:	bf00      	nop
 80020f0:	e000      	b.n	80020f4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80020f2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80020f4:	78fa      	ldrb	r2, [r7, #3]
 80020f6:	6879      	ldr	r1, [r7, #4]
 80020f8:	4613      	mov	r3, r2
 80020fa:	011b      	lsls	r3, r3, #4
 80020fc:	1a9b      	subs	r3, r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	440b      	add	r3, r1
 8002102:	332c      	adds	r3, #44	@ 0x2c
 8002104:	697a      	ldr	r2, [r7, #20]
 8002106:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002108:	78fa      	ldrb	r2, [r7, #3]
 800210a:	8b39      	ldrh	r1, [r7, #24]
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	4613      	mov	r3, r2
 8002110:	011b      	lsls	r3, r3, #4
 8002112:	1a9b      	subs	r3, r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4403      	add	r3, r0
 8002118:	3334      	adds	r3, #52	@ 0x34
 800211a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800211c:	78fa      	ldrb	r2, [r7, #3]
 800211e:	6879      	ldr	r1, [r7, #4]
 8002120:	4613      	mov	r3, r2
 8002122:	011b      	lsls	r3, r3, #4
 8002124:	1a9b      	subs	r3, r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	440b      	add	r3, r1
 800212a:	334c      	adds	r3, #76	@ 0x4c
 800212c:	2200      	movs	r2, #0
 800212e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002130:	78fa      	ldrb	r2, [r7, #3]
 8002132:	6879      	ldr	r1, [r7, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	011b      	lsls	r3, r3, #4
 8002138:	1a9b      	subs	r3, r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	440b      	add	r3, r1
 800213e:	3338      	adds	r3, #56	@ 0x38
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002144:	78fa      	ldrb	r2, [r7, #3]
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	4613      	mov	r3, r2
 800214a:	011b      	lsls	r3, r3, #4
 800214c:	1a9b      	subs	r3, r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	440b      	add	r3, r1
 8002152:	3315      	adds	r3, #21
 8002154:	78fa      	ldrb	r2, [r7, #3]
 8002156:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002158:	78fa      	ldrb	r2, [r7, #3]
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	011b      	lsls	r3, r3, #4
 8002160:	1a9b      	subs	r3, r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	334d      	adds	r3, #77	@ 0x4d
 8002168:	2200      	movs	r2, #0
 800216a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6818      	ldr	r0, [r3, #0]
 8002170:	78fa      	ldrb	r2, [r7, #3]
 8002172:	4613      	mov	r3, r2
 8002174:	011b      	lsls	r3, r3, #4
 8002176:	1a9b      	subs	r3, r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	3310      	adds	r3, #16
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	4413      	add	r3, r2
 8002180:	1d19      	adds	r1, r3, #4
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	799b      	ldrb	r3, [r3, #6]
 8002186:	461a      	mov	r2, r3
 8002188:	f004 fe32 	bl	8006df0 <USB_HC_StartXfer>
 800218c:	4603      	mov	r3, r0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop

08002198 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f004 fb20 	bl	80067f4 <USB_GetMode>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	f040 80fb 	bne.w	80023b2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f004 fae3 	bl	800678c <USB_ReadInterrupts>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 80f1 	beq.w	80023b0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f004 fada 	bl	800678c <USB_ReadInterrupts>
 80021d8:	4603      	mov	r3, r0
 80021da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80021e2:	d104      	bne.n	80021ee <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80021ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f004 faca 	bl	800678c <USB_ReadInterrupts>
 80021f8:	4603      	mov	r3, r0
 80021fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002202:	d104      	bne.n	800220e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800220c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f004 faba 	bl	800678c <USB_ReadInterrupts>
 8002218:	4603      	mov	r3, r0
 800221a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800221e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002222:	d104      	bne.n	800222e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800222c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f004 faaa 	bl	800678c <USB_ReadInterrupts>
 8002238:	4603      	mov	r3, r0
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	2b02      	cmp	r3, #2
 8002240:	d103      	bne.n	800224a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2202      	movs	r2, #2
 8002248:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4618      	mov	r0, r3
 8002250:	f004 fa9c 	bl	800678c <USB_ReadInterrupts>
 8002254:	4603      	mov	r3, r0
 8002256:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800225a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800225e:	d120      	bne.n	80022a2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002268:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	d113      	bne.n	80022a2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800227a:	2110      	movs	r1, #16
 800227c:	6938      	ldr	r0, [r7, #16]
 800227e:	f004 f98f 	bl	80065a0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002282:	6938      	ldr	r0, [r7, #16]
 8002284:	f004 f9be 	bl	8006604 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	7a5b      	ldrb	r3, [r3, #9]
 800228c:	2b02      	cmp	r3, #2
 800228e:	d105      	bne.n	800229c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2101      	movs	r1, #1
 8002296:	4618      	mov	r0, r3
 8002298:	f004 fbb6 	bl	8006a08 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f00a fcf5 	bl	800cc8c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f004 fa70 	bl	800678c <USB_ReadInterrupts>
 80022ac:	4603      	mov	r3, r0
 80022ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022b6:	d102      	bne.n	80022be <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f001 fd4d 	bl	8003d58 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f004 fa62 	bl	800678c <USB_ReadInterrupts>
 80022c8:	4603      	mov	r3, r0
 80022ca:	f003 0308 	and.w	r3, r3, #8
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d106      	bne.n	80022e0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f00a fcbe 	bl	800cc54 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2208      	movs	r2, #8
 80022de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f004 fa51 	bl	800678c <USB_ReadInterrupts>
 80022ea:	4603      	mov	r3, r0
 80022ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80022f4:	d139      	bne.n	800236a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f004 fff2 	bl	80072e4 <USB_HC_ReadInterrupt>
 8002300:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	e025      	b.n	8002354 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	f003 030f 	and.w	r3, r3, #15
 800230e:	68ba      	ldr	r2, [r7, #8]
 8002310:	fa22 f303 	lsr.w	r3, r2, r3
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	2b00      	cmp	r3, #0
 800231a:	d018      	beq.n	800234e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	015a      	lsls	r2, r3, #5
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4413      	add	r3, r2
 8002324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800232e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002332:	d106      	bne.n	8002342 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	b2db      	uxtb	r3, r3
 8002338:	4619      	mov	r1, r3
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 f905 	bl	800254a <HCD_HC_IN_IRQHandler>
 8002340:	e005      	b.n	800234e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	4619      	mov	r1, r3
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 ff67 	bl	800321c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	3301      	adds	r3, #1
 8002352:	617b      	str	r3, [r7, #20]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	795b      	ldrb	r3, [r3, #5]
 8002358:	461a      	mov	r2, r3
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	4293      	cmp	r3, r2
 800235e:	d3d3      	bcc.n	8002308 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002368:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f004 fa0c 	bl	800678c <USB_ReadInterrupts>
 8002374:	4603      	mov	r3, r0
 8002376:	f003 0310 	and.w	r3, r3, #16
 800237a:	2b10      	cmp	r3, #16
 800237c:	d101      	bne.n	8002382 <HAL_HCD_IRQHandler+0x1ea>
 800237e:	2301      	movs	r3, #1
 8002380:	e000      	b.n	8002384 <HAL_HCD_IRQHandler+0x1ec>
 8002382:	2300      	movs	r3, #0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d014      	beq.n	80023b2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	699a      	ldr	r2, [r3, #24]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0210 	bic.w	r2, r2, #16
 8002396:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f001 fbfe 	bl	8003b9a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	699a      	ldr	r2, [r3, #24]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f042 0210 	orr.w	r2, r2, #16
 80023ac:	619a      	str	r2, [r3, #24]
 80023ae:	e000      	b.n	80023b2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80023b0:	bf00      	nop
    }
  }
}
 80023b2:	3718      	adds	r7, #24
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d101      	bne.n	80023ce <HAL_HCD_Start+0x16>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e013      	b.n	80023f6 <HAL_HCD_Start+0x3e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2101      	movs	r1, #1
 80023dc:	4618      	mov	r0, r3
 80023de:	f004 fb7a 	bl	8006ad6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f004 f86c 	bl	80064c4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800240c:	2b01      	cmp	r3, #1
 800240e:	d101      	bne.n	8002414 <HAL_HCD_Stop+0x16>
 8002410:	2302      	movs	r3, #2
 8002412:	e00d      	b.n	8002430 <HAL_HCD_Stop+0x32>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4618      	mov	r0, r3
 8002422:	f005 f8cd 	bl	80075c0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f004 fb1c 	bl	8006a82 <USB_ResetPort>
 800244a:	4603      	mov	r3, r0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002460:	78fa      	ldrb	r2, [r7, #3]
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	1a9b      	subs	r3, r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	334c      	adds	r3, #76	@ 0x4c
 8002470:	781b      	ldrb	r3, [r3, #0]
}
 8002472:	4618      	mov	r0, r3
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	460b      	mov	r3, r1
 8002488:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800248a:	78fa      	ldrb	r2, [r7, #3]
 800248c:	6879      	ldr	r1, [r7, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	011b      	lsls	r3, r3, #4
 8002492:	1a9b      	subs	r3, r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	440b      	add	r3, r1
 8002498:	3338      	adds	r3, #56	@ 0x38
 800249a:	681b      	ldr	r3, [r3, #0]
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f004 fb5e 	bl	8006b76 <USB_GetCurrentFrame>
 80024ba:	4603      	mov	r3, r0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f004 fb39 	bl	8006b48 <USB_GetHostSpeed>
 80024d6:	4603      	mov	r3, r0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80024ec:	78fa      	ldrb	r2, [r7, #3]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	1a9b      	subs	r3, r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	440b      	add	r3, r1
 80024fa:	331a      	adds	r3, #26
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002500:	78fa      	ldrb	r2, [r7, #3]
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	4613      	mov	r3, r2
 8002506:	011b      	lsls	r3, r3, #4
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	331b      	adds	r3, #27
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	1a9b      	subs	r3, r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	3325      	adds	r3, #37	@ 0x25
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	3324      	adds	r3, #36	@ 0x24
 8002538:	2200      	movs	r2, #0
 800253a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b086      	sub	sp, #24
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
 8002552:	460b      	mov	r3, r1
 8002554:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	78fa      	ldrb	r2, [r7, #3]
 8002566:	4611      	mov	r1, r2
 8002568:	4618      	mov	r0, r3
 800256a:	f004 f922 	bl	80067b2 <USB_ReadChInterrupts>
 800256e:	4603      	mov	r3, r0
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	2b04      	cmp	r3, #4
 8002576:	d11a      	bne.n	80025ae <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002578:	78fb      	ldrb	r3, [r7, #3]
 800257a:	015a      	lsls	r2, r3, #5
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4413      	add	r3, r2
 8002580:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002584:	461a      	mov	r2, r3
 8002586:	2304      	movs	r3, #4
 8002588:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800258a:	78fa      	ldrb	r2, [r7, #3]
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	4613      	mov	r3, r2
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	1a9b      	subs	r3, r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	334d      	adds	r3, #77	@ 0x4d
 800259a:	2207      	movs	r2, #7
 800259c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	78fa      	ldrb	r2, [r7, #3]
 80025a4:	4611      	mov	r1, r2
 80025a6:	4618      	mov	r0, r3
 80025a8:	f004 fead 	bl	8007306 <USB_HC_Halt>
 80025ac:	e09e      	b.n	80026ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	78fa      	ldrb	r2, [r7, #3]
 80025b4:	4611      	mov	r1, r2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f004 f8fb 	bl	80067b2 <USB_ReadChInterrupts>
 80025bc:	4603      	mov	r3, r0
 80025be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025c6:	d11b      	bne.n	8002600 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80025c8:	78fb      	ldrb	r3, [r7, #3]
 80025ca:	015a      	lsls	r2, r3, #5
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d4:	461a      	mov	r2, r3
 80025d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80025dc:	78fa      	ldrb	r2, [r7, #3]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	1a9b      	subs	r3, r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	334d      	adds	r3, #77	@ 0x4d
 80025ec:	2208      	movs	r2, #8
 80025ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	78fa      	ldrb	r2, [r7, #3]
 80025f6:	4611      	mov	r1, r2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f004 fe84 	bl	8007306 <USB_HC_Halt>
 80025fe:	e075      	b.n	80026ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	78fa      	ldrb	r2, [r7, #3]
 8002606:	4611      	mov	r1, r2
 8002608:	4618      	mov	r0, r3
 800260a:	f004 f8d2 	bl	80067b2 <USB_ReadChInterrupts>
 800260e:	4603      	mov	r3, r0
 8002610:	f003 0308 	and.w	r3, r3, #8
 8002614:	2b08      	cmp	r3, #8
 8002616:	d11a      	bne.n	800264e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002618:	78fb      	ldrb	r3, [r7, #3]
 800261a:	015a      	lsls	r2, r3, #5
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	4413      	add	r3, r2
 8002620:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002624:	461a      	mov	r2, r3
 8002626:	2308      	movs	r3, #8
 8002628:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800262a:	78fa      	ldrb	r2, [r7, #3]
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	1a9b      	subs	r3, r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	440b      	add	r3, r1
 8002638:	334d      	adds	r3, #77	@ 0x4d
 800263a:	2206      	movs	r2, #6
 800263c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	78fa      	ldrb	r2, [r7, #3]
 8002644:	4611      	mov	r1, r2
 8002646:	4618      	mov	r0, r3
 8002648:	f004 fe5d 	bl	8007306 <USB_HC_Halt>
 800264c:	e04e      	b.n	80026ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	78fa      	ldrb	r2, [r7, #3]
 8002654:	4611      	mov	r1, r2
 8002656:	4618      	mov	r0, r3
 8002658:	f004 f8ab 	bl	80067b2 <USB_ReadChInterrupts>
 800265c:	4603      	mov	r3, r0
 800265e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002662:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002666:	d11b      	bne.n	80026a0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002668:	78fb      	ldrb	r3, [r7, #3]
 800266a:	015a      	lsls	r2, r3, #5
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	4413      	add	r3, r2
 8002670:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002674:	461a      	mov	r2, r3
 8002676:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800267a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800267c:	78fa      	ldrb	r2, [r7, #3]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	1a9b      	subs	r3, r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	334d      	adds	r3, #77	@ 0x4d
 800268c:	2209      	movs	r2, #9
 800268e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f004 fe34 	bl	8007306 <USB_HC_Halt>
 800269e:	e025      	b.n	80026ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	78fa      	ldrb	r2, [r7, #3]
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f004 f882 	bl	80067b2 <USB_ReadChInterrupts>
 80026ae:	4603      	mov	r3, r0
 80026b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b4:	2b80      	cmp	r3, #128	@ 0x80
 80026b6:	d119      	bne.n	80026ec <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80026b8:	78fb      	ldrb	r3, [r7, #3]
 80026ba:	015a      	lsls	r2, r3, #5
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	4413      	add	r3, r2
 80026c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026c4:	461a      	mov	r2, r3
 80026c6:	2380      	movs	r3, #128	@ 0x80
 80026c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80026ca:	78fa      	ldrb	r2, [r7, #3]
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	4613      	mov	r3, r2
 80026d0:	011b      	lsls	r3, r3, #4
 80026d2:	1a9b      	subs	r3, r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	334d      	adds	r3, #77	@ 0x4d
 80026da:	2207      	movs	r2, #7
 80026dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	78fa      	ldrb	r2, [r7, #3]
 80026e4:	4611      	mov	r1, r2
 80026e6:	4618      	mov	r0, r3
 80026e8:	f004 fe0d 	bl	8007306 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	78fa      	ldrb	r2, [r7, #3]
 80026f2:	4611      	mov	r1, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f004 f85c 	bl	80067b2 <USB_ReadChInterrupts>
 80026fa:	4603      	mov	r3, r0
 80026fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002704:	d112      	bne.n	800272c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	78fa      	ldrb	r2, [r7, #3]
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f004 fdf9 	bl	8007306 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002714:	78fb      	ldrb	r3, [r7, #3]
 8002716:	015a      	lsls	r2, r3, #5
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	4413      	add	r3, r2
 800271c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002720:	461a      	mov	r2, r3
 8002722:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002726:	6093      	str	r3, [r2, #8]
 8002728:	f000 bd75 	b.w	8003216 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	78fa      	ldrb	r2, [r7, #3]
 8002732:	4611      	mov	r1, r2
 8002734:	4618      	mov	r0, r3
 8002736:	f004 f83c 	bl	80067b2 <USB_ReadChInterrupts>
 800273a:	4603      	mov	r3, r0
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b01      	cmp	r3, #1
 8002742:	f040 8128 	bne.w	8002996 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002746:	78fb      	ldrb	r3, [r7, #3]
 8002748:	015a      	lsls	r2, r3, #5
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	4413      	add	r3, r2
 800274e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002752:	461a      	mov	r2, r3
 8002754:	2320      	movs	r3, #32
 8002756:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002758:	78fa      	ldrb	r2, [r7, #3]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	1a9b      	subs	r3, r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	331b      	adds	r3, #27
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d119      	bne.n	80027a2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800276e:	78fa      	ldrb	r2, [r7, #3]
 8002770:	6879      	ldr	r1, [r7, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	011b      	lsls	r3, r3, #4
 8002776:	1a9b      	subs	r3, r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	440b      	add	r3, r1
 800277c:	331b      	adds	r3, #27
 800277e:	2200      	movs	r2, #0
 8002780:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002782:	78fb      	ldrb	r3, [r7, #3]
 8002784:	015a      	lsls	r2, r3, #5
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	4413      	add	r3, r2
 800278a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	0151      	lsls	r1, r2, #5
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	440a      	add	r2, r1
 8002798:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800279c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027a0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	799b      	ldrb	r3, [r3, #6]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d01b      	beq.n	80027e2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80027aa:	78fa      	ldrb	r2, [r7, #3]
 80027ac:	6879      	ldr	r1, [r7, #4]
 80027ae:	4613      	mov	r3, r2
 80027b0:	011b      	lsls	r3, r3, #4
 80027b2:	1a9b      	subs	r3, r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	440b      	add	r3, r1
 80027b8:	3330      	adds	r3, #48	@ 0x30
 80027ba:	6819      	ldr	r1, [r3, #0]
 80027bc:	78fb      	ldrb	r3, [r7, #3]
 80027be:	015a      	lsls	r2, r3, #5
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4413      	add	r3, r2
 80027c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ce:	78fa      	ldrb	r2, [r7, #3]
 80027d0:	1ac9      	subs	r1, r1, r3
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	1a9b      	subs	r3, r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4403      	add	r3, r0
 80027de:	3338      	adds	r3, #56	@ 0x38
 80027e0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80027e2:	78fa      	ldrb	r2, [r7, #3]
 80027e4:	6879      	ldr	r1, [r7, #4]
 80027e6:	4613      	mov	r3, r2
 80027e8:	011b      	lsls	r3, r3, #4
 80027ea:	1a9b      	subs	r3, r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	440b      	add	r3, r1
 80027f0:	334d      	adds	r3, #77	@ 0x4d
 80027f2:	2201      	movs	r2, #1
 80027f4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80027f6:	78fa      	ldrb	r2, [r7, #3]
 80027f8:	6879      	ldr	r1, [r7, #4]
 80027fa:	4613      	mov	r3, r2
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	1a9b      	subs	r3, r3, r2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	440b      	add	r3, r1
 8002804:	3344      	adds	r3, #68	@ 0x44
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	015a      	lsls	r2, r3, #5
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	4413      	add	r3, r2
 8002812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002816:	461a      	mov	r2, r3
 8002818:	2301      	movs	r3, #1
 800281a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800281c:	78fa      	ldrb	r2, [r7, #3]
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	1a9b      	subs	r3, r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	3326      	adds	r3, #38	@ 0x26
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d00a      	beq.n	8002848 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002832:	78fa      	ldrb	r2, [r7, #3]
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	1a9b      	subs	r3, r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	440b      	add	r3, r1
 8002840:	3326      	adds	r3, #38	@ 0x26
 8002842:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002844:	2b02      	cmp	r3, #2
 8002846:	d110      	bne.n	800286a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	78fa      	ldrb	r2, [r7, #3]
 800284e:	4611      	mov	r1, r2
 8002850:	4618      	mov	r0, r3
 8002852:	f004 fd58 	bl	8007306 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002856:	78fb      	ldrb	r3, [r7, #3]
 8002858:	015a      	lsls	r2, r3, #5
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	4413      	add	r3, r2
 800285e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002862:	461a      	mov	r2, r3
 8002864:	2310      	movs	r3, #16
 8002866:	6093      	str	r3, [r2, #8]
 8002868:	e03d      	b.n	80028e6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800286a:	78fa      	ldrb	r2, [r7, #3]
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	4613      	mov	r3, r2
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	1a9b      	subs	r3, r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	3326      	adds	r3, #38	@ 0x26
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b03      	cmp	r3, #3
 800287e:	d00a      	beq.n	8002896 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002880:	78fa      	ldrb	r2, [r7, #3]
 8002882:	6879      	ldr	r1, [r7, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	1a9b      	subs	r3, r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	440b      	add	r3, r1
 800288e:	3326      	adds	r3, #38	@ 0x26
 8002890:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002892:	2b01      	cmp	r3, #1
 8002894:	d127      	bne.n	80028e6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002896:	78fb      	ldrb	r3, [r7, #3]
 8002898:	015a      	lsls	r2, r3, #5
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	4413      	add	r3, r2
 800289e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	0151      	lsls	r1, r2, #5
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	440a      	add	r2, r1
 80028ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80028b4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80028b6:	78fa      	ldrb	r2, [r7, #3]
 80028b8:	6879      	ldr	r1, [r7, #4]
 80028ba:	4613      	mov	r3, r2
 80028bc:	011b      	lsls	r3, r3, #4
 80028be:	1a9b      	subs	r3, r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	440b      	add	r3, r1
 80028c4:	334c      	adds	r3, #76	@ 0x4c
 80028c6:	2201      	movs	r2, #1
 80028c8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80028ca:	78fa      	ldrb	r2, [r7, #3]
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	011b      	lsls	r3, r3, #4
 80028d2:	1a9b      	subs	r3, r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	440b      	add	r3, r1
 80028d8:	334c      	adds	r3, #76	@ 0x4c
 80028da:	781a      	ldrb	r2, [r3, #0]
 80028dc:	78fb      	ldrb	r3, [r7, #3]
 80028de:	4619      	mov	r1, r3
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f00a f9e1 	bl	800cca8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	799b      	ldrb	r3, [r3, #6]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d13b      	bne.n	8002966 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80028ee:	78fa      	ldrb	r2, [r7, #3]
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	4613      	mov	r3, r2
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	1a9b      	subs	r3, r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	440b      	add	r3, r1
 80028fc:	3338      	adds	r3, #56	@ 0x38
 80028fe:	6819      	ldr	r1, [r3, #0]
 8002900:	78fa      	ldrb	r2, [r7, #3]
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	011b      	lsls	r3, r3, #4
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	4403      	add	r3, r0
 800290e:	3328      	adds	r3, #40	@ 0x28
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	440b      	add	r3, r1
 8002914:	1e59      	subs	r1, r3, #1
 8002916:	78fa      	ldrb	r2, [r7, #3]
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	4613      	mov	r3, r2
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	1a9b      	subs	r3, r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	4403      	add	r3, r0
 8002924:	3328      	adds	r3, #40	@ 0x28
 8002926:	881b      	ldrh	r3, [r3, #0]
 8002928:	fbb1 f3f3 	udiv	r3, r1, r3
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 8470 	beq.w	8003216 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	333c      	adds	r3, #60	@ 0x3c
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	78fa      	ldrb	r2, [r7, #3]
 800294a:	f083 0301 	eor.w	r3, r3, #1
 800294e:	b2d8      	uxtb	r0, r3
 8002950:	6879      	ldr	r1, [r7, #4]
 8002952:	4613      	mov	r3, r2
 8002954:	011b      	lsls	r3, r3, #4
 8002956:	1a9b      	subs	r3, r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	440b      	add	r3, r1
 800295c:	333c      	adds	r3, #60	@ 0x3c
 800295e:	4602      	mov	r2, r0
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	f000 bc58 	b.w	8003216 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002966:	78fa      	ldrb	r2, [r7, #3]
 8002968:	6879      	ldr	r1, [r7, #4]
 800296a:	4613      	mov	r3, r2
 800296c:	011b      	lsls	r3, r3, #4
 800296e:	1a9b      	subs	r3, r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	440b      	add	r3, r1
 8002974:	333c      	adds	r3, #60	@ 0x3c
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	78fa      	ldrb	r2, [r7, #3]
 800297a:	f083 0301 	eor.w	r3, r3, #1
 800297e:	b2d8      	uxtb	r0, r3
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	1a9b      	subs	r3, r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	440b      	add	r3, r1
 800298c:	333c      	adds	r3, #60	@ 0x3c
 800298e:	4602      	mov	r2, r0
 8002990:	701a      	strb	r2, [r3, #0]
 8002992:	f000 bc40 	b.w	8003216 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	78fa      	ldrb	r2, [r7, #3]
 800299c:	4611      	mov	r1, r2
 800299e:	4618      	mov	r0, r3
 80029a0:	f003 ff07 	bl	80067b2 <USB_ReadChInterrupts>
 80029a4:	4603      	mov	r3, r0
 80029a6:	f003 0320 	and.w	r3, r3, #32
 80029aa:	2b20      	cmp	r3, #32
 80029ac:	d131      	bne.n	8002a12 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80029ae:	78fb      	ldrb	r3, [r7, #3]
 80029b0:	015a      	lsls	r2, r3, #5
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	4413      	add	r3, r2
 80029b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ba:	461a      	mov	r2, r3
 80029bc:	2320      	movs	r3, #32
 80029be:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80029c0:	78fa      	ldrb	r2, [r7, #3]
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	011b      	lsls	r3, r3, #4
 80029c8:	1a9b      	subs	r3, r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	331a      	adds	r3, #26
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	f040 841f 	bne.w	8003216 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80029d8:	78fa      	ldrb	r2, [r7, #3]
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	1a9b      	subs	r3, r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	331b      	adds	r3, #27
 80029e8:	2201      	movs	r2, #1
 80029ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80029ec:	78fa      	ldrb	r2, [r7, #3]
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	4613      	mov	r3, r2
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	1a9b      	subs	r3, r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	334d      	adds	r3, #77	@ 0x4d
 80029fc:	2203      	movs	r2, #3
 80029fe:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	78fa      	ldrb	r2, [r7, #3]
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f004 fc7c 	bl	8007306 <USB_HC_Halt>
 8002a0e:	f000 bc02 	b.w	8003216 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	78fa      	ldrb	r2, [r7, #3]
 8002a18:	4611      	mov	r1, r2
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f003 fec9 	bl	80067b2 <USB_ReadChInterrupts>
 8002a20:	4603      	mov	r3, r0
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	f040 8305 	bne.w	8003036 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002a2c:	78fb      	ldrb	r3, [r7, #3]
 8002a2e:	015a      	lsls	r2, r3, #5
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	4413      	add	r3, r2
 8002a34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a38:	461a      	mov	r2, r3
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002a3e:	78fa      	ldrb	r2, [r7, #3]
 8002a40:	6879      	ldr	r1, [r7, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	011b      	lsls	r3, r3, #4
 8002a46:	1a9b      	subs	r3, r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	334d      	adds	r3, #77	@ 0x4d
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d114      	bne.n	8002a7e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	1a9b      	subs	r3, r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	334d      	adds	r3, #77	@ 0x4d
 8002a64:	2202      	movs	r2, #2
 8002a66:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002a68:	78fa      	ldrb	r2, [r7, #3]
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	1a9b      	subs	r3, r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	334c      	adds	r3, #76	@ 0x4c
 8002a78:	2201      	movs	r2, #1
 8002a7a:	701a      	strb	r2, [r3, #0]
 8002a7c:	e2cc      	b.n	8003018 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002a7e:	78fa      	ldrb	r2, [r7, #3]
 8002a80:	6879      	ldr	r1, [r7, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	1a9b      	subs	r3, r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	334d      	adds	r3, #77	@ 0x4d
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2b06      	cmp	r3, #6
 8002a92:	d114      	bne.n	8002abe <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a94:	78fa      	ldrb	r2, [r7, #3]
 8002a96:	6879      	ldr	r1, [r7, #4]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	1a9b      	subs	r3, r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	334d      	adds	r3, #77	@ 0x4d
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002aa8:	78fa      	ldrb	r2, [r7, #3]
 8002aaa:	6879      	ldr	r1, [r7, #4]
 8002aac:	4613      	mov	r3, r2
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	1a9b      	subs	r3, r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	334c      	adds	r3, #76	@ 0x4c
 8002ab8:	2205      	movs	r2, #5
 8002aba:	701a      	strb	r2, [r3, #0]
 8002abc:	e2ac      	b.n	8003018 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	011b      	lsls	r3, r3, #4
 8002ac6:	1a9b      	subs	r3, r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	440b      	add	r3, r1
 8002acc:	334d      	adds	r3, #77	@ 0x4d
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	2b07      	cmp	r3, #7
 8002ad2:	d00b      	beq.n	8002aec <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	6879      	ldr	r1, [r7, #4]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	011b      	lsls	r3, r3, #4
 8002adc:	1a9b      	subs	r3, r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	334d      	adds	r3, #77	@ 0x4d
 8002ae4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002ae6:	2b09      	cmp	r3, #9
 8002ae8:	f040 80a6 	bne.w	8002c38 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002aec:	78fa      	ldrb	r2, [r7, #3]
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	4613      	mov	r3, r2
 8002af2:	011b      	lsls	r3, r3, #4
 8002af4:	1a9b      	subs	r3, r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	440b      	add	r3, r1
 8002afa:	334d      	adds	r3, #77	@ 0x4d
 8002afc:	2202      	movs	r2, #2
 8002afe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002b00:	78fa      	ldrb	r2, [r7, #3]
 8002b02:	6879      	ldr	r1, [r7, #4]
 8002b04:	4613      	mov	r3, r2
 8002b06:	011b      	lsls	r3, r3, #4
 8002b08:	1a9b      	subs	r3, r3, r2
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	440b      	add	r3, r1
 8002b0e:	3344      	adds	r3, #68	@ 0x44
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	1c59      	adds	r1, r3, #1
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	1a9b      	subs	r3, r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4403      	add	r3, r0
 8002b20:	3344      	adds	r3, #68	@ 0x44
 8002b22:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002b24:	78fa      	ldrb	r2, [r7, #3]
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	011b      	lsls	r3, r3, #4
 8002b2c:	1a9b      	subs	r3, r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	3344      	adds	r3, #68	@ 0x44
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d943      	bls.n	8002bc2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002b3a:	78fa      	ldrb	r2, [r7, #3]
 8002b3c:	6879      	ldr	r1, [r7, #4]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	1a9b      	subs	r3, r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	440b      	add	r3, r1
 8002b48:	3344      	adds	r3, #68	@ 0x44
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	6879      	ldr	r1, [r7, #4]
 8002b52:	4613      	mov	r3, r2
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	1a9b      	subs	r3, r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	440b      	add	r3, r1
 8002b5c:	331a      	adds	r3, #26
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d123      	bne.n	8002bac <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002b64:	78fa      	ldrb	r2, [r7, #3]
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	011b      	lsls	r3, r3, #4
 8002b6c:	1a9b      	subs	r3, r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	440b      	add	r3, r1
 8002b72:	331b      	adds	r3, #27
 8002b74:	2200      	movs	r2, #0
 8002b76:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002b78:	78fa      	ldrb	r2, [r7, #3]
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	011b      	lsls	r3, r3, #4
 8002b80:	1a9b      	subs	r3, r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	331c      	adds	r3, #28
 8002b88:	2200      	movs	r2, #0
 8002b8a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002b8c:	78fb      	ldrb	r3, [r7, #3]
 8002b8e:	015a      	lsls	r2, r3, #5
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4413      	add	r3, r2
 8002b94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	78fa      	ldrb	r2, [r7, #3]
 8002b9c:	0151      	lsls	r1, r2, #5
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	440a      	add	r2, r1
 8002ba2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ba6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002baa:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002bac:	78fa      	ldrb	r2, [r7, #3]
 8002bae:	6879      	ldr	r1, [r7, #4]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	1a9b      	subs	r3, r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	334c      	adds	r3, #76	@ 0x4c
 8002bbc:	2204      	movs	r2, #4
 8002bbe:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002bc0:	e229      	b.n	8003016 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002bc2:	78fa      	ldrb	r2, [r7, #3]
 8002bc4:	6879      	ldr	r1, [r7, #4]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	011b      	lsls	r3, r3, #4
 8002bca:	1a9b      	subs	r3, r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	334c      	adds	r3, #76	@ 0x4c
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bd6:	78fa      	ldrb	r2, [r7, #3]
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	1a9b      	subs	r3, r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	3326      	adds	r3, #38	@ 0x26
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00b      	beq.n	8002c04 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002bec:	78fa      	ldrb	r2, [r7, #3]
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	1a9b      	subs	r3, r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	3326      	adds	r3, #38	@ 0x26
 8002bfc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	f040 8209 	bne.w	8003016 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	015a      	lsls	r2, r3, #5
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002c1a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002c22:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	015a      	lsls	r2, r3, #5
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c30:	461a      	mov	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002c36:	e1ee      	b.n	8003016 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002c38:	78fa      	ldrb	r2, [r7, #3]
 8002c3a:	6879      	ldr	r1, [r7, #4]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	1a9b      	subs	r3, r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	334d      	adds	r3, #77	@ 0x4d
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b05      	cmp	r3, #5
 8002c4c:	f040 80c8 	bne.w	8002de0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c50:	78fa      	ldrb	r2, [r7, #3]
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	4613      	mov	r3, r2
 8002c56:	011b      	lsls	r3, r3, #4
 8002c58:	1a9b      	subs	r3, r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	334d      	adds	r3, #77	@ 0x4d
 8002c60:	2202      	movs	r2, #2
 8002c62:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002c64:	78fa      	ldrb	r2, [r7, #3]
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	011b      	lsls	r3, r3, #4
 8002c6c:	1a9b      	subs	r3, r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	440b      	add	r3, r1
 8002c72:	331b      	adds	r3, #27
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	f040 81ce 	bne.w	8003018 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002c7c:	78fa      	ldrb	r2, [r7, #3]
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	011b      	lsls	r3, r3, #4
 8002c84:	1a9b      	subs	r3, r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	440b      	add	r3, r1
 8002c8a:	3326      	adds	r3, #38	@ 0x26
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b03      	cmp	r3, #3
 8002c90:	d16b      	bne.n	8002d6a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002c92:	78fa      	ldrb	r2, [r7, #3]
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	1a9b      	subs	r3, r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	3348      	adds	r3, #72	@ 0x48
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	1c59      	adds	r1, r3, #1
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	1a9b      	subs	r3, r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4403      	add	r3, r0
 8002cb2:	3348      	adds	r3, #72	@ 0x48
 8002cb4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002cb6:	78fa      	ldrb	r2, [r7, #3]
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	011b      	lsls	r3, r3, #4
 8002cbe:	1a9b      	subs	r3, r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	3348      	adds	r3, #72	@ 0x48
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d943      	bls.n	8002d54 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002ccc:	78fa      	ldrb	r2, [r7, #3]
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	1a9b      	subs	r3, r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	3348      	adds	r3, #72	@ 0x48
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002ce0:	78fa      	ldrb	r2, [r7, #3]
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	011b      	lsls	r3, r3, #4
 8002ce8:	1a9b      	subs	r3, r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	440b      	add	r3, r1
 8002cee:	331b      	adds	r3, #27
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002cf4:	78fa      	ldrb	r2, [r7, #3]
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	1a9b      	subs	r3, r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	3344      	adds	r3, #68	@ 0x44
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d809      	bhi.n	8002d1e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	331c      	adds	r3, #28
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d1e:	78fb      	ldrb	r3, [r7, #3]
 8002d20:	015a      	lsls	r2, r3, #5
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4413      	add	r3, r2
 8002d26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	0151      	lsls	r1, r2, #5
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	440a      	add	r2, r1
 8002d34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d3c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002d3e:	78fa      	ldrb	r2, [r7, #3]
 8002d40:	6879      	ldr	r1, [r7, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	011b      	lsls	r3, r3, #4
 8002d46:	1a9b      	subs	r3, r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	334c      	adds	r3, #76	@ 0x4c
 8002d4e:	2204      	movs	r2, #4
 8002d50:	701a      	strb	r2, [r3, #0]
 8002d52:	e014      	b.n	8002d7e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	011b      	lsls	r3, r3, #4
 8002d5c:	1a9b      	subs	r3, r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	334c      	adds	r3, #76	@ 0x4c
 8002d64:	2202      	movs	r2, #2
 8002d66:	701a      	strb	r2, [r3, #0]
 8002d68:	e009      	b.n	8002d7e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d6a:	78fa      	ldrb	r2, [r7, #3]
 8002d6c:	6879      	ldr	r1, [r7, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	1a9b      	subs	r3, r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	440b      	add	r3, r1
 8002d78:	334c      	adds	r3, #76	@ 0x4c
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002d7e:	78fa      	ldrb	r2, [r7, #3]
 8002d80:	6879      	ldr	r1, [r7, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	011b      	lsls	r3, r3, #4
 8002d86:	1a9b      	subs	r3, r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	3326      	adds	r3, #38	@ 0x26
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00b      	beq.n	8002dac <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002d94:	78fa      	ldrb	r2, [r7, #3]
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	011b      	lsls	r3, r3, #4
 8002d9c:	1a9b      	subs	r3, r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	440b      	add	r3, r1
 8002da2:	3326      	adds	r3, #38	@ 0x26
 8002da4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	f040 8136 	bne.w	8003018 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002dac:	78fb      	ldrb	r3, [r7, #3]
 8002dae:	015a      	lsls	r2, r3, #5
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	4413      	add	r3, r2
 8002db4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002dc2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002dca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002dcc:	78fb      	ldrb	r3, [r7, #3]
 8002dce:	015a      	lsls	r2, r3, #5
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dd8:	461a      	mov	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6013      	str	r3, [r2, #0]
 8002dde:	e11b      	b.n	8003018 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	334d      	adds	r3, #77	@ 0x4d
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b03      	cmp	r3, #3
 8002df4:	f040 8081 	bne.w	8002efa <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002df8:	78fa      	ldrb	r2, [r7, #3]
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	1a9b      	subs	r3, r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	440b      	add	r3, r1
 8002e06:	334d      	adds	r3, #77	@ 0x4d
 8002e08:	2202      	movs	r2, #2
 8002e0a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002e0c:	78fa      	ldrb	r2, [r7, #3]
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	1a9b      	subs	r3, r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	331b      	adds	r3, #27
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	f040 80fa 	bne.w	8003018 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002e24:	78fa      	ldrb	r2, [r7, #3]
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	1a9b      	subs	r3, r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	334c      	adds	r3, #76	@ 0x4c
 8002e34:	2202      	movs	r2, #2
 8002e36:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002e38:	78fb      	ldrb	r3, [r7, #3]
 8002e3a:	015a      	lsls	r2, r3, #5
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4413      	add	r3, r2
 8002e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	78fa      	ldrb	r2, [r7, #3]
 8002e48:	0151      	lsls	r1, r2, #5
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	440a      	add	r2, r1
 8002e4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e56:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002e58:	78fb      	ldrb	r3, [r7, #3]
 8002e5a:	015a      	lsls	r2, r3, #5
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	4413      	add	r3, r2
 8002e60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	0151      	lsls	r1, r2, #5
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	440a      	add	r2, r1
 8002e6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e76:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	015a      	lsls	r2, r3, #5
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	4413      	add	r3, r2
 8002e80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	78fa      	ldrb	r2, [r7, #3]
 8002e88:	0151      	lsls	r1, r2, #5
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	440a      	add	r2, r1
 8002e8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e92:	f023 0320 	bic.w	r3, r3, #32
 8002e96:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e98:	78fa      	ldrb	r2, [r7, #3]
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	011b      	lsls	r3, r3, #4
 8002ea0:	1a9b      	subs	r3, r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	3326      	adds	r3, #38	@ 0x26
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00b      	beq.n	8002ec6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002eae:	78fa      	ldrb	r2, [r7, #3]
 8002eb0:	6879      	ldr	r1, [r7, #4]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	011b      	lsls	r3, r3, #4
 8002eb6:	1a9b      	subs	r3, r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	440b      	add	r3, r1
 8002ebc:	3326      	adds	r3, #38	@ 0x26
 8002ebe:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	f040 80a9 	bne.w	8003018 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002ec6:	78fb      	ldrb	r3, [r7, #3]
 8002ec8:	015a      	lsls	r2, r3, #5
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	4413      	add	r3, r2
 8002ece:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002edc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002ee4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002ee6:	78fb      	ldrb	r3, [r7, #3]
 8002ee8:	015a      	lsls	r2, r3, #5
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	4413      	add	r3, r2
 8002eee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6013      	str	r3, [r2, #0]
 8002ef8:	e08e      	b.n	8003018 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002efa:	78fa      	ldrb	r2, [r7, #3]
 8002efc:	6879      	ldr	r1, [r7, #4]
 8002efe:	4613      	mov	r3, r2
 8002f00:	011b      	lsls	r3, r3, #4
 8002f02:	1a9b      	subs	r3, r3, r2
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	440b      	add	r3, r1
 8002f08:	334d      	adds	r3, #77	@ 0x4d
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b04      	cmp	r3, #4
 8002f0e:	d143      	bne.n	8002f98 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f10:	78fa      	ldrb	r2, [r7, #3]
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	4613      	mov	r3, r2
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	1a9b      	subs	r3, r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	334d      	adds	r3, #77	@ 0x4d
 8002f20:	2202      	movs	r2, #2
 8002f22:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	011b      	lsls	r3, r3, #4
 8002f2c:	1a9b      	subs	r3, r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	334c      	adds	r3, #76	@ 0x4c
 8002f34:	2202      	movs	r2, #2
 8002f36:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f38:	78fa      	ldrb	r2, [r7, #3]
 8002f3a:	6879      	ldr	r1, [r7, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	011b      	lsls	r3, r3, #4
 8002f40:	1a9b      	subs	r3, r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	3326      	adds	r3, #38	@ 0x26
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	3326      	adds	r3, #38	@ 0x26
 8002f5e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d159      	bne.n	8003018 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002f64:	78fb      	ldrb	r3, [r7, #3]
 8002f66:	015a      	lsls	r2, r3, #5
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f7a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f82:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	015a      	lsls	r2, r3, #5
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f90:	461a      	mov	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	e03f      	b.n	8003018 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002f98:	78fa      	ldrb	r2, [r7, #3]
 8002f9a:	6879      	ldr	r1, [r7, #4]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	011b      	lsls	r3, r3, #4
 8002fa0:	1a9b      	subs	r3, r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	334d      	adds	r3, #77	@ 0x4d
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b08      	cmp	r3, #8
 8002fac:	d126      	bne.n	8002ffc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fae:	78fa      	ldrb	r2, [r7, #3]
 8002fb0:	6879      	ldr	r1, [r7, #4]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	011b      	lsls	r3, r3, #4
 8002fb6:	1a9b      	subs	r3, r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	440b      	add	r3, r1
 8002fbc:	334d      	adds	r3, #77	@ 0x4d
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002fc2:	78fa      	ldrb	r2, [r7, #3]
 8002fc4:	6879      	ldr	r1, [r7, #4]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	1a9b      	subs	r3, r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	440b      	add	r3, r1
 8002fd0:	3344      	adds	r3, #68	@ 0x44
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	1c59      	adds	r1, r3, #1
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	011b      	lsls	r3, r3, #4
 8002fdc:	1a9b      	subs	r3, r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4403      	add	r3, r0
 8002fe2:	3344      	adds	r3, #68	@ 0x44
 8002fe4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	334c      	adds	r3, #76	@ 0x4c
 8002ff6:	2204      	movs	r2, #4
 8002ff8:	701a      	strb	r2, [r3, #0]
 8002ffa:	e00d      	b.n	8003018 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002ffc:	78fa      	ldrb	r2, [r7, #3]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	334d      	adds	r3, #77	@ 0x4d
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b02      	cmp	r3, #2
 8003010:	f000 8100 	beq.w	8003214 <HCD_HC_IN_IRQHandler+0xcca>
 8003014:	e000      	b.n	8003018 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003016:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003018:	78fa      	ldrb	r2, [r7, #3]
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	011b      	lsls	r3, r3, #4
 8003020:	1a9b      	subs	r3, r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	334c      	adds	r3, #76	@ 0x4c
 8003028:	781a      	ldrb	r2, [r3, #0]
 800302a:	78fb      	ldrb	r3, [r7, #3]
 800302c:	4619      	mov	r1, r3
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f009 fe3a 	bl	800cca8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003034:	e0ef      	b.n	8003216 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	78fa      	ldrb	r2, [r7, #3]
 800303c:	4611      	mov	r1, r2
 800303e:	4618      	mov	r0, r3
 8003040:	f003 fbb7 	bl	80067b2 <USB_ReadChInterrupts>
 8003044:	4603      	mov	r3, r0
 8003046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800304a:	2b40      	cmp	r3, #64	@ 0x40
 800304c:	d12f      	bne.n	80030ae <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800304e:	78fb      	ldrb	r3, [r7, #3]
 8003050:	015a      	lsls	r2, r3, #5
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	4413      	add	r3, r2
 8003056:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800305a:	461a      	mov	r2, r3
 800305c:	2340      	movs	r3, #64	@ 0x40
 800305e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003060:	78fa      	ldrb	r2, [r7, #3]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	1a9b      	subs	r3, r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	334d      	adds	r3, #77	@ 0x4d
 8003070:	2205      	movs	r2, #5
 8003072:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003074:	78fa      	ldrb	r2, [r7, #3]
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	4613      	mov	r3, r2
 800307a:	011b      	lsls	r3, r3, #4
 800307c:	1a9b      	subs	r3, r3, r2
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	440b      	add	r3, r1
 8003082:	331a      	adds	r3, #26
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d109      	bne.n	800309e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	011b      	lsls	r3, r3, #4
 8003092:	1a9b      	subs	r3, r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	440b      	add	r3, r1
 8003098:	3344      	adds	r3, #68	@ 0x44
 800309a:	2200      	movs	r2, #0
 800309c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	4611      	mov	r1, r2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f004 f92d 	bl	8007306 <USB_HC_Halt>
 80030ac:	e0b3      	b.n	8003216 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	78fa      	ldrb	r2, [r7, #3]
 80030b4:	4611      	mov	r1, r2
 80030b6:	4618      	mov	r0, r3
 80030b8:	f003 fb7b 	bl	80067b2 <USB_ReadChInterrupts>
 80030bc:	4603      	mov	r3, r0
 80030be:	f003 0310 	and.w	r3, r3, #16
 80030c2:	2b10      	cmp	r3, #16
 80030c4:	f040 80a7 	bne.w	8003216 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	3326      	adds	r3, #38	@ 0x26
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d11b      	bne.n	8003116 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80030de:	78fa      	ldrb	r2, [r7, #3]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	1a9b      	subs	r3, r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	3344      	adds	r3, #68	@ 0x44
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80030f2:	78fa      	ldrb	r2, [r7, #3]
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	334d      	adds	r3, #77	@ 0x4d
 8003102:	2204      	movs	r2, #4
 8003104:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	78fa      	ldrb	r2, [r7, #3]
 800310c:	4611      	mov	r1, r2
 800310e:	4618      	mov	r0, r3
 8003110:	f004 f8f9 	bl	8007306 <USB_HC_Halt>
 8003114:	e03f      	b.n	8003196 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003116:	78fa      	ldrb	r2, [r7, #3]
 8003118:	6879      	ldr	r1, [r7, #4]
 800311a:	4613      	mov	r3, r2
 800311c:	011b      	lsls	r3, r3, #4
 800311e:	1a9b      	subs	r3, r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	440b      	add	r3, r1
 8003124:	3326      	adds	r3, #38	@ 0x26
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00a      	beq.n	8003142 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800312c:	78fa      	ldrb	r2, [r7, #3]
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	4613      	mov	r3, r2
 8003132:	011b      	lsls	r3, r3, #4
 8003134:	1a9b      	subs	r3, r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	440b      	add	r3, r1
 800313a:	3326      	adds	r3, #38	@ 0x26
 800313c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800313e:	2b02      	cmp	r3, #2
 8003140:	d129      	bne.n	8003196 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003142:	78fa      	ldrb	r2, [r7, #3]
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	3344      	adds	r3, #68	@ 0x44
 8003152:	2200      	movs	r2, #0
 8003154:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	799b      	ldrb	r3, [r3, #6]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00a      	beq.n	8003174 <HCD_HC_IN_IRQHandler+0xc2a>
 800315e:	78fa      	ldrb	r2, [r7, #3]
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	4613      	mov	r3, r2
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	1a9b      	subs	r3, r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	440b      	add	r3, r1
 800316c:	331b      	adds	r3, #27
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d110      	bne.n	8003196 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	1a9b      	subs	r3, r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	334d      	adds	r3, #77	@ 0x4d
 8003184:	2204      	movs	r2, #4
 8003186:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	78fa      	ldrb	r2, [r7, #3]
 800318e:	4611      	mov	r1, r2
 8003190:	4618      	mov	r0, r3
 8003192:	f004 f8b8 	bl	8007306 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	331b      	adds	r3, #27
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d129      	bne.n	8003200 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80031ac:	78fa      	ldrb	r2, [r7, #3]
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	331b      	adds	r3, #27
 80031bc:	2200      	movs	r2, #0
 80031be:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031c0:	78fb      	ldrb	r3, [r7, #3]
 80031c2:	015a      	lsls	r2, r3, #5
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	4413      	add	r3, r2
 80031c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	78fa      	ldrb	r2, [r7, #3]
 80031d0:	0151      	lsls	r1, r2, #5
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	440a      	add	r2, r1
 80031d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031de:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80031e0:	78fb      	ldrb	r3, [r7, #3]
 80031e2:	015a      	lsls	r2, r3, #5
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	4413      	add	r3, r2
 80031e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	78fa      	ldrb	r2, [r7, #3]
 80031f0:	0151      	lsls	r1, r2, #5
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	440a      	add	r2, r1
 80031f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031fa:	f043 0320 	orr.w	r3, r3, #32
 80031fe:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003200:	78fb      	ldrb	r3, [r7, #3]
 8003202:	015a      	lsls	r2, r3, #5
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	4413      	add	r3, r2
 8003208:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800320c:	461a      	mov	r2, r3
 800320e:	2310      	movs	r3, #16
 8003210:	6093      	str	r3, [r2, #8]
 8003212:	e000      	b.n	8003216 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003214:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	460b      	mov	r3, r1
 8003226:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	4611      	mov	r1, r2
 800323a:	4618      	mov	r0, r3
 800323c:	f003 fab9 	bl	80067b2 <USB_ReadChInterrupts>
 8003240:	4603      	mov	r3, r0
 8003242:	f003 0304 	and.w	r3, r3, #4
 8003246:	2b04      	cmp	r3, #4
 8003248:	d11b      	bne.n	8003282 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800324a:	78fb      	ldrb	r3, [r7, #3]
 800324c:	015a      	lsls	r2, r3, #5
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	4413      	add	r3, r2
 8003252:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003256:	461a      	mov	r2, r3
 8003258:	2304      	movs	r3, #4
 800325a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800325c:	78fa      	ldrb	r2, [r7, #3]
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	1a9b      	subs	r3, r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	334d      	adds	r3, #77	@ 0x4d
 800326c:	2207      	movs	r2, #7
 800326e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	4611      	mov	r1, r2
 8003278:	4618      	mov	r0, r3
 800327a:	f004 f844 	bl	8007306 <USB_HC_Halt>
 800327e:	f000 bc89 	b.w	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	78fa      	ldrb	r2, [r7, #3]
 8003288:	4611      	mov	r1, r2
 800328a:	4618      	mov	r0, r3
 800328c:	f003 fa91 	bl	80067b2 <USB_ReadChInterrupts>
 8003290:	4603      	mov	r3, r0
 8003292:	f003 0320 	and.w	r3, r3, #32
 8003296:	2b20      	cmp	r3, #32
 8003298:	f040 8082 	bne.w	80033a0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800329c:	78fb      	ldrb	r3, [r7, #3]
 800329e:	015a      	lsls	r2, r3, #5
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4413      	add	r3, r2
 80032a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032a8:	461a      	mov	r2, r3
 80032aa:	2320      	movs	r3, #32
 80032ac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80032ae:	78fa      	ldrb	r2, [r7, #3]
 80032b0:	6879      	ldr	r1, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	1a9b      	subs	r3, r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	440b      	add	r3, r1
 80032bc:	3319      	adds	r3, #25
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d124      	bne.n	800330e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80032c4:	78fa      	ldrb	r2, [r7, #3]
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	011b      	lsls	r3, r3, #4
 80032cc:	1a9b      	subs	r3, r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	3319      	adds	r3, #25
 80032d4:	2200      	movs	r2, #0
 80032d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032d8:	78fa      	ldrb	r2, [r7, #3]
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	1a9b      	subs	r3, r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	334c      	adds	r3, #76	@ 0x4c
 80032e8:	2202      	movs	r2, #2
 80032ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80032ec:	78fa      	ldrb	r2, [r7, #3]
 80032ee:	6879      	ldr	r1, [r7, #4]
 80032f0:	4613      	mov	r3, r2
 80032f2:	011b      	lsls	r3, r3, #4
 80032f4:	1a9b      	subs	r3, r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	334d      	adds	r3, #77	@ 0x4d
 80032fc:	2203      	movs	r2, #3
 80032fe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	78fa      	ldrb	r2, [r7, #3]
 8003306:	4611      	mov	r1, r2
 8003308:	4618      	mov	r0, r3
 800330a:	f003 fffc 	bl	8007306 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	331a      	adds	r3, #26
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b01      	cmp	r3, #1
 8003322:	f040 8437 	bne.w	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
 8003326:	78fa      	ldrb	r2, [r7, #3]
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	011b      	lsls	r3, r3, #4
 800332e:	1a9b      	subs	r3, r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	331b      	adds	r3, #27
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	2b00      	cmp	r3, #0
 800333a:	f040 842b 	bne.w	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800333e:	78fa      	ldrb	r2, [r7, #3]
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	1a9b      	subs	r3, r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	440b      	add	r3, r1
 800334c:	3326      	adds	r3, #38	@ 0x26
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d009      	beq.n	8003368 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003354:	78fa      	ldrb	r2, [r7, #3]
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	4613      	mov	r3, r2
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	1a9b      	subs	r3, r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	331b      	adds	r3, #27
 8003364:	2201      	movs	r2, #1
 8003366:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003368:	78fa      	ldrb	r2, [r7, #3]
 800336a:	6879      	ldr	r1, [r7, #4]
 800336c:	4613      	mov	r3, r2
 800336e:	011b      	lsls	r3, r3, #4
 8003370:	1a9b      	subs	r3, r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	440b      	add	r3, r1
 8003376:	334d      	adds	r3, #77	@ 0x4d
 8003378:	2203      	movs	r2, #3
 800337a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	78fa      	ldrb	r2, [r7, #3]
 8003382:	4611      	mov	r1, r2
 8003384:	4618      	mov	r0, r3
 8003386:	f003 ffbe 	bl	8007306 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800338a:	78fa      	ldrb	r2, [r7, #3]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	3344      	adds	r3, #68	@ 0x44
 800339a:	2200      	movs	r2, #0
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	e3f9      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	78fa      	ldrb	r2, [r7, #3]
 80033a6:	4611      	mov	r1, r2
 80033a8:	4618      	mov	r0, r3
 80033aa:	f003 fa02 	bl	80067b2 <USB_ReadChInterrupts>
 80033ae:	4603      	mov	r3, r0
 80033b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033b8:	d111      	bne.n	80033de <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80033ba:	78fb      	ldrb	r3, [r7, #3]
 80033bc:	015a      	lsls	r2, r3, #5
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	4413      	add	r3, r2
 80033c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033c6:	461a      	mov	r2, r3
 80033c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033cc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	78fa      	ldrb	r2, [r7, #3]
 80033d4:	4611      	mov	r1, r2
 80033d6:	4618      	mov	r0, r3
 80033d8:	f003 ff95 	bl	8007306 <USB_HC_Halt>
 80033dc:	e3da      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	78fa      	ldrb	r2, [r7, #3]
 80033e4:	4611      	mov	r1, r2
 80033e6:	4618      	mov	r0, r3
 80033e8:	f003 f9e3 	bl	80067b2 <USB_ReadChInterrupts>
 80033ec:	4603      	mov	r3, r0
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d168      	bne.n	80034c8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80033f6:	78fa      	ldrb	r2, [r7, #3]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	3344      	adds	r3, #68	@ 0x44
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	78fa      	ldrb	r2, [r7, #3]
 8003410:	4611      	mov	r1, r2
 8003412:	4618      	mov	r0, r3
 8003414:	f003 f9cd 	bl	80067b2 <USB_ReadChInterrupts>
 8003418:	4603      	mov	r3, r0
 800341a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800341e:	2b40      	cmp	r3, #64	@ 0x40
 8003420:	d112      	bne.n	8003448 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003422:	78fa      	ldrb	r2, [r7, #3]
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	3319      	adds	r3, #25
 8003432:	2201      	movs	r2, #1
 8003434:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003436:	78fb      	ldrb	r3, [r7, #3]
 8003438:	015a      	lsls	r2, r3, #5
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	4413      	add	r3, r2
 800343e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003442:	461a      	mov	r2, r3
 8003444:	2340      	movs	r3, #64	@ 0x40
 8003446:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003448:	78fa      	ldrb	r2, [r7, #3]
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	011b      	lsls	r3, r3, #4
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	331b      	adds	r3, #27
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d019      	beq.n	8003492 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800345e:	78fa      	ldrb	r2, [r7, #3]
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	1a9b      	subs	r3, r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	331b      	adds	r3, #27
 800346e:	2200      	movs	r2, #0
 8003470:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003472:	78fb      	ldrb	r3, [r7, #3]
 8003474:	015a      	lsls	r2, r3, #5
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	4413      	add	r3, r2
 800347a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	78fa      	ldrb	r2, [r7, #3]
 8003482:	0151      	lsls	r1, r2, #5
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	440a      	add	r2, r1
 8003488:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800348c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003490:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003492:	78fb      	ldrb	r3, [r7, #3]
 8003494:	015a      	lsls	r2, r3, #5
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4413      	add	r3, r2
 800349a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800349e:	461a      	mov	r2, r3
 80034a0:	2301      	movs	r3, #1
 80034a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80034a4:	78fa      	ldrb	r2, [r7, #3]
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	4613      	mov	r3, r2
 80034aa:	011b      	lsls	r3, r3, #4
 80034ac:	1a9b      	subs	r3, r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	440b      	add	r3, r1
 80034b2:	334d      	adds	r3, #77	@ 0x4d
 80034b4:	2201      	movs	r2, #1
 80034b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	78fa      	ldrb	r2, [r7, #3]
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f003 ff20 	bl	8007306 <USB_HC_Halt>
 80034c6:	e365      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	78fa      	ldrb	r2, [r7, #3]
 80034ce:	4611      	mov	r1, r2
 80034d0:	4618      	mov	r0, r3
 80034d2:	f003 f96e 	bl	80067b2 <USB_ReadChInterrupts>
 80034d6:	4603      	mov	r3, r0
 80034d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034dc:	2b40      	cmp	r3, #64	@ 0x40
 80034de:	d139      	bne.n	8003554 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80034e0:	78fa      	ldrb	r2, [r7, #3]
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	1a9b      	subs	r3, r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	334d      	adds	r3, #77	@ 0x4d
 80034f0:	2205      	movs	r2, #5
 80034f2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80034f4:	78fa      	ldrb	r2, [r7, #3]
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	4613      	mov	r3, r2
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	331a      	adds	r3, #26
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d109      	bne.n	800351e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	1a9b      	subs	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	3319      	adds	r3, #25
 800351a:	2201      	movs	r2, #1
 800351c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800351e:	78fa      	ldrb	r2, [r7, #3]
 8003520:	6879      	ldr	r1, [r7, #4]
 8003522:	4613      	mov	r3, r2
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	1a9b      	subs	r3, r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	440b      	add	r3, r1
 800352c:	3344      	adds	r3, #68	@ 0x44
 800352e:	2200      	movs	r2, #0
 8003530:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	78fa      	ldrb	r2, [r7, #3]
 8003538:	4611      	mov	r1, r2
 800353a:	4618      	mov	r0, r3
 800353c:	f003 fee3 	bl	8007306 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	015a      	lsls	r2, r3, #5
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	4413      	add	r3, r2
 8003548:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800354c:	461a      	mov	r2, r3
 800354e:	2340      	movs	r3, #64	@ 0x40
 8003550:	6093      	str	r3, [r2, #8]
 8003552:	e31f      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	78fa      	ldrb	r2, [r7, #3]
 800355a:	4611      	mov	r1, r2
 800355c:	4618      	mov	r0, r3
 800355e:	f003 f928 	bl	80067b2 <USB_ReadChInterrupts>
 8003562:	4603      	mov	r3, r0
 8003564:	f003 0308 	and.w	r3, r3, #8
 8003568:	2b08      	cmp	r3, #8
 800356a:	d11a      	bne.n	80035a2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800356c:	78fb      	ldrb	r3, [r7, #3]
 800356e:	015a      	lsls	r2, r3, #5
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	4413      	add	r3, r2
 8003574:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003578:	461a      	mov	r2, r3
 800357a:	2308      	movs	r3, #8
 800357c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800357e:	78fa      	ldrb	r2, [r7, #3]
 8003580:	6879      	ldr	r1, [r7, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	1a9b      	subs	r3, r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	334d      	adds	r3, #77	@ 0x4d
 800358e:	2206      	movs	r2, #6
 8003590:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	4611      	mov	r1, r2
 800359a:	4618      	mov	r0, r3
 800359c:	f003 feb3 	bl	8007306 <USB_HC_Halt>
 80035a0:	e2f8      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	78fa      	ldrb	r2, [r7, #3]
 80035a8:	4611      	mov	r1, r2
 80035aa:	4618      	mov	r0, r3
 80035ac:	f003 f901 	bl	80067b2 <USB_ReadChInterrupts>
 80035b0:	4603      	mov	r3, r0
 80035b2:	f003 0310 	and.w	r3, r3, #16
 80035b6:	2b10      	cmp	r3, #16
 80035b8:	d144      	bne.n	8003644 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80035ba:	78fa      	ldrb	r2, [r7, #3]
 80035bc:	6879      	ldr	r1, [r7, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	1a9b      	subs	r3, r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	3344      	adds	r3, #68	@ 0x44
 80035ca:	2200      	movs	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80035ce:	78fa      	ldrb	r2, [r7, #3]
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	4613      	mov	r3, r2
 80035d4:	011b      	lsls	r3, r3, #4
 80035d6:	1a9b      	subs	r3, r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	440b      	add	r3, r1
 80035dc:	334d      	adds	r3, #77	@ 0x4d
 80035de:	2204      	movs	r2, #4
 80035e0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80035e2:	78fa      	ldrb	r2, [r7, #3]
 80035e4:	6879      	ldr	r1, [r7, #4]
 80035e6:	4613      	mov	r3, r2
 80035e8:	011b      	lsls	r3, r3, #4
 80035ea:	1a9b      	subs	r3, r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	440b      	add	r3, r1
 80035f0:	3319      	adds	r3, #25
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d114      	bne.n	8003622 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80035f8:	78fa      	ldrb	r2, [r7, #3]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	1a9b      	subs	r3, r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	3318      	adds	r3, #24
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800360e:	78fa      	ldrb	r2, [r7, #3]
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	3319      	adds	r3, #25
 800361e:	2201      	movs	r2, #1
 8003620:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	78fa      	ldrb	r2, [r7, #3]
 8003628:	4611      	mov	r1, r2
 800362a:	4618      	mov	r0, r3
 800362c:	f003 fe6b 	bl	8007306 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003630:	78fb      	ldrb	r3, [r7, #3]
 8003632:	015a      	lsls	r2, r3, #5
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	4413      	add	r3, r2
 8003638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800363c:	461a      	mov	r2, r3
 800363e:	2310      	movs	r3, #16
 8003640:	6093      	str	r3, [r2, #8]
 8003642:	e2a7      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	78fa      	ldrb	r2, [r7, #3]
 800364a:	4611      	mov	r1, r2
 800364c:	4618      	mov	r0, r3
 800364e:	f003 f8b0 	bl	80067b2 <USB_ReadChInterrupts>
 8003652:	4603      	mov	r3, r0
 8003654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003658:	2b80      	cmp	r3, #128	@ 0x80
 800365a:	f040 8083 	bne.w	8003764 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	799b      	ldrb	r3, [r3, #6]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d111      	bne.n	800368a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003666:	78fa      	ldrb	r2, [r7, #3]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4613      	mov	r3, r2
 800366c:	011b      	lsls	r3, r3, #4
 800366e:	1a9b      	subs	r3, r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	440b      	add	r3, r1
 8003674:	334d      	adds	r3, #77	@ 0x4d
 8003676:	2207      	movs	r2, #7
 8003678:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	78fa      	ldrb	r2, [r7, #3]
 8003680:	4611      	mov	r1, r2
 8003682:	4618      	mov	r0, r3
 8003684:	f003 fe3f 	bl	8007306 <USB_HC_Halt>
 8003688:	e062      	b.n	8003750 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800368a:	78fa      	ldrb	r2, [r7, #3]
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	4613      	mov	r3, r2
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	1a9b      	subs	r3, r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	3344      	adds	r3, #68	@ 0x44
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	1c59      	adds	r1, r3, #1
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	4613      	mov	r3, r2
 80036a2:	011b      	lsls	r3, r3, #4
 80036a4:	1a9b      	subs	r3, r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4403      	add	r3, r0
 80036aa:	3344      	adds	r3, #68	@ 0x44
 80036ac:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	4613      	mov	r3, r2
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	1a9b      	subs	r3, r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	3344      	adds	r3, #68	@ 0x44
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d922      	bls.n	800370a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80036c4:	78fa      	ldrb	r2, [r7, #3]
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	4613      	mov	r3, r2
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	3344      	adds	r3, #68	@ 0x44
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80036d8:	78fa      	ldrb	r2, [r7, #3]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	011b      	lsls	r3, r3, #4
 80036e0:	1a9b      	subs	r3, r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	334c      	adds	r3, #76	@ 0x4c
 80036e8:	2204      	movs	r2, #4
 80036ea:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80036ec:	78fa      	ldrb	r2, [r7, #3]
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	334c      	adds	r3, #76	@ 0x4c
 80036fc:	781a      	ldrb	r2, [r3, #0]
 80036fe:	78fb      	ldrb	r3, [r7, #3]
 8003700:	4619      	mov	r1, r3
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f009 fad0 	bl	800cca8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003708:	e022      	b.n	8003750 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800370a:	78fa      	ldrb	r2, [r7, #3]
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	011b      	lsls	r3, r3, #4
 8003712:	1a9b      	subs	r3, r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	440b      	add	r3, r1
 8003718:	334c      	adds	r3, #76	@ 0x4c
 800371a:	2202      	movs	r2, #2
 800371c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800371e:	78fb      	ldrb	r3, [r7, #3]
 8003720:	015a      	lsls	r2, r3, #5
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	4413      	add	r3, r2
 8003726:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003734:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800373c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800373e:	78fb      	ldrb	r3, [r7, #3]
 8003740:	015a      	lsls	r2, r3, #5
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	4413      	add	r3, r2
 8003746:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800374a:	461a      	mov	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003750:	78fb      	ldrb	r3, [r7, #3]
 8003752:	015a      	lsls	r2, r3, #5
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	4413      	add	r3, r2
 8003758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800375c:	461a      	mov	r2, r3
 800375e:	2380      	movs	r3, #128	@ 0x80
 8003760:	6093      	str	r3, [r2, #8]
 8003762:	e217      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	78fa      	ldrb	r2, [r7, #3]
 800376a:	4611      	mov	r1, r2
 800376c:	4618      	mov	r0, r3
 800376e:	f003 f820 	bl	80067b2 <USB_ReadChInterrupts>
 8003772:	4603      	mov	r3, r0
 8003774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377c:	d11b      	bne.n	80037b6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800377e:	78fa      	ldrb	r2, [r7, #3]
 8003780:	6879      	ldr	r1, [r7, #4]
 8003782:	4613      	mov	r3, r2
 8003784:	011b      	lsls	r3, r3, #4
 8003786:	1a9b      	subs	r3, r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	440b      	add	r3, r1
 800378c:	334d      	adds	r3, #77	@ 0x4d
 800378e:	2209      	movs	r2, #9
 8003790:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	78fa      	ldrb	r2, [r7, #3]
 8003798:	4611      	mov	r1, r2
 800379a:	4618      	mov	r0, r3
 800379c:	f003 fdb3 	bl	8007306 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80037a0:	78fb      	ldrb	r3, [r7, #3]
 80037a2:	015a      	lsls	r2, r3, #5
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	4413      	add	r3, r2
 80037a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037ac:	461a      	mov	r2, r3
 80037ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80037b2:	6093      	str	r3, [r2, #8]
 80037b4:	e1ee      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	78fa      	ldrb	r2, [r7, #3]
 80037bc:	4611      	mov	r1, r2
 80037be:	4618      	mov	r0, r3
 80037c0:	f002 fff7 	bl	80067b2 <USB_ReadChInterrupts>
 80037c4:	4603      	mov	r3, r0
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	f040 81df 	bne.w	8003b8e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80037d0:	78fb      	ldrb	r3, [r7, #3]
 80037d2:	015a      	lsls	r2, r3, #5
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	4413      	add	r3, r2
 80037d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037dc:	461a      	mov	r2, r3
 80037de:	2302      	movs	r3, #2
 80037e0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	334d      	adds	r3, #77	@ 0x4d
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	f040 8093 	bne.w	8003920 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80037fa:	78fa      	ldrb	r2, [r7, #3]
 80037fc:	6879      	ldr	r1, [r7, #4]
 80037fe:	4613      	mov	r3, r2
 8003800:	011b      	lsls	r3, r3, #4
 8003802:	1a9b      	subs	r3, r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	440b      	add	r3, r1
 8003808:	334d      	adds	r3, #77	@ 0x4d
 800380a:	2202      	movs	r2, #2
 800380c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800380e:	78fa      	ldrb	r2, [r7, #3]
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	011b      	lsls	r3, r3, #4
 8003816:	1a9b      	subs	r3, r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	334c      	adds	r3, #76	@ 0x4c
 800381e:	2201      	movs	r2, #1
 8003820:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003822:	78fa      	ldrb	r2, [r7, #3]
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	4613      	mov	r3, r2
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	1a9b      	subs	r3, r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	3326      	adds	r3, #38	@ 0x26
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	2b02      	cmp	r3, #2
 8003836:	d00b      	beq.n	8003850 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003838:	78fa      	ldrb	r2, [r7, #3]
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	1a9b      	subs	r3, r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	3326      	adds	r3, #38	@ 0x26
 8003848:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800384a:	2b03      	cmp	r3, #3
 800384c:	f040 8190 	bne.w	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	799b      	ldrb	r3, [r3, #6]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d115      	bne.n	8003884 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003858:	78fa      	ldrb	r2, [r7, #3]
 800385a:	6879      	ldr	r1, [r7, #4]
 800385c:	4613      	mov	r3, r2
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	1a9b      	subs	r3, r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	440b      	add	r3, r1
 8003866:	333d      	adds	r3, #61	@ 0x3d
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	78fa      	ldrb	r2, [r7, #3]
 800386c:	f083 0301 	eor.w	r3, r3, #1
 8003870:	b2d8      	uxtb	r0, r3
 8003872:	6879      	ldr	r1, [r7, #4]
 8003874:	4613      	mov	r3, r2
 8003876:	011b      	lsls	r3, r3, #4
 8003878:	1a9b      	subs	r3, r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	440b      	add	r3, r1
 800387e:	333d      	adds	r3, #61	@ 0x3d
 8003880:	4602      	mov	r2, r0
 8003882:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	799b      	ldrb	r3, [r3, #6]
 8003888:	2b01      	cmp	r3, #1
 800388a:	f040 8171 	bne.w	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
 800388e:	78fa      	ldrb	r2, [r7, #3]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	3334      	adds	r3, #52	@ 0x34
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 8165 	beq.w	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80038a6:	78fa      	ldrb	r2, [r7, #3]
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	4613      	mov	r3, r2
 80038ac:	011b      	lsls	r3, r3, #4
 80038ae:	1a9b      	subs	r3, r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	440b      	add	r3, r1
 80038b4:	3334      	adds	r3, #52	@ 0x34
 80038b6:	6819      	ldr	r1, [r3, #0]
 80038b8:	78fa      	ldrb	r2, [r7, #3]
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	4613      	mov	r3, r2
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	1a9b      	subs	r3, r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4403      	add	r3, r0
 80038c6:	3328      	adds	r3, #40	@ 0x28
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	440b      	add	r3, r1
 80038cc:	1e59      	subs	r1, r3, #1
 80038ce:	78fa      	ldrb	r2, [r7, #3]
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	4613      	mov	r3, r2
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	1a9b      	subs	r3, r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	4403      	add	r3, r0
 80038dc:	3328      	adds	r3, #40	@ 0x28
 80038de:	881b      	ldrh	r3, [r3, #0]
 80038e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80038e4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f000 813f 	beq.w	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80038f2:	78fa      	ldrb	r2, [r7, #3]
 80038f4:	6879      	ldr	r1, [r7, #4]
 80038f6:	4613      	mov	r3, r2
 80038f8:	011b      	lsls	r3, r3, #4
 80038fa:	1a9b      	subs	r3, r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	440b      	add	r3, r1
 8003900:	333d      	adds	r3, #61	@ 0x3d
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	78fa      	ldrb	r2, [r7, #3]
 8003906:	f083 0301 	eor.w	r3, r3, #1
 800390a:	b2d8      	uxtb	r0, r3
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	333d      	adds	r3, #61	@ 0x3d
 800391a:	4602      	mov	r2, r0
 800391c:	701a      	strb	r2, [r3, #0]
 800391e:	e127      	b.n	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003920:	78fa      	ldrb	r2, [r7, #3]
 8003922:	6879      	ldr	r1, [r7, #4]
 8003924:	4613      	mov	r3, r2
 8003926:	011b      	lsls	r3, r3, #4
 8003928:	1a9b      	subs	r3, r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	440b      	add	r3, r1
 800392e:	334d      	adds	r3, #77	@ 0x4d
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	2b03      	cmp	r3, #3
 8003934:	d120      	bne.n	8003978 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003936:	78fa      	ldrb	r2, [r7, #3]
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	4613      	mov	r3, r2
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	1a9b      	subs	r3, r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	440b      	add	r3, r1
 8003944:	334d      	adds	r3, #77	@ 0x4d
 8003946:	2202      	movs	r2, #2
 8003948:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800394a:	78fa      	ldrb	r2, [r7, #3]
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	4613      	mov	r3, r2
 8003950:	011b      	lsls	r3, r3, #4
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	440b      	add	r3, r1
 8003958:	331b      	adds	r3, #27
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	2b01      	cmp	r3, #1
 800395e:	f040 8107 	bne.w	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003962:	78fa      	ldrb	r2, [r7, #3]
 8003964:	6879      	ldr	r1, [r7, #4]
 8003966:	4613      	mov	r3, r2
 8003968:	011b      	lsls	r3, r3, #4
 800396a:	1a9b      	subs	r3, r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	440b      	add	r3, r1
 8003970:	334c      	adds	r3, #76	@ 0x4c
 8003972:	2202      	movs	r2, #2
 8003974:	701a      	strb	r2, [r3, #0]
 8003976:	e0fb      	b.n	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003978:	78fa      	ldrb	r2, [r7, #3]
 800397a:	6879      	ldr	r1, [r7, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	011b      	lsls	r3, r3, #4
 8003980:	1a9b      	subs	r3, r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	334d      	adds	r3, #77	@ 0x4d
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	2b04      	cmp	r3, #4
 800398c:	d13a      	bne.n	8003a04 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800398e:	78fa      	ldrb	r2, [r7, #3]
 8003990:	6879      	ldr	r1, [r7, #4]
 8003992:	4613      	mov	r3, r2
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	1a9b      	subs	r3, r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	440b      	add	r3, r1
 800399c:	334d      	adds	r3, #77	@ 0x4d
 800399e:	2202      	movs	r2, #2
 80039a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80039a2:	78fa      	ldrb	r2, [r7, #3]
 80039a4:	6879      	ldr	r1, [r7, #4]
 80039a6:	4613      	mov	r3, r2
 80039a8:	011b      	lsls	r3, r3, #4
 80039aa:	1a9b      	subs	r3, r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	440b      	add	r3, r1
 80039b0:	334c      	adds	r3, #76	@ 0x4c
 80039b2:	2202      	movs	r2, #2
 80039b4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80039b6:	78fa      	ldrb	r2, [r7, #3]
 80039b8:	6879      	ldr	r1, [r7, #4]
 80039ba:	4613      	mov	r3, r2
 80039bc:	011b      	lsls	r3, r3, #4
 80039be:	1a9b      	subs	r3, r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	440b      	add	r3, r1
 80039c4:	331b      	adds	r3, #27
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	f040 80d1 	bne.w	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80039ce:	78fa      	ldrb	r2, [r7, #3]
 80039d0:	6879      	ldr	r1, [r7, #4]
 80039d2:	4613      	mov	r3, r2
 80039d4:	011b      	lsls	r3, r3, #4
 80039d6:	1a9b      	subs	r3, r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	440b      	add	r3, r1
 80039dc:	331b      	adds	r3, #27
 80039de:	2200      	movs	r2, #0
 80039e0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80039e2:	78fb      	ldrb	r3, [r7, #3]
 80039e4:	015a      	lsls	r2, r3, #5
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	4413      	add	r3, r2
 80039ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	78fa      	ldrb	r2, [r7, #3]
 80039f2:	0151      	lsls	r1, r2, #5
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	440a      	add	r2, r1
 80039f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80039fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a00:	6053      	str	r3, [r2, #4]
 8003a02:	e0b5      	b.n	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003a04:	78fa      	ldrb	r2, [r7, #3]
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	011b      	lsls	r3, r3, #4
 8003a0c:	1a9b      	subs	r3, r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	334d      	adds	r3, #77	@ 0x4d
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	2b05      	cmp	r3, #5
 8003a18:	d114      	bne.n	8003a44 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a1a:	78fa      	ldrb	r2, [r7, #3]
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	1a9b      	subs	r3, r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	440b      	add	r3, r1
 8003a28:	334d      	adds	r3, #77	@ 0x4d
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003a2e:	78fa      	ldrb	r2, [r7, #3]
 8003a30:	6879      	ldr	r1, [r7, #4]
 8003a32:	4613      	mov	r3, r2
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	1a9b      	subs	r3, r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	440b      	add	r3, r1
 8003a3c:	334c      	adds	r3, #76	@ 0x4c
 8003a3e:	2202      	movs	r2, #2
 8003a40:	701a      	strb	r2, [r3, #0]
 8003a42:	e095      	b.n	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003a44:	78fa      	ldrb	r2, [r7, #3]
 8003a46:	6879      	ldr	r1, [r7, #4]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	011b      	lsls	r3, r3, #4
 8003a4c:	1a9b      	subs	r3, r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	334d      	adds	r3, #77	@ 0x4d
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	2b06      	cmp	r3, #6
 8003a58:	d114      	bne.n	8003a84 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a5a:	78fa      	ldrb	r2, [r7, #3]
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	1a9b      	subs	r3, r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	440b      	add	r3, r1
 8003a68:	334d      	adds	r3, #77	@ 0x4d
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003a6e:	78fa      	ldrb	r2, [r7, #3]
 8003a70:	6879      	ldr	r1, [r7, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	440b      	add	r3, r1
 8003a7c:	334c      	adds	r3, #76	@ 0x4c
 8003a7e:	2205      	movs	r2, #5
 8003a80:	701a      	strb	r2, [r3, #0]
 8003a82:	e075      	b.n	8003b70 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	334d      	adds	r3, #77	@ 0x4d
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	2b07      	cmp	r3, #7
 8003a98:	d00a      	beq.n	8003ab0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	334d      	adds	r3, #77	@ 0x4d
 8003aaa:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003aac:	2b09      	cmp	r3, #9
 8003aae:	d170      	bne.n	8003b92 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ab0:	78fa      	ldrb	r2, [r7, #3]
 8003ab2:	6879      	ldr	r1, [r7, #4]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	011b      	lsls	r3, r3, #4
 8003ab8:	1a9b      	subs	r3, r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	334d      	adds	r3, #77	@ 0x4d
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	3344      	adds	r3, #68	@ 0x44
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	1c59      	adds	r1, r3, #1
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	011b      	lsls	r3, r3, #4
 8003ade:	1a9b      	subs	r3, r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	4403      	add	r3, r0
 8003ae4:	3344      	adds	r3, #68	@ 0x44
 8003ae6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ae8:	78fa      	ldrb	r2, [r7, #3]
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	4613      	mov	r3, r2
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	1a9b      	subs	r3, r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	440b      	add	r3, r1
 8003af6:	3344      	adds	r3, #68	@ 0x44
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d914      	bls.n	8003b28 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003afe:	78fa      	ldrb	r2, [r7, #3]
 8003b00:	6879      	ldr	r1, [r7, #4]
 8003b02:	4613      	mov	r3, r2
 8003b04:	011b      	lsls	r3, r3, #4
 8003b06:	1a9b      	subs	r3, r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	3344      	adds	r3, #68	@ 0x44
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b12:	78fa      	ldrb	r2, [r7, #3]
 8003b14:	6879      	ldr	r1, [r7, #4]
 8003b16:	4613      	mov	r3, r2
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	1a9b      	subs	r3, r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	440b      	add	r3, r1
 8003b20:	334c      	adds	r3, #76	@ 0x4c
 8003b22:	2204      	movs	r2, #4
 8003b24:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b26:	e022      	b.n	8003b6e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b28:	78fa      	ldrb	r2, [r7, #3]
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	440b      	add	r3, r1
 8003b36:	334c      	adds	r3, #76	@ 0x4c
 8003b38:	2202      	movs	r2, #2
 8003b3a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003b3c:	78fb      	ldrb	r3, [r7, #3]
 8003b3e:	015a      	lsls	r2, r3, #5
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	4413      	add	r3, r2
 8003b44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003b52:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003b5a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003b5c:	78fb      	ldrb	r3, [r7, #3]
 8003b5e:	015a      	lsls	r2, r3, #5
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	4413      	add	r3, r2
 8003b64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b68:	461a      	mov	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b6e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b70:	78fa      	ldrb	r2, [r7, #3]
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	4613      	mov	r3, r2
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	1a9b      	subs	r3, r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	440b      	add	r3, r1
 8003b7e:	334c      	adds	r3, #76	@ 0x4c
 8003b80:	781a      	ldrb	r2, [r3, #0]
 8003b82:	78fb      	ldrb	r3, [r7, #3]
 8003b84:	4619      	mov	r1, r3
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f009 f88e 	bl	800cca8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003b8c:	e002      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003b8e:	bf00      	nop
 8003b90:	e000      	b.n	8003b94 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003b92:	bf00      	nop
  }
}
 8003b94:	3718      	adds	r7, #24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b08a      	sub	sp, #40	@ 0x28
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003baa:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	0c5b      	lsrs	r3, r3, #17
 8003bc0:	f003 030f 	and.w	r3, r3, #15
 8003bc4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	091b      	lsrs	r3, r3, #4
 8003bca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bce:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d004      	beq.n	8003be0 <HCD_RXQLVL_IRQHandler+0x46>
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	2b05      	cmp	r3, #5
 8003bda:	f000 80b6 	beq.w	8003d4a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003bde:	e0b7      	b.n	8003d50 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f000 80b3 	beq.w	8003d4e <HCD_RXQLVL_IRQHandler+0x1b4>
 8003be8:	6879      	ldr	r1, [r7, #4]
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	4613      	mov	r3, r2
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	332c      	adds	r3, #44	@ 0x2c
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f000 80a7 	beq.w	8003d4e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4613      	mov	r3, r2
 8003c06:	011b      	lsls	r3, r3, #4
 8003c08:	1a9b      	subs	r3, r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	3338      	adds	r3, #56	@ 0x38
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	18d1      	adds	r1, r2, r3
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4403      	add	r3, r0
 8003c24:	3334      	adds	r3, #52	@ 0x34
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4299      	cmp	r1, r3
 8003c2a:	f200 8083 	bhi.w	8003d34 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6818      	ldr	r0, [r3, #0]
 8003c32:	6879      	ldr	r1, [r7, #4]
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4613      	mov	r3, r2
 8003c38:	011b      	lsls	r3, r3, #4
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	440b      	add	r3, r1
 8003c40:	332c      	adds	r3, #44	@ 0x2c
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	693a      	ldr	r2, [r7, #16]
 8003c46:	b292      	uxth	r2, r2
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f002 fd47 	bl	80066dc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4613      	mov	r3, r2
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	1a9b      	subs	r3, r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	440b      	add	r3, r1
 8003c5c:	332c      	adds	r3, #44	@ 0x2c
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	18d1      	adds	r1, r2, r3
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	69ba      	ldr	r2, [r7, #24]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	011b      	lsls	r3, r3, #4
 8003c6c:	1a9b      	subs	r3, r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4403      	add	r3, r0
 8003c72:	332c      	adds	r3, #44	@ 0x2c
 8003c74:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	1a9b      	subs	r3, r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	440b      	add	r3, r1
 8003c84:	3338      	adds	r3, #56	@ 0x38
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	18d1      	adds	r1, r2, r3
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	4613      	mov	r3, r2
 8003c92:	011b      	lsls	r3, r3, #4
 8003c94:	1a9b      	subs	r3, r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	4403      	add	r3, r0
 8003c9a:	3338      	adds	r3, #56	@ 0x38
 8003c9c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	015a      	lsls	r2, r3, #5
 8003ca2:	6a3b      	ldr	r3, [r7, #32]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	0cdb      	lsrs	r3, r3, #19
 8003cae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cb2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	1a9b      	subs	r3, r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	440b      	add	r3, r1
 8003cc2:	3328      	adds	r3, #40	@ 0x28
 8003cc4:	881b      	ldrh	r3, [r3, #0]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d13f      	bne.n	8003d4e <HCD_RXQLVL_IRQHandler+0x1b4>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d03c      	beq.n	8003d4e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	015a      	lsls	r2, r3, #5
 8003cd8:	6a3b      	ldr	r3, [r7, #32]
 8003cda:	4413      	add	r3, r2
 8003cdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003cea:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003cf2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	015a      	lsls	r2, r3, #5
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d00:	461a      	mov	r2, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	011b      	lsls	r3, r3, #4
 8003d0e:	1a9b      	subs	r3, r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	440b      	add	r3, r1
 8003d14:	333c      	adds	r3, #60	@ 0x3c
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	f083 0301 	eor.w	r3, r3, #1
 8003d1c:	b2d8      	uxtb	r0, r3
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4613      	mov	r3, r2
 8003d24:	011b      	lsls	r3, r3, #4
 8003d26:	1a9b      	subs	r3, r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	440b      	add	r3, r1
 8003d2c:	333c      	adds	r3, #60	@ 0x3c
 8003d2e:	4602      	mov	r2, r0
 8003d30:	701a      	strb	r2, [r3, #0]
      break;
 8003d32:	e00c      	b.n	8003d4e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4613      	mov	r3, r2
 8003d3a:	011b      	lsls	r3, r3, #4
 8003d3c:	1a9b      	subs	r3, r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	440b      	add	r3, r1
 8003d42:	334c      	adds	r3, #76	@ 0x4c
 8003d44:	2204      	movs	r2, #4
 8003d46:	701a      	strb	r2, [r3, #0]
      break;
 8003d48:	e001      	b.n	8003d4e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003d4a:	bf00      	nop
 8003d4c:	e000      	b.n	8003d50 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003d4e:	bf00      	nop
  }
}
 8003d50:	bf00      	nop
 8003d52:	3728      	adds	r7, #40	@ 0x28
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003d84:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d10b      	bne.n	8003da8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d102      	bne.n	8003da0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f008 ff68 	bl	800cc70 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	f043 0302 	orr.w	r3, r3, #2
 8003da6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f003 0308 	and.w	r3, r3, #8
 8003dae:	2b08      	cmp	r3, #8
 8003db0:	d132      	bne.n	8003e18 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	f043 0308 	orr.w	r3, r3, #8
 8003db8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d126      	bne.n	8003e12 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	7a5b      	ldrb	r3, [r3, #9]
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d113      	bne.n	8003df4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003dd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003dd6:	d106      	bne.n	8003de6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2102      	movs	r1, #2
 8003dde:	4618      	mov	r0, r3
 8003de0:	f002 fe12 	bl	8006a08 <USB_InitFSLSPClkSel>
 8003de4:	e011      	b.n	8003e0a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2101      	movs	r1, #1
 8003dec:	4618      	mov	r0, r3
 8003dee:	f002 fe0b 	bl	8006a08 <USB_InitFSLSPClkSel>
 8003df2:	e00a      	b.n	8003e0a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	79db      	ldrb	r3, [r3, #7]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d106      	bne.n	8003e0a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003e02:	461a      	mov	r2, r3
 8003e04:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003e08:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f008 ff5e 	bl	800cccc <HAL_HCD_PortEnabled_Callback>
 8003e10:	e002      	b.n	8003e18 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f008 ff68 	bl	800cce8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f003 0320 	and.w	r3, r3, #32
 8003e1e:	2b20      	cmp	r3, #32
 8003e20:	d103      	bne.n	8003e2a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	f043 0320 	orr.w	r3, r3, #32
 8003e28:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003e30:	461a      	mov	r2, r3
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	6013      	str	r3, [r2, #0]
}
 8003e36:	bf00      	nop
 8003e38:	3718      	adds	r7, #24
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
	...

08003e40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d101      	bne.n	8003e52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e12b      	b.n	80040aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d106      	bne.n	8003e6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f7fd f9b6 	bl	80011d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2224      	movs	r2, #36	@ 0x24
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0201 	bic.w	r2, r2, #1
 8003e82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ea2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ea4:	f001 fa20 	bl	80052e8 <HAL_RCC_GetPCLK1Freq>
 8003ea8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	4a81      	ldr	r2, [pc, #516]	@ (80040b4 <HAL_I2C_Init+0x274>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d807      	bhi.n	8003ec4 <HAL_I2C_Init+0x84>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	4a80      	ldr	r2, [pc, #512]	@ (80040b8 <HAL_I2C_Init+0x278>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	bf94      	ite	ls
 8003ebc:	2301      	movls	r3, #1
 8003ebe:	2300      	movhi	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	e006      	b.n	8003ed2 <HAL_I2C_Init+0x92>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	4a7d      	ldr	r2, [pc, #500]	@ (80040bc <HAL_I2C_Init+0x27c>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	bf94      	ite	ls
 8003ecc:	2301      	movls	r3, #1
 8003ece:	2300      	movhi	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e0e7      	b.n	80040aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4a78      	ldr	r2, [pc, #480]	@ (80040c0 <HAL_I2C_Init+0x280>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	0c9b      	lsrs	r3, r3, #18
 8003ee4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	4a6a      	ldr	r2, [pc, #424]	@ (80040b4 <HAL_I2C_Init+0x274>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d802      	bhi.n	8003f14 <HAL_I2C_Init+0xd4>
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	3301      	adds	r3, #1
 8003f12:	e009      	b.n	8003f28 <HAL_I2C_Init+0xe8>
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003f1a:	fb02 f303 	mul.w	r3, r2, r3
 8003f1e:	4a69      	ldr	r2, [pc, #420]	@ (80040c4 <HAL_I2C_Init+0x284>)
 8003f20:	fba2 2303 	umull	r2, r3, r2, r3
 8003f24:	099b      	lsrs	r3, r3, #6
 8003f26:	3301      	adds	r3, #1
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6812      	ldr	r2, [r2, #0]
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003f3a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	495c      	ldr	r1, [pc, #368]	@ (80040b4 <HAL_I2C_Init+0x274>)
 8003f44:	428b      	cmp	r3, r1
 8003f46:	d819      	bhi.n	8003f7c <HAL_I2C_Init+0x13c>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	1e59      	subs	r1, r3, #1
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f56:	1c59      	adds	r1, r3, #1
 8003f58:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003f5c:	400b      	ands	r3, r1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00a      	beq.n	8003f78 <HAL_I2C_Init+0x138>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	1e59      	subs	r1, r3, #1
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f70:	3301      	adds	r3, #1
 8003f72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f76:	e051      	b.n	800401c <HAL_I2C_Init+0x1dc>
 8003f78:	2304      	movs	r3, #4
 8003f7a:	e04f      	b.n	800401c <HAL_I2C_Init+0x1dc>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d111      	bne.n	8003fa8 <HAL_I2C_Init+0x168>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	1e58      	subs	r0, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6859      	ldr	r1, [r3, #4]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	440b      	add	r3, r1
 8003f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f96:	3301      	adds	r3, #1
 8003f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	bf0c      	ite	eq
 8003fa0:	2301      	moveq	r3, #1
 8003fa2:	2300      	movne	r3, #0
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	e012      	b.n	8003fce <HAL_I2C_Init+0x18e>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	1e58      	subs	r0, r3, #1
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6859      	ldr	r1, [r3, #4]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	0099      	lsls	r1, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bf0c      	ite	eq
 8003fc8:	2301      	moveq	r3, #1
 8003fca:	2300      	movne	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <HAL_I2C_Init+0x196>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e022      	b.n	800401c <HAL_I2C_Init+0x1dc>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10e      	bne.n	8003ffc <HAL_I2C_Init+0x1bc>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	1e58      	subs	r0, r3, #1
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	440b      	add	r3, r1
 8003fec:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ff6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ffa:	e00f      	b.n	800401c <HAL_I2C_Init+0x1dc>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	1e58      	subs	r0, r3, #1
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6859      	ldr	r1, [r3, #4]
 8004004:	460b      	mov	r3, r1
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	0099      	lsls	r1, r3, #2
 800400c:	440b      	add	r3, r1
 800400e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004012:	3301      	adds	r3, #1
 8004014:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004018:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800401c:	6879      	ldr	r1, [r7, #4]
 800401e:	6809      	ldr	r1, [r1, #0]
 8004020:	4313      	orrs	r3, r2
 8004022:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69da      	ldr	r2, [r3, #28]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a1b      	ldr	r3, [r3, #32]
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800404a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	6911      	ldr	r1, [r2, #16]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	68d2      	ldr	r2, [r2, #12]
 8004056:	4311      	orrs	r1, r2
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	430b      	orrs	r3, r1
 800405e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	695a      	ldr	r2, [r3, #20]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	431a      	orrs	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f042 0201 	orr.w	r2, r2, #1
 800408a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	000186a0 	.word	0x000186a0
 80040b8:	001e847f 	.word	0x001e847f
 80040bc:	003d08ff 	.word	0x003d08ff
 80040c0:	431bde83 	.word	0x431bde83
 80040c4:	10624dd3 	.word	0x10624dd3

080040c8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b088      	sub	sp, #32
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e128      	b.n	800432c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d109      	bne.n	80040fa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a90      	ldr	r2, [pc, #576]	@ (8004334 <HAL_I2S_Init+0x26c>)
 80040f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f7fd f8b7 	bl	8001268 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	69db      	ldr	r3, [r3, #28]
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	6812      	ldr	r2, [r2, #0]
 800410c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004110:	f023 030f 	bic.w	r3, r3, #15
 8004114:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2202      	movs	r2, #2
 800411c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d060      	beq.n	80041e8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d102      	bne.n	8004134 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800412e:	2310      	movs	r3, #16
 8004130:	617b      	str	r3, [r7, #20]
 8004132:	e001      	b.n	8004138 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004134:	2320      	movs	r3, #32
 8004136:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	2b20      	cmp	r3, #32
 800413e:	d802      	bhi.n	8004146 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004146:	2001      	movs	r0, #1
 8004148:	f001 fa0a 	bl	8005560 <HAL_RCCEx_GetPeriphCLKFreq>
 800414c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004156:	d125      	bne.n	80041a4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d010      	beq.n	8004182 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	fbb2 f2f3 	udiv	r2, r2, r3
 800416a:	4613      	mov	r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	4413      	add	r3, r2
 8004170:	005b      	lsls	r3, r3, #1
 8004172:	461a      	mov	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	fbb2 f3f3 	udiv	r3, r2, r3
 800417c:	3305      	adds	r3, #5
 800417e:	613b      	str	r3, [r7, #16]
 8004180:	e01f      	b.n	80041c2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	00db      	lsls	r3, r3, #3
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	fbb2 f2f3 	udiv	r2, r2, r3
 800418c:	4613      	mov	r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	4413      	add	r3, r2
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	461a      	mov	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	fbb2 f3f3 	udiv	r3, r2, r3
 800419e:	3305      	adds	r3, #5
 80041a0:	613b      	str	r3, [r7, #16]
 80041a2:	e00e      	b.n	80041c2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80041ac:	4613      	mov	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	4413      	add	r3, r2
 80041b2:	005b      	lsls	r3, r3, #1
 80041b4:	461a      	mov	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80041be:	3305      	adds	r3, #5
 80041c0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	4a5c      	ldr	r2, [pc, #368]	@ (8004338 <HAL_I2S_Init+0x270>)
 80041c6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ca:	08db      	lsrs	r3, r3, #3
 80041cc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	085b      	lsrs	r3, r3, #1
 80041de:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	021b      	lsls	r3, r3, #8
 80041e4:	61bb      	str	r3, [r7, #24]
 80041e6:	e003      	b.n	80041f0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80041e8:	2302      	movs	r3, #2
 80041ea:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80041ec:	2300      	movs	r3, #0
 80041ee:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d902      	bls.n	80041fc <HAL_I2S_Init+0x134>
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	2bff      	cmp	r3, #255	@ 0xff
 80041fa:	d907      	bls.n	800420c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004200:	f043 0210 	orr.w	r2, r3, #16
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e08f      	b.n	800432c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691a      	ldr	r2, [r3, #16]
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	ea42 0103 	orr.w	r1, r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	69fa      	ldr	r2, [r7, #28]
 800421c:	430a      	orrs	r2, r1
 800421e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	69db      	ldr	r3, [r3, #28]
 8004226:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800422a:	f023 030f 	bic.w	r3, r3, #15
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	6851      	ldr	r1, [r2, #4]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6892      	ldr	r2, [r2, #8]
 8004236:	4311      	orrs	r1, r2
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	68d2      	ldr	r2, [r2, #12]
 800423c:	4311      	orrs	r1, r2
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	6992      	ldr	r2, [r2, #24]
 8004242:	430a      	orrs	r2, r1
 8004244:	431a      	orrs	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800424e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d161      	bne.n	800431c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a38      	ldr	r2, [pc, #224]	@ (800433c <HAL_I2S_Init+0x274>)
 800425c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a37      	ldr	r2, [pc, #220]	@ (8004340 <HAL_I2S_Init+0x278>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d101      	bne.n	800426c <HAL_I2S_Init+0x1a4>
 8004268:	4b36      	ldr	r3, [pc, #216]	@ (8004344 <HAL_I2S_Init+0x27c>)
 800426a:	e001      	b.n	8004270 <HAL_I2S_Init+0x1a8>
 800426c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6812      	ldr	r2, [r2, #0]
 8004276:	4932      	ldr	r1, [pc, #200]	@ (8004340 <HAL_I2S_Init+0x278>)
 8004278:	428a      	cmp	r2, r1
 800427a:	d101      	bne.n	8004280 <HAL_I2S_Init+0x1b8>
 800427c:	4a31      	ldr	r2, [pc, #196]	@ (8004344 <HAL_I2S_Init+0x27c>)
 800427e:	e001      	b.n	8004284 <HAL_I2S_Init+0x1bc>
 8004280:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004284:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004288:	f023 030f 	bic.w	r3, r3, #15
 800428c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a2b      	ldr	r2, [pc, #172]	@ (8004340 <HAL_I2S_Init+0x278>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d101      	bne.n	800429c <HAL_I2S_Init+0x1d4>
 8004298:	4b2a      	ldr	r3, [pc, #168]	@ (8004344 <HAL_I2S_Init+0x27c>)
 800429a:	e001      	b.n	80042a0 <HAL_I2S_Init+0x1d8>
 800429c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042a0:	2202      	movs	r2, #2
 80042a2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a25      	ldr	r2, [pc, #148]	@ (8004340 <HAL_I2S_Init+0x278>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d101      	bne.n	80042b2 <HAL_I2S_Init+0x1ea>
 80042ae:	4b25      	ldr	r3, [pc, #148]	@ (8004344 <HAL_I2S_Init+0x27c>)
 80042b0:	e001      	b.n	80042b6 <HAL_I2S_Init+0x1ee>
 80042b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042b6:	69db      	ldr	r3, [r3, #28]
 80042b8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042c2:	d003      	beq.n	80042cc <HAL_I2S_Init+0x204>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d103      	bne.n	80042d4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80042cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80042d0:	613b      	str	r3, [r7, #16]
 80042d2:	e001      	b.n	80042d8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80042d4:	2300      	movs	r3, #0
 80042d6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80042e2:	4313      	orrs	r3, r2
 80042e4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80042ec:	4313      	orrs	r3, r2
 80042ee:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80042f6:	4313      	orrs	r3, r2
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	897b      	ldrh	r3, [r7, #10]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	b29b      	uxth	r3, r3
 8004300:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004304:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a0d      	ldr	r2, [pc, #52]	@ (8004340 <HAL_I2S_Init+0x278>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d101      	bne.n	8004314 <HAL_I2S_Init+0x24c>
 8004310:	4b0c      	ldr	r3, [pc, #48]	@ (8004344 <HAL_I2S_Init+0x27c>)
 8004312:	e001      	b.n	8004318 <HAL_I2S_Init+0x250>
 8004314:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004318:	897a      	ldrh	r2, [r7, #10]
 800431a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800432a:	2300      	movs	r3, #0
}
 800432c:	4618      	mov	r0, r3
 800432e:	3720      	adds	r7, #32
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	0800443f 	.word	0x0800443f
 8004338:	cccccccd 	.word	0xcccccccd
 800433c:	08004555 	.word	0x08004555
 8004340:	40003800 	.word	0x40003800
 8004344:	40003400 	.word	0x40003400

08004348 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	881a      	ldrh	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439c:	1c9a      	adds	r2, r3, #2
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10e      	bne.n	80043d8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80043c8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f7ff ffb8 	bl	8004348 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80043d8:	bf00      	nop
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68da      	ldr	r2, [r3, #12]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f2:	b292      	uxth	r2, r2
 80043f4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fa:	1c9a      	adds	r2, r3, #2
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004404:	b29b      	uxth	r3, r3
 8004406:	3b01      	subs	r3, #1
 8004408:	b29a      	uxth	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004412:	b29b      	uxth	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	d10e      	bne.n	8004436 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	685a      	ldr	r2, [r3, #4]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004426:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f7ff ff93 	bl	800435c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004436:	bf00      	nop
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b086      	sub	sp, #24
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b04      	cmp	r3, #4
 8004458:	d13a      	bne.n	80044d0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b01      	cmp	r3, #1
 8004462:	d109      	bne.n	8004478 <I2S_IRQHandler+0x3a>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800446e:	2b40      	cmp	r3, #64	@ 0x40
 8004470:	d102      	bne.n	8004478 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7ff ffb4 	bl	80043e0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800447e:	2b40      	cmp	r3, #64	@ 0x40
 8004480:	d126      	bne.n	80044d0 <I2S_IRQHandler+0x92>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f003 0320 	and.w	r3, r3, #32
 800448c:	2b20      	cmp	r3, #32
 800448e:	d11f      	bne.n	80044d0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685a      	ldr	r2, [r3, #4]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800449e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80044a0:	2300      	movs	r3, #0
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	613b      	str	r3, [r7, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c2:	f043 0202 	orr.w	r2, r3, #2
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f7ff ff50 	bl	8004370 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b03      	cmp	r3, #3
 80044da:	d136      	bne.n	800454a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d109      	bne.n	80044fa <I2S_IRQHandler+0xbc>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044f0:	2b80      	cmp	r3, #128	@ 0x80
 80044f2:	d102      	bne.n	80044fa <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f7ff ff45 	bl	8004384 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	f003 0308 	and.w	r3, r3, #8
 8004500:	2b08      	cmp	r3, #8
 8004502:	d122      	bne.n	800454a <I2S_IRQHandler+0x10c>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f003 0320 	and.w	r3, r3, #32
 800450e:	2b20      	cmp	r3, #32
 8004510:	d11b      	bne.n	800454a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004520:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004522:	2300      	movs	r3, #0
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	60fb      	str	r3, [r7, #12]
 800452e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800453c:	f043 0204 	orr.w	r2, r3, #4
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f7ff ff13 	bl	8004370 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800454a:	bf00      	nop
 800454c:	3718      	adds	r7, #24
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
	...

08004554 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b088      	sub	sp, #32
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a92      	ldr	r2, [pc, #584]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d101      	bne.n	8004572 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800456e:	4b92      	ldr	r3, [pc, #584]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004570:	e001      	b.n	8004576 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004572:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a8b      	ldr	r2, [pc, #556]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d101      	bne.n	8004590 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800458c:	4b8a      	ldr	r3, [pc, #552]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800458e:	e001      	b.n	8004594 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004590:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045a0:	d004      	beq.n	80045ac <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f040 8099 	bne.w	80046de <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d107      	bne.n	80045c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d002      	beq.n	80045c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f925 	bl	8004810 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d107      	bne.n	80045e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d002      	beq.n	80045e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f9c8 	bl	8004970 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e6:	2b40      	cmp	r3, #64	@ 0x40
 80045e8:	d13a      	bne.n	8004660 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f003 0320 	and.w	r3, r3, #32
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d035      	beq.n	8004660 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a6e      	ldr	r2, [pc, #440]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d101      	bne.n	8004602 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80045fe:	4b6e      	ldr	r3, [pc, #440]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004600:	e001      	b.n	8004606 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004602:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4969      	ldr	r1, [pc, #420]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800460e:	428b      	cmp	r3, r1
 8004610:	d101      	bne.n	8004616 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004612:	4b69      	ldr	r3, [pc, #420]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004614:	e001      	b.n	800461a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004616:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800461a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800461e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800462e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004630:	2300      	movs	r3, #0
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	60fb      	str	r3, [r7, #12]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	60fb      	str	r3, [r7, #12]
 8004644:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004652:	f043 0202 	orr.w	r2, r3, #2
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7ff fe88 	bl	8004370 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	2b08      	cmp	r3, #8
 8004668:	f040 80c3 	bne.w	80047f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f003 0320 	and.w	r3, r3, #32
 8004672:	2b00      	cmp	r3, #0
 8004674:	f000 80bd 	beq.w	80047f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685a      	ldr	r2, [r3, #4]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004686:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a49      	ldr	r2, [pc, #292]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d101      	bne.n	8004696 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004692:	4b49      	ldr	r3, [pc, #292]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004694:	e001      	b.n	800469a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004696:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800469a:	685a      	ldr	r2, [r3, #4]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4944      	ldr	r1, [pc, #272]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80046a2:	428b      	cmp	r3, r1
 80046a4:	d101      	bne.n	80046aa <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80046a6:	4b44      	ldr	r3, [pc, #272]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80046a8:	e001      	b.n	80046ae <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80046aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80046ae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80046b2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80046b4:	2300      	movs	r3, #0
 80046b6:	60bb      	str	r3, [r7, #8]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	60bb      	str	r3, [r7, #8]
 80046c0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ce:	f043 0204 	orr.w	r2, r3, #4
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7ff fe4a 	bl	8004370 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80046dc:	e089      	b.n	80047f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d107      	bne.n	80046f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d002      	beq.n	80046f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 f8be 	bl	8004874 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d107      	bne.n	8004712 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004708:	2b00      	cmp	r3, #0
 800470a:	d002      	beq.n	8004712 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f8fd 	bl	800490c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004718:	2b40      	cmp	r3, #64	@ 0x40
 800471a:	d12f      	bne.n	800477c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	f003 0320 	and.w	r3, r3, #32
 8004722:	2b00      	cmp	r3, #0
 8004724:	d02a      	beq.n	800477c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004734:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a1e      	ldr	r2, [pc, #120]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d101      	bne.n	8004744 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004740:	4b1d      	ldr	r3, [pc, #116]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004742:	e001      	b.n	8004748 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004744:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004748:	685a      	ldr	r2, [r3, #4]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4919      	ldr	r1, [pc, #100]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004750:	428b      	cmp	r3, r1
 8004752:	d101      	bne.n	8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004754:	4b18      	ldr	r3, [pc, #96]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004756:	e001      	b.n	800475c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004758:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800475c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004760:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476e:	f043 0202 	orr.w	r2, r3, #2
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7ff fdfa 	bl	8004370 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	f003 0308 	and.w	r3, r3, #8
 8004782:	2b08      	cmp	r3, #8
 8004784:	d136      	bne.n	80047f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	f003 0320 	and.w	r3, r3, #32
 800478c:	2b00      	cmp	r3, #0
 800478e:	d031      	beq.n	80047f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a07      	ldr	r2, [pc, #28]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d101      	bne.n	800479e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800479a:	4b07      	ldr	r3, [pc, #28]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800479c:	e001      	b.n	80047a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800479e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4902      	ldr	r1, [pc, #8]	@ (80047b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80047aa:	428b      	cmp	r3, r1
 80047ac:	d106      	bne.n	80047bc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80047ae:	4b02      	ldr	r3, [pc, #8]	@ (80047b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80047b0:	e006      	b.n	80047c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80047b2:	bf00      	nop
 80047b4:	40003800 	.word	0x40003800
 80047b8:	40003400 	.word	0x40003400
 80047bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047c0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80047c4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80047d4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e2:	f043 0204 	orr.w	r2, r3, #4
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7ff fdc0 	bl	8004370 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80047f0:	e000      	b.n	80047f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80047f2:	bf00      	nop
}
 80047f4:	bf00      	nop
 80047f6:	3720      	adds	r7, #32
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481c:	1c99      	adds	r1, r3, #2
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	6251      	str	r1, [r2, #36]	@ 0x24
 8004822:	881a      	ldrh	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800482e:	b29b      	uxth	r3, r3
 8004830:	3b01      	subs	r3, #1
 8004832:	b29a      	uxth	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483c:	b29b      	uxth	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d113      	bne.n	800486a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685a      	ldr	r2, [r3, #4]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004850:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004856:	b29b      	uxth	r3, r3
 8004858:	2b00      	cmp	r3, #0
 800485a:	d106      	bne.n	800486a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f7ff ffc9 	bl	80047fc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800486a:	bf00      	nop
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
	...

08004874 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004880:	1c99      	adds	r1, r3, #2
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	6251      	str	r1, [r2, #36]	@ 0x24
 8004886:	8819      	ldrh	r1, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a1d      	ldr	r2, [pc, #116]	@ (8004904 <I2SEx_TxISR_I2SExt+0x90>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d101      	bne.n	8004896 <I2SEx_TxISR_I2SExt+0x22>
 8004892:	4b1d      	ldr	r3, [pc, #116]	@ (8004908 <I2SEx_TxISR_I2SExt+0x94>)
 8004894:	e001      	b.n	800489a <I2SEx_TxISR_I2SExt+0x26>
 8004896:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800489a:	460a      	mov	r2, r1
 800489c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d121      	bne.n	80048fa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a12      	ldr	r2, [pc, #72]	@ (8004904 <I2SEx_TxISR_I2SExt+0x90>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d101      	bne.n	80048c4 <I2SEx_TxISR_I2SExt+0x50>
 80048c0:	4b11      	ldr	r3, [pc, #68]	@ (8004908 <I2SEx_TxISR_I2SExt+0x94>)
 80048c2:	e001      	b.n	80048c8 <I2SEx_TxISR_I2SExt+0x54>
 80048c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	490d      	ldr	r1, [pc, #52]	@ (8004904 <I2SEx_TxISR_I2SExt+0x90>)
 80048d0:	428b      	cmp	r3, r1
 80048d2:	d101      	bne.n	80048d8 <I2SEx_TxISR_I2SExt+0x64>
 80048d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004908 <I2SEx_TxISR_I2SExt+0x94>)
 80048d6:	e001      	b.n	80048dc <I2SEx_TxISR_I2SExt+0x68>
 80048d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80048dc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80048e0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d106      	bne.n	80048fa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f7ff ff81 	bl	80047fc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048fa:	bf00      	nop
 80048fc:	3708      	adds	r7, #8
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40003800 	.word	0x40003800
 8004908:	40003400 	.word	0x40003400

0800490c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68d8      	ldr	r0, [r3, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491e:	1c99      	adds	r1, r3, #2
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004924:	b282      	uxth	r2, r0
 8004926:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800492c:	b29b      	uxth	r3, r3
 800492e:	3b01      	subs	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d113      	bne.n	8004968 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685a      	ldr	r2, [r3, #4]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800494e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004954:	b29b      	uxth	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d106      	bne.n	8004968 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2201      	movs	r2, #1
 800495e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7ff ff4a 	bl	80047fc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004968:	bf00      	nop
 800496a:	3708      	adds	r7, #8
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a20      	ldr	r2, [pc, #128]	@ (8004a00 <I2SEx_RxISR_I2SExt+0x90>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d101      	bne.n	8004986 <I2SEx_RxISR_I2SExt+0x16>
 8004982:	4b20      	ldr	r3, [pc, #128]	@ (8004a04 <I2SEx_RxISR_I2SExt+0x94>)
 8004984:	e001      	b.n	800498a <I2SEx_RxISR_I2SExt+0x1a>
 8004986:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800498a:	68d8      	ldr	r0, [r3, #12]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004990:	1c99      	adds	r1, r3, #2
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004996:	b282      	uxth	r2, r0
 8004998:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d121      	bne.n	80049f6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a12      	ldr	r2, [pc, #72]	@ (8004a00 <I2SEx_RxISR_I2SExt+0x90>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d101      	bne.n	80049c0 <I2SEx_RxISR_I2SExt+0x50>
 80049bc:	4b11      	ldr	r3, [pc, #68]	@ (8004a04 <I2SEx_RxISR_I2SExt+0x94>)
 80049be:	e001      	b.n	80049c4 <I2SEx_RxISR_I2SExt+0x54>
 80049c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	490d      	ldr	r1, [pc, #52]	@ (8004a00 <I2SEx_RxISR_I2SExt+0x90>)
 80049cc:	428b      	cmp	r3, r1
 80049ce:	d101      	bne.n	80049d4 <I2SEx_RxISR_I2SExt+0x64>
 80049d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004a04 <I2SEx_RxISR_I2SExt+0x94>)
 80049d2:	e001      	b.n	80049d8 <I2SEx_RxISR_I2SExt+0x68>
 80049d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049d8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80049dc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d106      	bne.n	80049f6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f7ff ff03 	bl	80047fc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80049f6:	bf00      	nop
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40003800 	.word	0x40003800
 8004a04:	40003400 	.word	0x40003400

08004a08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b086      	sub	sp, #24
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e267      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d075      	beq.n	8004b12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a26:	4b88      	ldr	r3, [pc, #544]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 030c 	and.w	r3, r3, #12
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d00c      	beq.n	8004a4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a32:	4b85      	ldr	r3, [pc, #532]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a3a:	2b08      	cmp	r3, #8
 8004a3c:	d112      	bne.n	8004a64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a3e:	4b82      	ldr	r3, [pc, #520]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a4a:	d10b      	bne.n	8004a64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d05b      	beq.n	8004b10 <HAL_RCC_OscConfig+0x108>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d157      	bne.n	8004b10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e242      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a6c:	d106      	bne.n	8004a7c <HAL_RCC_OscConfig+0x74>
 8004a6e:	4b76      	ldr	r3, [pc, #472]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a75      	ldr	r2, [pc, #468]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	e01d      	b.n	8004ab8 <HAL_RCC_OscConfig+0xb0>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a84:	d10c      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x98>
 8004a86:	4b70      	ldr	r3, [pc, #448]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a6f      	ldr	r2, [pc, #444]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	4b6d      	ldr	r3, [pc, #436]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a6c      	ldr	r2, [pc, #432]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a9c:	6013      	str	r3, [r2, #0]
 8004a9e:	e00b      	b.n	8004ab8 <HAL_RCC_OscConfig+0xb0>
 8004aa0:	4b69      	ldr	r3, [pc, #420]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a68      	ldr	r2, [pc, #416]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aaa:	6013      	str	r3, [r2, #0]
 8004aac:	4b66      	ldr	r3, [pc, #408]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a65      	ldr	r2, [pc, #404]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004ab2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ab6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d013      	beq.n	8004ae8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac0:	f7fc fde6 	bl	8001690 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ac8:	f7fc fde2 	bl	8001690 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b64      	cmp	r3, #100	@ 0x64
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e207      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ada:	4b5b      	ldr	r3, [pc, #364]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0f0      	beq.n	8004ac8 <HAL_RCC_OscConfig+0xc0>
 8004ae6:	e014      	b.n	8004b12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae8:	f7fc fdd2 	bl	8001690 <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004af0:	f7fc fdce 	bl	8001690 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b64      	cmp	r3, #100	@ 0x64
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e1f3      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b02:	4b51      	ldr	r3, [pc, #324]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1f0      	bne.n	8004af0 <HAL_RCC_OscConfig+0xe8>
 8004b0e:	e000      	b.n	8004b12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0302 	and.w	r3, r3, #2
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d063      	beq.n	8004be6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f003 030c 	and.w	r3, r3, #12
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00b      	beq.n	8004b42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b2a:	4b47      	ldr	r3, [pc, #284]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b32:	2b08      	cmp	r3, #8
 8004b34:	d11c      	bne.n	8004b70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b36:	4b44      	ldr	r3, [pc, #272]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d116      	bne.n	8004b70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b42:	4b41      	ldr	r3, [pc, #260]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d005      	beq.n	8004b5a <HAL_RCC_OscConfig+0x152>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d001      	beq.n	8004b5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e1c7      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	00db      	lsls	r3, r3, #3
 8004b68:	4937      	ldr	r1, [pc, #220]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b6e:	e03a      	b.n	8004be6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d020      	beq.n	8004bba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b78:	4b34      	ldr	r3, [pc, #208]	@ (8004c4c <HAL_RCC_OscConfig+0x244>)
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7e:	f7fc fd87 	bl	8001690 <HAL_GetTick>
 8004b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b84:	e008      	b.n	8004b98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b86:	f7fc fd83 	bl	8001690 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e1a8      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b98:	4b2b      	ldr	r3, [pc, #172]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d0f0      	beq.n	8004b86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ba4:	4b28      	ldr	r3, [pc, #160]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	00db      	lsls	r3, r3, #3
 8004bb2:	4925      	ldr	r1, [pc, #148]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	600b      	str	r3, [r1, #0]
 8004bb8:	e015      	b.n	8004be6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bba:	4b24      	ldr	r3, [pc, #144]	@ (8004c4c <HAL_RCC_OscConfig+0x244>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc0:	f7fc fd66 	bl	8001690 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bc8:	f7fc fd62 	bl	8001690 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e187      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bda:	4b1b      	ldr	r3, [pc, #108]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1f0      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0308 	and.w	r3, r3, #8
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d036      	beq.n	8004c60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d016      	beq.n	8004c28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bfa:	4b15      	ldr	r3, [pc, #84]	@ (8004c50 <HAL_RCC_OscConfig+0x248>)
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c00:	f7fc fd46 	bl	8001690 <HAL_GetTick>
 8004c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c06:	e008      	b.n	8004c1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c08:	f7fc fd42 	bl	8001690 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e167      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c48 <HAL_RCC_OscConfig+0x240>)
 8004c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d0f0      	beq.n	8004c08 <HAL_RCC_OscConfig+0x200>
 8004c26:	e01b      	b.n	8004c60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c28:	4b09      	ldr	r3, [pc, #36]	@ (8004c50 <HAL_RCC_OscConfig+0x248>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c2e:	f7fc fd2f 	bl	8001690 <HAL_GetTick>
 8004c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c34:	e00e      	b.n	8004c54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c36:	f7fc fd2b 	bl	8001690 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d907      	bls.n	8004c54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e150      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	42470000 	.word	0x42470000
 8004c50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c54:	4b88      	ldr	r3, [pc, #544]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004c56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1ea      	bne.n	8004c36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 8097 	beq.w	8004d9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c72:	4b81      	ldr	r3, [pc, #516]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10f      	bne.n	8004c9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c7e:	2300      	movs	r3, #0
 8004c80:	60bb      	str	r3, [r7, #8]
 8004c82:	4b7d      	ldr	r3, [pc, #500]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	4a7c      	ldr	r2, [pc, #496]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c8e:	4b7a      	ldr	r3, [pc, #488]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c96:	60bb      	str	r3, [r7, #8]
 8004c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c9e:	4b77      	ldr	r3, [pc, #476]	@ (8004e7c <HAL_RCC_OscConfig+0x474>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d118      	bne.n	8004cdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004caa:	4b74      	ldr	r3, [pc, #464]	@ (8004e7c <HAL_RCC_OscConfig+0x474>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a73      	ldr	r2, [pc, #460]	@ (8004e7c <HAL_RCC_OscConfig+0x474>)
 8004cb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cb6:	f7fc fceb 	bl	8001690 <HAL_GetTick>
 8004cba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cbc:	e008      	b.n	8004cd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cbe:	f7fc fce7 	bl	8001690 <HAL_GetTick>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d901      	bls.n	8004cd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e10c      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cd0:	4b6a      	ldr	r3, [pc, #424]	@ (8004e7c <HAL_RCC_OscConfig+0x474>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d0f0      	beq.n	8004cbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d106      	bne.n	8004cf2 <HAL_RCC_OscConfig+0x2ea>
 8004ce4:	4b64      	ldr	r3, [pc, #400]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce8:	4a63      	ldr	r2, [pc, #396]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004cea:	f043 0301 	orr.w	r3, r3, #1
 8004cee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cf0:	e01c      	b.n	8004d2c <HAL_RCC_OscConfig+0x324>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	2b05      	cmp	r3, #5
 8004cf8:	d10c      	bne.n	8004d14 <HAL_RCC_OscConfig+0x30c>
 8004cfa:	4b5f      	ldr	r3, [pc, #380]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfe:	4a5e      	ldr	r2, [pc, #376]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d00:	f043 0304 	orr.w	r3, r3, #4
 8004d04:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d06:	4b5c      	ldr	r3, [pc, #368]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d0c:	f043 0301 	orr.w	r3, r3, #1
 8004d10:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d12:	e00b      	b.n	8004d2c <HAL_RCC_OscConfig+0x324>
 8004d14:	4b58      	ldr	r3, [pc, #352]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d18:	4a57      	ldr	r2, [pc, #348]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d1a:	f023 0301 	bic.w	r3, r3, #1
 8004d1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d20:	4b55      	ldr	r3, [pc, #340]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d24:	4a54      	ldr	r2, [pc, #336]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d26:	f023 0304 	bic.w	r3, r3, #4
 8004d2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d015      	beq.n	8004d60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d34:	f7fc fcac 	bl	8001690 <HAL_GetTick>
 8004d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d3a:	e00a      	b.n	8004d52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3c:	f7fc fca8 	bl	8001690 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e0cb      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d52:	4b49      	ldr	r3, [pc, #292]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d56:	f003 0302 	and.w	r3, r3, #2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d0ee      	beq.n	8004d3c <HAL_RCC_OscConfig+0x334>
 8004d5e:	e014      	b.n	8004d8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d60:	f7fc fc96 	bl	8001690 <HAL_GetTick>
 8004d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d66:	e00a      	b.n	8004d7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d68:	f7fc fc92 	bl	8001690 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e0b5      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1ee      	bne.n	8004d68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d8a:	7dfb      	ldrb	r3, [r7, #23]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d105      	bne.n	8004d9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d90:	4b39      	ldr	r3, [pc, #228]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d94:	4a38      	ldr	r2, [pc, #224]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	f000 80a1 	beq.w	8004ee8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004da6:	4b34      	ldr	r3, [pc, #208]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f003 030c 	and.w	r3, r3, #12
 8004dae:	2b08      	cmp	r3, #8
 8004db0:	d05c      	beq.n	8004e6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d141      	bne.n	8004e3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dba:	4b31      	ldr	r3, [pc, #196]	@ (8004e80 <HAL_RCC_OscConfig+0x478>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc0:	f7fc fc66 	bl	8001690 <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc6:	e008      	b.n	8004dda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc8:	f7fc fc62 	bl	8001690 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e087      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dda:	4b27      	ldr	r3, [pc, #156]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1f0      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	69da      	ldr	r2, [r3, #28]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df4:	019b      	lsls	r3, r3, #6
 8004df6:	431a      	orrs	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfc:	085b      	lsrs	r3, r3, #1
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	041b      	lsls	r3, r3, #16
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e08:	061b      	lsls	r3, r3, #24
 8004e0a:	491b      	ldr	r1, [pc, #108]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e10:	4b1b      	ldr	r3, [pc, #108]	@ (8004e80 <HAL_RCC_OscConfig+0x478>)
 8004e12:	2201      	movs	r2, #1
 8004e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e16:	f7fc fc3b 	bl	8001690 <HAL_GetTick>
 8004e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e1c:	e008      	b.n	8004e30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e1e:	f7fc fc37 	bl	8001690 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d901      	bls.n	8004e30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e05c      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e30:	4b11      	ldr	r3, [pc, #68]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0f0      	beq.n	8004e1e <HAL_RCC_OscConfig+0x416>
 8004e3c:	e054      	b.n	8004ee8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e3e:	4b10      	ldr	r3, [pc, #64]	@ (8004e80 <HAL_RCC_OscConfig+0x478>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e44:	f7fc fc24 	bl	8001690 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e4a:	e008      	b.n	8004e5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e4c:	f7fc fc20 	bl	8001690 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e045      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e5e:	4b06      	ldr	r3, [pc, #24]	@ (8004e78 <HAL_RCC_OscConfig+0x470>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1f0      	bne.n	8004e4c <HAL_RCC_OscConfig+0x444>
 8004e6a:	e03d      	b.n	8004ee8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	699b      	ldr	r3, [r3, #24]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d107      	bne.n	8004e84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e038      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	40007000 	.word	0x40007000
 8004e80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e84:	4b1b      	ldr	r3, [pc, #108]	@ (8004ef4 <HAL_RCC_OscConfig+0x4ec>)
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d028      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d121      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d11a      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d111      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eca:	085b      	lsrs	r3, r3, #1
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d107      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ede:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d001      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e000      	b.n	8004eea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3718      	adds	r7, #24
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40023800 	.word	0x40023800

08004ef8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e0cc      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f0c:	4b68      	ldr	r3, [pc, #416]	@ (80050b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0307 	and.w	r3, r3, #7
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d90c      	bls.n	8004f34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f1a:	4b65      	ldr	r3, [pc, #404]	@ (80050b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	b2d2      	uxtb	r2, r2
 8004f20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f22:	4b63      	ldr	r3, [pc, #396]	@ (80050b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0307 	and.w	r3, r3, #7
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d001      	beq.n	8004f34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e0b8      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d020      	beq.n	8004f82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f4c:	4b59      	ldr	r3, [pc, #356]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	4a58      	ldr	r2, [pc, #352]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0308 	and.w	r3, r3, #8
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f64:	4b53      	ldr	r3, [pc, #332]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	4a52      	ldr	r2, [pc, #328]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f70:	4b50      	ldr	r3, [pc, #320]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	494d      	ldr	r1, [pc, #308]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d044      	beq.n	8005018 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d107      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f96:	4b47      	ldr	r3, [pc, #284]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d119      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e07f      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d003      	beq.n	8004fb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fb2:	2b03      	cmp	r3, #3
 8004fb4:	d107      	bne.n	8004fc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fb6:	4b3f      	ldr	r3, [pc, #252]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d109      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e06f      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fc6:	4b3b      	ldr	r3, [pc, #236]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d101      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e067      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fd6:	4b37      	ldr	r3, [pc, #220]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f023 0203 	bic.w	r2, r3, #3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	4934      	ldr	r1, [pc, #208]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fe8:	f7fc fb52 	bl	8001690 <HAL_GetTick>
 8004fec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fee:	e00a      	b.n	8005006 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ff0:	f7fc fb4e 	bl	8001690 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e04f      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005006:	4b2b      	ldr	r3, [pc, #172]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f003 020c 	and.w	r2, r3, #12
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	429a      	cmp	r2, r3
 8005016:	d1eb      	bne.n	8004ff0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005018:	4b25      	ldr	r3, [pc, #148]	@ (80050b0 <HAL_RCC_ClockConfig+0x1b8>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0307 	and.w	r3, r3, #7
 8005020:	683a      	ldr	r2, [r7, #0]
 8005022:	429a      	cmp	r2, r3
 8005024:	d20c      	bcs.n	8005040 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005026:	4b22      	ldr	r3, [pc, #136]	@ (80050b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	b2d2      	uxtb	r2, r2
 800502c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800502e:	4b20      	ldr	r3, [pc, #128]	@ (80050b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0307 	and.w	r3, r3, #7
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	429a      	cmp	r2, r3
 800503a:	d001      	beq.n	8005040 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e032      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d008      	beq.n	800505e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800504c:	4b19      	ldr	r3, [pc, #100]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	4916      	ldr	r1, [pc, #88]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 800505a:	4313      	orrs	r3, r2
 800505c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0308 	and.w	r3, r3, #8
 8005066:	2b00      	cmp	r3, #0
 8005068:	d009      	beq.n	800507e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800506a:	4b12      	ldr	r3, [pc, #72]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	490e      	ldr	r1, [pc, #56]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 800507a:	4313      	orrs	r3, r2
 800507c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800507e:	f000 f821 	bl	80050c4 <HAL_RCC_GetSysClockFreq>
 8005082:	4602      	mov	r2, r0
 8005084:	4b0b      	ldr	r3, [pc, #44]	@ (80050b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	091b      	lsrs	r3, r3, #4
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	490a      	ldr	r1, [pc, #40]	@ (80050b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005090:	5ccb      	ldrb	r3, [r1, r3]
 8005092:	fa22 f303 	lsr.w	r3, r2, r3
 8005096:	4a09      	ldr	r2, [pc, #36]	@ (80050bc <HAL_RCC_ClockConfig+0x1c4>)
 8005098:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800509a:	4b09      	ldr	r3, [pc, #36]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4618      	mov	r0, r3
 80050a0:	f7fc f9aa 	bl	80013f8 <HAL_InitTick>

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40023c00 	.word	0x40023c00
 80050b4:	40023800 	.word	0x40023800
 80050b8:	0800d4b0 	.word	0x0800d4b0
 80050bc:	20000010 	.word	0x20000010
 80050c0:	20000014 	.word	0x20000014

080050c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050c8:	b094      	sub	sp, #80	@ 0x50
 80050ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80050d8:	2300      	movs	r3, #0
 80050da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050dc:	4b79      	ldr	r3, [pc, #484]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f003 030c 	and.w	r3, r3, #12
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d00d      	beq.n	8005104 <HAL_RCC_GetSysClockFreq+0x40>
 80050e8:	2b08      	cmp	r3, #8
 80050ea:	f200 80e1 	bhi.w	80052b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d002      	beq.n	80050f8 <HAL_RCC_GetSysClockFreq+0x34>
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	d003      	beq.n	80050fe <HAL_RCC_GetSysClockFreq+0x3a>
 80050f6:	e0db      	b.n	80052b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050f8:	4b73      	ldr	r3, [pc, #460]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80050fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050fc:	e0db      	b.n	80052b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050fe:	4b73      	ldr	r3, [pc, #460]	@ (80052cc <HAL_RCC_GetSysClockFreq+0x208>)
 8005100:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005102:	e0d8      	b.n	80052b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005104:	4b6f      	ldr	r3, [pc, #444]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800510c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800510e:	4b6d      	ldr	r3, [pc, #436]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d063      	beq.n	80051e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800511a:	4b6a      	ldr	r3, [pc, #424]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	099b      	lsrs	r3, r3, #6
 8005120:	2200      	movs	r2, #0
 8005122:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005124:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800512c:	633b      	str	r3, [r7, #48]	@ 0x30
 800512e:	2300      	movs	r3, #0
 8005130:	637b      	str	r3, [r7, #52]	@ 0x34
 8005132:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005136:	4622      	mov	r2, r4
 8005138:	462b      	mov	r3, r5
 800513a:	f04f 0000 	mov.w	r0, #0
 800513e:	f04f 0100 	mov.w	r1, #0
 8005142:	0159      	lsls	r1, r3, #5
 8005144:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005148:	0150      	lsls	r0, r2, #5
 800514a:	4602      	mov	r2, r0
 800514c:	460b      	mov	r3, r1
 800514e:	4621      	mov	r1, r4
 8005150:	1a51      	subs	r1, r2, r1
 8005152:	6139      	str	r1, [r7, #16]
 8005154:	4629      	mov	r1, r5
 8005156:	eb63 0301 	sbc.w	r3, r3, r1
 800515a:	617b      	str	r3, [r7, #20]
 800515c:	f04f 0200 	mov.w	r2, #0
 8005160:	f04f 0300 	mov.w	r3, #0
 8005164:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005168:	4659      	mov	r1, fp
 800516a:	018b      	lsls	r3, r1, #6
 800516c:	4651      	mov	r1, sl
 800516e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005172:	4651      	mov	r1, sl
 8005174:	018a      	lsls	r2, r1, #6
 8005176:	4651      	mov	r1, sl
 8005178:	ebb2 0801 	subs.w	r8, r2, r1
 800517c:	4659      	mov	r1, fp
 800517e:	eb63 0901 	sbc.w	r9, r3, r1
 8005182:	f04f 0200 	mov.w	r2, #0
 8005186:	f04f 0300 	mov.w	r3, #0
 800518a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800518e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005192:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005196:	4690      	mov	r8, r2
 8005198:	4699      	mov	r9, r3
 800519a:	4623      	mov	r3, r4
 800519c:	eb18 0303 	adds.w	r3, r8, r3
 80051a0:	60bb      	str	r3, [r7, #8]
 80051a2:	462b      	mov	r3, r5
 80051a4:	eb49 0303 	adc.w	r3, r9, r3
 80051a8:	60fb      	str	r3, [r7, #12]
 80051aa:	f04f 0200 	mov.w	r2, #0
 80051ae:	f04f 0300 	mov.w	r3, #0
 80051b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051b6:	4629      	mov	r1, r5
 80051b8:	024b      	lsls	r3, r1, #9
 80051ba:	4621      	mov	r1, r4
 80051bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051c0:	4621      	mov	r1, r4
 80051c2:	024a      	lsls	r2, r1, #9
 80051c4:	4610      	mov	r0, r2
 80051c6:	4619      	mov	r1, r3
 80051c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051ca:	2200      	movs	r2, #0
 80051cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051d4:	f7fa fffc 	bl	80001d0 <__aeabi_uldivmod>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	4613      	mov	r3, r2
 80051de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051e0:	e058      	b.n	8005294 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051e2:	4b38      	ldr	r3, [pc, #224]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	099b      	lsrs	r3, r3, #6
 80051e8:	2200      	movs	r2, #0
 80051ea:	4618      	mov	r0, r3
 80051ec:	4611      	mov	r1, r2
 80051ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051f2:	623b      	str	r3, [r7, #32]
 80051f4:	2300      	movs	r3, #0
 80051f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80051f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80051fc:	4642      	mov	r2, r8
 80051fe:	464b      	mov	r3, r9
 8005200:	f04f 0000 	mov.w	r0, #0
 8005204:	f04f 0100 	mov.w	r1, #0
 8005208:	0159      	lsls	r1, r3, #5
 800520a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800520e:	0150      	lsls	r0, r2, #5
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	4641      	mov	r1, r8
 8005216:	ebb2 0a01 	subs.w	sl, r2, r1
 800521a:	4649      	mov	r1, r9
 800521c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005220:	f04f 0200 	mov.w	r2, #0
 8005224:	f04f 0300 	mov.w	r3, #0
 8005228:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800522c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005230:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005234:	ebb2 040a 	subs.w	r4, r2, sl
 8005238:	eb63 050b 	sbc.w	r5, r3, fp
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	00eb      	lsls	r3, r5, #3
 8005246:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800524a:	00e2      	lsls	r2, r4, #3
 800524c:	4614      	mov	r4, r2
 800524e:	461d      	mov	r5, r3
 8005250:	4643      	mov	r3, r8
 8005252:	18e3      	adds	r3, r4, r3
 8005254:	603b      	str	r3, [r7, #0]
 8005256:	464b      	mov	r3, r9
 8005258:	eb45 0303 	adc.w	r3, r5, r3
 800525c:	607b      	str	r3, [r7, #4]
 800525e:	f04f 0200 	mov.w	r2, #0
 8005262:	f04f 0300 	mov.w	r3, #0
 8005266:	e9d7 4500 	ldrd	r4, r5, [r7]
 800526a:	4629      	mov	r1, r5
 800526c:	028b      	lsls	r3, r1, #10
 800526e:	4621      	mov	r1, r4
 8005270:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005274:	4621      	mov	r1, r4
 8005276:	028a      	lsls	r2, r1, #10
 8005278:	4610      	mov	r0, r2
 800527a:	4619      	mov	r1, r3
 800527c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800527e:	2200      	movs	r2, #0
 8005280:	61bb      	str	r3, [r7, #24]
 8005282:	61fa      	str	r2, [r7, #28]
 8005284:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005288:	f7fa ffa2 	bl	80001d0 <__aeabi_uldivmod>
 800528c:	4602      	mov	r2, r0
 800528e:	460b      	mov	r3, r1
 8005290:	4613      	mov	r3, r2
 8005292:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005294:	4b0b      	ldr	r3, [pc, #44]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	0c1b      	lsrs	r3, r3, #16
 800529a:	f003 0303 	and.w	r3, r3, #3
 800529e:	3301      	adds	r3, #1
 80052a0:	005b      	lsls	r3, r3, #1
 80052a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80052a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052ae:	e002      	b.n	80052b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052b0:	4b05      	ldr	r3, [pc, #20]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80052b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3750      	adds	r7, #80	@ 0x50
 80052bc:	46bd      	mov	sp, r7
 80052be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052c2:	bf00      	nop
 80052c4:	40023800 	.word	0x40023800
 80052c8:	00f42400 	.word	0x00f42400
 80052cc:	007a1200 	.word	0x007a1200

080052d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052d0:	b480      	push	{r7}
 80052d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052d4:	4b03      	ldr	r3, [pc, #12]	@ (80052e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80052d6:	681b      	ldr	r3, [r3, #0]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	20000010 	.word	0x20000010

080052e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052ec:	f7ff fff0 	bl	80052d0 <HAL_RCC_GetHCLKFreq>
 80052f0:	4602      	mov	r2, r0
 80052f2:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	0a9b      	lsrs	r3, r3, #10
 80052f8:	f003 0307 	and.w	r3, r3, #7
 80052fc:	4903      	ldr	r1, [pc, #12]	@ (800530c <HAL_RCC_GetPCLK1Freq+0x24>)
 80052fe:	5ccb      	ldrb	r3, [r1, r3]
 8005300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005304:	4618      	mov	r0, r3
 8005306:	bd80      	pop	{r7, pc}
 8005308:	40023800 	.word	0x40023800
 800530c:	0800d4c0 	.word	0x0800d4c0

08005310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005314:	f7ff ffdc 	bl	80052d0 <HAL_RCC_GetHCLKFreq>
 8005318:	4602      	mov	r2, r0
 800531a:	4b05      	ldr	r3, [pc, #20]	@ (8005330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	0b5b      	lsrs	r3, r3, #13
 8005320:	f003 0307 	and.w	r3, r3, #7
 8005324:	4903      	ldr	r1, [pc, #12]	@ (8005334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005326:	5ccb      	ldrb	r3, [r1, r3]
 8005328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800532c:	4618      	mov	r0, r3
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40023800 	.word	0x40023800
 8005334:	0800d4c0 	.word	0x0800d4c0

08005338 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	220f      	movs	r2, #15
 8005346:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005348:	4b12      	ldr	r3, [pc, #72]	@ (8005394 <HAL_RCC_GetClockConfig+0x5c>)
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f003 0203 	and.w	r2, r3, #3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005354:	4b0f      	ldr	r3, [pc, #60]	@ (8005394 <HAL_RCC_GetClockConfig+0x5c>)
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005360:	4b0c      	ldr	r3, [pc, #48]	@ (8005394 <HAL_RCC_GetClockConfig+0x5c>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800536c:	4b09      	ldr	r3, [pc, #36]	@ (8005394 <HAL_RCC_GetClockConfig+0x5c>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	08db      	lsrs	r3, r3, #3
 8005372:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800537a:	4b07      	ldr	r3, [pc, #28]	@ (8005398 <HAL_RCC_GetClockConfig+0x60>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0207 	and.w	r2, r3, #7
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	601a      	str	r2, [r3, #0]
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	40023800 	.word	0x40023800
 8005398:	40023c00 	.word	0x40023c00

0800539c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053a4:	2300      	movs	r3, #0
 80053a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80053a8:	2300      	movs	r3, #0
 80053aa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0301 	and.w	r3, r3, #1
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d105      	bne.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d035      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053c4:	4b62      	ldr	r3, [pc, #392]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053ca:	f7fc f961 	bl	8001690 <HAL_GetTick>
 80053ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053d0:	e008      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053d2:	f7fc f95d 	bl	8001690 <HAL_GetTick>
 80053d6:	4602      	mov	r2, r0
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	2b02      	cmp	r3, #2
 80053de:	d901      	bls.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e0b0      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053e4:	4b5b      	ldr	r3, [pc, #364]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1f0      	bne.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	019a      	lsls	r2, r3, #6
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	071b      	lsls	r3, r3, #28
 80053fc:	4955      	ldr	r1, [pc, #340]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005404:	4b52      	ldr	r3, [pc, #328]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005406:	2201      	movs	r2, #1
 8005408:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800540a:	f7fc f941 	bl	8001690 <HAL_GetTick>
 800540e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005410:	e008      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005412:	f7fc f93d 	bl	8001690 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b02      	cmp	r3, #2
 800541e:	d901      	bls.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e090      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005424:	4b4b      	ldr	r3, [pc, #300]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d0f0      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b00      	cmp	r3, #0
 800543a:	f000 8083 	beq.w	8005544 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800543e:	2300      	movs	r3, #0
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	4b44      	ldr	r3, [pc, #272]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005446:	4a43      	ldr	r2, [pc, #268]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005448:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800544c:	6413      	str	r3, [r2, #64]	@ 0x40
 800544e:	4b41      	ldr	r3, [pc, #260]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005456:	60fb      	str	r3, [r7, #12]
 8005458:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800545a:	4b3f      	ldr	r3, [pc, #252]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a3e      	ldr	r2, [pc, #248]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005460:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005464:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005466:	f7fc f913 	bl	8001690 <HAL_GetTick>
 800546a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800546c:	e008      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800546e:	f7fc f90f 	bl	8001690 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	2b02      	cmp	r3, #2
 800547a:	d901      	bls.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e062      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005480:	4b35      	ldr	r3, [pc, #212]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005488:	2b00      	cmp	r3, #0
 800548a:	d0f0      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800548c:	4b31      	ldr	r3, [pc, #196]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800548e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005490:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005494:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d02f      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054a4:	693a      	ldr	r2, [r7, #16]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d028      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054aa:	4b2a      	ldr	r3, [pc, #168]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054b2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054b4:	4b29      	ldr	r3, [pc, #164]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80054b6:	2201      	movs	r2, #1
 80054b8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054ba:	4b28      	ldr	r3, [pc, #160]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80054bc:	2200      	movs	r2, #0
 80054be:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80054c0:	4a24      	ldr	r2, [pc, #144]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80054c6:	4b23      	ldr	r3, [pc, #140]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d114      	bne.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80054d2:	f7fc f8dd 	bl	8001690 <HAL_GetTick>
 80054d6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054d8:	e00a      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054da:	f7fc f8d9 	bl	8001690 <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d901      	bls.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e02a      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054f0:	4b18      	ldr	r3, [pc, #96]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d0ee      	beq.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005504:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005508:	d10d      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800550a:	4b12      	ldr	r3, [pc, #72]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800551a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800551e:	490d      	ldr	r1, [pc, #52]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005520:	4313      	orrs	r3, r2
 8005522:	608b      	str	r3, [r1, #8]
 8005524:	e005      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005526:	4b0b      	ldr	r3, [pc, #44]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	4a0a      	ldr	r2, [pc, #40]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800552c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005530:	6093      	str	r3, [r2, #8]
 8005532:	4b08      	ldr	r3, [pc, #32]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005534:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800553e:	4905      	ldr	r1, [pc, #20]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005540:	4313      	orrs	r3, r2
 8005542:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	42470068 	.word	0x42470068
 8005554:	40023800 	.word	0x40023800
 8005558:	40007000 	.word	0x40007000
 800555c:	42470e40 	.word	0x42470e40

08005560 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005560:	b480      	push	{r7}
 8005562:	b087      	sub	sp, #28
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005568:	2300      	movs	r3, #0
 800556a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800556c:	2300      	movs	r3, #0
 800556e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005570:	2300      	movs	r3, #0
 8005572:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005574:	2300      	movs	r3, #0
 8005576:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b01      	cmp	r3, #1
 800557c:	d13f      	bne.n	80055fe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800557e:	4b24      	ldr	r3, [pc, #144]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005586:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d006      	beq.n	800559c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005594:	d12f      	bne.n	80055f6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005596:	4b1f      	ldr	r3, [pc, #124]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005598:	617b      	str	r3, [r7, #20]
          break;
 800559a:	e02f      	b.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800559c:	4b1c      	ldr	r3, [pc, #112]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055a8:	d108      	bne.n	80055bc <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80055aa:	4b19      	ldr	r3, [pc, #100]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055b2:	4a19      	ldr	r2, [pc, #100]	@ (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80055b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b8:	613b      	str	r3, [r7, #16]
 80055ba:	e007      	b.n	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80055bc:	4b14      	ldr	r3, [pc, #80]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055c4:	4a15      	ldr	r2, [pc, #84]	@ (800561c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80055c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ca:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80055cc:	4b10      	ldr	r3, [pc, #64]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80055ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055d2:	099b      	lsrs	r3, r3, #6
 80055d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	fb02 f303 	mul.w	r3, r2, r3
 80055de:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80055e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80055e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055e6:	0f1b      	lsrs	r3, r3, #28
 80055e8:	f003 0307 	and.w	r3, r3, #7
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f2:	617b      	str	r3, [r7, #20]
          break;
 80055f4:	e002      	b.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80055f6:	2300      	movs	r3, #0
 80055f8:	617b      	str	r3, [r7, #20]
          break;
 80055fa:	bf00      	nop
        }
      }
      break;
 80055fc:	e000      	b.n	8005600 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80055fe:	bf00      	nop
    }
  }
  return frequency;
 8005600:	697b      	ldr	r3, [r7, #20]
}
 8005602:	4618      	mov	r0, r3
 8005604:	371c      	adds	r7, #28
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	40023800 	.word	0x40023800
 8005614:	00bb8000 	.word	0x00bb8000
 8005618:	007a1200 	.word	0x007a1200
 800561c:	00f42400 	.word	0x00f42400

08005620 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e07b      	b.n	800572a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	2b00      	cmp	r3, #0
 8005638:	d108      	bne.n	800564c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005642:	d009      	beq.n	8005658 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	61da      	str	r2, [r3, #28]
 800564a:	e005      	b.n	8005658 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d106      	bne.n	8005678 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7fb fe78 	bl	8001368 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2202      	movs	r2, #2
 800567c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800568e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056a0:	431a      	orrs	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056aa:	431a      	orrs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	431a      	orrs	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	431a      	orrs	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056c8:	431a      	orrs	r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056d2:	431a      	orrs	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a1b      	ldr	r3, [r3, #32]
 80056d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056dc:	ea42 0103 	orr.w	r1, r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	0c1b      	lsrs	r3, r3, #16
 80056f6:	f003 0104 	and.w	r1, r3, #4
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fe:	f003 0210 	and.w	r2, r3, #16
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	69da      	ldr	r2, [r3, #28]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005718:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3708      	adds	r7, #8
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005732:	b580      	push	{r7, lr}
 8005734:	b088      	sub	sp, #32
 8005736:	af00      	add	r7, sp, #0
 8005738:	60f8      	str	r0, [r7, #12]
 800573a:	60b9      	str	r1, [r7, #8]
 800573c:	603b      	str	r3, [r7, #0]
 800573e:	4613      	mov	r3, r2
 8005740:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005742:	f7fb ffa5 	bl	8001690 <HAL_GetTick>
 8005746:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005748:	88fb      	ldrh	r3, [r7, #6]
 800574a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b01      	cmp	r3, #1
 8005756:	d001      	beq.n	800575c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005758:	2302      	movs	r3, #2
 800575a:	e12a      	b.n	80059b2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d002      	beq.n	8005768 <HAL_SPI_Transmit+0x36>
 8005762:	88fb      	ldrh	r3, [r7, #6]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d101      	bne.n	800576c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e122      	b.n	80059b2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005772:	2b01      	cmp	r3, #1
 8005774:	d101      	bne.n	800577a <HAL_SPI_Transmit+0x48>
 8005776:	2302      	movs	r3, #2
 8005778:	e11b      	b.n	80059b2 <HAL_SPI_Transmit+0x280>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2203      	movs	r2, #3
 8005786:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	68ba      	ldr	r2, [r7, #8]
 8005794:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	88fa      	ldrh	r2, [r7, #6]
 800579a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	88fa      	ldrh	r2, [r7, #6]
 80057a0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057c8:	d10f      	bne.n	80057ea <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057f4:	2b40      	cmp	r3, #64	@ 0x40
 80057f6:	d007      	beq.n	8005808 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005806:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005810:	d152      	bne.n	80058b8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d002      	beq.n	8005820 <HAL_SPI_Transmit+0xee>
 800581a:	8b7b      	ldrh	r3, [r7, #26]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d145      	bne.n	80058ac <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005824:	881a      	ldrh	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005830:	1c9a      	adds	r2, r3, #2
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800583a:	b29b      	uxth	r3, r3
 800583c:	3b01      	subs	r3, #1
 800583e:	b29a      	uxth	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005844:	e032      	b.n	80058ac <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b02      	cmp	r3, #2
 8005852:	d112      	bne.n	800587a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005858:	881a      	ldrh	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005864:	1c9a      	adds	r2, r3, #2
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800586e:	b29b      	uxth	r3, r3
 8005870:	3b01      	subs	r3, #1
 8005872:	b29a      	uxth	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005878:	e018      	b.n	80058ac <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800587a:	f7fb ff09 	bl	8001690 <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	683a      	ldr	r2, [r7, #0]
 8005886:	429a      	cmp	r2, r3
 8005888:	d803      	bhi.n	8005892 <HAL_SPI_Transmit+0x160>
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005890:	d102      	bne.n	8005898 <HAL_SPI_Transmit+0x166>
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d109      	bne.n	80058ac <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80058a8:	2303      	movs	r3, #3
 80058aa:	e082      	b.n	80059b2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1c7      	bne.n	8005846 <HAL_SPI_Transmit+0x114>
 80058b6:	e053      	b.n	8005960 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d002      	beq.n	80058c6 <HAL_SPI_Transmit+0x194>
 80058c0:	8b7b      	ldrh	r3, [r7, #26]
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d147      	bne.n	8005956 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	330c      	adds	r3, #12
 80058d0:	7812      	ldrb	r2, [r2, #0]
 80058d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d8:	1c5a      	adds	r2, r3, #1
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	3b01      	subs	r3, #1
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80058ec:	e033      	b.n	8005956 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d113      	bne.n	8005924 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	330c      	adds	r3, #12
 8005906:	7812      	ldrb	r2, [r2, #0]
 8005908:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800590e:	1c5a      	adds	r2, r3, #1
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005918:	b29b      	uxth	r3, r3
 800591a:	3b01      	subs	r3, #1
 800591c:	b29a      	uxth	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005922:	e018      	b.n	8005956 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005924:	f7fb feb4 	bl	8001690 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	683a      	ldr	r2, [r7, #0]
 8005930:	429a      	cmp	r2, r3
 8005932:	d803      	bhi.n	800593c <HAL_SPI_Transmit+0x20a>
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593a:	d102      	bne.n	8005942 <HAL_SPI_Transmit+0x210>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d109      	bne.n	8005956 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e02d      	b.n	80059b2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800595a:	b29b      	uxth	r3, r3
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1c6      	bne.n	80058ee <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005960:	69fa      	ldr	r2, [r7, #28]
 8005962:	6839      	ldr	r1, [r7, #0]
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f000 fa59 	bl	8005e1c <SPI_EndRxTxTransaction>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d002      	beq.n	8005976 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2220      	movs	r2, #32
 8005974:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10a      	bne.n	8005994 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800597e:	2300      	movs	r3, #0
 8005980:	617b      	str	r3, [r7, #20]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	617b      	str	r3, [r7, #20]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	617b      	str	r3, [r7, #20]
 8005992:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d001      	beq.n	80059b0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e000      	b.n	80059b2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80059b0:	2300      	movs	r3, #0
  }
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3720      	adds	r7, #32
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b08a      	sub	sp, #40	@ 0x28
 80059be:	af00      	add	r7, sp, #0
 80059c0:	60f8      	str	r0, [r7, #12]
 80059c2:	60b9      	str	r1, [r7, #8]
 80059c4:	607a      	str	r2, [r7, #4]
 80059c6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80059c8:	2301      	movs	r3, #1
 80059ca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059cc:	f7fb fe60 	bl	8001690 <HAL_GetTick>
 80059d0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059d8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80059e0:	887b      	ldrh	r3, [r7, #2]
 80059e2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80059e4:	7ffb      	ldrb	r3, [r7, #31]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d00c      	beq.n	8005a04 <HAL_SPI_TransmitReceive+0x4a>
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059f0:	d106      	bne.n	8005a00 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d102      	bne.n	8005a00 <HAL_SPI_TransmitReceive+0x46>
 80059fa:	7ffb      	ldrb	r3, [r7, #31]
 80059fc:	2b04      	cmp	r3, #4
 80059fe:	d001      	beq.n	8005a04 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005a00:	2302      	movs	r3, #2
 8005a02:	e17f      	b.n	8005d04 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d005      	beq.n	8005a16 <HAL_SPI_TransmitReceive+0x5c>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d002      	beq.n	8005a16 <HAL_SPI_TransmitReceive+0x5c>
 8005a10:	887b      	ldrh	r3, [r7, #2]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e174      	b.n	8005d04 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d101      	bne.n	8005a28 <HAL_SPI_TransmitReceive+0x6e>
 8005a24:	2302      	movs	r3, #2
 8005a26:	e16d      	b.n	8005d04 <HAL_SPI_TransmitReceive+0x34a>
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b04      	cmp	r3, #4
 8005a3a:	d003      	beq.n	8005a44 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2205      	movs	r2, #5
 8005a40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	887a      	ldrh	r2, [r7, #2]
 8005a54:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	887a      	ldrh	r2, [r7, #2]
 8005a5a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	68ba      	ldr	r2, [r7, #8]
 8005a60:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	887a      	ldrh	r2, [r7, #2]
 8005a66:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	887a      	ldrh	r2, [r7, #2]
 8005a6c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a84:	2b40      	cmp	r3, #64	@ 0x40
 8005a86:	d007      	beq.n	8005a98 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aa0:	d17e      	bne.n	8005ba0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <HAL_SPI_TransmitReceive+0xf6>
 8005aaa:	8afb      	ldrh	r3, [r7, #22]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d16c      	bne.n	8005b8a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab4:	881a      	ldrh	r2, [r3, #0]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac0:	1c9a      	adds	r2, r3, #2
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	3b01      	subs	r3, #1
 8005ace:	b29a      	uxth	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ad4:	e059      	b.n	8005b8a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f003 0302 	and.w	r3, r3, #2
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d11b      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x162>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d016      	beq.n	8005b1c <HAL_SPI_TransmitReceive+0x162>
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d113      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af8:	881a      	ldrh	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b04:	1c9a      	adds	r2, r3, #2
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	3b01      	subs	r3, #1
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d119      	bne.n	8005b5e <HAL_SPI_TransmitReceive+0x1a4>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d014      	beq.n	8005b5e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68da      	ldr	r2, [r3, #12]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3e:	b292      	uxth	r2, r2
 8005b40:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b46:	1c9a      	adds	r2, r3, #2
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	3b01      	subs	r3, #1
 8005b54:	b29a      	uxth	r2, r3
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b5e:	f7fb fd97 	bl	8001690 <HAL_GetTick>
 8005b62:	4602      	mov	r2, r0
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d80d      	bhi.n	8005b8a <HAL_SPI_TransmitReceive+0x1d0>
 8005b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b74:	d009      	beq.n	8005b8a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e0bc      	b.n	8005d04 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1a0      	bne.n	8005ad6 <HAL_SPI_TransmitReceive+0x11c>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d19b      	bne.n	8005ad6 <HAL_SPI_TransmitReceive+0x11c>
 8005b9e:	e082      	b.n	8005ca6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d002      	beq.n	8005bae <HAL_SPI_TransmitReceive+0x1f4>
 8005ba8:	8afb      	ldrh	r3, [r7, #22]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d171      	bne.n	8005c92 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	330c      	adds	r3, #12
 8005bb8:	7812      	ldrb	r2, [r2, #0]
 8005bba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc0:	1c5a      	adds	r2, r3, #1
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bd4:	e05d      	b.n	8005c92 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f003 0302 	and.w	r3, r3, #2
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d11c      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x264>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d017      	beq.n	8005c1e <HAL_SPI_TransmitReceive+0x264>
 8005bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d114      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	330c      	adds	r3, #12
 8005bfe:	7812      	ldrb	r2, [r2, #0]
 8005c00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	3b01      	subs	r3, #1
 8005c14:	b29a      	uxth	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0301 	and.w	r3, r3, #1
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d119      	bne.n	8005c60 <HAL_SPI_TransmitReceive+0x2a6>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d014      	beq.n	8005c60 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c40:	b2d2      	uxtb	r2, r2
 8005c42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c48:	1c5a      	adds	r2, r3, #1
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	3b01      	subs	r3, #1
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c60:	f7fb fd16 	bl	8001690 <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	6a3b      	ldr	r3, [r7, #32]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d803      	bhi.n	8005c78 <HAL_SPI_TransmitReceive+0x2be>
 8005c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c76:	d102      	bne.n	8005c7e <HAL_SPI_TransmitReceive+0x2c4>
 8005c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d109      	bne.n	8005c92 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2201      	movs	r2, #1
 8005c82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e038      	b.n	8005d04 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d19c      	bne.n	8005bd6 <HAL_SPI_TransmitReceive+0x21c>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d197      	bne.n	8005bd6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ca6:	6a3a      	ldr	r2, [r7, #32]
 8005ca8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005caa:	68f8      	ldr	r0, [r7, #12]
 8005cac:	f000 f8b6 	bl	8005e1c <SPI_EndRxTxTransaction>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d008      	beq.n	8005cc8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2220      	movs	r2, #32
 8005cba:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e01d      	b.n	8005d04 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d10a      	bne.n	8005ce6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	613b      	str	r3, [r7, #16]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	613b      	str	r3, [r7, #16]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	613b      	str	r3, [r7, #16]
 8005ce4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e000      	b.n	8005d04 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005d02:	2300      	movs	r3, #0
  }
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3728      	adds	r7, #40	@ 0x28
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	603b      	str	r3, [r7, #0]
 8005d18:	4613      	mov	r3, r2
 8005d1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d1c:	f7fb fcb8 	bl	8001690 <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d24:	1a9b      	subs	r3, r3, r2
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	4413      	add	r3, r2
 8005d2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d2c:	f7fb fcb0 	bl	8001690 <HAL_GetTick>
 8005d30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d32:	4b39      	ldr	r3, [pc, #228]	@ (8005e18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	015b      	lsls	r3, r3, #5
 8005d38:	0d1b      	lsrs	r3, r3, #20
 8005d3a:	69fa      	ldr	r2, [r7, #28]
 8005d3c:	fb02 f303 	mul.w	r3, r2, r3
 8005d40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d42:	e055      	b.n	8005df0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4a:	d051      	beq.n	8005df0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d4c:	f7fb fca0 	bl	8001690 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	69fa      	ldr	r2, [r7, #28]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d902      	bls.n	8005d62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d13d      	bne.n	8005dde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	685a      	ldr	r2, [r3, #4]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d7a:	d111      	bne.n	8005da0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d84:	d004      	beq.n	8005d90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d8e:	d107      	bne.n	8005da0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005da8:	d10f      	bne.n	8005dca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005db8:	601a      	str	r2, [r3, #0]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005dc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e018      	b.n	8005e10 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d102      	bne.n	8005dea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005de4:	2300      	movs	r3, #0
 8005de6:	61fb      	str	r3, [r7, #28]
 8005de8:	e002      	b.n	8005df0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	3b01      	subs	r3, #1
 8005dee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	689a      	ldr	r2, [r3, #8]
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	4013      	ands	r3, r2
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	bf0c      	ite	eq
 8005e00:	2301      	moveq	r3, #1
 8005e02:	2300      	movne	r3, #0
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	461a      	mov	r2, r3
 8005e08:	79fb      	ldrb	r3, [r7, #7]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d19a      	bne.n	8005d44 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3720      	adds	r7, #32
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	20000010 	.word	0x20000010

08005e1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b088      	sub	sp, #32
 8005e20:	af02      	add	r7, sp, #8
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	60b9      	str	r1, [r7, #8]
 8005e26:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	9300      	str	r3, [sp, #0]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	2102      	movs	r1, #2
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	f7ff ff6a 	bl	8005d0c <SPI_WaitFlagStateUntilTimeout>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d007      	beq.n	8005e4e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e42:	f043 0220 	orr.w	r2, r3, #32
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e032      	b.n	8005eb4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ebc <SPI_EndRxTxTransaction+0xa0>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a1b      	ldr	r2, [pc, #108]	@ (8005ec0 <SPI_EndRxTxTransaction+0xa4>)
 8005e54:	fba2 2303 	umull	r2, r3, r2, r3
 8005e58:	0d5b      	lsrs	r3, r3, #21
 8005e5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e5e:	fb02 f303 	mul.w	r3, r2, r3
 8005e62:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e6c:	d112      	bne.n	8005e94 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	2200      	movs	r2, #0
 8005e76:	2180      	movs	r1, #128	@ 0x80
 8005e78:	68f8      	ldr	r0, [r7, #12]
 8005e7a:	f7ff ff47 	bl	8005d0c <SPI_WaitFlagStateUntilTimeout>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d016      	beq.n	8005eb2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e88:	f043 0220 	orr.w	r2, r3, #32
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e00f      	b.n	8005eb4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eaa:	2b80      	cmp	r3, #128	@ 0x80
 8005eac:	d0f2      	beq.n	8005e94 <SPI_EndRxTxTransaction+0x78>
 8005eae:	e000      	b.n	8005eb2 <SPI_EndRxTxTransaction+0x96>
        break;
 8005eb0:	bf00      	nop
  }

  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3718      	adds	r7, #24
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	20000010 	.word	0x20000010
 8005ec0:	165e9f81 	.word	0x165e9f81

08005ec4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e041      	b.n	8005f5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d106      	bne.n	8005ef0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 f839 	bl	8005f62 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	3304      	adds	r3, #4
 8005f00:	4619      	mov	r1, r3
 8005f02:	4610      	mov	r0, r2
 8005f04:	f000 f9c0 	bl	8006288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3708      	adds	r7, #8
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b083      	sub	sp, #12
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f6a:	bf00      	nop
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
	...

08005f78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d001      	beq.n	8005f90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e04e      	b.n	800602e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68da      	ldr	r2, [r3, #12]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f042 0201 	orr.w	r2, r2, #1
 8005fa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a23      	ldr	r2, [pc, #140]	@ (800603c <HAL_TIM_Base_Start_IT+0xc4>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d022      	beq.n	8005ff8 <HAL_TIM_Base_Start_IT+0x80>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fba:	d01d      	beq.n	8005ff8 <HAL_TIM_Base_Start_IT+0x80>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a1f      	ldr	r2, [pc, #124]	@ (8006040 <HAL_TIM_Base_Start_IT+0xc8>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d018      	beq.n	8005ff8 <HAL_TIM_Base_Start_IT+0x80>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a1e      	ldr	r2, [pc, #120]	@ (8006044 <HAL_TIM_Base_Start_IT+0xcc>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d013      	beq.n	8005ff8 <HAL_TIM_Base_Start_IT+0x80>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a1c      	ldr	r2, [pc, #112]	@ (8006048 <HAL_TIM_Base_Start_IT+0xd0>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d00e      	beq.n	8005ff8 <HAL_TIM_Base_Start_IT+0x80>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a1b      	ldr	r2, [pc, #108]	@ (800604c <HAL_TIM_Base_Start_IT+0xd4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d009      	beq.n	8005ff8 <HAL_TIM_Base_Start_IT+0x80>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a19      	ldr	r2, [pc, #100]	@ (8006050 <HAL_TIM_Base_Start_IT+0xd8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d004      	beq.n	8005ff8 <HAL_TIM_Base_Start_IT+0x80>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a18      	ldr	r2, [pc, #96]	@ (8006054 <HAL_TIM_Base_Start_IT+0xdc>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d111      	bne.n	800601c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f003 0307 	and.w	r3, r3, #7
 8006002:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2b06      	cmp	r3, #6
 8006008:	d010      	beq.n	800602c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f042 0201 	orr.w	r2, r2, #1
 8006018:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800601a:	e007      	b.n	800602c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3714      	adds	r7, #20
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	40010000 	.word	0x40010000
 8006040:	40000400 	.word	0x40000400
 8006044:	40000800 	.word	0x40000800
 8006048:	40000c00 	.word	0x40000c00
 800604c:	40010400 	.word	0x40010400
 8006050:	40014000 	.word	0x40014000
 8006054:	40001800 	.word	0x40001800

08006058 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	f003 0302 	and.w	r3, r3, #2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d020      	beq.n	80060bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b00      	cmp	r3, #0
 8006082:	d01b      	beq.n	80060bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f06f 0202 	mvn.w	r2, #2
 800608c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2201      	movs	r2, #1
 8006092:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	f003 0303 	and.w	r3, r3, #3
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d003      	beq.n	80060aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 f8d2 	bl	800624c <HAL_TIM_IC_CaptureCallback>
 80060a8:	e005      	b.n	80060b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f8c4 	bl	8006238 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 f8d5 	bl	8006260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f003 0304 	and.w	r3, r3, #4
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d020      	beq.n	8006108 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f003 0304 	and.w	r3, r3, #4
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d01b      	beq.n	8006108 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f06f 0204 	mvn.w	r2, #4
 80060d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2202      	movs	r2, #2
 80060de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	699b      	ldr	r3, [r3, #24]
 80060e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f8ac 	bl	800624c <HAL_TIM_IC_CaptureCallback>
 80060f4:	e005      	b.n	8006102 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f89e 	bl	8006238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 f8af 	bl	8006260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f003 0308 	and.w	r3, r3, #8
 800610e:	2b00      	cmp	r3, #0
 8006110:	d020      	beq.n	8006154 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f003 0308 	and.w	r3, r3, #8
 8006118:	2b00      	cmp	r3, #0
 800611a:	d01b      	beq.n	8006154 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f06f 0208 	mvn.w	r2, #8
 8006124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2204      	movs	r2, #4
 800612a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	f003 0303 	and.w	r3, r3, #3
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f886 	bl	800624c <HAL_TIM_IC_CaptureCallback>
 8006140:	e005      	b.n	800614e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f878 	bl	8006238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f889 	bl	8006260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	f003 0310 	and.w	r3, r3, #16
 800615a:	2b00      	cmp	r3, #0
 800615c:	d020      	beq.n	80061a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f003 0310 	and.w	r3, r3, #16
 8006164:	2b00      	cmp	r3, #0
 8006166:	d01b      	beq.n	80061a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f06f 0210 	mvn.w	r2, #16
 8006170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2208      	movs	r2, #8
 8006176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	69db      	ldr	r3, [r3, #28]
 800617e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006182:	2b00      	cmp	r3, #0
 8006184:	d003      	beq.n	800618e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f860 	bl	800624c <HAL_TIM_IC_CaptureCallback>
 800618c:	e005      	b.n	800619a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f852 	bl	8006238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 f863 	bl	8006260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00c      	beq.n	80061c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f003 0301 	and.w	r3, r3, #1
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d007      	beq.n	80061c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f06f 0201 	mvn.w	r2, #1
 80061bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7fa ffc6 	bl	8001150 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00c      	beq.n	80061e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d007      	beq.n	80061e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80061e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 f900 	bl	80063e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00c      	beq.n	800620c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d007      	beq.n	800620c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f834 	bl	8006274 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f003 0320 	and.w	r3, r3, #32
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00c      	beq.n	8006230 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f003 0320 	and.w	r3, r3, #32
 800621c:	2b00      	cmp	r3, #0
 800621e:	d007      	beq.n	8006230 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f06f 0220 	mvn.w	r2, #32
 8006228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f8d2 	bl	80063d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006230:	bf00      	nop
 8006232:	3710      	adds	r7, #16
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006254:	bf00      	nop
 8006256:	370c      	adds	r7, #12
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006268:	bf00      	nop
 800626a:	370c      	adds	r7, #12
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr

08006274 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800627c:	bf00      	nop
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a43      	ldr	r2, [pc, #268]	@ (80063a8 <TIM_Base_SetConfig+0x120>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d013      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a6:	d00f      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a40      	ldr	r2, [pc, #256]	@ (80063ac <TIM_Base_SetConfig+0x124>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d00b      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a3f      	ldr	r2, [pc, #252]	@ (80063b0 <TIM_Base_SetConfig+0x128>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d007      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a3e      	ldr	r2, [pc, #248]	@ (80063b4 <TIM_Base_SetConfig+0x12c>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d003      	beq.n	80062c8 <TIM_Base_SetConfig+0x40>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a3d      	ldr	r2, [pc, #244]	@ (80063b8 <TIM_Base_SetConfig+0x130>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d108      	bne.n	80062da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a32      	ldr	r2, [pc, #200]	@ (80063a8 <TIM_Base_SetConfig+0x120>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d02b      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062e8:	d027      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a2f      	ldr	r2, [pc, #188]	@ (80063ac <TIM_Base_SetConfig+0x124>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d023      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a2e      	ldr	r2, [pc, #184]	@ (80063b0 <TIM_Base_SetConfig+0x128>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d01f      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a2d      	ldr	r2, [pc, #180]	@ (80063b4 <TIM_Base_SetConfig+0x12c>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d01b      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a2c      	ldr	r2, [pc, #176]	@ (80063b8 <TIM_Base_SetConfig+0x130>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d017      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a2b      	ldr	r2, [pc, #172]	@ (80063bc <TIM_Base_SetConfig+0x134>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d013      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a2a      	ldr	r2, [pc, #168]	@ (80063c0 <TIM_Base_SetConfig+0x138>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d00f      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a29      	ldr	r2, [pc, #164]	@ (80063c4 <TIM_Base_SetConfig+0x13c>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d00b      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a28      	ldr	r2, [pc, #160]	@ (80063c8 <TIM_Base_SetConfig+0x140>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d007      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a27      	ldr	r2, [pc, #156]	@ (80063cc <TIM_Base_SetConfig+0x144>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d003      	beq.n	800633a <TIM_Base_SetConfig+0xb2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a26      	ldr	r2, [pc, #152]	@ (80063d0 <TIM_Base_SetConfig+0x148>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d108      	bne.n	800634c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	4313      	orrs	r3, r2
 800634a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	695b      	ldr	r3, [r3, #20]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	689a      	ldr	r2, [r3, #8]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a0e      	ldr	r2, [pc, #56]	@ (80063a8 <TIM_Base_SetConfig+0x120>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d003      	beq.n	800637a <TIM_Base_SetConfig+0xf2>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a10      	ldr	r2, [pc, #64]	@ (80063b8 <TIM_Base_SetConfig+0x130>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d103      	bne.n	8006382 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	691a      	ldr	r2, [r3, #16]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f043 0204 	orr.w	r2, r3, #4
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	601a      	str	r2, [r3, #0]
}
 800639a:	bf00      	nop
 800639c:	3714      	adds	r7, #20
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	40010000 	.word	0x40010000
 80063ac:	40000400 	.word	0x40000400
 80063b0:	40000800 	.word	0x40000800
 80063b4:	40000c00 	.word	0x40000c00
 80063b8:	40010400 	.word	0x40010400
 80063bc:	40014000 	.word	0x40014000
 80063c0:	40014400 	.word	0x40014400
 80063c4:	40014800 	.word	0x40014800
 80063c8:	40001800 	.word	0x40001800
 80063cc:	40001c00 	.word	0x40001c00
 80063d0:	40002000 	.word	0x40002000

080063d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063dc:	bf00      	nop
 80063de:	370c      	adds	r7, #12
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr

080063e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80063fc:	b084      	sub	sp, #16
 80063fe:	b580      	push	{r7, lr}
 8006400:	b084      	sub	sp, #16
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
 8006406:	f107 001c 	add.w	r0, r7, #28
 800640a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800640e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006412:	2b01      	cmp	r3, #1
 8006414:	d123      	bne.n	800645e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800641a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800642a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800643e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006442:	2b01      	cmp	r3, #1
 8006444:	d105      	bne.n	8006452 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 f9dc 	bl	8006810 <USB_CoreReset>
 8006458:	4603      	mov	r3, r0
 800645a:	73fb      	strb	r3, [r7, #15]
 800645c:	e01b      	b.n	8006496 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 f9d0 	bl	8006810 <USB_CoreReset>
 8006470:	4603      	mov	r3, r0
 8006472:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006474:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006478:	2b00      	cmp	r3, #0
 800647a:	d106      	bne.n	800648a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006480:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	639a      	str	r2, [r3, #56]	@ 0x38
 8006488:	e005      	b.n	8006496 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800648e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006496:	7fbb      	ldrb	r3, [r7, #30]
 8006498:	2b01      	cmp	r3, #1
 800649a:	d10b      	bne.n	80064b4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f043 0206 	orr.w	r2, r3, #6
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f043 0220 	orr.w	r2, r3, #32
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80064b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064c0:	b004      	add	sp, #16
 80064c2:	4770      	bx	lr

080064c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f043 0201 	orr.w	r2, r3, #1
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064d8:	2300      	movs	r3, #0
}
 80064da:	4618      	mov	r0, r3
 80064dc:	370c      	adds	r7, #12
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr

080064e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064e6:	b480      	push	{r7}
 80064e8:	b083      	sub	sp, #12
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f023 0201 	bic.w	r2, r3, #1
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	460b      	mov	r3, r1
 8006512:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006514:	2300      	movs	r3, #0
 8006516:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d115      	bne.n	8006556 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006536:	200a      	movs	r0, #10
 8006538:	f7fb f8b6 	bl	80016a8 <HAL_Delay>
      ms += 10U;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	330a      	adds	r3, #10
 8006540:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f956 	bl	80067f4 <USB_GetMode>
 8006548:	4603      	mov	r3, r0
 800654a:	2b01      	cmp	r3, #1
 800654c:	d01e      	beq.n	800658c <USB_SetCurrentMode+0x84>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2bc7      	cmp	r3, #199	@ 0xc7
 8006552:	d9f0      	bls.n	8006536 <USB_SetCurrentMode+0x2e>
 8006554:	e01a      	b.n	800658c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006556:	78fb      	ldrb	r3, [r7, #3]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d115      	bne.n	8006588 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006568:	200a      	movs	r0, #10
 800656a:	f7fb f89d 	bl	80016a8 <HAL_Delay>
      ms += 10U;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	330a      	adds	r3, #10
 8006572:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f000 f93d 	bl	80067f4 <USB_GetMode>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d005      	beq.n	800658c <USB_SetCurrentMode+0x84>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2bc7      	cmp	r3, #199	@ 0xc7
 8006584:	d9f0      	bls.n	8006568 <USB_SetCurrentMode+0x60>
 8006586:	e001      	b.n	800658c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e005      	b.n	8006598 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006590:	d101      	bne.n	8006596 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e000      	b.n	8006598 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80065aa:	2300      	movs	r3, #0
 80065ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	3301      	adds	r3, #1
 80065b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065ba:	d901      	bls.n	80065c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	e01b      	b.n	80065f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	691b      	ldr	r3, [r3, #16]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	daf2      	bge.n	80065ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80065c8:	2300      	movs	r3, #0
 80065ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	019b      	lsls	r3, r3, #6
 80065d0:	f043 0220 	orr.w	r2, r3, #32
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	3301      	adds	r3, #1
 80065dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065e4:	d901      	bls.n	80065ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e006      	b.n	80065f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	f003 0320 	and.w	r3, r3, #32
 80065f2:	2b20      	cmp	r3, #32
 80065f4:	d0f0      	beq.n	80065d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3714      	adds	r7, #20
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800660c:	2300      	movs	r3, #0
 800660e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	3301      	adds	r3, #1
 8006614:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800661c:	d901      	bls.n	8006622 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e018      	b.n	8006654 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	daf2      	bge.n	8006610 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800662a:	2300      	movs	r3, #0
 800662c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2210      	movs	r2, #16
 8006632:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	3301      	adds	r3, #1
 8006638:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006640:	d901      	bls.n	8006646 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e006      	b.n	8006654 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	f003 0310 	and.w	r3, r3, #16
 800664e:	2b10      	cmp	r3, #16
 8006650:	d0f0      	beq.n	8006634 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006652:	2300      	movs	r3, #0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3714      	adds	r7, #20
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006660:	b480      	push	{r7}
 8006662:	b089      	sub	sp, #36	@ 0x24
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	4611      	mov	r1, r2
 800666c:	461a      	mov	r2, r3
 800666e:	460b      	mov	r3, r1
 8006670:	71fb      	strb	r3, [r7, #7]
 8006672:	4613      	mov	r3, r2
 8006674:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800667e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006682:	2b00      	cmp	r3, #0
 8006684:	d123      	bne.n	80066ce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006686:	88bb      	ldrh	r3, [r7, #4]
 8006688:	3303      	adds	r3, #3
 800668a:	089b      	lsrs	r3, r3, #2
 800668c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800668e:	2300      	movs	r3, #0
 8006690:	61bb      	str	r3, [r7, #24]
 8006692:	e018      	b.n	80066c6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006694:	79fb      	ldrb	r3, [r7, #7]
 8006696:	031a      	lsls	r2, r3, #12
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	4413      	add	r3, r2
 800669c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066a0:	461a      	mov	r2, r3
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	3301      	adds	r3, #1
 80066ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	3301      	adds	r3, #1
 80066b2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	3301      	adds	r3, #1
 80066b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	3301      	adds	r3, #1
 80066be:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	3301      	adds	r3, #1
 80066c4:	61bb      	str	r3, [r7, #24]
 80066c6:	69ba      	ldr	r2, [r7, #24]
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d3e2      	bcc.n	8006694 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3724      	adds	r7, #36	@ 0x24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80066dc:	b480      	push	{r7}
 80066de:	b08b      	sub	sp, #44	@ 0x2c
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	4613      	mov	r3, r2
 80066e8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80066f2:	88fb      	ldrh	r3, [r7, #6]
 80066f4:	089b      	lsrs	r3, r3, #2
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80066fa:	88fb      	ldrh	r3, [r7, #6]
 80066fc:	f003 0303 	and.w	r3, r3, #3
 8006700:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006702:	2300      	movs	r3, #0
 8006704:	623b      	str	r3, [r7, #32]
 8006706:	e014      	b.n	8006732 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006712:	601a      	str	r2, [r3, #0]
    pDest++;
 8006714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006716:	3301      	adds	r3, #1
 8006718:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800671a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671c:	3301      	adds	r3, #1
 800671e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006722:	3301      	adds	r3, #1
 8006724:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006728:	3301      	adds	r3, #1
 800672a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800672c:	6a3b      	ldr	r3, [r7, #32]
 800672e:	3301      	adds	r3, #1
 8006730:	623b      	str	r3, [r7, #32]
 8006732:	6a3a      	ldr	r2, [r7, #32]
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	429a      	cmp	r2, r3
 8006738:	d3e6      	bcc.n	8006708 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800673a:	8bfb      	ldrh	r3, [r7, #30]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d01e      	beq.n	800677e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006744:	69bb      	ldr	r3, [r7, #24]
 8006746:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800674a:	461a      	mov	r2, r3
 800674c:	f107 0310 	add.w	r3, r7, #16
 8006750:	6812      	ldr	r2, [r2, #0]
 8006752:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006754:	693a      	ldr	r2, [r7, #16]
 8006756:	6a3b      	ldr	r3, [r7, #32]
 8006758:	b2db      	uxtb	r3, r3
 800675a:	00db      	lsls	r3, r3, #3
 800675c:	fa22 f303 	lsr.w	r3, r2, r3
 8006760:	b2da      	uxtb	r2, r3
 8006762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006764:	701a      	strb	r2, [r3, #0]
      i++;
 8006766:	6a3b      	ldr	r3, [r7, #32]
 8006768:	3301      	adds	r3, #1
 800676a:	623b      	str	r3, [r7, #32]
      pDest++;
 800676c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676e:	3301      	adds	r3, #1
 8006770:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006772:	8bfb      	ldrh	r3, [r7, #30]
 8006774:	3b01      	subs	r3, #1
 8006776:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006778:	8bfb      	ldrh	r3, [r7, #30]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1ea      	bne.n	8006754 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800677e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006780:	4618      	mov	r0, r3
 8006782:	372c      	adds	r7, #44	@ 0x2c
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	695b      	ldr	r3, [r3, #20]
 8006798:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	4013      	ands	r3, r2
 80067a2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80067a4:	68fb      	ldr	r3, [r7, #12]
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3714      	adds	r7, #20
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr

080067b2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80067b2:	b480      	push	{r7}
 80067b4:	b085      	sub	sp, #20
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
 80067ba:	460b      	mov	r3, r1
 80067bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80067c2:	78fb      	ldrb	r3, [r7, #3]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80067d2:	78fb      	ldrb	r3, [r7, #3]
 80067d4:	015a      	lsls	r2, r3, #5
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	4413      	add	r3, r2
 80067da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	68ba      	ldr	r2, [r7, #8]
 80067e2:	4013      	ands	r3, r2
 80067e4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80067e6:	68bb      	ldr	r3, [r7, #8]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3714      	adds	r7, #20
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	f003 0301 	and.w	r3, r3, #1
}
 8006804:	4618      	mov	r0, r3
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006810:	b480      	push	{r7}
 8006812:	b085      	sub	sp, #20
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006818:	2300      	movs	r3, #0
 800681a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	3301      	adds	r3, #1
 8006820:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006828:	d901      	bls.n	800682e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e022      	b.n	8006874 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	2b00      	cmp	r3, #0
 8006834:	daf2      	bge.n	800681c <USB_CoreReset+0xc>

  count = 10U;
 8006836:	230a      	movs	r3, #10
 8006838:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800683a:	e002      	b.n	8006842 <USB_CoreReset+0x32>
  {
    count--;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	3b01      	subs	r3, #1
 8006840:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d1f9      	bne.n	800683c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	f043 0201 	orr.w	r2, r3, #1
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	3301      	adds	r3, #1
 8006858:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006860:	d901      	bls.n	8006866 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	e006      	b.n	8006874 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b01      	cmp	r3, #1
 8006870:	d0f0      	beq.n	8006854 <USB_CoreReset+0x44>

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006880:	b084      	sub	sp, #16
 8006882:	b580      	push	{r7, lr}
 8006884:	b086      	sub	sp, #24
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
 800688a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800688e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006892:	2300      	movs	r3, #0
 8006894:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068a0:	461a      	mov	r2, r3
 80068a2:	2300      	movs	r3, #0
 80068a4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068aa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d119      	bne.n	800690a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80068d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d10a      	bne.n	80068f4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80068ec:	f043 0304 	orr.w	r3, r3, #4
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	e014      	b.n	800691e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006902:	f023 0304 	bic.w	r3, r3, #4
 8006906:	6013      	str	r3, [r2, #0]
 8006908:	e009      	b.n	800691e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	68fa      	ldr	r2, [r7, #12]
 8006914:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006918:	f023 0304 	bic.w	r3, r3, #4
 800691c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800691e:	2110      	movs	r1, #16
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f7ff fe3d 	bl	80065a0 <USB_FlushTxFifo>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d001      	beq.n	8006930 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7ff fe67 	bl	8006604 <USB_FlushRxFifo>
 8006936:	4603      	mov	r3, r0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d001      	beq.n	8006940 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006940:	2300      	movs	r3, #0
 8006942:	613b      	str	r3, [r7, #16]
 8006944:	e015      	b.n	8006972 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	015a      	lsls	r2, r3, #5
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	4413      	add	r3, r2
 800694e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006952:	461a      	mov	r2, r3
 8006954:	f04f 33ff 	mov.w	r3, #4294967295
 8006958:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	015a      	lsls	r2, r3, #5
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	4413      	add	r3, r2
 8006962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006966:	461a      	mov	r2, r3
 8006968:	2300      	movs	r3, #0
 800696a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	3301      	adds	r3, #1
 8006970:	613b      	str	r3, [r7, #16]
 8006972:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006976:	461a      	mov	r2, r3
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	4293      	cmp	r3, r2
 800697c:	d3e3      	bcc.n	8006946 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f04f 32ff 	mov.w	r2, #4294967295
 800698a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a18      	ldr	r2, [pc, #96]	@ (80069f0 <USB_HostInit+0x170>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d10b      	bne.n	80069ac <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800699a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a15      	ldr	r2, [pc, #84]	@ (80069f4 <USB_HostInit+0x174>)
 80069a0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a14      	ldr	r2, [pc, #80]	@ (80069f8 <USB_HostInit+0x178>)
 80069a6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80069aa:	e009      	b.n	80069c0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2280      	movs	r2, #128	@ 0x80
 80069b0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a11      	ldr	r2, [pc, #68]	@ (80069fc <USB_HostInit+0x17c>)
 80069b6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a11      	ldr	r2, [pc, #68]	@ (8006a00 <USB_HostInit+0x180>)
 80069bc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80069c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d105      	bne.n	80069d4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	f043 0210 	orr.w	r2, r3, #16
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	699a      	ldr	r2, [r3, #24]
 80069d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006a04 <USB_HostInit+0x184>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80069e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069ec:	b004      	add	sp, #16
 80069ee:	4770      	bx	lr
 80069f0:	40040000 	.word	0x40040000
 80069f4:	01000200 	.word	0x01000200
 80069f8:	00e00300 	.word	0x00e00300
 80069fc:	00600080 	.word	0x00600080
 8006a00:	004000e0 	.word	0x004000e0
 8006a04:	a3200008 	.word	0xa3200008

08006a08 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	460b      	mov	r3, r1
 8006a12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006a26:	f023 0303 	bic.w	r3, r3, #3
 8006a2a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	78fb      	ldrb	r3, [r7, #3]
 8006a36:	f003 0303 	and.w	r3, r3, #3
 8006a3a:	68f9      	ldr	r1, [r7, #12]
 8006a3c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006a40:	4313      	orrs	r3, r2
 8006a42:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006a44:	78fb      	ldrb	r3, [r7, #3]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d107      	bne.n	8006a5a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a50:	461a      	mov	r2, r3
 8006a52:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006a56:	6053      	str	r3, [r2, #4]
 8006a58:	e00c      	b.n	8006a74 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006a5a:	78fb      	ldrb	r3, [r7, #3]
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d107      	bne.n	8006a70 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a66:	461a      	mov	r2, r3
 8006a68:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006a6c:	6053      	str	r3, [r2, #4]
 8006a6e:	e001      	b.n	8006a74 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e000      	b.n	8006a76 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3714      	adds	r7, #20
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b084      	sub	sp, #16
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006aa2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ab0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006ab2:	2064      	movs	r0, #100	@ 0x64
 8006ab4:	f7fa fdf8 	bl	80016a8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ac4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006ac6:	200a      	movs	r0, #10
 8006ac8:	f7fa fdee 	bl	80016a8 <HAL_Delay>

  return HAL_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b085      	sub	sp, #20
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
 8006ade:	460b      	mov	r3, r1
 8006ae0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006afa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d109      	bne.n	8006b1a <USB_DriveVbus+0x44>
 8006b06:	78fb      	ldrb	r3, [r7, #3]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d106      	bne.n	8006b1a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006b14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006b18:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b24:	d109      	bne.n	8006b3a <USB_DriveVbus+0x64>
 8006b26:	78fb      	ldrb	r3, [r7, #3]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d106      	bne.n	8006b3a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006b34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b38:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006b3a:	2300      	movs	r3, #0
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3714      	adds	r7, #20
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b085      	sub	sp, #20
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006b54:	2300      	movs	r3, #0
 8006b56:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	0c5b      	lsrs	r3, r3, #17
 8006b66:	f003 0303 	and.w	r3, r3, #3
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3714      	adds	r7, #20
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr

08006b76 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006b76:	b480      	push	{r7}
 8006b78:	b085      	sub	sp, #20
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	b29b      	uxth	r3, r3
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b088      	sub	sp, #32
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	4608      	mov	r0, r1
 8006ba2:	4611      	mov	r1, r2
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	70fb      	strb	r3, [r7, #3]
 8006baa:	460b      	mov	r3, r1
 8006bac:	70bb      	strb	r3, [r7, #2]
 8006bae:	4613      	mov	r3, r2
 8006bb0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006bba:	78fb      	ldrb	r3, [r7, #3]
 8006bbc:	015a      	lsls	r2, r3, #5
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	4413      	add	r3, r2
 8006bc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8006bcc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006bce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006bd2:	2b03      	cmp	r3, #3
 8006bd4:	d87c      	bhi.n	8006cd0 <USB_HC_Init+0x138>
 8006bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8006bdc <USB_HC_Init+0x44>)
 8006bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bdc:	08006bed 	.word	0x08006bed
 8006be0:	08006c93 	.word	0x08006c93
 8006be4:	08006bed 	.word	0x08006bed
 8006be8:	08006c55 	.word	0x08006c55
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006bec:	78fb      	ldrb	r3, [r7, #3]
 8006bee:	015a      	lsls	r2, r3, #5
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006bfe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006c00:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	da10      	bge.n	8006c2a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006c08:	78fb      	ldrb	r3, [r7, #3]
 8006c0a:	015a      	lsls	r2, r3, #5
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	4413      	add	r3, r2
 8006c10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	78fa      	ldrb	r2, [r7, #3]
 8006c18:	0151      	lsls	r1, r2, #5
 8006c1a:	693a      	ldr	r2, [r7, #16]
 8006c1c:	440a      	add	r2, r1
 8006c1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c26:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006c28:	e055      	b.n	8006cd6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a6f      	ldr	r2, [pc, #444]	@ (8006dec <USB_HC_Init+0x254>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d151      	bne.n	8006cd6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8006c32:	78fb      	ldrb	r3, [r7, #3]
 8006c34:	015a      	lsls	r2, r3, #5
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	4413      	add	r3, r2
 8006c3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	78fa      	ldrb	r2, [r7, #3]
 8006c42:	0151      	lsls	r1, r2, #5
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	440a      	add	r2, r1
 8006c48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c4c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006c50:	60d3      	str	r3, [r2, #12]
      break;
 8006c52:	e040      	b.n	8006cd6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006c54:	78fb      	ldrb	r3, [r7, #3]
 8006c56:	015a      	lsls	r2, r3, #5
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	4413      	add	r3, r2
 8006c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c60:	461a      	mov	r2, r3
 8006c62:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006c66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006c68:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	da34      	bge.n	8006cda <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006c70:	78fb      	ldrb	r3, [r7, #3]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	78fa      	ldrb	r2, [r7, #3]
 8006c80:	0151      	lsls	r1, r2, #5
 8006c82:	693a      	ldr	r2, [r7, #16]
 8006c84:	440a      	add	r2, r1
 8006c86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c8e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006c90:	e023      	b.n	8006cda <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006c92:	78fb      	ldrb	r3, [r7, #3]
 8006c94:	015a      	lsls	r2, r3, #5
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	4413      	add	r3, r2
 8006c9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	f240 2325 	movw	r3, #549	@ 0x225
 8006ca4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006ca6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	da17      	bge.n	8006cde <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006cae:	78fb      	ldrb	r3, [r7, #3]
 8006cb0:	015a      	lsls	r2, r3, #5
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	78fa      	ldrb	r2, [r7, #3]
 8006cbe:	0151      	lsls	r1, r2, #5
 8006cc0:	693a      	ldr	r2, [r7, #16]
 8006cc2:	440a      	add	r2, r1
 8006cc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cc8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006ccc:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006cce:	e006      	b.n	8006cde <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	77fb      	strb	r3, [r7, #31]
      break;
 8006cd4:	e004      	b.n	8006ce0 <USB_HC_Init+0x148>
      break;
 8006cd6:	bf00      	nop
 8006cd8:	e002      	b.n	8006ce0 <USB_HC_Init+0x148>
      break;
 8006cda:	bf00      	nop
 8006cdc:	e000      	b.n	8006ce0 <USB_HC_Init+0x148>
      break;
 8006cde:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006ce0:	78fb      	ldrb	r3, [r7, #3]
 8006ce2:	015a      	lsls	r2, r3, #5
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cec:	461a      	mov	r2, r3
 8006cee:	2300      	movs	r3, #0
 8006cf0:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006cf2:	78fb      	ldrb	r3, [r7, #3]
 8006cf4:	015a      	lsls	r2, r3, #5
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	4413      	add	r3, r2
 8006cfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	78fa      	ldrb	r2, [r7, #3]
 8006d02:	0151      	lsls	r1, r2, #5
 8006d04:	693a      	ldr	r2, [r7, #16]
 8006d06:	440a      	add	r2, r1
 8006d08:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d0c:	f043 0302 	orr.w	r3, r3, #2
 8006d10:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006d18:	699a      	ldr	r2, [r3, #24]
 8006d1a:	78fb      	ldrb	r3, [r7, #3]
 8006d1c:	f003 030f 	and.w	r3, r3, #15
 8006d20:	2101      	movs	r1, #1
 8006d22:	fa01 f303 	lsl.w	r3, r1, r3
 8006d26:	6939      	ldr	r1, [r7, #16]
 8006d28:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	699b      	ldr	r3, [r3, #24]
 8006d34:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006d3c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	da03      	bge.n	8006d4c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006d44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d48:	61bb      	str	r3, [r7, #24]
 8006d4a:	e001      	b.n	8006d50 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f7ff fef9 	bl	8006b48 <USB_GetHostSpeed>
 8006d56:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006d58:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d106      	bne.n	8006d6e <USB_HC_Init+0x1d6>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d003      	beq.n	8006d6e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006d66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006d6a:	617b      	str	r3, [r7, #20]
 8006d6c:	e001      	b.n	8006d72 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006d72:	787b      	ldrb	r3, [r7, #1]
 8006d74:	059b      	lsls	r3, r3, #22
 8006d76:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006d7a:	78bb      	ldrb	r3, [r7, #2]
 8006d7c:	02db      	lsls	r3, r3, #11
 8006d7e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006d82:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006d84:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006d88:	049b      	lsls	r3, r3, #18
 8006d8a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006d8e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006d90:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006d92:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006d96:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006da0:	78fa      	ldrb	r2, [r7, #3]
 8006da2:	0151      	lsls	r1, r2, #5
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	440a      	add	r2, r1
 8006da8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006dac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006db0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006db2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006db6:	2b03      	cmp	r3, #3
 8006db8:	d003      	beq.n	8006dc2 <USB_HC_Init+0x22a>
 8006dba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d10f      	bne.n	8006de2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006dc2:	78fb      	ldrb	r3, [r7, #3]
 8006dc4:	015a      	lsls	r2, r3, #5
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	4413      	add	r3, r2
 8006dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	78fa      	ldrb	r2, [r7, #3]
 8006dd2:	0151      	lsls	r1, r2, #5
 8006dd4:	693a      	ldr	r2, [r7, #16]
 8006dd6:	440a      	add	r2, r1
 8006dd8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ddc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006de0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006de2:	7ffb      	ldrb	r3, [r7, #31]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3720      	adds	r7, #32
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	40040000 	.word	0x40040000

08006df0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b08c      	sub	sp, #48	@ 0x30
 8006df4:	af02      	add	r7, sp, #8
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	785b      	ldrb	r3, [r3, #1]
 8006e06:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006e08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e0c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	4a5d      	ldr	r2, [pc, #372]	@ (8006f88 <USB_HC_StartXfer+0x198>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d12f      	bne.n	8006e76 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006e16:	79fb      	ldrb	r3, [r7, #7]
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d11c      	bne.n	8006e56 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	7c9b      	ldrb	r3, [r3, #18]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d003      	beq.n	8006e2c <USB_HC_StartXfer+0x3c>
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	7c9b      	ldrb	r3, [r3, #18]
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d124      	bne.n	8006e76 <USB_HC_StartXfer+0x86>
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	799b      	ldrb	r3, [r3, #6]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d120      	bne.n	8006e76 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	6a3b      	ldr	r3, [r7, #32]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	69fa      	ldr	r2, [r7, #28]
 8006e44:	0151      	lsls	r1, r2, #5
 8006e46:	6a3a      	ldr	r2, [r7, #32]
 8006e48:	440a      	add	r2, r1
 8006e4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e52:	60d3      	str	r3, [r2, #12]
 8006e54:	e00f      	b.n	8006e76 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	791b      	ldrb	r3, [r3, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d10b      	bne.n	8006e76 <USB_HC_StartXfer+0x86>
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	795b      	ldrb	r3, [r3, #5]
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d107      	bne.n	8006e76 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	785b      	ldrb	r3, [r3, #1]
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f000 fb6b 	bl	8007548 <USB_DoPing>
        return HAL_OK;
 8006e72:	2300      	movs	r3, #0
 8006e74:	e232      	b.n	80072dc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	799b      	ldrb	r3, [r3, #6]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d158      	bne.n	8006f30 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	78db      	ldrb	r3, [r3, #3]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d007      	beq.n	8006e9a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006e8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	8a92      	ldrh	r2, [r2, #20]
 8006e90:	fb03 f202 	mul.w	r2, r3, r2
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	61da      	str	r2, [r3, #28]
 8006e98:	e07c      	b.n	8006f94 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	7c9b      	ldrb	r3, [r3, #18]
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d130      	bne.n	8006f04 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	2bbc      	cmp	r3, #188	@ 0xbc
 8006ea8:	d918      	bls.n	8006edc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	8a9b      	ldrh	r3, [r3, #20]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	69da      	ldr	r2, [r3, #28]
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d003      	beq.n	8006ecc <USB_HC_StartXfer+0xdc>
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	2b02      	cmp	r3, #2
 8006eca:	d103      	bne.n	8006ed4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	2202      	movs	r2, #2
 8006ed0:	60da      	str	r2, [r3, #12]
 8006ed2:	e05f      	b.n	8006f94 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	60da      	str	r2, [r3, #12]
 8006eda:	e05b      	b.n	8006f94 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	6a1a      	ldr	r2, [r3, #32]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d007      	beq.n	8006efc <USB_HC_StartXfer+0x10c>
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d003      	beq.n	8006efc <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	2204      	movs	r2, #4
 8006ef8:	60da      	str	r2, [r3, #12]
 8006efa:	e04b      	b.n	8006f94 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2203      	movs	r2, #3
 8006f00:	60da      	str	r2, [r3, #12]
 8006f02:	e047      	b.n	8006f94 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006f04:	79fb      	ldrb	r3, [r7, #7]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d10d      	bne.n	8006f26 <USB_HC_StartXfer+0x136>
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	6a1b      	ldr	r3, [r3, #32]
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	8a92      	ldrh	r2, [r2, #20]
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d907      	bls.n	8006f26 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006f16:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f18:	68ba      	ldr	r2, [r7, #8]
 8006f1a:	8a92      	ldrh	r2, [r2, #20]
 8006f1c:	fb03 f202 	mul.w	r2, r3, r2
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	61da      	str	r2, [r3, #28]
 8006f24:	e036      	b.n	8006f94 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	6a1a      	ldr	r2, [r3, #32]
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	61da      	str	r2, [r3, #28]
 8006f2e:	e031      	b.n	8006f94 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	6a1b      	ldr	r3, [r3, #32]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d018      	beq.n	8006f6a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	6a1b      	ldr	r3, [r3, #32]
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	8a92      	ldrh	r2, [r2, #20]
 8006f40:	4413      	add	r3, r2
 8006f42:	3b01      	subs	r3, #1
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	8a92      	ldrh	r2, [r2, #20]
 8006f48:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f4c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006f4e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006f50:	8b7b      	ldrh	r3, [r7, #26]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d90b      	bls.n	8006f6e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006f56:	8b7b      	ldrh	r3, [r7, #26]
 8006f58:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006f5a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	8a92      	ldrh	r2, [r2, #20]
 8006f60:	fb03 f202 	mul.w	r2, r3, r2
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	61da      	str	r2, [r3, #28]
 8006f68:	e001      	b.n	8006f6e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	78db      	ldrb	r3, [r3, #3]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00a      	beq.n	8006f8c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006f76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	8a92      	ldrh	r2, [r2, #20]
 8006f7c:	fb03 f202 	mul.w	r2, r3, r2
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	61da      	str	r2, [r3, #28]
 8006f84:	e006      	b.n	8006f94 <USB_HC_StartXfer+0x1a4>
 8006f86:	bf00      	nop
 8006f88:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	6a1a      	ldr	r2, [r3, #32]
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	69db      	ldr	r3, [r3, #28]
 8006f98:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006f9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f9e:	04d9      	lsls	r1, r3, #19
 8006fa0:	4ba3      	ldr	r3, [pc, #652]	@ (8007230 <USB_HC_StartXfer+0x440>)
 8006fa2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006fa4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	7d9b      	ldrb	r3, [r3, #22]
 8006faa:	075b      	lsls	r3, r3, #29
 8006fac:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006fb0:	69f9      	ldr	r1, [r7, #28]
 8006fb2:	0148      	lsls	r0, r1, #5
 8006fb4:	6a39      	ldr	r1, [r7, #32]
 8006fb6:	4401      	add	r1, r0
 8006fb8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006fbc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006fbe:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006fc0:	79fb      	ldrb	r3, [r7, #7]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d009      	beq.n	8006fda <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	6999      	ldr	r1, [r3, #24]
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	015a      	lsls	r2, r3, #5
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fd6:	460a      	mov	r2, r1
 8006fd8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006fda:	6a3b      	ldr	r3, [r7, #32]
 8006fdc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	f003 0301 	and.w	r3, r3, #1
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	bf0c      	ite	eq
 8006fea:	2301      	moveq	r3, #1
 8006fec:	2300      	movne	r3, #0
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006ff2:	69fb      	ldr	r3, [r7, #28]
 8006ff4:	015a      	lsls	r2, r3, #5
 8006ff6:	6a3b      	ldr	r3, [r7, #32]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	69fa      	ldr	r2, [r7, #28]
 8007002:	0151      	lsls	r1, r2, #5
 8007004:	6a3a      	ldr	r2, [r7, #32]
 8007006:	440a      	add	r2, r1
 8007008:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800700c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007010:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	015a      	lsls	r2, r3, #5
 8007016:	6a3b      	ldr	r3, [r7, #32]
 8007018:	4413      	add	r3, r2
 800701a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	7e7b      	ldrb	r3, [r7, #25]
 8007022:	075b      	lsls	r3, r3, #29
 8007024:	69f9      	ldr	r1, [r7, #28]
 8007026:	0148      	lsls	r0, r1, #5
 8007028:	6a39      	ldr	r1, [r7, #32]
 800702a:	4401      	add	r1, r0
 800702c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007030:	4313      	orrs	r3, r2
 8007032:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	799b      	ldrb	r3, [r3, #6]
 8007038:	2b01      	cmp	r3, #1
 800703a:	f040 80c3 	bne.w	80071c4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	7c5b      	ldrb	r3, [r3, #17]
 8007042:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007048:	4313      	orrs	r3, r2
 800704a:	69fa      	ldr	r2, [r7, #28]
 800704c:	0151      	lsls	r1, r2, #5
 800704e:	6a3a      	ldr	r2, [r7, #32]
 8007050:	440a      	add	r2, r1
 8007052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007056:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800705a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	6a3b      	ldr	r3, [r7, #32]
 8007062:	4413      	add	r3, r2
 8007064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	69fa      	ldr	r2, [r7, #28]
 800706c:	0151      	lsls	r1, r2, #5
 800706e:	6a3a      	ldr	r2, [r7, #32]
 8007070:	440a      	add	r2, r1
 8007072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007076:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800707a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	79db      	ldrb	r3, [r3, #7]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d123      	bne.n	80070cc <USB_HC_StartXfer+0x2dc>
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	78db      	ldrb	r3, [r3, #3]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d11f      	bne.n	80070cc <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	015a      	lsls	r2, r3, #5
 8007090:	6a3b      	ldr	r3, [r7, #32]
 8007092:	4413      	add	r3, r2
 8007094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	69fa      	ldr	r2, [r7, #28]
 800709c:	0151      	lsls	r1, r2, #5
 800709e:	6a3a      	ldr	r2, [r7, #32]
 80070a0:	440a      	add	r2, r1
 80070a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070aa:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	015a      	lsls	r2, r3, #5
 80070b0:	6a3b      	ldr	r3, [r7, #32]
 80070b2:	4413      	add	r3, r2
 80070b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	69fa      	ldr	r2, [r7, #28]
 80070bc:	0151      	lsls	r1, r2, #5
 80070be:	6a3a      	ldr	r2, [r7, #32]
 80070c0:	440a      	add	r2, r1
 80070c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070ca:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	7c9b      	ldrb	r3, [r3, #18]
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d003      	beq.n	80070dc <USB_HC_StartXfer+0x2ec>
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	7c9b      	ldrb	r3, [r3, #18]
 80070d8:	2b03      	cmp	r3, #3
 80070da:	d117      	bne.n	800710c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d113      	bne.n	800710c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	78db      	ldrb	r3, [r3, #3]
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d10f      	bne.n	800710c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	015a      	lsls	r2, r3, #5
 80070f0:	6a3b      	ldr	r3, [r7, #32]
 80070f2:	4413      	add	r3, r2
 80070f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	69fa      	ldr	r2, [r7, #28]
 80070fc:	0151      	lsls	r1, r2, #5
 80070fe:	6a3a      	ldr	r2, [r7, #32]
 8007100:	440a      	add	r2, r1
 8007102:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007106:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800710a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	7c9b      	ldrb	r3, [r3, #18]
 8007110:	2b01      	cmp	r3, #1
 8007112:	d162      	bne.n	80071da <USB_HC_StartXfer+0x3ea>
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	78db      	ldrb	r3, [r3, #3]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d15e      	bne.n	80071da <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	3b01      	subs	r3, #1
 8007122:	2b03      	cmp	r3, #3
 8007124:	d858      	bhi.n	80071d8 <USB_HC_StartXfer+0x3e8>
 8007126:	a201      	add	r2, pc, #4	@ (adr r2, 800712c <USB_HC_StartXfer+0x33c>)
 8007128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800712c:	0800713d 	.word	0x0800713d
 8007130:	0800715f 	.word	0x0800715f
 8007134:	08007181 	.word	0x08007181
 8007138:	080071a3 	.word	0x080071a3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	015a      	lsls	r2, r3, #5
 8007140:	6a3b      	ldr	r3, [r7, #32]
 8007142:	4413      	add	r3, r2
 8007144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	69fa      	ldr	r2, [r7, #28]
 800714c:	0151      	lsls	r1, r2, #5
 800714e:	6a3a      	ldr	r2, [r7, #32]
 8007150:	440a      	add	r2, r1
 8007152:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007156:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800715a:	6053      	str	r3, [r2, #4]
          break;
 800715c:	e03d      	b.n	80071da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	015a      	lsls	r2, r3, #5
 8007162:	6a3b      	ldr	r3, [r7, #32]
 8007164:	4413      	add	r3, r2
 8007166:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	69fa      	ldr	r2, [r7, #28]
 800716e:	0151      	lsls	r1, r2, #5
 8007170:	6a3a      	ldr	r2, [r7, #32]
 8007172:	440a      	add	r2, r1
 8007174:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007178:	f043 030e 	orr.w	r3, r3, #14
 800717c:	6053      	str	r3, [r2, #4]
          break;
 800717e:	e02c      	b.n	80071da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	015a      	lsls	r2, r3, #5
 8007184:	6a3b      	ldr	r3, [r7, #32]
 8007186:	4413      	add	r3, r2
 8007188:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	69fa      	ldr	r2, [r7, #28]
 8007190:	0151      	lsls	r1, r2, #5
 8007192:	6a3a      	ldr	r2, [r7, #32]
 8007194:	440a      	add	r2, r1
 8007196:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800719a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800719e:	6053      	str	r3, [r2, #4]
          break;
 80071a0:	e01b      	b.n	80071da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	015a      	lsls	r2, r3, #5
 80071a6:	6a3b      	ldr	r3, [r7, #32]
 80071a8:	4413      	add	r3, r2
 80071aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	69fa      	ldr	r2, [r7, #28]
 80071b2:	0151      	lsls	r1, r2, #5
 80071b4:	6a3a      	ldr	r2, [r7, #32]
 80071b6:	440a      	add	r2, r1
 80071b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071c0:	6053      	str	r3, [r2, #4]
          break;
 80071c2:	e00a      	b.n	80071da <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	015a      	lsls	r2, r3, #5
 80071c8:	6a3b      	ldr	r3, [r7, #32]
 80071ca:	4413      	add	r3, r2
 80071cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071d0:	461a      	mov	r2, r3
 80071d2:	2300      	movs	r3, #0
 80071d4:	6053      	str	r3, [r2, #4]
 80071d6:	e000      	b.n	80071da <USB_HC_StartXfer+0x3ea>
          break;
 80071d8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80071da:	69fb      	ldr	r3, [r7, #28]
 80071dc:	015a      	lsls	r2, r3, #5
 80071de:	6a3b      	ldr	r3, [r7, #32]
 80071e0:	4413      	add	r3, r2
 80071e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80071f0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	78db      	ldrb	r3, [r3, #3]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d004      	beq.n	8007204 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007200:	613b      	str	r3, [r7, #16]
 8007202:	e003      	b.n	800720c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800720a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007212:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	015a      	lsls	r2, r3, #5
 8007218:	6a3b      	ldr	r3, [r7, #32]
 800721a:	4413      	add	r3, r2
 800721c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007220:	461a      	mov	r2, r3
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007226:	79fb      	ldrb	r3, [r7, #7]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d003      	beq.n	8007234 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800722c:	2300      	movs	r3, #0
 800722e:	e055      	b.n	80072dc <USB_HC_StartXfer+0x4ec>
 8007230:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	78db      	ldrb	r3, [r3, #3]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d14e      	bne.n	80072da <USB_HC_StartXfer+0x4ea>
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	6a1b      	ldr	r3, [r3, #32]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d04a      	beq.n	80072da <USB_HC_StartXfer+0x4ea>
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	79db      	ldrb	r3, [r3, #7]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d146      	bne.n	80072da <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	7c9b      	ldrb	r3, [r3, #18]
 8007250:	2b03      	cmp	r3, #3
 8007252:	d831      	bhi.n	80072b8 <USB_HC_StartXfer+0x4c8>
 8007254:	a201      	add	r2, pc, #4	@ (adr r2, 800725c <USB_HC_StartXfer+0x46c>)
 8007256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800725a:	bf00      	nop
 800725c:	0800726d 	.word	0x0800726d
 8007260:	08007291 	.word	0x08007291
 8007264:	0800726d 	.word	0x0800726d
 8007268:	08007291 	.word	0x08007291
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	6a1b      	ldr	r3, [r3, #32]
 8007270:	3303      	adds	r3, #3
 8007272:	089b      	lsrs	r3, r3, #2
 8007274:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007276:	8afa      	ldrh	r2, [r7, #22]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800727c:	b29b      	uxth	r3, r3
 800727e:	429a      	cmp	r2, r3
 8007280:	d91c      	bls.n	80072bc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	699b      	ldr	r3, [r3, #24]
 8007286:	f043 0220 	orr.w	r2, r3, #32
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	619a      	str	r2, [r3, #24]
        }
        break;
 800728e:	e015      	b.n	80072bc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	6a1b      	ldr	r3, [r3, #32]
 8007294:	3303      	adds	r3, #3
 8007296:	089b      	lsrs	r3, r3, #2
 8007298:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800729a:	8afa      	ldrh	r2, [r7, #22]
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072a2:	691b      	ldr	r3, [r3, #16]
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d90a      	bls.n	80072c0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	699b      	ldr	r3, [r3, #24]
 80072ae:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	619a      	str	r2, [r3, #24]
        }
        break;
 80072b6:	e003      	b.n	80072c0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80072b8:	bf00      	nop
 80072ba:	e002      	b.n	80072c2 <USB_HC_StartXfer+0x4d2>
        break;
 80072bc:	bf00      	nop
 80072be:	e000      	b.n	80072c2 <USB_HC_StartXfer+0x4d2>
        break;
 80072c0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	6999      	ldr	r1, [r3, #24]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	785a      	ldrb	r2, [r3, #1]
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	2000      	movs	r0, #0
 80072d2:	9000      	str	r0, [sp, #0]
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f7ff f9c3 	bl	8006660 <USB_WritePacket>
  }

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3728      	adds	r7, #40	@ 0x28
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072f6:	695b      	ldr	r3, [r3, #20]
 80072f8:	b29b      	uxth	r3, r3
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3714      	adds	r7, #20
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr

08007306 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007306:	b480      	push	{r7}
 8007308:	b089      	sub	sp, #36	@ 0x24
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	460b      	mov	r3, r1
 8007310:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007316:	78fb      	ldrb	r3, [r7, #3]
 8007318:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	4413      	add	r3, r2
 8007326:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	0c9b      	lsrs	r3, r3, #18
 800732e:	f003 0303 	and.w	r3, r3, #3
 8007332:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	015a      	lsls	r2, r3, #5
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	4413      	add	r3, r2
 800733c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	0fdb      	lsrs	r3, r3, #31
 8007344:	f003 0301 	and.w	r3, r3, #1
 8007348:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	015a      	lsls	r2, r3, #5
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	4413      	add	r3, r2
 8007352:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	0fdb      	lsrs	r3, r3, #31
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	f003 0320 	and.w	r3, r3, #32
 8007368:	2b20      	cmp	r3, #32
 800736a:	d10d      	bne.n	8007388 <USB_HC_Halt+0x82>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10a      	bne.n	8007388 <USB_HC_Halt+0x82>
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d005      	beq.n	8007384 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	2b01      	cmp	r3, #1
 800737c:	d002      	beq.n	8007384 <USB_HC_Halt+0x7e>
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	2b03      	cmp	r3, #3
 8007382:	d101      	bne.n	8007388 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007384:	2300      	movs	r3, #0
 8007386:	e0d8      	b.n	800753a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d002      	beq.n	8007394 <USB_HC_Halt+0x8e>
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	2b02      	cmp	r3, #2
 8007392:	d173      	bne.n	800747c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	015a      	lsls	r2, r3, #5
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	4413      	add	r3, r2
 800739c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69ba      	ldr	r2, [r7, #24]
 80073a4:	0151      	lsls	r1, r2, #5
 80073a6:	69fa      	ldr	r2, [r7, #28]
 80073a8:	440a      	add	r2, r1
 80073aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073b2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d14a      	bne.n	8007456 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d133      	bne.n	8007434 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	015a      	lsls	r2, r3, #5
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	4413      	add	r3, r2
 80073d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	69ba      	ldr	r2, [r7, #24]
 80073dc:	0151      	lsls	r1, r2, #5
 80073de:	69fa      	ldr	r2, [r7, #28]
 80073e0:	440a      	add	r2, r1
 80073e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073ea:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	015a      	lsls	r2, r3, #5
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	4413      	add	r3, r2
 80073f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	69ba      	ldr	r2, [r7, #24]
 80073fc:	0151      	lsls	r1, r2, #5
 80073fe:	69fa      	ldr	r2, [r7, #28]
 8007400:	440a      	add	r2, r1
 8007402:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007406:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800740a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	3301      	adds	r3, #1
 8007410:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007418:	d82e      	bhi.n	8007478 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	015a      	lsls	r2, r3, #5
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	4413      	add	r3, r2
 8007422:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800742c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007430:	d0ec      	beq.n	800740c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007432:	e081      	b.n	8007538 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	4413      	add	r3, r2
 800743c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	69ba      	ldr	r2, [r7, #24]
 8007444:	0151      	lsls	r1, r2, #5
 8007446:	69fa      	ldr	r2, [r7, #28]
 8007448:	440a      	add	r2, r1
 800744a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800744e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007452:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007454:	e070      	b.n	8007538 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	015a      	lsls	r2, r3, #5
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	4413      	add	r3, r2
 800745e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	69ba      	ldr	r2, [r7, #24]
 8007466:	0151      	lsls	r1, r2, #5
 8007468:	69fa      	ldr	r2, [r7, #28]
 800746a:	440a      	add	r2, r1
 800746c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007470:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007474:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007476:	e05f      	b.n	8007538 <USB_HC_Halt+0x232>
            break;
 8007478:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800747a:	e05d      	b.n	8007538 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	015a      	lsls	r2, r3, #5
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	4413      	add	r3, r2
 8007484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	69ba      	ldr	r2, [r7, #24]
 800748c:	0151      	lsls	r1, r2, #5
 800748e:	69fa      	ldr	r2, [r7, #28]
 8007490:	440a      	add	r2, r1
 8007492:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007496:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800749a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d133      	bne.n	8007514 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	015a      	lsls	r2, r3, #5
 80074b0:	69fb      	ldr	r3, [r7, #28]
 80074b2:	4413      	add	r3, r2
 80074b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	69ba      	ldr	r2, [r7, #24]
 80074bc:	0151      	lsls	r1, r2, #5
 80074be:	69fa      	ldr	r2, [r7, #28]
 80074c0:	440a      	add	r2, r1
 80074c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80074cc:	69bb      	ldr	r3, [r7, #24]
 80074ce:	015a      	lsls	r2, r3, #5
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	4413      	add	r3, r2
 80074d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	69ba      	ldr	r2, [r7, #24]
 80074dc:	0151      	lsls	r1, r2, #5
 80074de:	69fa      	ldr	r2, [r7, #28]
 80074e0:	440a      	add	r2, r1
 80074e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80074ea:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	3301      	adds	r3, #1
 80074f0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80074f8:	d81d      	bhi.n	8007536 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	015a      	lsls	r2, r3, #5
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	4413      	add	r3, r2
 8007502:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800750c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007510:	d0ec      	beq.n	80074ec <USB_HC_Halt+0x1e6>
 8007512:	e011      	b.n	8007538 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	015a      	lsls	r2, r3, #5
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	4413      	add	r3, r2
 800751c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69ba      	ldr	r2, [r7, #24]
 8007524:	0151      	lsls	r1, r2, #5
 8007526:	69fa      	ldr	r2, [r7, #28]
 8007528:	440a      	add	r2, r1
 800752a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800752e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007532:	6013      	str	r3, [r2, #0]
 8007534:	e000      	b.n	8007538 <USB_HC_Halt+0x232>
          break;
 8007536:	bf00      	nop
    }
  }

  return HAL_OK;
 8007538:	2300      	movs	r3, #0
}
 800753a:	4618      	mov	r0, r3
 800753c:	3724      	adds	r7, #36	@ 0x24
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr
	...

08007548 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007548:	b480      	push	{r7}
 800754a:	b087      	sub	sp, #28
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	460b      	mov	r3, r1
 8007552:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007558:	78fb      	ldrb	r3, [r7, #3]
 800755a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800755c:	2301      	movs	r3, #1
 800755e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	04da      	lsls	r2, r3, #19
 8007564:	4b15      	ldr	r3, [pc, #84]	@ (80075bc <USB_DoPing+0x74>)
 8007566:	4013      	ands	r3, r2
 8007568:	693a      	ldr	r2, [r7, #16]
 800756a:	0151      	lsls	r1, r2, #5
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	440a      	add	r2, r1
 8007570:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007574:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007578:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	015a      	lsls	r2, r3, #5
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	4413      	add	r3, r2
 8007582:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007590:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007598:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	015a      	lsls	r2, r3, #5
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	4413      	add	r3, r2
 80075a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075a6:	461a      	mov	r2, r3
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	371c      	adds	r7, #28
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	1ff80000 	.word	0x1ff80000

080075c0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b088      	sub	sp, #32
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80075c8:	2300      	movs	r3, #0
 80075ca:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80075d0:	2300      	movs	r3, #0
 80075d2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7fe ff86 	bl	80064e6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80075da:	2110      	movs	r1, #16
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f7fe ffdf 	bl	80065a0 <USB_FlushTxFifo>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d001      	beq.n	80075ec <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f7ff f809 	bl	8006604 <USB_FlushRxFifo>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d001      	beq.n	80075fc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80075fc:	2300      	movs	r3, #0
 80075fe:	61bb      	str	r3, [r7, #24]
 8007600:	e01f      	b.n	8007642 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	015a      	lsls	r2, r3, #5
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	4413      	add	r3, r2
 800760a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007618:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007620:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007628:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	015a      	lsls	r2, r3, #5
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	4413      	add	r3, r2
 8007632:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007636:	461a      	mov	r2, r3
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800763c:	69bb      	ldr	r3, [r7, #24]
 800763e:	3301      	adds	r3, #1
 8007640:	61bb      	str	r3, [r7, #24]
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	2b0f      	cmp	r3, #15
 8007646:	d9dc      	bls.n	8007602 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007648:	2300      	movs	r3, #0
 800764a:	61bb      	str	r3, [r7, #24]
 800764c:	e034      	b.n	80076b8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	015a      	lsls	r2, r3, #5
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	4413      	add	r3, r2
 8007656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007664:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800766c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007674:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	015a      	lsls	r2, r3, #5
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	4413      	add	r3, r2
 800767e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007682:	461a      	mov	r2, r3
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	3301      	adds	r3, #1
 800768c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007694:	d80c      	bhi.n	80076b0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	015a      	lsls	r2, r3, #5
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	4413      	add	r3, r2
 800769e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076ac:	d0ec      	beq.n	8007688 <USB_StopHost+0xc8>
 80076ae:	e000      	b.n	80076b2 <USB_StopHost+0xf2>
        break;
 80076b0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	3301      	adds	r3, #1
 80076b6:	61bb      	str	r3, [r7, #24]
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	2b0f      	cmp	r3, #15
 80076bc:	d9c7      	bls.n	800764e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80076c4:	461a      	mov	r2, r3
 80076c6:	f04f 33ff 	mov.w	r3, #4294967295
 80076ca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f04f 32ff 	mov.w	r2, #4294967295
 80076d2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f7fe fef5 	bl	80064c4 <USB_EnableGlobalInt>

  return ret;
 80076da:	7ffb      	ldrb	r3, [r7, #31]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3720      	adds	r7, #32
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80076e4:	b590      	push	{r4, r7, lr}
 80076e6:	b089      	sub	sp, #36	@ 0x24
 80076e8:	af04      	add	r7, sp, #16
 80076ea:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80076ec:	2301      	movs	r3, #1
 80076ee:	2202      	movs	r2, #2
 80076f0:	2102      	movs	r1, #2
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 fcb7 	bl	8008066 <USBH_FindInterface>
 80076f8:	4603      	mov	r3, r0
 80076fa:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80076fc:	7bfb      	ldrb	r3, [r7, #15]
 80076fe:	2bff      	cmp	r3, #255	@ 0xff
 8007700:	d002      	beq.n	8007708 <USBH_CDC_InterfaceInit+0x24>
 8007702:	7bfb      	ldrb	r3, [r7, #15]
 8007704:	2b01      	cmp	r3, #1
 8007706:	d901      	bls.n	800770c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007708:	2302      	movs	r3, #2
 800770a:	e13d      	b.n	8007988 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800770c:	7bfb      	ldrb	r3, [r7, #15]
 800770e:	4619      	mov	r1, r3
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fc8c 	bl	800802e <USBH_SelectInterface>
 8007716:	4603      	mov	r3, r0
 8007718:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800771a:	7bbb      	ldrb	r3, [r7, #14]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d001      	beq.n	8007724 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007720:	2302      	movs	r3, #2
 8007722:	e131      	b.n	8007988 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800772a:	2050      	movs	r0, #80	@ 0x50
 800772c:	f005 fcce 	bl	800d0cc <malloc>
 8007730:	4603      	mov	r3, r0
 8007732:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800773a:	69db      	ldr	r3, [r3, #28]
 800773c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d101      	bne.n	8007748 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007744:	2302      	movs	r3, #2
 8007746:	e11f      	b.n	8007988 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007748:	2250      	movs	r2, #80	@ 0x50
 800774a:	2100      	movs	r1, #0
 800774c:	68b8      	ldr	r0, [r7, #8]
 800774e:	f005 fd7b 	bl	800d248 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007752:	7bfb      	ldrb	r3, [r7, #15]
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	211a      	movs	r1, #26
 8007758:	fb01 f303 	mul.w	r3, r1, r3
 800775c:	4413      	add	r3, r2
 800775e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	b25b      	sxtb	r3, r3
 8007766:	2b00      	cmp	r3, #0
 8007768:	da15      	bge.n	8007796 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800776a:	7bfb      	ldrb	r3, [r7, #15]
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	211a      	movs	r1, #26
 8007770:	fb01 f303 	mul.w	r3, r1, r3
 8007774:	4413      	add	r3, r2
 8007776:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800777a:	781a      	ldrb	r2, [r3, #0]
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007780:	7bfb      	ldrb	r3, [r7, #15]
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	211a      	movs	r1, #26
 8007786:	fb01 f303 	mul.w	r3, r1, r3
 800778a:	4413      	add	r3, r2
 800778c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007790:	881a      	ldrh	r2, [r3, #0]
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	785b      	ldrb	r3, [r3, #1]
 800779a:	4619      	mov	r1, r3
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f002 f904 	bl	80099aa <USBH_AllocPipe>
 80077a2:	4603      	mov	r3, r0
 80077a4:	461a      	mov	r2, r3
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	7819      	ldrb	r1, [r3, #0]
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	7858      	ldrb	r0, [r3, #1]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	8952      	ldrh	r2, [r2, #10]
 80077c2:	9202      	str	r2, [sp, #8]
 80077c4:	2203      	movs	r2, #3
 80077c6:	9201      	str	r2, [sp, #4]
 80077c8:	9300      	str	r3, [sp, #0]
 80077ca:	4623      	mov	r3, r4
 80077cc:	4602      	mov	r2, r0
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f002 f8bc 	bl	800994c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	2200      	movs	r2, #0
 80077da:	4619      	mov	r1, r3
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f005 fbef 	bl	800cfc0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80077e2:	2300      	movs	r3, #0
 80077e4:	2200      	movs	r2, #0
 80077e6:	210a      	movs	r1, #10
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 fc3c 	bl	8008066 <USBH_FindInterface>
 80077ee:	4603      	mov	r3, r0
 80077f0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80077f2:	7bfb      	ldrb	r3, [r7, #15]
 80077f4:	2bff      	cmp	r3, #255	@ 0xff
 80077f6:	d002      	beq.n	80077fe <USBH_CDC_InterfaceInit+0x11a>
 80077f8:	7bfb      	ldrb	r3, [r7, #15]
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d901      	bls.n	8007802 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80077fe:	2302      	movs	r3, #2
 8007800:	e0c2      	b.n	8007988 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007802:	7bfb      	ldrb	r3, [r7, #15]
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	211a      	movs	r1, #26
 8007808:	fb01 f303 	mul.w	r3, r1, r3
 800780c:	4413      	add	r3, r2
 800780e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	b25b      	sxtb	r3, r3
 8007816:	2b00      	cmp	r3, #0
 8007818:	da16      	bge.n	8007848 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800781a:	7bfb      	ldrb	r3, [r7, #15]
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	211a      	movs	r1, #26
 8007820:	fb01 f303 	mul.w	r3, r1, r3
 8007824:	4413      	add	r3, r2
 8007826:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800782a:	781a      	ldrb	r2, [r3, #0]
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007830:	7bfb      	ldrb	r3, [r7, #15]
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	211a      	movs	r1, #26
 8007836:	fb01 f303 	mul.w	r3, r1, r3
 800783a:	4413      	add	r3, r2
 800783c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007840:	881a      	ldrh	r2, [r3, #0]
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	835a      	strh	r2, [r3, #26]
 8007846:	e015      	b.n	8007874 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007848:	7bfb      	ldrb	r3, [r7, #15]
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	211a      	movs	r1, #26
 800784e:	fb01 f303 	mul.w	r3, r1, r3
 8007852:	4413      	add	r3, r2
 8007854:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007858:	781a      	ldrb	r2, [r3, #0]
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800785e:	7bfb      	ldrb	r3, [r7, #15]
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	211a      	movs	r1, #26
 8007864:	fb01 f303 	mul.w	r3, r1, r3
 8007868:	4413      	add	r3, r2
 800786a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800786e:	881a      	ldrh	r2, [r3, #0]
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007874:	7bfb      	ldrb	r3, [r7, #15]
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	211a      	movs	r1, #26
 800787a:	fb01 f303 	mul.w	r3, r1, r3
 800787e:	4413      	add	r3, r2
 8007880:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007884:	781b      	ldrb	r3, [r3, #0]
 8007886:	b25b      	sxtb	r3, r3
 8007888:	2b00      	cmp	r3, #0
 800788a:	da16      	bge.n	80078ba <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800788c:	7bfb      	ldrb	r3, [r7, #15]
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	211a      	movs	r1, #26
 8007892:	fb01 f303 	mul.w	r3, r1, r3
 8007896:	4413      	add	r3, r2
 8007898:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800789c:	781a      	ldrb	r2, [r3, #0]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	211a      	movs	r1, #26
 80078a8:	fb01 f303 	mul.w	r3, r1, r3
 80078ac:	4413      	add	r3, r2
 80078ae:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80078b2:	881a      	ldrh	r2, [r3, #0]
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	835a      	strh	r2, [r3, #26]
 80078b8:	e015      	b.n	80078e6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80078ba:	7bfb      	ldrb	r3, [r7, #15]
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	211a      	movs	r1, #26
 80078c0:	fb01 f303 	mul.w	r3, r1, r3
 80078c4:	4413      	add	r3, r2
 80078c6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80078ca:	781a      	ldrb	r2, [r3, #0]
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80078d0:	7bfb      	ldrb	r3, [r7, #15]
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	211a      	movs	r1, #26
 80078d6:	fb01 f303 	mul.w	r3, r1, r3
 80078da:	4413      	add	r3, r2
 80078dc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80078e0:	881a      	ldrh	r2, [r3, #0]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	7b9b      	ldrb	r3, [r3, #14]
 80078ea:	4619      	mov	r1, r3
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f002 f85c 	bl	80099aa <USBH_AllocPipe>
 80078f2:	4603      	mov	r3, r0
 80078f4:	461a      	mov	r2, r3
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	7bdb      	ldrb	r3, [r3, #15]
 80078fe:	4619      	mov	r1, r3
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f002 f852 	bl	80099aa <USBH_AllocPipe>
 8007906:	4603      	mov	r3, r0
 8007908:	461a      	mov	r2, r3
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	7b59      	ldrb	r1, [r3, #13]
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	7b98      	ldrb	r0, [r3, #14]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007922:	68ba      	ldr	r2, [r7, #8]
 8007924:	8b12      	ldrh	r2, [r2, #24]
 8007926:	9202      	str	r2, [sp, #8]
 8007928:	2202      	movs	r2, #2
 800792a:	9201      	str	r2, [sp, #4]
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	4623      	mov	r3, r4
 8007930:	4602      	mov	r2, r0
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f002 f80a 	bl	800994c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	7b19      	ldrb	r1, [r3, #12]
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	7bd8      	ldrb	r0, [r3, #15]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800794c:	68ba      	ldr	r2, [r7, #8]
 800794e:	8b52      	ldrh	r2, [r2, #26]
 8007950:	9202      	str	r2, [sp, #8]
 8007952:	2202      	movs	r2, #2
 8007954:	9201      	str	r2, [sp, #4]
 8007956:	9300      	str	r3, [sp, #0]
 8007958:	4623      	mov	r3, r4
 800795a:	4602      	mov	r2, r0
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f001 fff5 	bl	800994c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	2200      	movs	r2, #0
 8007966:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	7b5b      	ldrb	r3, [r3, #13]
 800796e:	2200      	movs	r2, #0
 8007970:	4619      	mov	r1, r3
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f005 fb24 	bl	800cfc0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	7b1b      	ldrb	r3, [r3, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	4619      	mov	r1, r3
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f005 fb1d 	bl	800cfc0 <USBH_LL_SetToggle>

  return USBH_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3714      	adds	r7, #20
 800798c:	46bd      	mov	sp, r7
 800798e:	bd90      	pop	{r4, r7, pc}

08007990 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800799e:	69db      	ldr	r3, [r3, #28]
 80079a0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00e      	beq.n	80079c8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	781b      	ldrb	r3, [r3, #0]
 80079ae:	4619      	mov	r1, r3
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f001 ffea 	bl	800998a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	4619      	mov	r1, r3
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f002 f815 	bl	80099ec <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	7b1b      	ldrb	r3, [r3, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00e      	beq.n	80079ee <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	7b1b      	ldrb	r3, [r3, #12]
 80079d4:	4619      	mov	r1, r3
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f001 ffd7 	bl	800998a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	7b1b      	ldrb	r3, [r3, #12]
 80079e0:	4619      	mov	r1, r3
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f002 f802 	bl	80099ec <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	7b5b      	ldrb	r3, [r3, #13]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00e      	beq.n	8007a14 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	7b5b      	ldrb	r3, [r3, #13]
 80079fa:	4619      	mov	r1, r3
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f001 ffc4 	bl	800998a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	7b5b      	ldrb	r3, [r3, #13]
 8007a06:	4619      	mov	r1, r3
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f001 ffef 	bl	80099ec <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2200      	movs	r2, #0
 8007a12:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a1a:	69db      	ldr	r3, [r3, #28]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d00b      	beq.n	8007a38 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a26:	69db      	ldr	r3, [r3, #28]
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f005 fb57 	bl	800d0dc <free>
    phost->pActiveClass->pData = 0U;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a34:	2200      	movs	r2, #0
 8007a36:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b084      	sub	sp, #16
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	3340      	adds	r3, #64	@ 0x40
 8007a58:	4619      	mov	r1, r3
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 f8b1 	bl	8007bc2 <GetLineCoding>
 8007a60:	4603      	mov	r3, r0
 8007a62:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007a64:	7afb      	ldrb	r3, [r7, #11]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d105      	bne.n	8007a76 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007a70:	2102      	movs	r1, #2
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007a76:	7afb      	ldrb	r3, [r7, #11]
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3710      	adds	r7, #16
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007aa0:	2b04      	cmp	r3, #4
 8007aa2:	d877      	bhi.n	8007b94 <USBH_CDC_Process+0x114>
 8007aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8007aac <USBH_CDC_Process+0x2c>)
 8007aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aaa:	bf00      	nop
 8007aac:	08007ac1 	.word	0x08007ac1
 8007ab0:	08007ac7 	.word	0x08007ac7
 8007ab4:	08007af7 	.word	0x08007af7
 8007ab8:	08007b6b 	.word	0x08007b6b
 8007abc:	08007b79 	.word	0x08007b79
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ac4:	e06d      	b.n	8007ba2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007aca:	4619      	mov	r1, r3
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 f897 	bl	8007c00 <SetLineCoding>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007ad6:	7bbb      	ldrb	r3, [r7, #14]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d104      	bne.n	8007ae6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	2202      	movs	r2, #2
 8007ae0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007ae4:	e058      	b.n	8007b98 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007ae6:	7bbb      	ldrb	r3, [r7, #14]
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d055      	beq.n	8007b98 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	2204      	movs	r2, #4
 8007af0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007af4:	e050      	b.n	8007b98 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	3340      	adds	r3, #64	@ 0x40
 8007afa:	4619      	mov	r1, r3
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f000 f860 	bl	8007bc2 <GetLineCoding>
 8007b02:	4603      	mov	r3, r0
 8007b04:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007b06:	7bbb      	ldrb	r3, [r7, #14]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d126      	bne.n	8007b5a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b1e:	791b      	ldrb	r3, [r3, #4]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d13b      	bne.n	8007b9c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b2e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d133      	bne.n	8007b9c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b3e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d12b      	bne.n	8007b9c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b4c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d124      	bne.n	8007b9c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 f96a 	bl	8007e2c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007b58:	e020      	b.n	8007b9c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007b5a:	7bbb      	ldrb	r3, [r7, #14]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d01d      	beq.n	8007b9c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	2204      	movs	r2, #4
 8007b64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007b68:	e018      	b.n	8007b9c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f867 	bl	8007c3e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 f8e6 	bl	8007d42 <CDC_ProcessReception>
      break;
 8007b76:	e014      	b.n	8007ba2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007b78:	2100      	movs	r1, #0
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f001 f8f8 	bl	8008d70 <USBH_ClrFeature>
 8007b80:	4603      	mov	r3, r0
 8007b82:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007b84:	7bbb      	ldrb	r3, [r7, #14]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d10a      	bne.n	8007ba0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007b92:	e005      	b.n	8007ba0 <USBH_CDC_Process+0x120>

    default:
      break;
 8007b94:	bf00      	nop
 8007b96:	e004      	b.n	8007ba2 <USBH_CDC_Process+0x122>
      break;
 8007b98:	bf00      	nop
 8007b9a:	e002      	b.n	8007ba2 <USBH_CDC_Process+0x122>
      break;
 8007b9c:	bf00      	nop
 8007b9e:	e000      	b.n	8007ba2 <USBH_CDC_Process+0x122>
      break;
 8007ba0:	bf00      	nop

  }

  return status;
 8007ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3710      	adds	r7, #16
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	370c      	adds	r7, #12
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr

08007bc2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007bc2:	b580      	push	{r7, lr}
 8007bc4:	b082      	sub	sp, #8
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	6078      	str	r0, [r7, #4]
 8007bca:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	22a1      	movs	r2, #161	@ 0xa1
 8007bd0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2221      	movs	r2, #33	@ 0x21
 8007bd6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2207      	movs	r2, #7
 8007be8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2207      	movs	r2, #7
 8007bee:	4619      	mov	r1, r3
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f001 fbf1 	bl	80093d8 <USBH_CtlReq>
 8007bf6:	4603      	mov	r3, r0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3708      	adds	r7, #8
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b082      	sub	sp, #8
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2221      	movs	r2, #33	@ 0x21
 8007c0e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2220      	movs	r2, #32
 8007c14:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2207      	movs	r2, #7
 8007c26:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	2207      	movs	r2, #7
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f001 fbd2 	bl	80093d8 <USBH_CtlReq>
 8007c34:	4603      	mov	r3, r0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b086      	sub	sp, #24
 8007c42:	af02      	add	r7, sp, #8
 8007c44:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c4c:	69db      	ldr	r3, [r3, #28]
 8007c4e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007c50:	2300      	movs	r3, #0
 8007c52:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d002      	beq.n	8007c64 <CDC_ProcessTransmission+0x26>
 8007c5e:	2b02      	cmp	r3, #2
 8007c60:	d023      	beq.n	8007caa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8007c62:	e06a      	b.n	8007d3a <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	8b12      	ldrh	r2, [r2, #24]
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d90b      	bls.n	8007c88 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	69d9      	ldr	r1, [r3, #28]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	8b1a      	ldrh	r2, [r3, #24]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	7b5b      	ldrb	r3, [r3, #13]
 8007c7c:	2001      	movs	r0, #1
 8007c7e:	9000      	str	r0, [sp, #0]
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f001 fe20 	bl	80098c6 <USBH_BulkSendData>
 8007c86:	e00b      	b.n	8007ca0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007c90:	b29a      	uxth	r2, r3
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	7b5b      	ldrb	r3, [r3, #13]
 8007c96:	2001      	movs	r0, #1
 8007c98:	9000      	str	r0, [sp, #0]
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f001 fe13 	bl	80098c6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2202      	movs	r2, #2
 8007ca4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007ca8:	e047      	b.n	8007d3a <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	7b5b      	ldrb	r3, [r3, #13]
 8007cae:	4619      	mov	r1, r3
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f005 f95b 	bl	800cf6c <USBH_LL_GetURBState>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007cba:	7afb      	ldrb	r3, [r7, #11]
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d12e      	bne.n	8007d1e <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	8b12      	ldrh	r2, [r2, #24]
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d90e      	bls.n	8007cea <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd0:	68fa      	ldr	r2, [r7, #12]
 8007cd2:	8b12      	ldrh	r2, [r2, #24]
 8007cd4:	1a9a      	subs	r2, r3, r2
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	69db      	ldr	r3, [r3, #28]
 8007cde:	68fa      	ldr	r2, [r7, #12]
 8007ce0:	8b12      	ldrh	r2, [r2, #24]
 8007ce2:	441a      	add	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	61da      	str	r2, [r3, #28]
 8007ce8:	e002      	b.n	8007cf0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2200      	movs	r2, #0
 8007cee:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d004      	beq.n	8007d02 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8007d00:	e006      	b.n	8007d10 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 f87a 	bl	8007e04 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007d10:	2300      	movs	r3, #0
 8007d12:	2200      	movs	r2, #0
 8007d14:	2104      	movs	r1, #4
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 feb6 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8007d1c:	e00c      	b.n	8007d38 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8007d1e:	7afb      	ldrb	r3, [r7, #11]
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d109      	bne.n	8007d38 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2201      	movs	r2, #1
 8007d28:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	2200      	movs	r2, #0
 8007d30:	2104      	movs	r1, #4
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 fea8 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8007d38:	bf00      	nop
  }
}
 8007d3a:	bf00      	nop
 8007d3c:	3710      	adds	r7, #16
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b086      	sub	sp, #24
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d50:	69db      	ldr	r3, [r3, #28]
 8007d52:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007d54:	2300      	movs	r3, #0
 8007d56:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007d5e:	2b03      	cmp	r3, #3
 8007d60:	d002      	beq.n	8007d68 <CDC_ProcessReception+0x26>
 8007d62:	2b04      	cmp	r3, #4
 8007d64:	d00e      	beq.n	8007d84 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8007d66:	e049      	b.n	8007dfc <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	6a19      	ldr	r1, [r3, #32]
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	8b5a      	ldrh	r2, [r3, #26]
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	7b1b      	ldrb	r3, [r3, #12]
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f001 fdcb 	bl	8009910 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	2204      	movs	r2, #4
 8007d7e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007d82:	e03b      	b.n	8007dfc <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	7b1b      	ldrb	r3, [r3, #12]
 8007d88:	4619      	mov	r1, r3
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f005 f8ee 	bl	800cf6c <USBH_LL_GetURBState>
 8007d90:	4603      	mov	r3, r0
 8007d92:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007d94:	7cfb      	ldrb	r3, [r7, #19]
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d12f      	bne.n	8007dfa <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	7b1b      	ldrb	r3, [r3, #12]
 8007d9e:	4619      	mov	r1, r3
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f005 f863 	bl	800ce6c <USBH_LL_GetLastXferSize>
 8007da6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d016      	beq.n	8007de0 <CDC_ProcessReception+0x9e>
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	8b5b      	ldrh	r3, [r3, #26]
 8007db6:	461a      	mov	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d110      	bne.n	8007de0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	1ad2      	subs	r2, r2, r3
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	6a1a      	ldr	r2, [r3, #32]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	441a      	add	r2, r3
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	2203      	movs	r2, #3
 8007dda:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8007dde:	e006      	b.n	8007dee <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 f815 	bl	8007e18 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007dee:	2300      	movs	r3, #0
 8007df0:	2200      	movs	r2, #0
 8007df2:	2104      	movs	r1, #4
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fe47 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8007dfa:	bf00      	nop
  }
}
 8007dfc:	bf00      	nop
 8007dfe:	3718      	adds	r7, #24
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007e0c:	bf00      	nop
 8007e0e:	370c      	adds	r7, #12
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007e20:	bf00      	nop
 8007e22:	370c      	adds	r7, #12
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d101      	bne.n	8007e58 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007e54:	2302      	movs	r3, #2
 8007e56:	e044      	b.n	8007ee2 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	79fa      	ldrb	r2, [r7, #7]
 8007e5c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f000 f841 	bl	8007ef8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2200      	movs	r2, #0
 8007e92:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d003      	beq.n	8007ea4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	68ba      	ldr	r2, [r7, #8]
 8007ea0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	2104      	movs	r1, #4
 8007ea8:	2010      	movs	r0, #16
 8007eaa:	f001 ff1c 	bl	8009ce6 <osMessageQueueNew>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 8007eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007eec <USBH_Init+0xac>)
 8007eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8007ef0 <USBH_Init+0xb0>)
 8007eba:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 8007ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8007eec <USBH_Init+0xac>)
 8007ebe:	2280      	movs	r2, #128	@ 0x80
 8007ec0:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 8007ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8007eec <USBH_Init+0xac>)
 8007ec4:	2218      	movs	r2, #24
 8007ec6:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8007ec8:	4a08      	ldr	r2, [pc, #32]	@ (8007eec <USBH_Init+0xac>)
 8007eca:	68f9      	ldr	r1, [r7, #12]
 8007ecc:	4809      	ldr	r0, [pc, #36]	@ (8007ef4 <USBH_Init+0xb4>)
 8007ece:	f001 fe5d 	bl	8009b8c <osThreadNew>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007eda:	68f8      	ldr	r0, [r7, #12]
 8007edc:	f004 ff12 	bl	800cd04 <USBH_LL_Init>

  return USBH_OK;
 8007ee0:	2300      	movs	r3, #0
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3710      	adds	r7, #16
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bd80      	pop	{r7, pc}
 8007eea:	bf00      	nop
 8007eec:	20000204 	.word	0x20000204
 8007ef0:	0800d468 	.word	0x0800d468
 8007ef4:	08008ad1 	.word	0x08008ad1

08007ef8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007f00:	2300      	movs	r3, #0
 8007f02:	60fb      	str	r3, [r7, #12]
 8007f04:	e009      	b.n	8007f1a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	33e0      	adds	r3, #224	@ 0xe0
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4413      	add	r3, r2
 8007f10:	2200      	movs	r2, #0
 8007f12:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	3301      	adds	r3, #1
 8007f18:	60fb      	str	r3, [r7, #12]
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2b0f      	cmp	r3, #15
 8007f1e:	d9f2      	bls.n	8007f06 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007f20:	2300      	movs	r3, #0
 8007f22:	60fb      	str	r3, [r7, #12]
 8007f24:	e009      	b.n	8007f3a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007f30:	2200      	movs	r2, #0
 8007f32:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	3301      	adds	r3, #1
 8007f38:	60fb      	str	r3, [r7, #12]
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f40:	d3f1      	bcc.n	8007f26 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2240      	movs	r2, #64	@ 0x40
 8007f66:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	331c      	adds	r3, #28
 8007f92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007f96:	2100      	movs	r1, #0
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f005 f955 	bl	800d248 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007fa4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fa8:	2100      	movs	r1, #0
 8007faa:	4618      	mov	r0, r3
 8007fac:	f005 f94c 	bl	800d248 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007fb6:	2212      	movs	r2, #18
 8007fb8:	2100      	movs	r1, #0
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f005 f944 	bl	800d248 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007fc6:	223e      	movs	r2, #62	@ 0x3e
 8007fc8:	2100      	movs	r1, #0
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f005 f93c 	bl	800d248 <memset>

  return USBH_OK;
 8007fd0:	2300      	movs	r3, #0
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3710      	adds	r7, #16
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}

08007fda <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007fda:	b480      	push	{r7}
 8007fdc:	b085      	sub	sp, #20
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
 8007fe2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d016      	beq.n	800801c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d10e      	bne.n	8008016 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007ffe:	1c59      	adds	r1, r3, #1
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	33de      	adds	r3, #222	@ 0xde
 800800a:	6839      	ldr	r1, [r7, #0]
 800800c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008010:	2300      	movs	r3, #0
 8008012:	73fb      	strb	r3, [r7, #15]
 8008014:	e004      	b.n	8008020 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008016:	2302      	movs	r3, #2
 8008018:	73fb      	strb	r3, [r7, #15]
 800801a:	e001      	b.n	8008020 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800801c:	2302      	movs	r3, #2
 800801e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008020:	7bfb      	ldrb	r3, [r7, #15]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3714      	adds	r7, #20
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800802e:	b480      	push	{r7}
 8008030:	b085      	sub	sp, #20
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
 8008036:	460b      	mov	r3, r1
 8008038:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800803a:	2300      	movs	r3, #0
 800803c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008044:	78fa      	ldrb	r2, [r7, #3]
 8008046:	429a      	cmp	r2, r3
 8008048:	d204      	bcs.n	8008054 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	78fa      	ldrb	r2, [r7, #3]
 800804e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008052:	e001      	b.n	8008058 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008054:	2302      	movs	r3, #2
 8008056:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008058:	7bfb      	ldrb	r3, [r7, #15]
}
 800805a:	4618      	mov	r0, r3
 800805c:	3714      	adds	r7, #20
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr

08008066 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008066:	b480      	push	{r7}
 8008068:	b087      	sub	sp, #28
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	4608      	mov	r0, r1
 8008070:	4611      	mov	r1, r2
 8008072:	461a      	mov	r2, r3
 8008074:	4603      	mov	r3, r0
 8008076:	70fb      	strb	r3, [r7, #3]
 8008078:	460b      	mov	r3, r1
 800807a:	70bb      	strb	r3, [r7, #2]
 800807c:	4613      	mov	r3, r2
 800807e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008080:	2300      	movs	r3, #0
 8008082:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008084:	2300      	movs	r3, #0
 8008086:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800808e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008090:	e025      	b.n	80080de <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008092:	7dfb      	ldrb	r3, [r7, #23]
 8008094:	221a      	movs	r2, #26
 8008096:	fb02 f303 	mul.w	r3, r2, r3
 800809a:	3308      	adds	r3, #8
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	4413      	add	r3, r2
 80080a0:	3302      	adds	r3, #2
 80080a2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	795b      	ldrb	r3, [r3, #5]
 80080a8:	78fa      	ldrb	r2, [r7, #3]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d002      	beq.n	80080b4 <USBH_FindInterface+0x4e>
 80080ae:	78fb      	ldrb	r3, [r7, #3]
 80080b0:	2bff      	cmp	r3, #255	@ 0xff
 80080b2:	d111      	bne.n	80080d8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80080b8:	78ba      	ldrb	r2, [r7, #2]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d002      	beq.n	80080c4 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80080be:	78bb      	ldrb	r3, [r7, #2]
 80080c0:	2bff      	cmp	r3, #255	@ 0xff
 80080c2:	d109      	bne.n	80080d8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80080c8:	787a      	ldrb	r2, [r7, #1]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d002      	beq.n	80080d4 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80080ce:	787b      	ldrb	r3, [r7, #1]
 80080d0:	2bff      	cmp	r3, #255	@ 0xff
 80080d2:	d101      	bne.n	80080d8 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80080d4:	7dfb      	ldrb	r3, [r7, #23]
 80080d6:	e006      	b.n	80080e6 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80080d8:	7dfb      	ldrb	r3, [r7, #23]
 80080da:	3301      	adds	r3, #1
 80080dc:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80080de:	7dfb      	ldrb	r3, [r7, #23]
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d9d6      	bls.n	8008092 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80080e4:	23ff      	movs	r3, #255	@ 0xff
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	371c      	adds	r7, #28
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b082      	sub	sp, #8
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f004 fe3e 	bl	800cd7c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008100:	2101      	movs	r1, #1
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f004 ff45 	bl	800cf92 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3708      	adds	r7, #8
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
	...

08008114 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b088      	sub	sp, #32
 8008118:	af04      	add	r7, sp, #16
 800811a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800811c:	2302      	movs	r3, #2
 800811e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008120:	2300      	movs	r3, #0
 8008122:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800812a:	b2db      	uxtb	r3, r3
 800812c:	2b01      	cmp	r3, #1
 800812e:	d102      	bne.n	8008136 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2203      	movs	r2, #3
 8008134:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	b2db      	uxtb	r3, r3
 800813c:	2b0b      	cmp	r3, #11
 800813e:	f200 81f5 	bhi.w	800852c <USBH_Process+0x418>
 8008142:	a201      	add	r2, pc, #4	@ (adr r2, 8008148 <USBH_Process+0x34>)
 8008144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008148:	08008179 	.word	0x08008179
 800814c:	080081b7 	.word	0x080081b7
 8008150:	0800822d 	.word	0x0800822d
 8008154:	080084bb 	.word	0x080084bb
 8008158:	0800852d 	.word	0x0800852d
 800815c:	080082d9 	.word	0x080082d9
 8008160:	08008455 	.word	0x08008455
 8008164:	0800831b 	.word	0x0800831b
 8008168:	08008347 	.word	0x08008347
 800816c:	0800836f 	.word	0x0800836f
 8008170:	080083bd 	.word	0x080083bd
 8008174:	080084a3 	.word	0x080084a3
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800817e:	b2db      	uxtb	r3, r3
 8008180:	2b00      	cmp	r3, #0
 8008182:	f000 81d5 	beq.w	8008530 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2201      	movs	r2, #1
 800818a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800818c:	20c8      	movs	r0, #200	@ 0xc8
 800818e:	f004 ff4a 	bl	800d026 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f004 fe4f 	bl	800ce36 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80081a8:	2300      	movs	r3, #0
 80081aa:	2200      	movs	r2, #0
 80081ac:	2101      	movs	r1, #1
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 fc6a 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80081b4:	e1bc      	b.n	8008530 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d107      	bne.n	80081d2 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2202      	movs	r2, #2
 80081ce:	701a      	strb	r2, [r3, #0]
 80081d0:	e025      	b.n	800821e <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80081d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80081dc:	d914      	bls.n	8008208 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80081e4:	3301      	adds	r3, #1
 80081e6:	b2da      	uxtb	r2, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80081f4:	2b03      	cmp	r3, #3
 80081f6:	d903      	bls.n	8008200 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	220d      	movs	r2, #13
 80081fc:	701a      	strb	r2, [r3, #0]
 80081fe:	e00e      	b.n	800821e <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	701a      	strb	r2, [r3, #0]
 8008206:	e00a      	b.n	800821e <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800820e:	f103 020a 	add.w	r2, r3, #10
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008218:	200a      	movs	r0, #10
 800821a:	f004 ff04 	bl	800d026 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800821e:	2300      	movs	r3, #0
 8008220:	2200      	movs	r2, #0
 8008222:	2101      	movs	r1, #1
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f000 fc2f 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800822a:	e188      	b.n	800853e <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008232:	2b00      	cmp	r3, #0
 8008234:	d005      	beq.n	8008242 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800823c:	2104      	movs	r1, #4
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008242:	2064      	movs	r0, #100	@ 0x64
 8008244:	f004 feef 	bl	800d026 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f004 fdcd 	bl	800cde8 <USBH_LL_GetSpeed>
 800824e:	4603      	mov	r3, r0
 8008250:	461a      	mov	r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2205      	movs	r2, #5
 800825c:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800825e:	2100      	movs	r1, #0
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f001 fba2 	bl	80099aa <USBH_AllocPipe>
 8008266:	4603      	mov	r3, r0
 8008268:	461a      	mov	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800826e:	2180      	movs	r1, #128	@ 0x80
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f001 fb9a 	bl	80099aa <USBH_AllocPipe>
 8008276:	4603      	mov	r3, r0
 8008278:	461a      	mov	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	7919      	ldrb	r1, [r3, #4]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008292:	9202      	str	r2, [sp, #8]
 8008294:	2200      	movs	r2, #0
 8008296:	9201      	str	r2, [sp, #4]
 8008298:	9300      	str	r3, [sp, #0]
 800829a:	4603      	mov	r3, r0
 800829c:	2280      	movs	r2, #128	@ 0x80
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f001 fb54 	bl	800994c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	7959      	ldrb	r1, [r3, #5]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80082b8:	9202      	str	r2, [sp, #8]
 80082ba:	2200      	movs	r2, #0
 80082bc:	9201      	str	r2, [sp, #4]
 80082be:	9300      	str	r3, [sp, #0]
 80082c0:	4603      	mov	r3, r0
 80082c2:	2200      	movs	r2, #0
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f001 fb41 	bl	800994c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80082ca:	2300      	movs	r3, #0
 80082cc:	2200      	movs	r2, #0
 80082ce:	2101      	movs	r1, #1
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 fbd9 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80082d6:	e132      	b.n	800853e <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 f935 	bl	8008548 <USBH_HandleEnum>
 80082de:	4603      	mov	r3, r0
 80082e0:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80082e2:	7bbb      	ldrb	r3, [r7, #14]
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f040 8124 	bne.w	8008534 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d103      	bne.n	8008306 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2208      	movs	r2, #8
 8008302:	701a      	strb	r2, [r3, #0]
 8008304:	e002      	b.n	800830c <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2207      	movs	r2, #7
 800830a:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800830c:	2300      	movs	r3, #0
 800830e:	2200      	movs	r2, #0
 8008310:	2105      	movs	r1, #5
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fbb8 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008318:	e10c      	b.n	8008534 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008320:	2b00      	cmp	r3, #0
 8008322:	f000 8109 	beq.w	8008538 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800832c:	2101      	movs	r1, #1
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2208      	movs	r2, #8
 8008336:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008338:	2300      	movs	r3, #0
 800833a:	2200      	movs	r2, #0
 800833c:	2105      	movs	r1, #5
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 fba2 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8008344:	e0f8      	b.n	8008538 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800834c:	4619      	mov	r1, r3
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 fcc7 	bl	8008ce2 <USBH_SetCfg>
 8008354:	4603      	mov	r3, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d102      	bne.n	8008360 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2209      	movs	r2, #9
 800835e:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008360:	2300      	movs	r3, #0
 8008362:	2200      	movs	r2, #0
 8008364:	2101      	movs	r1, #1
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fb8e 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800836c:	e0e7      	b.n	800853e <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008374:	f003 0320 	and.w	r3, r3, #32
 8008378:	2b00      	cmp	r3, #0
 800837a:	d015      	beq.n	80083a8 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800837c:	2101      	movs	r1, #1
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 fcd2 	bl	8008d28 <USBH_SetFeature>
 8008384:	4603      	mov	r3, r0
 8008386:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008388:	7bbb      	ldrb	r3, [r7, #14]
 800838a:	b2db      	uxtb	r3, r3
 800838c:	2b00      	cmp	r3, #0
 800838e:	d103      	bne.n	8008398 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	220a      	movs	r2, #10
 8008394:	701a      	strb	r2, [r3, #0]
 8008396:	e00a      	b.n	80083ae <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8008398:	7bbb      	ldrb	r3, [r7, #14]
 800839a:	b2db      	uxtb	r3, r3
 800839c:	2b03      	cmp	r3, #3
 800839e:	d106      	bne.n	80083ae <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	220a      	movs	r2, #10
 80083a4:	701a      	strb	r2, [r3, #0]
 80083a6:	e002      	b.n	80083ae <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	220a      	movs	r2, #10
 80083ac:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80083ae:	2300      	movs	r3, #0
 80083b0:	2200      	movs	r2, #0
 80083b2:	2101      	movs	r1, #1
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 fb67 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80083ba:	e0c0      	b.n	800853e <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d03f      	beq.n	8008446 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80083ce:	2300      	movs	r3, #0
 80083d0:	73fb      	strb	r3, [r7, #15]
 80083d2:	e016      	b.n	8008402 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80083d4:	7bfa      	ldrb	r2, [r7, #15]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	32de      	adds	r2, #222	@ 0xde
 80083da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083de:	791a      	ldrb	r2, [r3, #4]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80083e6:	429a      	cmp	r2, r3
 80083e8:	d108      	bne.n	80083fc <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 80083ea:	7bfa      	ldrb	r2, [r7, #15]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	32de      	adds	r2, #222	@ 0xde
 80083f0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80083fa:	e005      	b.n	8008408 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80083fc:	7bfb      	ldrb	r3, [r7, #15]
 80083fe:	3301      	adds	r3, #1
 8008400:	73fb      	strb	r3, [r7, #15]
 8008402:	7bfb      	ldrb	r3, [r7, #15]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d0e5      	beq.n	80083d4 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800840e:	2b00      	cmp	r3, #0
 8008410:	d016      	beq.n	8008440 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	4798      	blx	r3
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d109      	bne.n	8008438 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2206      	movs	r2, #6
 8008428:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008430:	2103      	movs	r1, #3
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	4798      	blx	r3
 8008436:	e006      	b.n	8008446 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	220d      	movs	r2, #13
 800843c:	701a      	strb	r2, [r3, #0]
 800843e:	e002      	b.n	8008446 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	220d      	movs	r2, #13
 8008444:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008446:	2300      	movs	r3, #0
 8008448:	2200      	movs	r2, #0
 800844a:	2105      	movs	r1, #5
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fb1b 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008452:	e074      	b.n	800853e <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800845a:	2b00      	cmp	r3, #0
 800845c:	d017      	beq.n	800848e <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	4798      	blx	r3
 800846a:	4603      	mov	r3, r0
 800846c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800846e:	7bbb      	ldrb	r3, [r7, #14]
 8008470:	b2db      	uxtb	r3, r3
 8008472:	2b00      	cmp	r3, #0
 8008474:	d103      	bne.n	800847e <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	220b      	movs	r2, #11
 800847a:	701a      	strb	r2, [r3, #0]
 800847c:	e00a      	b.n	8008494 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800847e:	7bbb      	ldrb	r3, [r7, #14]
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b02      	cmp	r3, #2
 8008484:	d106      	bne.n	8008494 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	220d      	movs	r2, #13
 800848a:	701a      	strb	r2, [r3, #0]
 800848c:	e002      	b.n	8008494 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	220d      	movs	r2, #13
 8008492:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008494:	2300      	movs	r3, #0
 8008496:	2200      	movs	r2, #0
 8008498:	2105      	movs	r1, #5
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 faf4 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80084a0:	e04d      	b.n	800853e <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d047      	beq.n	800853c <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084b2:	695b      	ldr	r3, [r3, #20]
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	4798      	blx	r3
      }
      break;
 80084b8:	e040      	b.n	800853c <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f7ff fd18 	bl	8007ef8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d009      	beq.n	80084e6 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d005      	beq.n	80084fc <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80084f6:	2105      	movs	r1, #5
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b01      	cmp	r3, #1
 8008506:	d107      	bne.n	8008518 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f7ff fdee 	bl	80080f2 <USBH_Start>
 8008516:	e002      	b.n	800851e <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f004 fc2f 	bl	800cd7c <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800851e:	2300      	movs	r3, #0
 8008520:	2200      	movs	r2, #0
 8008522:	2101      	movs	r1, #1
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 faaf 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800852a:	e008      	b.n	800853e <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 800852c:	bf00      	nop
 800852e:	e006      	b.n	800853e <USBH_Process+0x42a>
      break;
 8008530:	bf00      	nop
 8008532:	e004      	b.n	800853e <USBH_Process+0x42a>
      break;
 8008534:	bf00      	nop
 8008536:	e002      	b.n	800853e <USBH_Process+0x42a>
    break;
 8008538:	bf00      	nop
 800853a:	e000      	b.n	800853e <USBH_Process+0x42a>
      break;
 800853c:	bf00      	nop
  }
  return USBH_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	4618      	mov	r0, r3
 8008542:	3710      	adds	r7, #16
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b088      	sub	sp, #32
 800854c:	af04      	add	r7, sp, #16
 800854e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008550:	2301      	movs	r3, #1
 8008552:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008554:	2301      	movs	r3, #1
 8008556:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	785b      	ldrb	r3, [r3, #1]
 800855c:	2b07      	cmp	r3, #7
 800855e:	f200 81db 	bhi.w	8008918 <USBH_HandleEnum+0x3d0>
 8008562:	a201      	add	r2, pc, #4	@ (adr r2, 8008568 <USBH_HandleEnum+0x20>)
 8008564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008568:	08008589 	.word	0x08008589
 800856c:	08008643 	.word	0x08008643
 8008570:	080086ad 	.word	0x080086ad
 8008574:	08008737 	.word	0x08008737
 8008578:	080087a1 	.word	0x080087a1
 800857c:	08008811 	.word	0x08008811
 8008580:	0800887b 	.word	0x0800887b
 8008584:	080088d9 	.word	0x080088d9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008588:	2108      	movs	r1, #8
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 fac6 	bl	8008b1c <USBH_Get_DevDesc>
 8008590:	4603      	mov	r3, r0
 8008592:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008594:	7bbb      	ldrb	r3, [r7, #14]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d12e      	bne.n	80085f8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	7919      	ldrb	r1, [r3, #4]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80085be:	9202      	str	r2, [sp, #8]
 80085c0:	2200      	movs	r2, #0
 80085c2:	9201      	str	r2, [sp, #4]
 80085c4:	9300      	str	r3, [sp, #0]
 80085c6:	4603      	mov	r3, r0
 80085c8:	2280      	movs	r2, #128	@ 0x80
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f001 f9be 	bl	800994c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	7959      	ldrb	r1, [r3, #5]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80085e4:	9202      	str	r2, [sp, #8]
 80085e6:	2200      	movs	r2, #0
 80085e8:	9201      	str	r2, [sp, #4]
 80085ea:	9300      	str	r3, [sp, #0]
 80085ec:	4603      	mov	r3, r0
 80085ee:	2200      	movs	r2, #0
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f001 f9ab 	bl	800994c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80085f6:	e191      	b.n	800891c <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80085f8:	7bbb      	ldrb	r3, [r7, #14]
 80085fa:	2b03      	cmp	r3, #3
 80085fc:	f040 818e 	bne.w	800891c <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008606:	3301      	adds	r3, #1
 8008608:	b2da      	uxtb	r2, r3
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008616:	2b03      	cmp	r3, #3
 8008618:	d903      	bls.n	8008622 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	220d      	movs	r2, #13
 800861e:	701a      	strb	r2, [r3, #0]
      break;
 8008620:	e17c      	b.n	800891c <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	795b      	ldrb	r3, [r3, #5]
 8008626:	4619      	mov	r1, r3
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f001 f9df 	bl	80099ec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	791b      	ldrb	r3, [r3, #4]
 8008632:	4619      	mov	r1, r3
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f001 f9d9 	bl	80099ec <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	701a      	strb	r2, [r3, #0]
      break;
 8008640:	e16c      	b.n	800891c <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008642:	2112      	movs	r1, #18
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 fa69 	bl	8008b1c <USBH_Get_DevDesc>
 800864a:	4603      	mov	r3, r0
 800864c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800864e:	7bbb      	ldrb	r3, [r7, #14]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d103      	bne.n	800865c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2202      	movs	r2, #2
 8008658:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800865a:	e161      	b.n	8008920 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800865c:	7bbb      	ldrb	r3, [r7, #14]
 800865e:	2b03      	cmp	r3, #3
 8008660:	f040 815e 	bne.w	8008920 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800866a:	3301      	adds	r3, #1
 800866c:	b2da      	uxtb	r2, r3
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800867a:	2b03      	cmp	r3, #3
 800867c:	d903      	bls.n	8008686 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	220d      	movs	r2, #13
 8008682:	701a      	strb	r2, [r3, #0]
      break;
 8008684:	e14c      	b.n	8008920 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	795b      	ldrb	r3, [r3, #5]
 800868a:	4619      	mov	r1, r3
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f001 f9ad 	bl	80099ec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	791b      	ldrb	r3, [r3, #4]
 8008696:	4619      	mov	r1, r3
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f001 f9a7 	bl	80099ec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2200      	movs	r2, #0
 80086a2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2200      	movs	r2, #0
 80086a8:	701a      	strb	r2, [r3, #0]
      break;
 80086aa:	e139      	b.n	8008920 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80086ac:	2101      	movs	r1, #1
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 faf3 	bl	8008c9a <USBH_SetAddress>
 80086b4:	4603      	mov	r3, r0
 80086b6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80086b8:	7bbb      	ldrb	r3, [r7, #14]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d130      	bne.n	8008720 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80086be:	2002      	movs	r0, #2
 80086c0:	f004 fcb1 	bl	800d026 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2203      	movs	r2, #3
 80086d0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	7919      	ldrb	r1, [r3, #4]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80086e6:	9202      	str	r2, [sp, #8]
 80086e8:	2200      	movs	r2, #0
 80086ea:	9201      	str	r2, [sp, #4]
 80086ec:	9300      	str	r3, [sp, #0]
 80086ee:	4603      	mov	r3, r0
 80086f0:	2280      	movs	r2, #128	@ 0x80
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f001 f92a 	bl	800994c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	7959      	ldrb	r1, [r3, #5]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800870c:	9202      	str	r2, [sp, #8]
 800870e:	2200      	movs	r2, #0
 8008710:	9201      	str	r2, [sp, #4]
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	4603      	mov	r3, r0
 8008716:	2200      	movs	r2, #0
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f001 f917 	bl	800994c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800871e:	e101      	b.n	8008924 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008720:	7bbb      	ldrb	r3, [r7, #14]
 8008722:	2b03      	cmp	r3, #3
 8008724:	f040 80fe 	bne.w	8008924 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	220d      	movs	r2, #13
 800872c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	705a      	strb	r2, [r3, #1]
      break;
 8008734:	e0f6      	b.n	8008924 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008736:	2109      	movs	r1, #9
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f000 fa1b 	bl	8008b74 <USBH_Get_CfgDesc>
 800873e:	4603      	mov	r3, r0
 8008740:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008742:	7bbb      	ldrb	r3, [r7, #14]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d103      	bne.n	8008750 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2204      	movs	r2, #4
 800874c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800874e:	e0eb      	b.n	8008928 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008750:	7bbb      	ldrb	r3, [r7, #14]
 8008752:	2b03      	cmp	r3, #3
 8008754:	f040 80e8 	bne.w	8008928 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800875e:	3301      	adds	r3, #1
 8008760:	b2da      	uxtb	r2, r3
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800876e:	2b03      	cmp	r3, #3
 8008770:	d903      	bls.n	800877a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	220d      	movs	r2, #13
 8008776:	701a      	strb	r2, [r3, #0]
      break;
 8008778:	e0d6      	b.n	8008928 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	795b      	ldrb	r3, [r3, #5]
 800877e:	4619      	mov	r1, r3
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f001 f933 	bl	80099ec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	791b      	ldrb	r3, [r3, #4]
 800878a:	4619      	mov	r1, r3
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f001 f92d 	bl	80099ec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	701a      	strb	r2, [r3, #0]
      break;
 800879e:	e0c3      	b.n	8008928 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80087a6:	4619      	mov	r1, r3
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 f9e3 	bl	8008b74 <USBH_Get_CfgDesc>
 80087ae:	4603      	mov	r3, r0
 80087b0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80087b2:	7bbb      	ldrb	r3, [r7, #14]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d103      	bne.n	80087c0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2205      	movs	r2, #5
 80087bc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80087be:	e0b5      	b.n	800892c <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80087c0:	7bbb      	ldrb	r3, [r7, #14]
 80087c2:	2b03      	cmp	r3, #3
 80087c4:	f040 80b2 	bne.w	800892c <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80087ce:	3301      	adds	r3, #1
 80087d0:	b2da      	uxtb	r2, r3
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80087de:	2b03      	cmp	r3, #3
 80087e0:	d903      	bls.n	80087ea <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	220d      	movs	r2, #13
 80087e6:	701a      	strb	r2, [r3, #0]
      break;
 80087e8:	e0a0      	b.n	800892c <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	795b      	ldrb	r3, [r3, #5]
 80087ee:	4619      	mov	r1, r3
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f001 f8fb 	bl	80099ec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	791b      	ldrb	r3, [r3, #4]
 80087fa:	4619      	mov	r1, r3
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f001 f8f5 	bl	80099ec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	701a      	strb	r2, [r3, #0]
      break;
 800880e:	e08d      	b.n	800892c <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008816:	2b00      	cmp	r3, #0
 8008818:	d025      	beq.n	8008866 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008826:	23ff      	movs	r3, #255	@ 0xff
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 f9cd 	bl	8008bc8 <USBH_Get_StringDesc>
 800882e:	4603      	mov	r3, r0
 8008830:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008832:	7bbb      	ldrb	r3, [r7, #14]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d109      	bne.n	800884c <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2206      	movs	r2, #6
 800883c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800883e:	2300      	movs	r3, #0
 8008840:	2200      	movs	r2, #0
 8008842:	2105      	movs	r1, #5
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 f91f 	bl	8008a88 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800884a:	e071      	b.n	8008930 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800884c:	7bbb      	ldrb	r3, [r7, #14]
 800884e:	2b03      	cmp	r3, #3
 8008850:	d16e      	bne.n	8008930 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2206      	movs	r2, #6
 8008856:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008858:	2300      	movs	r3, #0
 800885a:	2200      	movs	r2, #0
 800885c:	2105      	movs	r1, #5
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 f912 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8008864:	e064      	b.n	8008930 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2206      	movs	r2, #6
 800886a:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800886c:	2300      	movs	r3, #0
 800886e:	2200      	movs	r2, #0
 8008870:	2105      	movs	r1, #5
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 f908 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8008878:	e05a      	b.n	8008930 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008880:	2b00      	cmp	r3, #0
 8008882:	d01f      	beq.n	80088c4 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008890:	23ff      	movs	r3, #255	@ 0xff
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f998 	bl	8008bc8 <USBH_Get_StringDesc>
 8008898:	4603      	mov	r3, r0
 800889a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800889c:	7bbb      	ldrb	r3, [r7, #14]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d103      	bne.n	80088aa <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2207      	movs	r2, #7
 80088a6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80088a8:	e044      	b.n	8008934 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80088aa:	7bbb      	ldrb	r3, [r7, #14]
 80088ac:	2b03      	cmp	r3, #3
 80088ae:	d141      	bne.n	8008934 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2207      	movs	r2, #7
 80088b4:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80088b6:	2300      	movs	r3, #0
 80088b8:	2200      	movs	r2, #0
 80088ba:	2105      	movs	r1, #5
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 f8e3 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 80088c2:	e037      	b.n	8008934 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2207      	movs	r2, #7
 80088c8:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80088ca:	2300      	movs	r3, #0
 80088cc:	2200      	movs	r2, #0
 80088ce:	2105      	movs	r1, #5
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 f8d9 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 80088d6:	e02d      	b.n	8008934 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d017      	beq.n	8008912 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80088ee:	23ff      	movs	r3, #255	@ 0xff
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f000 f969 	bl	8008bc8 <USBH_Get_StringDesc>
 80088f6:	4603      	mov	r3, r0
 80088f8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80088fa:	7bbb      	ldrb	r3, [r7, #14]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d102      	bne.n	8008906 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008900:	2300      	movs	r3, #0
 8008902:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008904:	e018      	b.n	8008938 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008906:	7bbb      	ldrb	r3, [r7, #14]
 8008908:	2b03      	cmp	r3, #3
 800890a:	d115      	bne.n	8008938 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 800890c:	2300      	movs	r3, #0
 800890e:	73fb      	strb	r3, [r7, #15]
      break;
 8008910:	e012      	b.n	8008938 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8008912:	2300      	movs	r3, #0
 8008914:	73fb      	strb	r3, [r7, #15]
      break;
 8008916:	e00f      	b.n	8008938 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8008918:	bf00      	nop
 800891a:	e00e      	b.n	800893a <USBH_HandleEnum+0x3f2>
      break;
 800891c:	bf00      	nop
 800891e:	e00c      	b.n	800893a <USBH_HandleEnum+0x3f2>
      break;
 8008920:	bf00      	nop
 8008922:	e00a      	b.n	800893a <USBH_HandleEnum+0x3f2>
      break;
 8008924:	bf00      	nop
 8008926:	e008      	b.n	800893a <USBH_HandleEnum+0x3f2>
      break;
 8008928:	bf00      	nop
 800892a:	e006      	b.n	800893a <USBH_HandleEnum+0x3f2>
      break;
 800892c:	bf00      	nop
 800892e:	e004      	b.n	800893a <USBH_HandleEnum+0x3f2>
      break;
 8008930:	bf00      	nop
 8008932:	e002      	b.n	800893a <USBH_HandleEnum+0x3f2>
      break;
 8008934:	bf00      	nop
 8008936:	e000      	b.n	800893a <USBH_HandleEnum+0x3f2>
      break;
 8008938:	bf00      	nop
  }
  return Status;
 800893a:	7bfb      	ldrb	r3, [r7, #15]
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	683a      	ldr	r2, [r7, #0]
 8008952:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008956:	bf00      	nop
 8008958:	370c      	adds	r7, #12
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr

08008962 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008962:	b580      	push	{r7, lr}
 8008964:	b082      	sub	sp, #8
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008970:	1c5a      	adds	r2, r3, #1
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 f804 	bl	8008986 <USBH_HandleSof>
}
 800897e:	bf00      	nop
 8008980:	3708      	adds	r7, #8
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}

08008986 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008986:	b580      	push	{r7, lr}
 8008988:	b082      	sub	sp, #8
 800898a:	af00      	add	r7, sp, #0
 800898c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	b2db      	uxtb	r3, r3
 8008994:	2b0b      	cmp	r3, #11
 8008996:	d10a      	bne.n	80089ae <USBH_HandleSof+0x28>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d005      	beq.n	80089ae <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089a8:	699b      	ldr	r3, [r3, #24]
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	4798      	blx	r3
  }
}
 80089ae:	bf00      	nop
 80089b0:	3708      	adds	r7, #8
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b082      	sub	sp, #8
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2201      	movs	r2, #1
 80089c2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80089c6:	2300      	movs	r3, #0
 80089c8:	2200      	movs	r2, #0
 80089ca:	2101      	movs	r1, #1
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 f85b 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80089d2:	bf00      	nop
}
 80089d4:	3708      	adds	r7, #8
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}

080089da <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80089da:	b480      	push	{r7}
 80089dc:	b083      	sub	sp, #12
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2201      	movs	r2, #1
 80089ee:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80089f2:	bf00      	nop
}
 80089f4:	370c      	adds	r7, #12
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr

080089fe <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80089fe:	b580      	push	{r7, lr}
 8008a00:	b082      	sub	sp, #8
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008a1e:	2300      	movs	r3, #0
 8008a20:	2200      	movs	r2, #0
 8008a22:	2101      	movs	r1, #1
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 f82f 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3708      	adds	r7, #8
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b082      	sub	sp, #8
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f004 f9ac 	bl	800cdb2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	791b      	ldrb	r3, [r3, #4]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f000 ffc3 	bl	80099ec <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	795b      	ldrb	r3, [r3, #5]
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 ffbd 	bl	80099ec <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008a72:	2300      	movs	r3, #0
 8008a74:	2200      	movs	r2, #0
 8008a76:	2101      	movs	r1, #1
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 f805 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3708      	adds	r7, #8
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	60f8      	str	r0, [r7, #12]
 8008a90:	607a      	str	r2, [r7, #4]
 8008a92:	603b      	str	r3, [r7, #0]
 8008a94:	460b      	mov	r3, r1
 8008a96:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8008a98:	7afa      	ldrb	r2, [r7, #11]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f001 fa4e 	bl	8009f48 <osMessageQueueGetSpace>
 8008aac:	4603      	mov	r3, r0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d00a      	beq.n	8008ac8 <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	b2da      	uxtb	r2, r3
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f001 f982 	bl	8009dcc <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8008ac8:	bf00      	nop
 8008aca:	3710      	adds	r7, #16
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b084      	sub	sp, #16
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8008ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ae8:	2200      	movs	r2, #0
 8008aea:	f001 f9cf 	bl	8009e8c <osMessageQueueGet>
 8008aee:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1f0      	bne.n	8008ad8 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f7ff fb0c 	bl	8008114 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8008afc:	e7ec      	b.n	8008ad8 <USBH_Process_OS+0x8>

08008afe <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8008afe:	b580      	push	{r7, lr}
 8008b00:	b082      	sub	sp, #8
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008b06:	2300      	movs	r3, #0
 8008b08:	2200      	movs	r2, #0
 8008b0a:	2101      	movs	r1, #1
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f7ff ffbb 	bl	8008a88 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008b12:	2300      	movs	r3, #0
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3708      	adds	r7, #8
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b086      	sub	sp, #24
 8008b20:	af02      	add	r7, sp, #8
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	460b      	mov	r3, r1
 8008b26:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008b28:	887b      	ldrh	r3, [r7, #2]
 8008b2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b2e:	d901      	bls.n	8008b34 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008b30:	2303      	movs	r3, #3
 8008b32:	e01b      	b.n	8008b6c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008b3a:	887b      	ldrh	r3, [r7, #2]
 8008b3c:	9300      	str	r3, [sp, #0]
 8008b3e:	4613      	mov	r3, r2
 8008b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008b44:	2100      	movs	r1, #0
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 f872 	bl	8008c30 <USBH_GetDescriptor>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008b50:	7bfb      	ldrb	r3, [r7, #15]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d109      	bne.n	8008b6a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008b5c:	887a      	ldrh	r2, [r7, #2]
 8008b5e:	4619      	mov	r1, r3
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 f929 	bl	8008db8 <USBH_ParseDevDesc>
 8008b66:	4603      	mov	r3, r0
 8008b68:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b086      	sub	sp, #24
 8008b78:	af02      	add	r7, sp, #8
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	460b      	mov	r3, r1
 8008b7e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	331c      	adds	r3, #28
 8008b84:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008b86:	887b      	ldrh	r3, [r7, #2]
 8008b88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b8c:	d901      	bls.n	8008b92 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008b8e:	2303      	movs	r3, #3
 8008b90:	e016      	b.n	8008bc0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008b92:	887b      	ldrh	r3, [r7, #2]
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 f846 	bl	8008c30 <USBH_GetDescriptor>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008ba8:	7bfb      	ldrb	r3, [r7, #15]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d107      	bne.n	8008bbe <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008bae:	887b      	ldrh	r3, [r7, #2]
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	68b9      	ldr	r1, [r7, #8]
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 f9af 	bl	8008f18 <USBH_ParseCfgDesc>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3710      	adds	r7, #16
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b088      	sub	sp, #32
 8008bcc:	af02      	add	r7, sp, #8
 8008bce:	60f8      	str	r0, [r7, #12]
 8008bd0:	607a      	str	r2, [r7, #4]
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	72fb      	strb	r3, [r7, #11]
 8008bd8:	4613      	mov	r3, r2
 8008bda:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008bdc:	893b      	ldrh	r3, [r7, #8]
 8008bde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008be2:	d802      	bhi.n	8008bea <USBH_Get_StringDesc+0x22>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d101      	bne.n	8008bee <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008bea:	2303      	movs	r3, #3
 8008bec:	e01c      	b.n	8008c28 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008bee:	7afb      	ldrb	r3, [r7, #11]
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8008bf6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008bfe:	893b      	ldrh	r3, [r7, #8]
 8008c00:	9300      	str	r3, [sp, #0]
 8008c02:	460b      	mov	r3, r1
 8008c04:	2100      	movs	r1, #0
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f000 f812 	bl	8008c30 <USBH_GetDescriptor>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008c10:	7dfb      	ldrb	r3, [r7, #23]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d107      	bne.n	8008c26 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008c1c:	893a      	ldrh	r2, [r7, #8]
 8008c1e:	6879      	ldr	r1, [r7, #4]
 8008c20:	4618      	mov	r0, r3
 8008c22:	f000 fb8c 	bl	800933e <USBH_ParseStringDesc>
  }

  return status;
 8008c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3718      	adds	r7, #24
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b084      	sub	sp, #16
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	607b      	str	r3, [r7, #4]
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	72fb      	strb	r3, [r7, #11]
 8008c3e:	4613      	mov	r3, r2
 8008c40:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	789b      	ldrb	r3, [r3, #2]
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	d11c      	bne.n	8008c84 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008c4a:	7afb      	ldrb	r3, [r7, #11]
 8008c4c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008c50:	b2da      	uxtb	r2, r3
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2206      	movs	r2, #6
 8008c5a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	893a      	ldrh	r2, [r7, #8]
 8008c60:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008c62:	893b      	ldrh	r3, [r7, #8]
 8008c64:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008c68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c6c:	d104      	bne.n	8008c78 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	f240 4209 	movw	r2, #1033	@ 0x409
 8008c74:	829a      	strh	r2, [r3, #20]
 8008c76:	e002      	b.n	8008c7e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	8b3a      	ldrh	r2, [r7, #24]
 8008c82:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008c84:	8b3b      	ldrh	r3, [r7, #24]
 8008c86:	461a      	mov	r2, r3
 8008c88:	6879      	ldr	r1, [r7, #4]
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	f000 fba4 	bl	80093d8 <USBH_CtlReq>
 8008c90:	4603      	mov	r3, r0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3710      	adds	r7, #16
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}

08008c9a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008c9a:	b580      	push	{r7, lr}
 8008c9c:	b082      	sub	sp, #8
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	789b      	ldrb	r3, [r3, #2]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d10f      	bne.n	8008cce <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2205      	movs	r2, #5
 8008cb8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008cba:	78fb      	ldrb	r3, [r7, #3]
 8008cbc:	b29a      	uxth	r2, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008cce:	2200      	movs	r2, #0
 8008cd0:	2100      	movs	r1, #0
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 fb80 	bl	80093d8 <USBH_CtlReq>
 8008cd8:	4603      	mov	r3, r0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3708      	adds	r7, #8
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}

08008ce2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008ce2:	b580      	push	{r7, lr}
 8008ce4:	b082      	sub	sp, #8
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
 8008cea:	460b      	mov	r3, r1
 8008cec:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	789b      	ldrb	r3, [r3, #2]
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d10e      	bne.n	8008d14 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2209      	movs	r2, #9
 8008d00:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	887a      	ldrh	r2, [r7, #2]
 8008d06:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008d14:	2200      	movs	r2, #0
 8008d16:	2100      	movs	r1, #0
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 fb5d 	bl	80093d8 <USBH_CtlReq>
 8008d1e:	4603      	mov	r3, r0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3708      	adds	r7, #8
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b082      	sub	sp, #8
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	460b      	mov	r3, r1
 8008d32:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	789b      	ldrb	r3, [r3, #2]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d10f      	bne.n	8008d5c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2203      	movs	r2, #3
 8008d46:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008d48:	78fb      	ldrb	r3, [r7, #3]
 8008d4a:	b29a      	uxth	r2, r3
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2200      	movs	r2, #0
 8008d54:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	2100      	movs	r1, #0
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 fb39 	bl	80093d8 <USBH_CtlReq>
 8008d66:	4603      	mov	r3, r0
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3708      	adds	r7, #8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	460b      	mov	r3, r1
 8008d7a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	789b      	ldrb	r3, [r3, #2]
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d10f      	bne.n	8008da4 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2202      	movs	r2, #2
 8008d88:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008d96:	78fb      	ldrb	r3, [r7, #3]
 8008d98:	b29a      	uxth	r2, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2200      	movs	r2, #0
 8008da2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008da4:	2200      	movs	r2, #0
 8008da6:	2100      	movs	r1, #0
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 fb15 	bl	80093d8 <USBH_CtlReq>
 8008dae:	4603      	mov	r3, r0
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3708      	adds	r7, #8
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}

08008db8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b087      	sub	sp, #28
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008dcc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d101      	bne.n	8008ddc <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008dd8:	2302      	movs	r3, #2
 8008dda:	e094      	b.n	8008f06 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	781a      	ldrb	r2, [r3, #0]
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	785a      	ldrb	r2, [r3, #1]
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	3302      	adds	r3, #2
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	461a      	mov	r2, r3
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	3303      	adds	r3, #3
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	021b      	lsls	r3, r3, #8
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	791a      	ldrb	r2, [r3, #4]
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	795a      	ldrb	r2, [r3, #5]
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	799a      	ldrb	r2, [r3, #6]
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	79da      	ldrb	r2, [r3, #7]
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d004      	beq.n	8008e3a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d11b      	bne.n	8008e72 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	79db      	ldrb	r3, [r3, #7]
 8008e3e:	2b20      	cmp	r3, #32
 8008e40:	dc0f      	bgt.n	8008e62 <USBH_ParseDevDesc+0xaa>
 8008e42:	2b08      	cmp	r3, #8
 8008e44:	db0f      	blt.n	8008e66 <USBH_ParseDevDesc+0xae>
 8008e46:	3b08      	subs	r3, #8
 8008e48:	4a32      	ldr	r2, [pc, #200]	@ (8008f14 <USBH_ParseDevDesc+0x15c>)
 8008e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e4e:	f003 0301 	and.w	r3, r3, #1
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	bf14      	ite	ne
 8008e56:	2301      	movne	r3, #1
 8008e58:	2300      	moveq	r3, #0
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d106      	bne.n	8008e6e <USBH_ParseDevDesc+0xb6>
 8008e60:	e001      	b.n	8008e66 <USBH_ParseDevDesc+0xae>
 8008e62:	2b40      	cmp	r3, #64	@ 0x40
 8008e64:	d003      	beq.n	8008e6e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	2208      	movs	r2, #8
 8008e6a:	71da      	strb	r2, [r3, #7]
        break;
 8008e6c:	e000      	b.n	8008e70 <USBH_ParseDevDesc+0xb8>
        break;
 8008e6e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008e70:	e00e      	b.n	8008e90 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d107      	bne.n	8008e8c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	79db      	ldrb	r3, [r3, #7]
 8008e80:	2b08      	cmp	r3, #8
 8008e82:	d005      	beq.n	8008e90 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	2208      	movs	r2, #8
 8008e88:	71da      	strb	r2, [r3, #7]
 8008e8a:	e001      	b.n	8008e90 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008e90:	88fb      	ldrh	r3, [r7, #6]
 8008e92:	2b08      	cmp	r3, #8
 8008e94:	d936      	bls.n	8008f04 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	3308      	adds	r3, #8
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	3309      	adds	r3, #9
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	021b      	lsls	r3, r3, #8
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	b29a      	uxth	r2, r3
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	330a      	adds	r3, #10
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	330b      	adds	r3, #11
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	021b      	lsls	r3, r3, #8
 8008ec0:	b29b      	uxth	r3, r3
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	b29a      	uxth	r2, r3
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	330c      	adds	r3, #12
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	461a      	mov	r2, r3
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	330d      	adds	r3, #13
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	021b      	lsls	r3, r3, #8
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	4313      	orrs	r3, r2
 8008ede:	b29a      	uxth	r2, r3
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	7b9a      	ldrb	r2, [r3, #14]
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	7bda      	ldrb	r2, [r3, #15]
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	7c1a      	ldrb	r2, [r3, #16]
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	7c5a      	ldrb	r2, [r3, #17]
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008f04:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	371c      	adds	r7, #28
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	01000101 	.word	0x01000101

08008f18 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08c      	sub	sp, #48	@ 0x30
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	4613      	mov	r3, r2
 8008f24:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008f2c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008f34:	2300      	movs	r3, #0
 8008f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d101      	bne.n	8008f4a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008f46:	2302      	movs	r3, #2
 8008f48:	e0de      	b.n	8009108 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	2b09      	cmp	r3, #9
 8008f54:	d002      	beq.n	8008f5c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f58:	2209      	movs	r2, #9
 8008f5a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	781a      	ldrb	r2, [r3, #0]
 8008f60:	6a3b      	ldr	r3, [r7, #32]
 8008f62:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	785a      	ldrb	r2, [r3, #1]
 8008f68:	6a3b      	ldr	r3, [r7, #32]
 8008f6a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	3302      	adds	r3, #2
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	461a      	mov	r2, r3
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	3303      	adds	r3, #3
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	021b      	lsls	r3, r3, #8
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f86:	bf28      	it	cs
 8008f88:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008f8c:	b29a      	uxth	r2, r3
 8008f8e:	6a3b      	ldr	r3, [r7, #32]
 8008f90:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	791a      	ldrb	r2, [r3, #4]
 8008f96:	6a3b      	ldr	r3, [r7, #32]
 8008f98:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	795a      	ldrb	r2, [r3, #5]
 8008f9e:	6a3b      	ldr	r3, [r7, #32]
 8008fa0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	799a      	ldrb	r2, [r3, #6]
 8008fa6:	6a3b      	ldr	r3, [r7, #32]
 8008fa8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	79da      	ldrb	r2, [r3, #7]
 8008fae:	6a3b      	ldr	r3, [r7, #32]
 8008fb0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	7a1a      	ldrb	r2, [r3, #8]
 8008fb6:	6a3b      	ldr	r3, [r7, #32]
 8008fb8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008fba:	88fb      	ldrh	r3, [r7, #6]
 8008fbc:	2b09      	cmp	r3, #9
 8008fbe:	f240 80a1 	bls.w	8009104 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008fc2:	2309      	movs	r3, #9
 8008fc4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008fca:	e085      	b.n	80090d8 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008fcc:	f107 0316 	add.w	r3, r7, #22
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fd4:	f000 f9e6 	bl	80093a4 <USBH_GetNextDesc>
 8008fd8:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fdc:	785b      	ldrb	r3, [r3, #1]
 8008fde:	2b04      	cmp	r3, #4
 8008fe0:	d17a      	bne.n	80090d8 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	2b09      	cmp	r3, #9
 8008fe8:	d002      	beq.n	8008ff0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fec:	2209      	movs	r2, #9
 8008fee:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ff4:	221a      	movs	r2, #26
 8008ff6:	fb02 f303 	mul.w	r3, r2, r3
 8008ffa:	3308      	adds	r3, #8
 8008ffc:	6a3a      	ldr	r2, [r7, #32]
 8008ffe:	4413      	add	r3, r2
 8009000:	3302      	adds	r3, #2
 8009002:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009004:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009006:	69f8      	ldr	r0, [r7, #28]
 8009008:	f000 f882 	bl	8009110 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800900c:	2300      	movs	r3, #0
 800900e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009012:	2300      	movs	r3, #0
 8009014:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009016:	e043      	b.n	80090a0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009018:	f107 0316 	add.w	r3, r7, #22
 800901c:	4619      	mov	r1, r3
 800901e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009020:	f000 f9c0 	bl	80093a4 <USBH_GetNextDesc>
 8009024:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009028:	785b      	ldrb	r3, [r3, #1]
 800902a:	2b05      	cmp	r3, #5
 800902c:	d138      	bne.n	80090a0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800902e:	69fb      	ldr	r3, [r7, #28]
 8009030:	795b      	ldrb	r3, [r3, #5]
 8009032:	2b01      	cmp	r3, #1
 8009034:	d113      	bne.n	800905e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800903a:	2b02      	cmp	r3, #2
 800903c:	d003      	beq.n	8009046 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	799b      	ldrb	r3, [r3, #6]
 8009042:	2b03      	cmp	r3, #3
 8009044:	d10b      	bne.n	800905e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009046:	69fb      	ldr	r3, [r7, #28]
 8009048:	79db      	ldrb	r3, [r3, #7]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d10b      	bne.n	8009066 <USBH_ParseCfgDesc+0x14e>
 800904e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	2b09      	cmp	r3, #9
 8009054:	d007      	beq.n	8009066 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009058:	2209      	movs	r2, #9
 800905a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800905c:	e003      	b.n	8009066 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800905e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009060:	2207      	movs	r2, #7
 8009062:	701a      	strb	r2, [r3, #0]
 8009064:	e000      	b.n	8009068 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009066:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800906c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009070:	3201      	adds	r2, #1
 8009072:	00d2      	lsls	r2, r2, #3
 8009074:	211a      	movs	r1, #26
 8009076:	fb01 f303 	mul.w	r3, r1, r3
 800907a:	4413      	add	r3, r2
 800907c:	3308      	adds	r3, #8
 800907e:	6a3a      	ldr	r2, [r7, #32]
 8009080:	4413      	add	r3, r2
 8009082:	3304      	adds	r3, #4
 8009084:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009086:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009088:	69b9      	ldr	r1, [r7, #24]
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f000 f86f 	bl	800916e <USBH_ParseEPDesc>
 8009090:	4603      	mov	r3, r0
 8009092:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009096:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800909a:	3301      	adds	r3, #1
 800909c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80090a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d80a      	bhi.n	80090be <USBH_ParseCfgDesc+0x1a6>
 80090a8:	69fb      	ldr	r3, [r7, #28]
 80090aa:	791b      	ldrb	r3, [r3, #4]
 80090ac:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d204      	bcs.n	80090be <USBH_ParseCfgDesc+0x1a6>
 80090b4:	6a3b      	ldr	r3, [r7, #32]
 80090b6:	885a      	ldrh	r2, [r3, #2]
 80090b8:	8afb      	ldrh	r3, [r7, #22]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d8ac      	bhi.n	8009018 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80090be:	69fb      	ldr	r3, [r7, #28]
 80090c0:	791b      	ldrb	r3, [r3, #4]
 80090c2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d201      	bcs.n	80090ce <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80090ca:	2303      	movs	r3, #3
 80090cc:	e01c      	b.n	8009108 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80090ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090d2:	3301      	adds	r3, #1
 80090d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80090d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090dc:	2b01      	cmp	r3, #1
 80090de:	d805      	bhi.n	80090ec <USBH_ParseCfgDesc+0x1d4>
 80090e0:	6a3b      	ldr	r3, [r7, #32]
 80090e2:	885a      	ldrh	r2, [r3, #2]
 80090e4:	8afb      	ldrh	r3, [r7, #22]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	f63f af70 	bhi.w	8008fcc <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80090ec:	6a3b      	ldr	r3, [r7, #32]
 80090ee:	791b      	ldrb	r3, [r3, #4]
 80090f0:	2b02      	cmp	r3, #2
 80090f2:	bf28      	it	cs
 80090f4:	2302      	movcs	r3, #2
 80090f6:	b2db      	uxtb	r3, r3
 80090f8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d201      	bcs.n	8009104 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009100:	2303      	movs	r3, #3
 8009102:	e001      	b.n	8009108 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009104:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009108:	4618      	mov	r0, r3
 800910a:	3730      	adds	r7, #48	@ 0x30
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009110:	b480      	push	{r7}
 8009112:	b083      	sub	sp, #12
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	781a      	ldrb	r2, [r3, #0]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	785a      	ldrb	r2, [r3, #1]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	789a      	ldrb	r2, [r3, #2]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	78da      	ldrb	r2, [r3, #3]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	791a      	ldrb	r2, [r3, #4]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	795a      	ldrb	r2, [r3, #5]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	799a      	ldrb	r2, [r3, #6]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	79da      	ldrb	r2, [r3, #7]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	7a1a      	ldrb	r2, [r3, #8]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	721a      	strb	r2, [r3, #8]
}
 8009162:	bf00      	nop
 8009164:	370c      	adds	r7, #12
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800916e:	b480      	push	{r7}
 8009170:	b087      	sub	sp, #28
 8009172:	af00      	add	r7, sp, #0
 8009174:	60f8      	str	r0, [r7, #12]
 8009176:	60b9      	str	r1, [r7, #8]
 8009178:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800917a:	2300      	movs	r3, #0
 800917c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	781a      	ldrb	r2, [r3, #0]
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	785a      	ldrb	r2, [r3, #1]
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	789a      	ldrb	r2, [r3, #2]
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	78da      	ldrb	r2, [r3, #3]
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	3304      	adds	r3, #4
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	461a      	mov	r2, r3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	3305      	adds	r3, #5
 80091aa:	781b      	ldrb	r3, [r3, #0]
 80091ac:	021b      	lsls	r3, r3, #8
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	4313      	orrs	r3, r2
 80091b2:	b29a      	uxth	r2, r3
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	799a      	ldrb	r2, [r3, #6]
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	889b      	ldrh	r3, [r3, #4]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d009      	beq.n	80091dc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80091cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091d0:	d804      	bhi.n	80091dc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80091d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091da:	d901      	bls.n	80091e0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80091dc:	2303      	movs	r3, #3
 80091de:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d136      	bne.n	8009258 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	78db      	ldrb	r3, [r3, #3]
 80091ee:	f003 0303 	and.w	r3, r3, #3
 80091f2:	2b02      	cmp	r3, #2
 80091f4:	d108      	bne.n	8009208 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	889b      	ldrh	r3, [r3, #4]
 80091fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091fe:	f240 8097 	bls.w	8009330 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009202:	2303      	movs	r3, #3
 8009204:	75fb      	strb	r3, [r7, #23]
 8009206:	e093      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	78db      	ldrb	r3, [r3, #3]
 800920c:	f003 0303 	and.w	r3, r3, #3
 8009210:	2b00      	cmp	r3, #0
 8009212:	d107      	bne.n	8009224 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	889b      	ldrh	r3, [r3, #4]
 8009218:	2b40      	cmp	r3, #64	@ 0x40
 800921a:	f240 8089 	bls.w	8009330 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800921e:	2303      	movs	r3, #3
 8009220:	75fb      	strb	r3, [r7, #23]
 8009222:	e085      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	78db      	ldrb	r3, [r3, #3]
 8009228:	f003 0303 	and.w	r3, r3, #3
 800922c:	2b01      	cmp	r3, #1
 800922e:	d005      	beq.n	800923c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	78db      	ldrb	r3, [r3, #3]
 8009234:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009238:	2b03      	cmp	r3, #3
 800923a:	d10a      	bne.n	8009252 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	799b      	ldrb	r3, [r3, #6]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d003      	beq.n	800924c <USBH_ParseEPDesc+0xde>
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	799b      	ldrb	r3, [r3, #6]
 8009248:	2b10      	cmp	r3, #16
 800924a:	d970      	bls.n	800932e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800924c:	2303      	movs	r3, #3
 800924e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009250:	e06d      	b.n	800932e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009252:	2303      	movs	r3, #3
 8009254:	75fb      	strb	r3, [r7, #23]
 8009256:	e06b      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800925e:	2b01      	cmp	r3, #1
 8009260:	d13c      	bne.n	80092dc <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	78db      	ldrb	r3, [r3, #3]
 8009266:	f003 0303 	and.w	r3, r3, #3
 800926a:	2b02      	cmp	r3, #2
 800926c:	d005      	beq.n	800927a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	78db      	ldrb	r3, [r3, #3]
 8009272:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009276:	2b00      	cmp	r3, #0
 8009278:	d106      	bne.n	8009288 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	889b      	ldrh	r3, [r3, #4]
 800927e:	2b40      	cmp	r3, #64	@ 0x40
 8009280:	d956      	bls.n	8009330 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009282:	2303      	movs	r3, #3
 8009284:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009286:	e053      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	78db      	ldrb	r3, [r3, #3]
 800928c:	f003 0303 	and.w	r3, r3, #3
 8009290:	2b01      	cmp	r3, #1
 8009292:	d10e      	bne.n	80092b2 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	799b      	ldrb	r3, [r3, #6]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d007      	beq.n	80092ac <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80092a0:	2b10      	cmp	r3, #16
 80092a2:	d803      	bhi.n	80092ac <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80092a8:	2b40      	cmp	r3, #64	@ 0x40
 80092aa:	d941      	bls.n	8009330 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80092ac:	2303      	movs	r3, #3
 80092ae:	75fb      	strb	r3, [r7, #23]
 80092b0:	e03e      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	78db      	ldrb	r3, [r3, #3]
 80092b6:	f003 0303 	and.w	r3, r3, #3
 80092ba:	2b03      	cmp	r3, #3
 80092bc:	d10b      	bne.n	80092d6 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	799b      	ldrb	r3, [r3, #6]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d004      	beq.n	80092d0 <USBH_ParseEPDesc+0x162>
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	889b      	ldrh	r3, [r3, #4]
 80092ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092ce:	d32f      	bcc.n	8009330 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80092d0:	2303      	movs	r3, #3
 80092d2:	75fb      	strb	r3, [r7, #23]
 80092d4:	e02c      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80092d6:	2303      	movs	r3, #3
 80092d8:	75fb      	strb	r3, [r7, #23]
 80092da:	e029      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80092e2:	2b02      	cmp	r3, #2
 80092e4:	d120      	bne.n	8009328 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	78db      	ldrb	r3, [r3, #3]
 80092ea:	f003 0303 	and.w	r3, r3, #3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d106      	bne.n	8009300 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	889b      	ldrh	r3, [r3, #4]
 80092f6:	2b08      	cmp	r3, #8
 80092f8:	d01a      	beq.n	8009330 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80092fa:	2303      	movs	r3, #3
 80092fc:	75fb      	strb	r3, [r7, #23]
 80092fe:	e017      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	78db      	ldrb	r3, [r3, #3]
 8009304:	f003 0303 	and.w	r3, r3, #3
 8009308:	2b03      	cmp	r3, #3
 800930a:	d10a      	bne.n	8009322 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	799b      	ldrb	r3, [r3, #6]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d003      	beq.n	800931c <USBH_ParseEPDesc+0x1ae>
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	889b      	ldrh	r3, [r3, #4]
 8009318:	2b08      	cmp	r3, #8
 800931a:	d909      	bls.n	8009330 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800931c:	2303      	movs	r3, #3
 800931e:	75fb      	strb	r3, [r7, #23]
 8009320:	e006      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009322:	2303      	movs	r3, #3
 8009324:	75fb      	strb	r3, [r7, #23]
 8009326:	e003      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009328:	2303      	movs	r3, #3
 800932a:	75fb      	strb	r3, [r7, #23]
 800932c:	e000      	b.n	8009330 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800932e:	bf00      	nop
  }

  return status;
 8009330:	7dfb      	ldrb	r3, [r7, #23]
}
 8009332:	4618      	mov	r0, r3
 8009334:	371c      	adds	r7, #28
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr

0800933e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800933e:	b480      	push	{r7}
 8009340:	b087      	sub	sp, #28
 8009342:	af00      	add	r7, sp, #0
 8009344:	60f8      	str	r0, [r7, #12]
 8009346:	60b9      	str	r1, [r7, #8]
 8009348:	4613      	mov	r3, r2
 800934a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	3301      	adds	r3, #1
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	2b03      	cmp	r3, #3
 8009354:	d120      	bne.n	8009398 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	1e9a      	subs	r2, r3, #2
 800935c:	88fb      	ldrh	r3, [r7, #6]
 800935e:	4293      	cmp	r3, r2
 8009360:	bf28      	it	cs
 8009362:	4613      	movcs	r3, r2
 8009364:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	3302      	adds	r3, #2
 800936a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800936c:	2300      	movs	r3, #0
 800936e:	82fb      	strh	r3, [r7, #22]
 8009370:	e00b      	b.n	800938a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009372:	8afb      	ldrh	r3, [r7, #22]
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	4413      	add	r3, r2
 8009378:	781a      	ldrb	r2, [r3, #0]
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	3301      	adds	r3, #1
 8009382:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009384:	8afb      	ldrh	r3, [r7, #22]
 8009386:	3302      	adds	r3, #2
 8009388:	82fb      	strh	r3, [r7, #22]
 800938a:	8afa      	ldrh	r2, [r7, #22]
 800938c:	8abb      	ldrh	r3, [r7, #20]
 800938e:	429a      	cmp	r2, r3
 8009390:	d3ef      	bcc.n	8009372 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	2200      	movs	r2, #0
 8009396:	701a      	strb	r2, [r3, #0]
  }
}
 8009398:	bf00      	nop
 800939a:	371c      	adds	r7, #28
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	881b      	ldrh	r3, [r3, #0]
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	7812      	ldrb	r2, [r2, #0]
 80093b6:	4413      	add	r3, r2
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	781b      	ldrb	r3, [r3, #0]
 80093c2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4413      	add	r3, r2
 80093c8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80093ca:	68fb      	ldr	r3, [r7, #12]
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3714      	adds	r7, #20
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr

080093d8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b086      	sub	sp, #24
 80093dc:	af00      	add	r7, sp, #0
 80093de:	60f8      	str	r0, [r7, #12]
 80093e0:	60b9      	str	r1, [r7, #8]
 80093e2:	4613      	mov	r3, r2
 80093e4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80093e6:	2301      	movs	r3, #1
 80093e8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	789b      	ldrb	r3, [r3, #2]
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d002      	beq.n	80093f8 <USBH_CtlReq+0x20>
 80093f2:	2b02      	cmp	r3, #2
 80093f4:	d015      	beq.n	8009422 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80093f6:	e033      	b.n	8009460 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	68ba      	ldr	r2, [r7, #8]
 80093fc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	88fa      	ldrh	r2, [r7, #6]
 8009402:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2201      	movs	r2, #1
 8009408:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2202      	movs	r2, #2
 800940e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009410:	2301      	movs	r3, #1
 8009412:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009414:	2300      	movs	r3, #0
 8009416:	2200      	movs	r2, #0
 8009418:	2103      	movs	r1, #3
 800941a:	68f8      	ldr	r0, [r7, #12]
 800941c:	f7ff fb34 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8009420:	e01e      	b.n	8009460 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	f000 f822 	bl	800946c <USBH_HandleControl>
 8009428:	4603      	mov	r3, r0
 800942a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800942c:	7dfb      	ldrb	r3, [r7, #23]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d002      	beq.n	8009438 <USBH_CtlReq+0x60>
 8009432:	7dfb      	ldrb	r3, [r7, #23]
 8009434:	2b03      	cmp	r3, #3
 8009436:	d106      	bne.n	8009446 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2201      	movs	r2, #1
 800943c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2200      	movs	r2, #0
 8009442:	761a      	strb	r2, [r3, #24]
 8009444:	e005      	b.n	8009452 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8009446:	7dfb      	ldrb	r3, [r7, #23]
 8009448:	2b02      	cmp	r3, #2
 800944a:	d102      	bne.n	8009452 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	2201      	movs	r2, #1
 8009450:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009452:	2300      	movs	r3, #0
 8009454:	2200      	movs	r2, #0
 8009456:	2103      	movs	r1, #3
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f7ff fb15 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 800945e:	bf00      	nop
  }
  return status;
 8009460:	7dfb      	ldrb	r3, [r7, #23]
}
 8009462:	4618      	mov	r0, r3
 8009464:	3718      	adds	r7, #24
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}
	...

0800946c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b086      	sub	sp, #24
 8009470:	af02      	add	r7, sp, #8
 8009472:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009474:	2301      	movs	r3, #1
 8009476:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009478:	2300      	movs	r3, #0
 800947a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	7e1b      	ldrb	r3, [r3, #24]
 8009480:	3b01      	subs	r3, #1
 8009482:	2b0a      	cmp	r3, #10
 8009484:	f200 81b2 	bhi.w	80097ec <USBH_HandleControl+0x380>
 8009488:	a201      	add	r2, pc, #4	@ (adr r2, 8009490 <USBH_HandleControl+0x24>)
 800948a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800948e:	bf00      	nop
 8009490:	080094bd 	.word	0x080094bd
 8009494:	080094d7 	.word	0x080094d7
 8009498:	08009559 	.word	0x08009559
 800949c:	0800957f 	.word	0x0800957f
 80094a0:	080095dd 	.word	0x080095dd
 80094a4:	08009607 	.word	0x08009607
 80094a8:	08009689 	.word	0x08009689
 80094ac:	080096ab 	.word	0x080096ab
 80094b0:	0800970d 	.word	0x0800970d
 80094b4:	08009733 	.word	0x08009733
 80094b8:	08009795 	.word	0x08009795
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f103 0110 	add.w	r1, r3, #16
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	795b      	ldrb	r3, [r3, #5]
 80094c6:	461a      	mov	r2, r3
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 f99f 	bl	800980c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2202      	movs	r2, #2
 80094d2:	761a      	strb	r2, [r3, #24]
      break;
 80094d4:	e195      	b.n	8009802 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	795b      	ldrb	r3, [r3, #5]
 80094da:	4619      	mov	r1, r3
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f003 fd45 	bl	800cf6c <USBH_LL_GetURBState>
 80094e2:	4603      	mov	r3, r0
 80094e4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80094e6:	7bbb      	ldrb	r3, [r7, #14]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d124      	bne.n	8009536 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	7c1b      	ldrb	r3, [r3, #16]
 80094f0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80094f4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	8adb      	ldrh	r3, [r3, #22]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d00a      	beq.n	8009514 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80094fe:	7b7b      	ldrb	r3, [r7, #13]
 8009500:	2b80      	cmp	r3, #128	@ 0x80
 8009502:	d103      	bne.n	800950c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2203      	movs	r2, #3
 8009508:	761a      	strb	r2, [r3, #24]
 800950a:	e00d      	b.n	8009528 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2205      	movs	r2, #5
 8009510:	761a      	strb	r2, [r3, #24]
 8009512:	e009      	b.n	8009528 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8009514:	7b7b      	ldrb	r3, [r7, #13]
 8009516:	2b80      	cmp	r3, #128	@ 0x80
 8009518:	d103      	bne.n	8009522 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2209      	movs	r2, #9
 800951e:	761a      	strb	r2, [r3, #24]
 8009520:	e002      	b.n	8009528 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2207      	movs	r2, #7
 8009526:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009528:	2300      	movs	r3, #0
 800952a:	2200      	movs	r2, #0
 800952c:	2103      	movs	r1, #3
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f7ff faaa 	bl	8008a88 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009534:	e15c      	b.n	80097f0 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009536:	7bbb      	ldrb	r3, [r7, #14]
 8009538:	2b04      	cmp	r3, #4
 800953a:	d003      	beq.n	8009544 <USBH_HandleControl+0xd8>
 800953c:	7bbb      	ldrb	r3, [r7, #14]
 800953e:	2b02      	cmp	r3, #2
 8009540:	f040 8156 	bne.w	80097f0 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	220b      	movs	r2, #11
 8009548:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800954a:	2300      	movs	r3, #0
 800954c:	2200      	movs	r2, #0
 800954e:	2103      	movs	r1, #3
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f7ff fa99 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8009556:	e14b      	b.n	80097f0 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800955e:	b29a      	uxth	r2, r3
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6899      	ldr	r1, [r3, #8]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	899a      	ldrh	r2, [r3, #12]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	791b      	ldrb	r3, [r3, #4]
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 f98a 	bl	800988a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2204      	movs	r2, #4
 800957a:	761a      	strb	r2, [r3, #24]
      break;
 800957c:	e141      	b.n	8009802 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	791b      	ldrb	r3, [r3, #4]
 8009582:	4619      	mov	r1, r3
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f003 fcf1 	bl	800cf6c <USBH_LL_GetURBState>
 800958a:	4603      	mov	r3, r0
 800958c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800958e:	7bbb      	ldrb	r3, [r7, #14]
 8009590:	2b01      	cmp	r3, #1
 8009592:	d109      	bne.n	80095a8 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2209      	movs	r2, #9
 8009598:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800959a:	2300      	movs	r3, #0
 800959c:	2200      	movs	r2, #0
 800959e:	2103      	movs	r1, #3
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7ff fa71 	bl	8008a88 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80095a6:	e125      	b.n	80097f4 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 80095a8:	7bbb      	ldrb	r3, [r7, #14]
 80095aa:	2b05      	cmp	r3, #5
 80095ac:	d108      	bne.n	80095c0 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 80095ae:	2303      	movs	r3, #3
 80095b0:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80095b2:	2300      	movs	r3, #0
 80095b4:	2200      	movs	r2, #0
 80095b6:	2103      	movs	r1, #3
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f7ff fa65 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 80095be:	e119      	b.n	80097f4 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 80095c0:	7bbb      	ldrb	r3, [r7, #14]
 80095c2:	2b04      	cmp	r3, #4
 80095c4:	f040 8116 	bne.w	80097f4 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	220b      	movs	r2, #11
 80095cc:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80095ce:	2300      	movs	r3, #0
 80095d0:	2200      	movs	r2, #0
 80095d2:	2103      	movs	r1, #3
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f7ff fa57 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 80095da:	e10b      	b.n	80097f4 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6899      	ldr	r1, [r3, #8]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	899a      	ldrh	r2, [r3, #12]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	795b      	ldrb	r3, [r3, #5]
 80095e8:	2001      	movs	r0, #1
 80095ea:	9000      	str	r0, [sp, #0]
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f000 f927 	bl	8009840 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80095f8:	b29a      	uxth	r2, r3
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2206      	movs	r2, #6
 8009602:	761a      	strb	r2, [r3, #24]
      break;
 8009604:	e0fd      	b.n	8009802 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	795b      	ldrb	r3, [r3, #5]
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f003 fcad 	bl	800cf6c <USBH_LL_GetURBState>
 8009612:	4603      	mov	r3, r0
 8009614:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009616:	7bbb      	ldrb	r3, [r7, #14]
 8009618:	2b01      	cmp	r3, #1
 800961a:	d109      	bne.n	8009630 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2207      	movs	r2, #7
 8009620:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009622:	2300      	movs	r3, #0
 8009624:	2200      	movs	r2, #0
 8009626:	2103      	movs	r1, #3
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f7ff fa2d 	bl	8008a88 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800962e:	e0e3      	b.n	80097f8 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 8009630:	7bbb      	ldrb	r3, [r7, #14]
 8009632:	2b05      	cmp	r3, #5
 8009634:	d10b      	bne.n	800964e <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	220c      	movs	r2, #12
 800963a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800963c:	2303      	movs	r3, #3
 800963e:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009640:	2300      	movs	r3, #0
 8009642:	2200      	movs	r2, #0
 8009644:	2103      	movs	r1, #3
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f7ff fa1e 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 800964c:	e0d4      	b.n	80097f8 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800964e:	7bbb      	ldrb	r3, [r7, #14]
 8009650:	2b02      	cmp	r3, #2
 8009652:	d109      	bne.n	8009668 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2205      	movs	r2, #5
 8009658:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800965a:	2300      	movs	r3, #0
 800965c:	2200      	movs	r2, #0
 800965e:	2103      	movs	r1, #3
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f7ff fa11 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8009666:	e0c7      	b.n	80097f8 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8009668:	7bbb      	ldrb	r3, [r7, #14]
 800966a:	2b04      	cmp	r3, #4
 800966c:	f040 80c4 	bne.w	80097f8 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	220b      	movs	r2, #11
 8009674:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009676:	2302      	movs	r3, #2
 8009678:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800967a:	2300      	movs	r3, #0
 800967c:	2200      	movs	r2, #0
 800967e:	2103      	movs	r1, #3
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f7ff fa01 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8009686:	e0b7      	b.n	80097f8 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	791b      	ldrb	r3, [r3, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	2100      	movs	r1, #0
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 f8fa 	bl	800988a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800969c:	b29a      	uxth	r2, r3
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2208      	movs	r2, #8
 80096a6:	761a      	strb	r2, [r3, #24]

      break;
 80096a8:	e0ab      	b.n	8009802 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	791b      	ldrb	r3, [r3, #4]
 80096ae:	4619      	mov	r1, r3
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f003 fc5b 	bl	800cf6c <USBH_LL_GetURBState>
 80096b6:	4603      	mov	r3, r0
 80096b8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80096ba:	7bbb      	ldrb	r3, [r7, #14]
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d10b      	bne.n	80096d8 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	220d      	movs	r2, #13
 80096c4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80096c6:	2300      	movs	r3, #0
 80096c8:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80096ca:	2300      	movs	r3, #0
 80096cc:	2200      	movs	r2, #0
 80096ce:	2103      	movs	r1, #3
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f7ff f9d9 	bl	8008a88 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80096d6:	e091      	b.n	80097fc <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 80096d8:	7bbb      	ldrb	r3, [r7, #14]
 80096da:	2b04      	cmp	r3, #4
 80096dc:	d109      	bne.n	80096f2 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	220b      	movs	r2, #11
 80096e2:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80096e4:	2300      	movs	r3, #0
 80096e6:	2200      	movs	r2, #0
 80096e8:	2103      	movs	r1, #3
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f7ff f9cc 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 80096f0:	e084      	b.n	80097fc <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 80096f2:	7bbb      	ldrb	r3, [r7, #14]
 80096f4:	2b05      	cmp	r3, #5
 80096f6:	f040 8081 	bne.w	80097fc <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 80096fa:	2303      	movs	r3, #3
 80096fc:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80096fe:	2300      	movs	r3, #0
 8009700:	2200      	movs	r2, #0
 8009702:	2103      	movs	r1, #3
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f7ff f9bf 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 800970a:	e077      	b.n	80097fc <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	795b      	ldrb	r3, [r3, #5]
 8009710:	2201      	movs	r2, #1
 8009712:	9200      	str	r2, [sp, #0]
 8009714:	2200      	movs	r2, #0
 8009716:	2100      	movs	r1, #0
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f000 f891 	bl	8009840 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009724:	b29a      	uxth	r2, r3
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	220a      	movs	r2, #10
 800972e:	761a      	strb	r2, [r3, #24]
      break;
 8009730:	e067      	b.n	8009802 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	795b      	ldrb	r3, [r3, #5]
 8009736:	4619      	mov	r1, r3
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f003 fc17 	bl	800cf6c <USBH_LL_GetURBState>
 800973e:	4603      	mov	r3, r0
 8009740:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009742:	7bbb      	ldrb	r3, [r7, #14]
 8009744:	2b01      	cmp	r3, #1
 8009746:	d10b      	bne.n	8009760 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8009748:	2300      	movs	r3, #0
 800974a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	220d      	movs	r2, #13
 8009750:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009752:	2300      	movs	r3, #0
 8009754:	2200      	movs	r2, #0
 8009756:	2103      	movs	r1, #3
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f7ff f995 	bl	8008a88 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800975e:	e04f      	b.n	8009800 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009760:	7bbb      	ldrb	r3, [r7, #14]
 8009762:	2b02      	cmp	r3, #2
 8009764:	d109      	bne.n	800977a <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2209      	movs	r2, #9
 800976a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800976c:	2300      	movs	r3, #0
 800976e:	2200      	movs	r2, #0
 8009770:	2103      	movs	r1, #3
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f7ff f988 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8009778:	e042      	b.n	8009800 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800977a:	7bbb      	ldrb	r3, [r7, #14]
 800977c:	2b04      	cmp	r3, #4
 800977e:	d13f      	bne.n	8009800 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	220b      	movs	r2, #11
 8009784:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009786:	2300      	movs	r3, #0
 8009788:	2200      	movs	r2, #0
 800978a:	2103      	movs	r1, #3
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f7ff f97b 	bl	8008a88 <USBH_OS_PutMessage>
      break;
 8009792:	e035      	b.n	8009800 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	7e5b      	ldrb	r3, [r3, #25]
 8009798:	3301      	adds	r3, #1
 800979a:	b2da      	uxtb	r2, r3
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	765a      	strb	r2, [r3, #25]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	7e5b      	ldrb	r3, [r3, #25]
 80097a4:	2b02      	cmp	r3, #2
 80097a6:	d806      	bhi.n	80097b6 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2201      	movs	r2, #1
 80097ac:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2201      	movs	r2, #1
 80097b2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80097b4:	e025      	b.n	8009802 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097bc:	2106      	movs	r1, #6
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2200      	movs	r2, #0
 80097c6:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	795b      	ldrb	r3, [r3, #5]
 80097cc:	4619      	mov	r1, r3
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 f90c 	bl	80099ec <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	791b      	ldrb	r3, [r3, #4]
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f906 	bl	80099ec <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2200      	movs	r2, #0
 80097e4:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80097e6:	2302      	movs	r3, #2
 80097e8:	73fb      	strb	r3, [r7, #15]
      break;
 80097ea:	e00a      	b.n	8009802 <USBH_HandleControl+0x396>

    default:
      break;
 80097ec:	bf00      	nop
 80097ee:	e008      	b.n	8009802 <USBH_HandleControl+0x396>
      break;
 80097f0:	bf00      	nop
 80097f2:	e006      	b.n	8009802 <USBH_HandleControl+0x396>
      break;
 80097f4:	bf00      	nop
 80097f6:	e004      	b.n	8009802 <USBH_HandleControl+0x396>
      break;
 80097f8:	bf00      	nop
 80097fa:	e002      	b.n	8009802 <USBH_HandleControl+0x396>
      break;
 80097fc:	bf00      	nop
 80097fe:	e000      	b.n	8009802 <USBH_HandleControl+0x396>
      break;
 8009800:	bf00      	nop
  }

  return status;
 8009802:	7bfb      	ldrb	r3, [r7, #15]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3710      	adds	r7, #16
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b088      	sub	sp, #32
 8009810:	af04      	add	r7, sp, #16
 8009812:	60f8      	str	r0, [r7, #12]
 8009814:	60b9      	str	r1, [r7, #8]
 8009816:	4613      	mov	r3, r2
 8009818:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800981a:	79f9      	ldrb	r1, [r7, #7]
 800981c:	2300      	movs	r3, #0
 800981e:	9303      	str	r3, [sp, #12]
 8009820:	2308      	movs	r3, #8
 8009822:	9302      	str	r3, [sp, #8]
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	9301      	str	r3, [sp, #4]
 8009828:	2300      	movs	r3, #0
 800982a:	9300      	str	r3, [sp, #0]
 800982c:	2300      	movs	r3, #0
 800982e:	2200      	movs	r2, #0
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f003 fb6a 	bl	800cf0a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b088      	sub	sp, #32
 8009844:	af04      	add	r7, sp, #16
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	4611      	mov	r1, r2
 800984c:	461a      	mov	r2, r3
 800984e:	460b      	mov	r3, r1
 8009850:	80fb      	strh	r3, [r7, #6]
 8009852:	4613      	mov	r3, r2
 8009854:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800985c:	2b00      	cmp	r3, #0
 800985e:	d001      	beq.n	8009864 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009860:	2300      	movs	r3, #0
 8009862:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009864:	7979      	ldrb	r1, [r7, #5]
 8009866:	7e3b      	ldrb	r3, [r7, #24]
 8009868:	9303      	str	r3, [sp, #12]
 800986a:	88fb      	ldrh	r3, [r7, #6]
 800986c:	9302      	str	r3, [sp, #8]
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	9301      	str	r3, [sp, #4]
 8009872:	2301      	movs	r3, #1
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	2300      	movs	r3, #0
 8009878:	2200      	movs	r2, #0
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	f003 fb45 	bl	800cf0a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009880:	2300      	movs	r3, #0
}
 8009882:	4618      	mov	r0, r3
 8009884:	3710      	adds	r7, #16
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}

0800988a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800988a:	b580      	push	{r7, lr}
 800988c:	b088      	sub	sp, #32
 800988e:	af04      	add	r7, sp, #16
 8009890:	60f8      	str	r0, [r7, #12]
 8009892:	60b9      	str	r1, [r7, #8]
 8009894:	4611      	mov	r1, r2
 8009896:	461a      	mov	r2, r3
 8009898:	460b      	mov	r3, r1
 800989a:	80fb      	strh	r3, [r7, #6]
 800989c:	4613      	mov	r3, r2
 800989e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80098a0:	7979      	ldrb	r1, [r7, #5]
 80098a2:	2300      	movs	r3, #0
 80098a4:	9303      	str	r3, [sp, #12]
 80098a6:	88fb      	ldrh	r3, [r7, #6]
 80098a8:	9302      	str	r3, [sp, #8]
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	9301      	str	r3, [sp, #4]
 80098ae:	2301      	movs	r3, #1
 80098b0:	9300      	str	r3, [sp, #0]
 80098b2:	2300      	movs	r3, #0
 80098b4:	2201      	movs	r2, #1
 80098b6:	68f8      	ldr	r0, [r7, #12]
 80098b8:	f003 fb27 	bl	800cf0a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80098bc:	2300      	movs	r3, #0

}
 80098be:	4618      	mov	r0, r3
 80098c0:	3710      	adds	r7, #16
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}

080098c6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80098c6:	b580      	push	{r7, lr}
 80098c8:	b088      	sub	sp, #32
 80098ca:	af04      	add	r7, sp, #16
 80098cc:	60f8      	str	r0, [r7, #12]
 80098ce:	60b9      	str	r1, [r7, #8]
 80098d0:	4611      	mov	r1, r2
 80098d2:	461a      	mov	r2, r3
 80098d4:	460b      	mov	r3, r1
 80098d6:	80fb      	strh	r3, [r7, #6]
 80098d8:	4613      	mov	r3, r2
 80098da:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d001      	beq.n	80098ea <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80098e6:	2300      	movs	r3, #0
 80098e8:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80098ea:	7979      	ldrb	r1, [r7, #5]
 80098ec:	7e3b      	ldrb	r3, [r7, #24]
 80098ee:	9303      	str	r3, [sp, #12]
 80098f0:	88fb      	ldrh	r3, [r7, #6]
 80098f2:	9302      	str	r3, [sp, #8]
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	9301      	str	r3, [sp, #4]
 80098f8:	2301      	movs	r3, #1
 80098fa:	9300      	str	r3, [sp, #0]
 80098fc:	2302      	movs	r3, #2
 80098fe:	2200      	movs	r2, #0
 8009900:	68f8      	ldr	r0, [r7, #12]
 8009902:	f003 fb02 	bl	800cf0a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	3710      	adds	r7, #16
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}

08009910 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b088      	sub	sp, #32
 8009914:	af04      	add	r7, sp, #16
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	4611      	mov	r1, r2
 800991c:	461a      	mov	r2, r3
 800991e:	460b      	mov	r3, r1
 8009920:	80fb      	strh	r3, [r7, #6]
 8009922:	4613      	mov	r3, r2
 8009924:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009926:	7979      	ldrb	r1, [r7, #5]
 8009928:	2300      	movs	r3, #0
 800992a:	9303      	str	r3, [sp, #12]
 800992c:	88fb      	ldrh	r3, [r7, #6]
 800992e:	9302      	str	r3, [sp, #8]
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	9301      	str	r3, [sp, #4]
 8009934:	2301      	movs	r3, #1
 8009936:	9300      	str	r3, [sp, #0]
 8009938:	2302      	movs	r3, #2
 800993a:	2201      	movs	r2, #1
 800993c:	68f8      	ldr	r0, [r7, #12]
 800993e:	f003 fae4 	bl	800cf0a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009942:	2300      	movs	r3, #0
}
 8009944:	4618      	mov	r0, r3
 8009946:	3710      	adds	r7, #16
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b086      	sub	sp, #24
 8009950:	af04      	add	r7, sp, #16
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	4608      	mov	r0, r1
 8009956:	4611      	mov	r1, r2
 8009958:	461a      	mov	r2, r3
 800995a:	4603      	mov	r3, r0
 800995c:	70fb      	strb	r3, [r7, #3]
 800995e:	460b      	mov	r3, r1
 8009960:	70bb      	strb	r3, [r7, #2]
 8009962:	4613      	mov	r3, r2
 8009964:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009966:	7878      	ldrb	r0, [r7, #1]
 8009968:	78ba      	ldrb	r2, [r7, #2]
 800996a:	78f9      	ldrb	r1, [r7, #3]
 800996c:	8b3b      	ldrh	r3, [r7, #24]
 800996e:	9302      	str	r3, [sp, #8]
 8009970:	7d3b      	ldrb	r3, [r7, #20]
 8009972:	9301      	str	r3, [sp, #4]
 8009974:	7c3b      	ldrb	r3, [r7, #16]
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	4603      	mov	r3, r0
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f003 fa89 	bl	800ce92 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009980:	2300      	movs	r3, #0
}
 8009982:	4618      	mov	r0, r3
 8009984:	3708      	adds	r7, #8
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}

0800998a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800998a:	b580      	push	{r7, lr}
 800998c:	b082      	sub	sp, #8
 800998e:	af00      	add	r7, sp, #0
 8009990:	6078      	str	r0, [r7, #4]
 8009992:	460b      	mov	r3, r1
 8009994:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009996:	78fb      	ldrb	r3, [r7, #3]
 8009998:	4619      	mov	r1, r3
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f003 faa8 	bl	800cef0 <USBH_LL_ClosePipe>

  return USBH_OK;
 80099a0:	2300      	movs	r3, #0
}
 80099a2:	4618      	mov	r0, r3
 80099a4:	3708      	adds	r7, #8
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}

080099aa <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80099aa:	b580      	push	{r7, lr}
 80099ac:	b084      	sub	sp, #16
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
 80099b2:	460b      	mov	r3, r1
 80099b4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 f836 	bl	8009a28 <USBH_GetFreePipe>
 80099bc:	4603      	mov	r3, r0
 80099be:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80099c0:	89fb      	ldrh	r3, [r7, #14]
 80099c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d00a      	beq.n	80099e0 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80099ca:	78fa      	ldrb	r2, [r7, #3]
 80099cc:	89fb      	ldrh	r3, [r7, #14]
 80099ce:	f003 030f 	and.w	r3, r3, #15
 80099d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80099d6:	6879      	ldr	r1, [r7, #4]
 80099d8:	33e0      	adds	r3, #224	@ 0xe0
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	440b      	add	r3, r1
 80099de:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80099e0:	89fb      	ldrh	r3, [r7, #14]
 80099e2:	b2db      	uxtb	r3, r3
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3710      	adds	r7, #16
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}

080099ec <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b083      	sub	sp, #12
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	460b      	mov	r3, r1
 80099f6:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80099f8:	78fb      	ldrb	r3, [r7, #3]
 80099fa:	2b0f      	cmp	r3, #15
 80099fc:	d80d      	bhi.n	8009a1a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80099fe:	78fb      	ldrb	r3, [r7, #3]
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	33e0      	adds	r3, #224	@ 0xe0
 8009a04:	009b      	lsls	r3, r3, #2
 8009a06:	4413      	add	r3, r2
 8009a08:	685a      	ldr	r2, [r3, #4]
 8009a0a:	78fb      	ldrb	r3, [r7, #3]
 8009a0c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009a10:	6879      	ldr	r1, [r7, #4]
 8009a12:	33e0      	adds	r3, #224	@ 0xe0
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	440b      	add	r3, r1
 8009a18:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009a1a:	2300      	movs	r3, #0
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	370c      	adds	r7, #12
 8009a20:	46bd      	mov	sp, r7
 8009a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a26:	4770      	bx	lr

08009a28 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b085      	sub	sp, #20
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009a30:	2300      	movs	r3, #0
 8009a32:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009a34:	2300      	movs	r3, #0
 8009a36:	73fb      	strb	r3, [r7, #15]
 8009a38:	e00f      	b.n	8009a5a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009a3a:	7bfb      	ldrb	r3, [r7, #15]
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	33e0      	adds	r3, #224	@ 0xe0
 8009a40:	009b      	lsls	r3, r3, #2
 8009a42:	4413      	add	r3, r2
 8009a44:	685b      	ldr	r3, [r3, #4]
 8009a46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d102      	bne.n	8009a54 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009a4e:	7bfb      	ldrb	r3, [r7, #15]
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	e007      	b.n	8009a64 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009a54:	7bfb      	ldrb	r3, [r7, #15]
 8009a56:	3301      	adds	r3, #1
 8009a58:	73fb      	strb	r3, [r7, #15]
 8009a5a:	7bfb      	ldrb	r3, [r7, #15]
 8009a5c:	2b0f      	cmp	r3, #15
 8009a5e:	d9ec      	bls.n	8009a3a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009a60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3714      	adds	r7, #20
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr

08009a70 <__NVIC_SetPriority>:
{
 8009a70:	b480      	push	{r7}
 8009a72:	b083      	sub	sp, #12
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	4603      	mov	r3, r0
 8009a78:	6039      	str	r1, [r7, #0]
 8009a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	db0a      	blt.n	8009a9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	b2da      	uxtb	r2, r3
 8009a88:	490c      	ldr	r1, [pc, #48]	@ (8009abc <__NVIC_SetPriority+0x4c>)
 8009a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a8e:	0112      	lsls	r2, r2, #4
 8009a90:	b2d2      	uxtb	r2, r2
 8009a92:	440b      	add	r3, r1
 8009a94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009a98:	e00a      	b.n	8009ab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	b2da      	uxtb	r2, r3
 8009a9e:	4908      	ldr	r1, [pc, #32]	@ (8009ac0 <__NVIC_SetPriority+0x50>)
 8009aa0:	79fb      	ldrb	r3, [r7, #7]
 8009aa2:	f003 030f 	and.w	r3, r3, #15
 8009aa6:	3b04      	subs	r3, #4
 8009aa8:	0112      	lsls	r2, r2, #4
 8009aaa:	b2d2      	uxtb	r2, r2
 8009aac:	440b      	add	r3, r1
 8009aae:	761a      	strb	r2, [r3, #24]
}
 8009ab0:	bf00      	nop
 8009ab2:	370c      	adds	r7, #12
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr
 8009abc:	e000e100 	.word	0xe000e100
 8009ac0:	e000ed00 	.word	0xe000ed00

08009ac4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009ac8:	4b05      	ldr	r3, [pc, #20]	@ (8009ae0 <SysTick_Handler+0x1c>)
 8009aca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009acc:	f001 ff8e 	bl	800b9ec <xTaskGetSchedulerState>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d001      	beq.n	8009ada <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009ad6:	f002 fd87 	bl	800c5e8 <xPortSysTickHandler>
  }
}
 8009ada:	bf00      	nop
 8009adc:	bd80      	pop	{r7, pc}
 8009ade:	bf00      	nop
 8009ae0:	e000e010 	.word	0xe000e010

08009ae4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009ae8:	2100      	movs	r1, #0
 8009aea:	f06f 0004 	mvn.w	r0, #4
 8009aee:	f7ff ffbf 	bl	8009a70 <__NVIC_SetPriority>
#endif
}
 8009af2:	bf00      	nop
 8009af4:	bd80      	pop	{r7, pc}
	...

08009af8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009af8:	b480      	push	{r7}
 8009afa:	b083      	sub	sp, #12
 8009afc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009afe:	f3ef 8305 	mrs	r3, IPSR
 8009b02:	603b      	str	r3, [r7, #0]
  return(result);
 8009b04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d003      	beq.n	8009b12 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009b0a:	f06f 0305 	mvn.w	r3, #5
 8009b0e:	607b      	str	r3, [r7, #4]
 8009b10:	e00c      	b.n	8009b2c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009b12:	4b0a      	ldr	r3, [pc, #40]	@ (8009b3c <osKernelInitialize+0x44>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d105      	bne.n	8009b26 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009b1a:	4b08      	ldr	r3, [pc, #32]	@ (8009b3c <osKernelInitialize+0x44>)
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009b20:	2300      	movs	r3, #0
 8009b22:	607b      	str	r3, [r7, #4]
 8009b24:	e002      	b.n	8009b2c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009b26:	f04f 33ff 	mov.w	r3, #4294967295
 8009b2a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009b2c:	687b      	ldr	r3, [r7, #4]
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	370c      	adds	r7, #12
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr
 8009b3a:	bf00      	nop
 8009b3c:	20000228 	.word	0x20000228

08009b40 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b46:	f3ef 8305 	mrs	r3, IPSR
 8009b4a:	603b      	str	r3, [r7, #0]
  return(result);
 8009b4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d003      	beq.n	8009b5a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009b52:	f06f 0305 	mvn.w	r3, #5
 8009b56:	607b      	str	r3, [r7, #4]
 8009b58:	e010      	b.n	8009b7c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8009b88 <osKernelStart+0x48>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d109      	bne.n	8009b76 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009b62:	f7ff ffbf 	bl	8009ae4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009b66:	4b08      	ldr	r3, [pc, #32]	@ (8009b88 <osKernelStart+0x48>)
 8009b68:	2202      	movs	r2, #2
 8009b6a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009b6c:	f001 fada 	bl	800b124 <vTaskStartScheduler>
      stat = osOK;
 8009b70:	2300      	movs	r3, #0
 8009b72:	607b      	str	r3, [r7, #4]
 8009b74:	e002      	b.n	8009b7c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009b76:	f04f 33ff 	mov.w	r3, #4294967295
 8009b7a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009b7c:	687b      	ldr	r3, [r7, #4]
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3708      	adds	r7, #8
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	20000228 	.word	0x20000228

08009b8c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b08e      	sub	sp, #56	@ 0x38
 8009b90:	af04      	add	r7, sp, #16
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b9c:	f3ef 8305 	mrs	r3, IPSR
 8009ba0:	617b      	str	r3, [r7, #20]
  return(result);
 8009ba2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d17e      	bne.n	8009ca6 <osThreadNew+0x11a>
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d07b      	beq.n	8009ca6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009bae:	2380      	movs	r3, #128	@ 0x80
 8009bb0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009bb2:	2318      	movs	r3, #24
 8009bb4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009bba:	f04f 33ff 	mov.w	r3, #4294967295
 8009bbe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d045      	beq.n	8009c52 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d002      	beq.n	8009bd4 <osThreadNew+0x48>
        name = attr->name;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d002      	beq.n	8009be2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	699b      	ldr	r3, [r3, #24]
 8009be0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009be2:	69fb      	ldr	r3, [r7, #28]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d008      	beq.n	8009bfa <osThreadNew+0x6e>
 8009be8:	69fb      	ldr	r3, [r7, #28]
 8009bea:	2b38      	cmp	r3, #56	@ 0x38
 8009bec:	d805      	bhi.n	8009bfa <osThreadNew+0x6e>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	f003 0301 	and.w	r3, r3, #1
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d001      	beq.n	8009bfe <osThreadNew+0x72>
        return (NULL);
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	e054      	b.n	8009ca8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	695b      	ldr	r3, [r3, #20]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d003      	beq.n	8009c0e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	695b      	ldr	r3, [r3, #20]
 8009c0a:	089b      	lsrs	r3, r3, #2
 8009c0c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	689b      	ldr	r3, [r3, #8]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d00e      	beq.n	8009c34 <osThreadNew+0xa8>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	68db      	ldr	r3, [r3, #12]
 8009c1a:	2ba7      	cmp	r3, #167	@ 0xa7
 8009c1c:	d90a      	bls.n	8009c34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d006      	beq.n	8009c34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	695b      	ldr	r3, [r3, #20]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d002      	beq.n	8009c34 <osThreadNew+0xa8>
        mem = 1;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	61bb      	str	r3, [r7, #24]
 8009c32:	e010      	b.n	8009c56 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	689b      	ldr	r3, [r3, #8]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d10c      	bne.n	8009c56 <osThreadNew+0xca>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	68db      	ldr	r3, [r3, #12]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d108      	bne.n	8009c56 <osThreadNew+0xca>
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	691b      	ldr	r3, [r3, #16]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d104      	bne.n	8009c56 <osThreadNew+0xca>
          mem = 0;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	61bb      	str	r3, [r7, #24]
 8009c50:	e001      	b.n	8009c56 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009c52:	2300      	movs	r3, #0
 8009c54:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009c56:	69bb      	ldr	r3, [r7, #24]
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d110      	bne.n	8009c7e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009c60:	687a      	ldr	r2, [r7, #4]
 8009c62:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009c64:	9202      	str	r2, [sp, #8]
 8009c66:	9301      	str	r3, [sp, #4]
 8009c68:	69fb      	ldr	r3, [r7, #28]
 8009c6a:	9300      	str	r3, [sp, #0]
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	6a3a      	ldr	r2, [r7, #32]
 8009c70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009c72:	68f8      	ldr	r0, [r7, #12]
 8009c74:	f001 f862 	bl	800ad3c <xTaskCreateStatic>
 8009c78:	4603      	mov	r3, r0
 8009c7a:	613b      	str	r3, [r7, #16]
 8009c7c:	e013      	b.n	8009ca6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009c7e:	69bb      	ldr	r3, [r7, #24]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d110      	bne.n	8009ca6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009c84:	6a3b      	ldr	r3, [r7, #32]
 8009c86:	b29a      	uxth	r2, r3
 8009c88:	f107 0310 	add.w	r3, r7, #16
 8009c8c:	9301      	str	r3, [sp, #4]
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	9300      	str	r3, [sp, #0]
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009c96:	68f8      	ldr	r0, [r7, #12]
 8009c98:	f001 f8b0 	bl	800adfc <xTaskCreate>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d001      	beq.n	8009ca6 <osThreadNew+0x11a>
            hTask = NULL;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009ca6:	693b      	ldr	r3, [r7, #16]
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3728      	adds	r7, #40	@ 0x28
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b084      	sub	sp, #16
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cb8:	f3ef 8305 	mrs	r3, IPSR
 8009cbc:	60bb      	str	r3, [r7, #8]
  return(result);
 8009cbe:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d003      	beq.n	8009ccc <osDelay+0x1c>
    stat = osErrorISR;
 8009cc4:	f06f 0305 	mvn.w	r3, #5
 8009cc8:	60fb      	str	r3, [r7, #12]
 8009cca:	e007      	b.n	8009cdc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d002      	beq.n	8009cdc <osDelay+0x2c>
      vTaskDelay(ticks);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f001 f9ee 	bl	800b0b8 <vTaskDelay>
    }
  }

  return (stat);
 8009cdc:	68fb      	ldr	r3, [r7, #12]
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009ce6:	b580      	push	{r7, lr}
 8009ce8:	b08a      	sub	sp, #40	@ 0x28
 8009cea:	af02      	add	r7, sp, #8
 8009cec:	60f8      	str	r0, [r7, #12]
 8009cee:	60b9      	str	r1, [r7, #8]
 8009cf0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cf6:	f3ef 8305 	mrs	r3, IPSR
 8009cfa:	613b      	str	r3, [r7, #16]
  return(result);
 8009cfc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d15f      	bne.n	8009dc2 <osMessageQueueNew+0xdc>
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d05c      	beq.n	8009dc2 <osMessageQueueNew+0xdc>
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d059      	beq.n	8009dc2 <osMessageQueueNew+0xdc>
    mem = -1;
 8009d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d12:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d029      	beq.n	8009d6e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d012      	beq.n	8009d48 <osMessageQueueNew+0x62>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	68db      	ldr	r3, [r3, #12]
 8009d26:	2b4f      	cmp	r3, #79	@ 0x4f
 8009d28:	d90e      	bls.n	8009d48 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d00a      	beq.n	8009d48 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	695a      	ldr	r2, [r3, #20]
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	68b9      	ldr	r1, [r7, #8]
 8009d3a:	fb01 f303 	mul.w	r3, r1, r3
 8009d3e:	429a      	cmp	r2, r3
 8009d40:	d302      	bcc.n	8009d48 <osMessageQueueNew+0x62>
        mem = 1;
 8009d42:	2301      	movs	r3, #1
 8009d44:	61bb      	str	r3, [r7, #24]
 8009d46:	e014      	b.n	8009d72 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d110      	bne.n	8009d72 <osMessageQueueNew+0x8c>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	68db      	ldr	r3, [r3, #12]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d10c      	bne.n	8009d72 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d108      	bne.n	8009d72 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	695b      	ldr	r3, [r3, #20]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d104      	bne.n	8009d72 <osMessageQueueNew+0x8c>
          mem = 0;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	61bb      	str	r3, [r7, #24]
 8009d6c:	e001      	b.n	8009d72 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009d72:	69bb      	ldr	r3, [r7, #24]
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	d10b      	bne.n	8009d90 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	691a      	ldr	r2, [r3, #16]
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	689b      	ldr	r3, [r3, #8]
 8009d80:	2100      	movs	r1, #0
 8009d82:	9100      	str	r1, [sp, #0]
 8009d84:	68b9      	ldr	r1, [r7, #8]
 8009d86:	68f8      	ldr	r0, [r7, #12]
 8009d88:	f000 fa66 	bl	800a258 <xQueueGenericCreateStatic>
 8009d8c:	61f8      	str	r0, [r7, #28]
 8009d8e:	e008      	b.n	8009da2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009d90:	69bb      	ldr	r3, [r7, #24]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d105      	bne.n	8009da2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009d96:	2200      	movs	r2, #0
 8009d98:	68b9      	ldr	r1, [r7, #8]
 8009d9a:	68f8      	ldr	r0, [r7, #12]
 8009d9c:	f000 fad9 	bl	800a352 <xQueueGenericCreate>
 8009da0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009da2:	69fb      	ldr	r3, [r7, #28]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d00c      	beq.n	8009dc2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d003      	beq.n	8009db6 <osMessageQueueNew+0xd0>
        name = attr->name;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	617b      	str	r3, [r7, #20]
 8009db4:	e001      	b.n	8009dba <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009db6:	2300      	movs	r3, #0
 8009db8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009dba:	6979      	ldr	r1, [r7, #20]
 8009dbc:	69f8      	ldr	r0, [r7, #28]
 8009dbe:	f000 ff5f 	bl	800ac80 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009dc2:	69fb      	ldr	r3, [r7, #28]
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3720      	adds	r7, #32
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}

08009dcc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b088      	sub	sp, #32
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	60f8      	str	r0, [r7, #12]
 8009dd4:	60b9      	str	r1, [r7, #8]
 8009dd6:	603b      	str	r3, [r7, #0]
 8009dd8:	4613      	mov	r3, r2
 8009dda:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009de0:	2300      	movs	r3, #0
 8009de2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009de4:	f3ef 8305 	mrs	r3, IPSR
 8009de8:	617b      	str	r3, [r7, #20]
  return(result);
 8009dea:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d028      	beq.n	8009e42 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009df0:	69bb      	ldr	r3, [r7, #24]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d005      	beq.n	8009e02 <osMessageQueuePut+0x36>
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d002      	beq.n	8009e02 <osMessageQueuePut+0x36>
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d003      	beq.n	8009e0a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8009e02:	f06f 0303 	mvn.w	r3, #3
 8009e06:	61fb      	str	r3, [r7, #28]
 8009e08:	e038      	b.n	8009e7c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009e0e:	f107 0210 	add.w	r2, r7, #16
 8009e12:	2300      	movs	r3, #0
 8009e14:	68b9      	ldr	r1, [r7, #8]
 8009e16:	69b8      	ldr	r0, [r7, #24]
 8009e18:	f000 fbfc 	bl	800a614 <xQueueGenericSendFromISR>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d003      	beq.n	8009e2a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8009e22:	f06f 0302 	mvn.w	r3, #2
 8009e26:	61fb      	str	r3, [r7, #28]
 8009e28:	e028      	b.n	8009e7c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d025      	beq.n	8009e7c <osMessageQueuePut+0xb0>
 8009e30:	4b15      	ldr	r3, [pc, #84]	@ (8009e88 <osMessageQueuePut+0xbc>)
 8009e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e36:	601a      	str	r2, [r3, #0]
 8009e38:	f3bf 8f4f 	dsb	sy
 8009e3c:	f3bf 8f6f 	isb	sy
 8009e40:	e01c      	b.n	8009e7c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009e42:	69bb      	ldr	r3, [r7, #24]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d002      	beq.n	8009e4e <osMessageQueuePut+0x82>
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d103      	bne.n	8009e56 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009e4e:	f06f 0303 	mvn.w	r3, #3
 8009e52:	61fb      	str	r3, [r7, #28]
 8009e54:	e012      	b.n	8009e7c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009e56:	2300      	movs	r3, #0
 8009e58:	683a      	ldr	r2, [r7, #0]
 8009e5a:	68b9      	ldr	r1, [r7, #8]
 8009e5c:	69b8      	ldr	r0, [r7, #24]
 8009e5e:	f000 fad7 	bl	800a410 <xQueueGenericSend>
 8009e62:	4603      	mov	r3, r0
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d009      	beq.n	8009e7c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d003      	beq.n	8009e76 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8009e6e:	f06f 0301 	mvn.w	r3, #1
 8009e72:	61fb      	str	r3, [r7, #28]
 8009e74:	e002      	b.n	8009e7c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8009e76:	f06f 0302 	mvn.w	r3, #2
 8009e7a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009e7c:	69fb      	ldr	r3, [r7, #28]
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3720      	adds	r7, #32
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
 8009e86:	bf00      	nop
 8009e88:	e000ed04 	.word	0xe000ed04

08009e8c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b088      	sub	sp, #32
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	60f8      	str	r0, [r7, #12]
 8009e94:	60b9      	str	r1, [r7, #8]
 8009e96:	607a      	str	r2, [r7, #4]
 8009e98:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ea2:	f3ef 8305 	mrs	r3, IPSR
 8009ea6:	617b      	str	r3, [r7, #20]
  return(result);
 8009ea8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d028      	beq.n	8009f00 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009eae:	69bb      	ldr	r3, [r7, #24]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d005      	beq.n	8009ec0 <osMessageQueueGet+0x34>
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d002      	beq.n	8009ec0 <osMessageQueueGet+0x34>
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d003      	beq.n	8009ec8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009ec0:	f06f 0303 	mvn.w	r3, #3
 8009ec4:	61fb      	str	r3, [r7, #28]
 8009ec6:	e037      	b.n	8009f38 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009ecc:	f107 0310 	add.w	r3, r7, #16
 8009ed0:	461a      	mov	r2, r3
 8009ed2:	68b9      	ldr	r1, [r7, #8]
 8009ed4:	69b8      	ldr	r0, [r7, #24]
 8009ed6:	f000 fd1d 	bl	800a914 <xQueueReceiveFromISR>
 8009eda:	4603      	mov	r3, r0
 8009edc:	2b01      	cmp	r3, #1
 8009ede:	d003      	beq.n	8009ee8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009ee0:	f06f 0302 	mvn.w	r3, #2
 8009ee4:	61fb      	str	r3, [r7, #28]
 8009ee6:	e027      	b.n	8009f38 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d024      	beq.n	8009f38 <osMessageQueueGet+0xac>
 8009eee:	4b15      	ldr	r3, [pc, #84]	@ (8009f44 <osMessageQueueGet+0xb8>)
 8009ef0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ef4:	601a      	str	r2, [r3, #0]
 8009ef6:	f3bf 8f4f 	dsb	sy
 8009efa:	f3bf 8f6f 	isb	sy
 8009efe:	e01b      	b.n	8009f38 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009f00:	69bb      	ldr	r3, [r7, #24]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d002      	beq.n	8009f0c <osMessageQueueGet+0x80>
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d103      	bne.n	8009f14 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009f0c:	f06f 0303 	mvn.w	r3, #3
 8009f10:	61fb      	str	r3, [r7, #28]
 8009f12:	e011      	b.n	8009f38 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009f14:	683a      	ldr	r2, [r7, #0]
 8009f16:	68b9      	ldr	r1, [r7, #8]
 8009f18:	69b8      	ldr	r0, [r7, #24]
 8009f1a:	f000 fc19 	bl	800a750 <xQueueReceive>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d009      	beq.n	8009f38 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d003      	beq.n	8009f32 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8009f2a:	f06f 0301 	mvn.w	r3, #1
 8009f2e:	61fb      	str	r3, [r7, #28]
 8009f30:	e002      	b.n	8009f38 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8009f32:	f06f 0302 	mvn.w	r3, #2
 8009f36:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009f38:	69fb      	ldr	r3, [r7, #28]
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3720      	adds	r7, #32
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	e000ed04 	.word	0xe000ed04

08009f48 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b08a      	sub	sp, #40	@ 0x28
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 8009f54:	6a3b      	ldr	r3, [r7, #32]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d102      	bne.n	8009f60 <osMessageQueueGetSpace+0x18>
    space = 0U;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f5e:	e023      	b.n	8009fa8 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f60:	f3ef 8305 	mrs	r3, IPSR
 8009f64:	61bb      	str	r3, [r7, #24]
  return(result);
 8009f66:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d019      	beq.n	8009fa0 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009f6c:	f3ef 8211 	mrs	r2, BASEPRI
 8009f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f74:	f383 8811 	msr	BASEPRI, r3
 8009f78:	f3bf 8f6f 	isb	sy
 8009f7c:	f3bf 8f4f 	dsb	sy
 8009f80:	613a      	str	r2, [r7, #16]
 8009f82:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009f84:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 8009f86:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 8009f88:	6a3b      	ldr	r3, [r7, #32]
 8009f8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f8c:	6a3b      	ldr	r3, [r7, #32]
 8009f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f90:	1ad3      	subs	r3, r2, r3
 8009f92:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f94:	69fb      	ldr	r3, [r7, #28]
 8009f96:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f9e:	e003      	b.n	8009fa8 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 8009fa0:	6a38      	ldr	r0, [r7, #32]
 8009fa2:	f000 fd39 	bl	800aa18 <uxQueueSpacesAvailable>
 8009fa6:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3728      	adds	r7, #40	@ 0x28
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
	...

08009fb4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	60b9      	str	r1, [r7, #8]
 8009fbe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	4a07      	ldr	r2, [pc, #28]	@ (8009fe0 <vApplicationGetIdleTaskMemory+0x2c>)
 8009fc4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	4a06      	ldr	r2, [pc, #24]	@ (8009fe4 <vApplicationGetIdleTaskMemory+0x30>)
 8009fca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2280      	movs	r2, #128	@ 0x80
 8009fd0:	601a      	str	r2, [r3, #0]
}
 8009fd2:	bf00      	nop
 8009fd4:	3714      	adds	r7, #20
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr
 8009fde:	bf00      	nop
 8009fe0:	2000022c 	.word	0x2000022c
 8009fe4:	200002d4 	.word	0x200002d4

08009fe8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009fe8:	b480      	push	{r7}
 8009fea:	b085      	sub	sp, #20
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	4a07      	ldr	r2, [pc, #28]	@ (800a014 <vApplicationGetTimerTaskMemory+0x2c>)
 8009ff8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	4a06      	ldr	r2, [pc, #24]	@ (800a018 <vApplicationGetTimerTaskMemory+0x30>)
 8009ffe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a006:	601a      	str	r2, [r3, #0]
}
 800a008:	bf00      	nop
 800a00a:	3714      	adds	r7, #20
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr
 800a014:	200004d4 	.word	0x200004d4
 800a018:	2000057c 	.word	0x2000057c

0800a01c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a01c:	b480      	push	{r7}
 800a01e:	b083      	sub	sp, #12
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f103 0208 	add.w	r2, r3, #8
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f04f 32ff 	mov.w	r2, #4294967295
 800a034:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	f103 0208 	add.w	r2, r3, #8
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f103 0208 	add.w	r2, r3, #8
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a050:	bf00      	nop
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr

0800a05c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2200      	movs	r2, #0
 800a068:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a06a:	bf00      	nop
 800a06c:	370c      	adds	r7, #12
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr

0800a076 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a076:	b480      	push	{r7}
 800a078:	b085      	sub	sp, #20
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
 800a07e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	689a      	ldr	r2, [r3, #8]
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	689b      	ldr	r3, [r3, #8]
 800a098:	683a      	ldr	r2, [r7, #0]
 800a09a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	683a      	ldr	r2, [r7, #0]
 800a0a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	687a      	ldr	r2, [r7, #4]
 800a0a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	1c5a      	adds	r2, r3, #1
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	601a      	str	r2, [r3, #0]
}
 800a0b2:	bf00      	nop
 800a0b4:	3714      	adds	r7, #20
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr

0800a0be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b085      	sub	sp, #20
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
 800a0c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0d4:	d103      	bne.n	800a0de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	691b      	ldr	r3, [r3, #16]
 800a0da:	60fb      	str	r3, [r7, #12]
 800a0dc:	e00c      	b.n	800a0f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	3308      	adds	r3, #8
 800a0e2:	60fb      	str	r3, [r7, #12]
 800a0e4:	e002      	b.n	800a0ec <vListInsert+0x2e>
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	60fb      	str	r3, [r7, #12]
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d2f6      	bcs.n	800a0e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	685a      	ldr	r2, [r3, #4]
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	683a      	ldr	r2, [r7, #0]
 800a106:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	68fa      	ldr	r2, [r7, #12]
 800a10c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	683a      	ldr	r2, [r7, #0]
 800a112:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	687a      	ldr	r2, [r7, #4]
 800a118:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	1c5a      	adds	r2, r3, #1
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	601a      	str	r2, [r3, #0]
}
 800a124:	bf00      	nop
 800a126:	3714      	adds	r7, #20
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr

0800a130 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a130:	b480      	push	{r7}
 800a132:	b085      	sub	sp, #20
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	691b      	ldr	r3, [r3, #16]
 800a13c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	6892      	ldr	r2, [r2, #8]
 800a146:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	6852      	ldr	r2, [r2, #4]
 800a150:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	685b      	ldr	r3, [r3, #4]
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	429a      	cmp	r2, r3
 800a15a:	d103      	bne.n	800a164 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	689a      	ldr	r2, [r3, #8]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2200      	movs	r2, #0
 800a168:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	1e5a      	subs	r2, r3, #1
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3714      	adds	r7, #20
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr

0800a184 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b084      	sub	sp, #16
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
 800a18c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d10b      	bne.n	800a1b0 <xQueueGenericReset+0x2c>
	__asm volatile
 800a198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a19c:	f383 8811 	msr	BASEPRI, r3
 800a1a0:	f3bf 8f6f 	isb	sy
 800a1a4:	f3bf 8f4f 	dsb	sy
 800a1a8:	60bb      	str	r3, [r7, #8]
}
 800a1aa:	bf00      	nop
 800a1ac:	bf00      	nop
 800a1ae:	e7fd      	b.n	800a1ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a1b0:	f002 f98a 	bl	800c4c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1bc:	68f9      	ldr	r1, [r7, #12]
 800a1be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a1c0:	fb01 f303 	mul.w	r3, r1, r3
 800a1c4:	441a      	add	r2, r3
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1e0:	3b01      	subs	r3, #1
 800a1e2:	68f9      	ldr	r1, [r7, #12]
 800a1e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a1e6:	fb01 f303 	mul.w	r3, r1, r3
 800a1ea:	441a      	add	r2, r3
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	22ff      	movs	r2, #255	@ 0xff
 800a1f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	22ff      	movs	r2, #255	@ 0xff
 800a1fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d114      	bne.n	800a230 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	691b      	ldr	r3, [r3, #16]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d01a      	beq.n	800a244 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	3310      	adds	r3, #16
 800a212:	4618      	mov	r0, r3
 800a214:	f001 fa24 	bl	800b660 <xTaskRemoveFromEventList>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d012      	beq.n	800a244 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a21e:	4b0d      	ldr	r3, [pc, #52]	@ (800a254 <xQueueGenericReset+0xd0>)
 800a220:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a224:	601a      	str	r2, [r3, #0]
 800a226:	f3bf 8f4f 	dsb	sy
 800a22a:	f3bf 8f6f 	isb	sy
 800a22e:	e009      	b.n	800a244 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	3310      	adds	r3, #16
 800a234:	4618      	mov	r0, r3
 800a236:	f7ff fef1 	bl	800a01c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	3324      	adds	r3, #36	@ 0x24
 800a23e:	4618      	mov	r0, r3
 800a240:	f7ff feec 	bl	800a01c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a244:	f002 f972 	bl	800c52c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a248:	2301      	movs	r3, #1
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3710      	adds	r7, #16
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	e000ed04 	.word	0xe000ed04

0800a258 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b08e      	sub	sp, #56	@ 0x38
 800a25c:	af02      	add	r7, sp, #8
 800a25e:	60f8      	str	r0, [r7, #12]
 800a260:	60b9      	str	r1, [r7, #8]
 800a262:	607a      	str	r2, [r7, #4]
 800a264:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d10b      	bne.n	800a284 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a26c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a270:	f383 8811 	msr	BASEPRI, r3
 800a274:	f3bf 8f6f 	isb	sy
 800a278:	f3bf 8f4f 	dsb	sy
 800a27c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a27e:	bf00      	nop
 800a280:	bf00      	nop
 800a282:	e7fd      	b.n	800a280 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d10b      	bne.n	800a2a2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a28a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a28e:	f383 8811 	msr	BASEPRI, r3
 800a292:	f3bf 8f6f 	isb	sy
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a29c:	bf00      	nop
 800a29e:	bf00      	nop
 800a2a0:	e7fd      	b.n	800a29e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d002      	beq.n	800a2ae <xQueueGenericCreateStatic+0x56>
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d001      	beq.n	800a2b2 <xQueueGenericCreateStatic+0x5a>
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	e000      	b.n	800a2b4 <xQueueGenericCreateStatic+0x5c>
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d10b      	bne.n	800a2d0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a2b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2bc:	f383 8811 	msr	BASEPRI, r3
 800a2c0:	f3bf 8f6f 	isb	sy
 800a2c4:	f3bf 8f4f 	dsb	sy
 800a2c8:	623b      	str	r3, [r7, #32]
}
 800a2ca:	bf00      	nop
 800a2cc:	bf00      	nop
 800a2ce:	e7fd      	b.n	800a2cc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d102      	bne.n	800a2dc <xQueueGenericCreateStatic+0x84>
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d101      	bne.n	800a2e0 <xQueueGenericCreateStatic+0x88>
 800a2dc:	2301      	movs	r3, #1
 800a2de:	e000      	b.n	800a2e2 <xQueueGenericCreateStatic+0x8a>
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d10b      	bne.n	800a2fe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a2e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ea:	f383 8811 	msr	BASEPRI, r3
 800a2ee:	f3bf 8f6f 	isb	sy
 800a2f2:	f3bf 8f4f 	dsb	sy
 800a2f6:	61fb      	str	r3, [r7, #28]
}
 800a2f8:	bf00      	nop
 800a2fa:	bf00      	nop
 800a2fc:	e7fd      	b.n	800a2fa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a2fe:	2350      	movs	r3, #80	@ 0x50
 800a300:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	2b50      	cmp	r3, #80	@ 0x50
 800a306:	d00b      	beq.n	800a320 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a30c:	f383 8811 	msr	BASEPRI, r3
 800a310:	f3bf 8f6f 	isb	sy
 800a314:	f3bf 8f4f 	dsb	sy
 800a318:	61bb      	str	r3, [r7, #24]
}
 800a31a:	bf00      	nop
 800a31c:	bf00      	nop
 800a31e:	e7fd      	b.n	800a31c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a320:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d00d      	beq.n	800a348 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a32c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a334:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a33a:	9300      	str	r3, [sp, #0]
 800a33c:	4613      	mov	r3, r2
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	68b9      	ldr	r1, [r7, #8]
 800a342:	68f8      	ldr	r0, [r7, #12]
 800a344:	f000 f840 	bl	800a3c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3730      	adds	r7, #48	@ 0x30
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}

0800a352 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a352:	b580      	push	{r7, lr}
 800a354:	b08a      	sub	sp, #40	@ 0x28
 800a356:	af02      	add	r7, sp, #8
 800a358:	60f8      	str	r0, [r7, #12]
 800a35a:	60b9      	str	r1, [r7, #8]
 800a35c:	4613      	mov	r3, r2
 800a35e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d10b      	bne.n	800a37e <xQueueGenericCreate+0x2c>
	__asm volatile
 800a366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	613b      	str	r3, [r7, #16]
}
 800a378:	bf00      	nop
 800a37a:	bf00      	nop
 800a37c:	e7fd      	b.n	800a37a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	68ba      	ldr	r2, [r7, #8]
 800a382:	fb02 f303 	mul.w	r3, r2, r3
 800a386:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	3350      	adds	r3, #80	@ 0x50
 800a38c:	4618      	mov	r0, r3
 800a38e:	f002 f9bd 	bl	800c70c <pvPortMalloc>
 800a392:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a394:	69bb      	ldr	r3, [r7, #24]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d011      	beq.n	800a3be <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a39a:	69bb      	ldr	r3, [r7, #24]
 800a39c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	3350      	adds	r3, #80	@ 0x50
 800a3a2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a3a4:	69bb      	ldr	r3, [r7, #24]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a3ac:	79fa      	ldrb	r2, [r7, #7]
 800a3ae:	69bb      	ldr	r3, [r7, #24]
 800a3b0:	9300      	str	r3, [sp, #0]
 800a3b2:	4613      	mov	r3, r2
 800a3b4:	697a      	ldr	r2, [r7, #20]
 800a3b6:	68b9      	ldr	r1, [r7, #8]
 800a3b8:	68f8      	ldr	r0, [r7, #12]
 800a3ba:	f000 f805 	bl	800a3c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a3be:	69bb      	ldr	r3, [r7, #24]
	}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3720      	adds	r7, #32
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	60b9      	str	r1, [r7, #8]
 800a3d2:	607a      	str	r2, [r7, #4]
 800a3d4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d103      	bne.n	800a3e4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a3dc:	69bb      	ldr	r3, [r7, #24]
 800a3de:	69ba      	ldr	r2, [r7, #24]
 800a3e0:	601a      	str	r2, [r3, #0]
 800a3e2:	e002      	b.n	800a3ea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a3e4:	69bb      	ldr	r3, [r7, #24]
 800a3e6:	687a      	ldr	r2, [r7, #4]
 800a3e8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a3ea:	69bb      	ldr	r3, [r7, #24]
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	68ba      	ldr	r2, [r7, #8]
 800a3f4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a3f6:	2101      	movs	r1, #1
 800a3f8:	69b8      	ldr	r0, [r7, #24]
 800a3fa:	f7ff fec3 	bl	800a184 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a3fe:	69bb      	ldr	r3, [r7, #24]
 800a400:	78fa      	ldrb	r2, [r7, #3]
 800a402:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a406:	bf00      	nop
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
	...

0800a410 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b08e      	sub	sp, #56	@ 0x38
 800a414:	af00      	add	r7, sp, #0
 800a416:	60f8      	str	r0, [r7, #12]
 800a418:	60b9      	str	r1, [r7, #8]
 800a41a:	607a      	str	r2, [r7, #4]
 800a41c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a41e:	2300      	movs	r3, #0
 800a420:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d10b      	bne.n	800a444 <xQueueGenericSend+0x34>
	__asm volatile
 800a42c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a430:	f383 8811 	msr	BASEPRI, r3
 800a434:	f3bf 8f6f 	isb	sy
 800a438:	f3bf 8f4f 	dsb	sy
 800a43c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a43e:	bf00      	nop
 800a440:	bf00      	nop
 800a442:	e7fd      	b.n	800a440 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d103      	bne.n	800a452 <xQueueGenericSend+0x42>
 800a44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a44c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d101      	bne.n	800a456 <xQueueGenericSend+0x46>
 800a452:	2301      	movs	r3, #1
 800a454:	e000      	b.n	800a458 <xQueueGenericSend+0x48>
 800a456:	2300      	movs	r3, #0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d10b      	bne.n	800a474 <xQueueGenericSend+0x64>
	__asm volatile
 800a45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a460:	f383 8811 	msr	BASEPRI, r3
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	f3bf 8f4f 	dsb	sy
 800a46c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a46e:	bf00      	nop
 800a470:	bf00      	nop
 800a472:	e7fd      	b.n	800a470 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	2b02      	cmp	r3, #2
 800a478:	d103      	bne.n	800a482 <xQueueGenericSend+0x72>
 800a47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d101      	bne.n	800a486 <xQueueGenericSend+0x76>
 800a482:	2301      	movs	r3, #1
 800a484:	e000      	b.n	800a488 <xQueueGenericSend+0x78>
 800a486:	2300      	movs	r3, #0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d10b      	bne.n	800a4a4 <xQueueGenericSend+0x94>
	__asm volatile
 800a48c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a490:	f383 8811 	msr	BASEPRI, r3
 800a494:	f3bf 8f6f 	isb	sy
 800a498:	f3bf 8f4f 	dsb	sy
 800a49c:	623b      	str	r3, [r7, #32]
}
 800a49e:	bf00      	nop
 800a4a0:	bf00      	nop
 800a4a2:	e7fd      	b.n	800a4a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a4a4:	f001 faa2 	bl	800b9ec <xTaskGetSchedulerState>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d102      	bne.n	800a4b4 <xQueueGenericSend+0xa4>
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d101      	bne.n	800a4b8 <xQueueGenericSend+0xa8>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e000      	b.n	800a4ba <xQueueGenericSend+0xaa>
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d10b      	bne.n	800a4d6 <xQueueGenericSend+0xc6>
	__asm volatile
 800a4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4c2:	f383 8811 	msr	BASEPRI, r3
 800a4c6:	f3bf 8f6f 	isb	sy
 800a4ca:	f3bf 8f4f 	dsb	sy
 800a4ce:	61fb      	str	r3, [r7, #28]
}
 800a4d0:	bf00      	nop
 800a4d2:	bf00      	nop
 800a4d4:	e7fd      	b.n	800a4d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a4d6:	f001 fff7 	bl	800c4c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d302      	bcc.n	800a4ec <xQueueGenericSend+0xdc>
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	2b02      	cmp	r3, #2
 800a4ea:	d129      	bne.n	800a540 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a4ec:	683a      	ldr	r2, [r7, #0]
 800a4ee:	68b9      	ldr	r1, [r7, #8]
 800a4f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a4f2:	f000 fab5 	bl	800aa60 <prvCopyDataToQueue>
 800a4f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a4f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d010      	beq.n	800a522 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a502:	3324      	adds	r3, #36	@ 0x24
 800a504:	4618      	mov	r0, r3
 800a506:	f001 f8ab 	bl	800b660 <xTaskRemoveFromEventList>
 800a50a:	4603      	mov	r3, r0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d013      	beq.n	800a538 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a510:	4b3f      	ldr	r3, [pc, #252]	@ (800a610 <xQueueGenericSend+0x200>)
 800a512:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a516:	601a      	str	r2, [r3, #0]
 800a518:	f3bf 8f4f 	dsb	sy
 800a51c:	f3bf 8f6f 	isb	sy
 800a520:	e00a      	b.n	800a538 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a524:	2b00      	cmp	r3, #0
 800a526:	d007      	beq.n	800a538 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a528:	4b39      	ldr	r3, [pc, #228]	@ (800a610 <xQueueGenericSend+0x200>)
 800a52a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a52e:	601a      	str	r2, [r3, #0]
 800a530:	f3bf 8f4f 	dsb	sy
 800a534:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a538:	f001 fff8 	bl	800c52c <vPortExitCritical>
				return pdPASS;
 800a53c:	2301      	movs	r3, #1
 800a53e:	e063      	b.n	800a608 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d103      	bne.n	800a54e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a546:	f001 fff1 	bl	800c52c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a54a:	2300      	movs	r3, #0
 800a54c:	e05c      	b.n	800a608 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a54e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a550:	2b00      	cmp	r3, #0
 800a552:	d106      	bne.n	800a562 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a554:	f107 0314 	add.w	r3, r7, #20
 800a558:	4618      	mov	r0, r3
 800a55a:	f001 f8e5 	bl	800b728 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a55e:	2301      	movs	r3, #1
 800a560:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a562:	f001 ffe3 	bl	800c52c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a566:	f000 fe4d 	bl	800b204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a56a:	f001 ffad 	bl	800c4c8 <vPortEnterCritical>
 800a56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a570:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a574:	b25b      	sxtb	r3, r3
 800a576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a57a:	d103      	bne.n	800a584 <xQueueGenericSend+0x174>
 800a57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a57e:	2200      	movs	r2, #0
 800a580:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a586:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a58a:	b25b      	sxtb	r3, r3
 800a58c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a590:	d103      	bne.n	800a59a <xQueueGenericSend+0x18a>
 800a592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a594:	2200      	movs	r2, #0
 800a596:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a59a:	f001 ffc7 	bl	800c52c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a59e:	1d3a      	adds	r2, r7, #4
 800a5a0:	f107 0314 	add.w	r3, r7, #20
 800a5a4:	4611      	mov	r1, r2
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	f001 f8d4 	bl	800b754 <xTaskCheckForTimeOut>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d124      	bne.n	800a5fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a5b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a5b4:	f000 fb4c 	bl	800ac50 <prvIsQueueFull>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d018      	beq.n	800a5f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c0:	3310      	adds	r3, #16
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	4611      	mov	r1, r2
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 fff8 	bl	800b5bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a5cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a5ce:	f000 fad7 	bl	800ab80 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a5d2:	f000 fe25 	bl	800b220 <xTaskResumeAll>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f47f af7c 	bne.w	800a4d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a5de:	4b0c      	ldr	r3, [pc, #48]	@ (800a610 <xQueueGenericSend+0x200>)
 800a5e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5e4:	601a      	str	r2, [r3, #0]
 800a5e6:	f3bf 8f4f 	dsb	sy
 800a5ea:	f3bf 8f6f 	isb	sy
 800a5ee:	e772      	b.n	800a4d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a5f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a5f2:	f000 fac5 	bl	800ab80 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a5f6:	f000 fe13 	bl	800b220 <xTaskResumeAll>
 800a5fa:	e76c      	b.n	800a4d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a5fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a5fe:	f000 fabf 	bl	800ab80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a602:	f000 fe0d 	bl	800b220 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a606:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3738      	adds	r7, #56	@ 0x38
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}
 800a610:	e000ed04 	.word	0xe000ed04

0800a614 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b090      	sub	sp, #64	@ 0x40
 800a618:	af00      	add	r7, sp, #0
 800a61a:	60f8      	str	r0, [r7, #12]
 800a61c:	60b9      	str	r1, [r7, #8]
 800a61e:	607a      	str	r2, [r7, #4]
 800a620:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d10b      	bne.n	800a644 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a62c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a630:	f383 8811 	msr	BASEPRI, r3
 800a634:	f3bf 8f6f 	isb	sy
 800a638:	f3bf 8f4f 	dsb	sy
 800a63c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a63e:	bf00      	nop
 800a640:	bf00      	nop
 800a642:	e7fd      	b.n	800a640 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d103      	bne.n	800a652 <xQueueGenericSendFromISR+0x3e>
 800a64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d101      	bne.n	800a656 <xQueueGenericSendFromISR+0x42>
 800a652:	2301      	movs	r3, #1
 800a654:	e000      	b.n	800a658 <xQueueGenericSendFromISR+0x44>
 800a656:	2300      	movs	r3, #0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d10b      	bne.n	800a674 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a65c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a660:	f383 8811 	msr	BASEPRI, r3
 800a664:	f3bf 8f6f 	isb	sy
 800a668:	f3bf 8f4f 	dsb	sy
 800a66c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a66e:	bf00      	nop
 800a670:	bf00      	nop
 800a672:	e7fd      	b.n	800a670 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	2b02      	cmp	r3, #2
 800a678:	d103      	bne.n	800a682 <xQueueGenericSendFromISR+0x6e>
 800a67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a67c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a67e:	2b01      	cmp	r3, #1
 800a680:	d101      	bne.n	800a686 <xQueueGenericSendFromISR+0x72>
 800a682:	2301      	movs	r3, #1
 800a684:	e000      	b.n	800a688 <xQueueGenericSendFromISR+0x74>
 800a686:	2300      	movs	r3, #0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d10b      	bne.n	800a6a4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a690:	f383 8811 	msr	BASEPRI, r3
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	f3bf 8f4f 	dsb	sy
 800a69c:	623b      	str	r3, [r7, #32]
}
 800a69e:	bf00      	nop
 800a6a0:	bf00      	nop
 800a6a2:	e7fd      	b.n	800a6a0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a6a4:	f001 fff0 	bl	800c688 <vPortValidateInterruptPriority>
	__asm volatile
 800a6a8:	f3ef 8211 	mrs	r2, BASEPRI
 800a6ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b0:	f383 8811 	msr	BASEPRI, r3
 800a6b4:	f3bf 8f6f 	isb	sy
 800a6b8:	f3bf 8f4f 	dsb	sy
 800a6bc:	61fa      	str	r2, [r7, #28]
 800a6be:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800a6c0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a6c2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a6c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d302      	bcc.n	800a6d6 <xQueueGenericSendFromISR+0xc2>
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d12f      	bne.n	800a736 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a6dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a6e6:	683a      	ldr	r2, [r7, #0]
 800a6e8:	68b9      	ldr	r1, [r7, #8]
 800a6ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a6ec:	f000 f9b8 	bl	800aa60 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a6f0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a6f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6f8:	d112      	bne.n	800a720 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d016      	beq.n	800a730 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a704:	3324      	adds	r3, #36	@ 0x24
 800a706:	4618      	mov	r0, r3
 800a708:	f000 ffaa 	bl	800b660 <xTaskRemoveFromEventList>
 800a70c:	4603      	mov	r3, r0
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d00e      	beq.n	800a730 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d00b      	beq.n	800a730 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2201      	movs	r2, #1
 800a71c:	601a      	str	r2, [r3, #0]
 800a71e:	e007      	b.n	800a730 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a720:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a724:	3301      	adds	r3, #1
 800a726:	b2db      	uxtb	r3, r3
 800a728:	b25a      	sxtb	r2, r3
 800a72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a72c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a730:	2301      	movs	r3, #1
 800a732:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a734:	e001      	b.n	800a73a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a736:	2300      	movs	r3, #0
 800a738:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a73a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a73c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	f383 8811 	msr	BASEPRI, r3
}
 800a744:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3740      	adds	r7, #64	@ 0x40
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b08c      	sub	sp, #48	@ 0x30
 800a754:	af00      	add	r7, sp, #0
 800a756:	60f8      	str	r0, [r7, #12]
 800a758:	60b9      	str	r1, [r7, #8]
 800a75a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a75c:	2300      	movs	r3, #0
 800a75e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a766:	2b00      	cmp	r3, #0
 800a768:	d10b      	bne.n	800a782 <xQueueReceive+0x32>
	__asm volatile
 800a76a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a76e:	f383 8811 	msr	BASEPRI, r3
 800a772:	f3bf 8f6f 	isb	sy
 800a776:	f3bf 8f4f 	dsb	sy
 800a77a:	623b      	str	r3, [r7, #32]
}
 800a77c:	bf00      	nop
 800a77e:	bf00      	nop
 800a780:	e7fd      	b.n	800a77e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d103      	bne.n	800a790 <xQueueReceive+0x40>
 800a788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a78a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d101      	bne.n	800a794 <xQueueReceive+0x44>
 800a790:	2301      	movs	r3, #1
 800a792:	e000      	b.n	800a796 <xQueueReceive+0x46>
 800a794:	2300      	movs	r3, #0
 800a796:	2b00      	cmp	r3, #0
 800a798:	d10b      	bne.n	800a7b2 <xQueueReceive+0x62>
	__asm volatile
 800a79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a79e:	f383 8811 	msr	BASEPRI, r3
 800a7a2:	f3bf 8f6f 	isb	sy
 800a7a6:	f3bf 8f4f 	dsb	sy
 800a7aa:	61fb      	str	r3, [r7, #28]
}
 800a7ac:	bf00      	nop
 800a7ae:	bf00      	nop
 800a7b0:	e7fd      	b.n	800a7ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a7b2:	f001 f91b 	bl	800b9ec <xTaskGetSchedulerState>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d102      	bne.n	800a7c2 <xQueueReceive+0x72>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d101      	bne.n	800a7c6 <xQueueReceive+0x76>
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e000      	b.n	800a7c8 <xQueueReceive+0x78>
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d10b      	bne.n	800a7e4 <xQueueReceive+0x94>
	__asm volatile
 800a7cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d0:	f383 8811 	msr	BASEPRI, r3
 800a7d4:	f3bf 8f6f 	isb	sy
 800a7d8:	f3bf 8f4f 	dsb	sy
 800a7dc:	61bb      	str	r3, [r7, #24]
}
 800a7de:	bf00      	nop
 800a7e0:	bf00      	nop
 800a7e2:	e7fd      	b.n	800a7e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a7e4:	f001 fe70 	bl	800c4c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d01f      	beq.n	800a834 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a7f4:	68b9      	ldr	r1, [r7, #8]
 800a7f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a7f8:	f000 f99c 	bl	800ab34 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7fe:	1e5a      	subs	r2, r3, #1
 800a800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a802:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a806:	691b      	ldr	r3, [r3, #16]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d00f      	beq.n	800a82c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a80c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a80e:	3310      	adds	r3, #16
 800a810:	4618      	mov	r0, r3
 800a812:	f000 ff25 	bl	800b660 <xTaskRemoveFromEventList>
 800a816:	4603      	mov	r3, r0
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d007      	beq.n	800a82c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a81c:	4b3c      	ldr	r3, [pc, #240]	@ (800a910 <xQueueReceive+0x1c0>)
 800a81e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a822:	601a      	str	r2, [r3, #0]
 800a824:	f3bf 8f4f 	dsb	sy
 800a828:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a82c:	f001 fe7e 	bl	800c52c <vPortExitCritical>
				return pdPASS;
 800a830:	2301      	movs	r3, #1
 800a832:	e069      	b.n	800a908 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d103      	bne.n	800a842 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a83a:	f001 fe77 	bl	800c52c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a83e:	2300      	movs	r3, #0
 800a840:	e062      	b.n	800a908 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a844:	2b00      	cmp	r3, #0
 800a846:	d106      	bne.n	800a856 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a848:	f107 0310 	add.w	r3, r7, #16
 800a84c:	4618      	mov	r0, r3
 800a84e:	f000 ff6b 	bl	800b728 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a852:	2301      	movs	r3, #1
 800a854:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a856:	f001 fe69 	bl	800c52c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a85a:	f000 fcd3 	bl	800b204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a85e:	f001 fe33 	bl	800c4c8 <vPortEnterCritical>
 800a862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a864:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a868:	b25b      	sxtb	r3, r3
 800a86a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a86e:	d103      	bne.n	800a878 <xQueueReceive+0x128>
 800a870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a872:	2200      	movs	r2, #0
 800a874:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a87a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a87e:	b25b      	sxtb	r3, r3
 800a880:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a884:	d103      	bne.n	800a88e <xQueueReceive+0x13e>
 800a886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a888:	2200      	movs	r2, #0
 800a88a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a88e:	f001 fe4d 	bl	800c52c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a892:	1d3a      	adds	r2, r7, #4
 800a894:	f107 0310 	add.w	r3, r7, #16
 800a898:	4611      	mov	r1, r2
 800a89a:	4618      	mov	r0, r3
 800a89c:	f000 ff5a 	bl	800b754 <xTaskCheckForTimeOut>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d123      	bne.n	800a8ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8a8:	f000 f9bc 	bl	800ac24 <prvIsQueueEmpty>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d017      	beq.n	800a8e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a8b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b4:	3324      	adds	r3, #36	@ 0x24
 800a8b6:	687a      	ldr	r2, [r7, #4]
 800a8b8:	4611      	mov	r1, r2
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f000 fe7e 	bl	800b5bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a8c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8c2:	f000 f95d 	bl	800ab80 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a8c6:	f000 fcab 	bl	800b220 <xTaskResumeAll>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d189      	bne.n	800a7e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a8d0:	4b0f      	ldr	r3, [pc, #60]	@ (800a910 <xQueueReceive+0x1c0>)
 800a8d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8d6:	601a      	str	r2, [r3, #0]
 800a8d8:	f3bf 8f4f 	dsb	sy
 800a8dc:	f3bf 8f6f 	isb	sy
 800a8e0:	e780      	b.n	800a7e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a8e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8e4:	f000 f94c 	bl	800ab80 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8e8:	f000 fc9a 	bl	800b220 <xTaskResumeAll>
 800a8ec:	e77a      	b.n	800a7e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a8ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8f0:	f000 f946 	bl	800ab80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8f4:	f000 fc94 	bl	800b220 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8fa:	f000 f993 	bl	800ac24 <prvIsQueueEmpty>
 800a8fe:	4603      	mov	r3, r0
 800a900:	2b00      	cmp	r3, #0
 800a902:	f43f af6f 	beq.w	800a7e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a906:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3730      	adds	r7, #48	@ 0x30
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}
 800a910:	e000ed04 	.word	0xe000ed04

0800a914 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b08e      	sub	sp, #56	@ 0x38
 800a918:	af00      	add	r7, sp, #0
 800a91a:	60f8      	str	r0, [r7, #12]
 800a91c:	60b9      	str	r1, [r7, #8]
 800a91e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a926:	2b00      	cmp	r3, #0
 800a928:	d10b      	bne.n	800a942 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800a92a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a92e:	f383 8811 	msr	BASEPRI, r3
 800a932:	f3bf 8f6f 	isb	sy
 800a936:	f3bf 8f4f 	dsb	sy
 800a93a:	623b      	str	r3, [r7, #32]
}
 800a93c:	bf00      	nop
 800a93e:	bf00      	nop
 800a940:	e7fd      	b.n	800a93e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d103      	bne.n	800a950 <xQueueReceiveFromISR+0x3c>
 800a948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a94a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d101      	bne.n	800a954 <xQueueReceiveFromISR+0x40>
 800a950:	2301      	movs	r3, #1
 800a952:	e000      	b.n	800a956 <xQueueReceiveFromISR+0x42>
 800a954:	2300      	movs	r3, #0
 800a956:	2b00      	cmp	r3, #0
 800a958:	d10b      	bne.n	800a972 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a95a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a95e:	f383 8811 	msr	BASEPRI, r3
 800a962:	f3bf 8f6f 	isb	sy
 800a966:	f3bf 8f4f 	dsb	sy
 800a96a:	61fb      	str	r3, [r7, #28]
}
 800a96c:	bf00      	nop
 800a96e:	bf00      	nop
 800a970:	e7fd      	b.n	800a96e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a972:	f001 fe89 	bl	800c688 <vPortValidateInterruptPriority>
	__asm volatile
 800a976:	f3ef 8211 	mrs	r2, BASEPRI
 800a97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97e:	f383 8811 	msr	BASEPRI, r3
 800a982:	f3bf 8f6f 	isb	sy
 800a986:	f3bf 8f4f 	dsb	sy
 800a98a:	61ba      	str	r2, [r7, #24]
 800a98c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a98e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a990:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a996:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d02f      	beq.n	800a9fe <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a99e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a9a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a9a8:	68b9      	ldr	r1, [r7, #8]
 800a9aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a9ac:	f000 f8c2 	bl	800ab34 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a9b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9b2:	1e5a      	subs	r2, r3, #1
 800a9b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9b6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a9b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a9bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c0:	d112      	bne.n	800a9e8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9c4:	691b      	ldr	r3, [r3, #16]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d016      	beq.n	800a9f8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a9ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9cc:	3310      	adds	r3, #16
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f000 fe46 	bl	800b660 <xTaskRemoveFromEventList>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d00e      	beq.n	800a9f8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d00b      	beq.n	800a9f8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	601a      	str	r2, [r3, #0]
 800a9e6:	e007      	b.n	800a9f8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a9e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	b2db      	uxtb	r3, r3
 800a9f0:	b25a      	sxtb	r2, r3
 800a9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9fc:	e001      	b.n	800aa02 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa04:	613b      	str	r3, [r7, #16]
	__asm volatile
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	f383 8811 	msr	BASEPRI, r3
}
 800aa0c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3738      	adds	r7, #56	@ 0x38
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b086      	sub	sp, #24
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10b      	bne.n	800aa42 <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	60fb      	str	r3, [r7, #12]
}
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	e7fd      	b.n	800aa3e <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800aa42:	f001 fd41 	bl	800c4c8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa4e:	1ad3      	subs	r3, r2, r3
 800aa50:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800aa52:	f001 fd6b 	bl	800c52c <vPortExitCritical>

	return uxReturn;
 800aa56:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800aa58:	4618      	mov	r0, r3
 800aa5a:	3718      	adds	r7, #24
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b086      	sub	sp, #24
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	60f8      	str	r0, [r7, #12]
 800aa68:	60b9      	str	r1, [r7, #8]
 800aa6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa74:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d10d      	bne.n	800aa9a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d14d      	bne.n	800ab22 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	689b      	ldr	r3, [r3, #8]
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f000 ffcc 	bl	800ba28 <xTaskPriorityDisinherit>
 800aa90:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2200      	movs	r2, #0
 800aa96:	609a      	str	r2, [r3, #8]
 800aa98:	e043      	b.n	800ab22 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d119      	bne.n	800aad4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	6858      	ldr	r0, [r3, #4]
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaa8:	461a      	mov	r2, r3
 800aaaa:	68b9      	ldr	r1, [r7, #8]
 800aaac:	f002 fc6e 	bl	800d38c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	685a      	ldr	r2, [r3, #4]
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aab8:	441a      	add	r2, r3
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	685a      	ldr	r2, [r3, #4]
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	689b      	ldr	r3, [r3, #8]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d32b      	bcc.n	800ab22 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681a      	ldr	r2, [r3, #0]
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	605a      	str	r2, [r3, #4]
 800aad2:	e026      	b.n	800ab22 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	68d8      	ldr	r0, [r3, #12]
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aadc:	461a      	mov	r2, r3
 800aade:	68b9      	ldr	r1, [r7, #8]
 800aae0:	f002 fc54 	bl	800d38c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	68da      	ldr	r2, [r3, #12]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaec:	425b      	negs	r3, r3
 800aaee:	441a      	add	r2, r3
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	68da      	ldr	r2, [r3, #12]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d207      	bcs.n	800ab10 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	689a      	ldr	r2, [r3, #8]
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab08:	425b      	negs	r3, r3
 800ab0a:	441a      	add	r2, r3
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2b02      	cmp	r3, #2
 800ab14:	d105      	bne.n	800ab22 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d002      	beq.n	800ab22 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ab22:	693b      	ldr	r3, [r7, #16]
 800ab24:	1c5a      	adds	r2, r3, #1
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ab2a:	697b      	ldr	r3, [r7, #20]
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3718      	adds	r7, #24
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b082      	sub	sp, #8
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
 800ab3c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d018      	beq.n	800ab78 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	68da      	ldr	r2, [r3, #12]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab4e:	441a      	add	r2, r3
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	68da      	ldr	r2, [r3, #12]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d303      	bcc.n	800ab68 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	68d9      	ldr	r1, [r3, #12]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab70:	461a      	mov	r2, r3
 800ab72:	6838      	ldr	r0, [r7, #0]
 800ab74:	f002 fc0a 	bl	800d38c <memcpy>
	}
}
 800ab78:	bf00      	nop
 800ab7a:	3708      	adds	r7, #8
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}

0800ab80 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b084      	sub	sp, #16
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ab88:	f001 fc9e 	bl	800c4c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ab92:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ab94:	e011      	b.n	800abba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d012      	beq.n	800abc4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	3324      	adds	r3, #36	@ 0x24
 800aba2:	4618      	mov	r0, r3
 800aba4:	f000 fd5c 	bl	800b660 <xTaskRemoveFromEventList>
 800aba8:	4603      	mov	r3, r0
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d001      	beq.n	800abb2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800abae:	f000 fe35 	bl	800b81c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800abb2:	7bfb      	ldrb	r3, [r7, #15]
 800abb4:	3b01      	subs	r3, #1
 800abb6:	b2db      	uxtb	r3, r3
 800abb8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800abba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	dce9      	bgt.n	800ab96 <prvUnlockQueue+0x16>
 800abc2:	e000      	b.n	800abc6 <prvUnlockQueue+0x46>
					break;
 800abc4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	22ff      	movs	r2, #255	@ 0xff
 800abca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800abce:	f001 fcad 	bl	800c52c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800abd2:	f001 fc79 	bl	800c4c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800abdc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800abde:	e011      	b.n	800ac04 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	691b      	ldr	r3, [r3, #16]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d012      	beq.n	800ac0e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	3310      	adds	r3, #16
 800abec:	4618      	mov	r0, r3
 800abee:	f000 fd37 	bl	800b660 <xTaskRemoveFromEventList>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d001      	beq.n	800abfc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800abf8:	f000 fe10 	bl	800b81c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800abfc:	7bbb      	ldrb	r3, [r7, #14]
 800abfe:	3b01      	subs	r3, #1
 800ac00:	b2db      	uxtb	r3, r3
 800ac02:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ac04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	dce9      	bgt.n	800abe0 <prvUnlockQueue+0x60>
 800ac0c:	e000      	b.n	800ac10 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ac0e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	22ff      	movs	r2, #255	@ 0xff
 800ac14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ac18:	f001 fc88 	bl	800c52c <vPortExitCritical>
}
 800ac1c:	bf00      	nop
 800ac1e:	3710      	adds	r7, #16
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b084      	sub	sp, #16
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ac2c:	f001 fc4c 	bl	800c4c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d102      	bne.n	800ac3e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	60fb      	str	r3, [r7, #12]
 800ac3c:	e001      	b.n	800ac42 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ac42:	f001 fc73 	bl	800c52c <vPortExitCritical>

	return xReturn;
 800ac46:	68fb      	ldr	r3, [r7, #12]
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3710      	adds	r7, #16
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b084      	sub	sp, #16
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ac58:	f001 fc36 	bl	800c4c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d102      	bne.n	800ac6e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ac68:	2301      	movs	r3, #1
 800ac6a:	60fb      	str	r3, [r7, #12]
 800ac6c:	e001      	b.n	800ac72 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ac72:	f001 fc5b 	bl	800c52c <vPortExitCritical>

	return xReturn;
 800ac76:	68fb      	ldr	r3, [r7, #12]
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3710      	adds	r7, #16
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ac80:	b480      	push	{r7}
 800ac82:	b085      	sub	sp, #20
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
 800ac88:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	60fb      	str	r3, [r7, #12]
 800ac8e:	e014      	b.n	800acba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ac90:	4a0f      	ldr	r2, [pc, #60]	@ (800acd0 <vQueueAddToRegistry+0x50>)
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d10b      	bne.n	800acb4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ac9c:	490c      	ldr	r1, [pc, #48]	@ (800acd0 <vQueueAddToRegistry+0x50>)
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	683a      	ldr	r2, [r7, #0]
 800aca2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800aca6:	4a0a      	ldr	r2, [pc, #40]	@ (800acd0 <vQueueAddToRegistry+0x50>)
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	00db      	lsls	r3, r3, #3
 800acac:	4413      	add	r3, r2
 800acae:	687a      	ldr	r2, [r7, #4]
 800acb0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800acb2:	e006      	b.n	800acc2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	3301      	adds	r3, #1
 800acb8:	60fb      	str	r3, [r7, #12]
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2b07      	cmp	r3, #7
 800acbe:	d9e7      	bls.n	800ac90 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800acc0:	bf00      	nop
 800acc2:	bf00      	nop
 800acc4:	3714      	adds	r7, #20
 800acc6:	46bd      	mov	sp, r7
 800acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800accc:	4770      	bx	lr
 800acce:	bf00      	nop
 800acd0:	2000097c 	.word	0x2000097c

0800acd4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b086      	sub	sp, #24
 800acd8:	af00      	add	r7, sp, #0
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ace4:	f001 fbf0 	bl	800c4c8 <vPortEnterCritical>
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800acee:	b25b      	sxtb	r3, r3
 800acf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acf4:	d103      	bne.n	800acfe <vQueueWaitForMessageRestricted+0x2a>
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ad04:	b25b      	sxtb	r3, r3
 800ad06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad0a:	d103      	bne.n	800ad14 <vQueueWaitForMessageRestricted+0x40>
 800ad0c:	697b      	ldr	r3, [r7, #20]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ad14:	f001 fc0a 	bl	800c52c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d106      	bne.n	800ad2e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	3324      	adds	r3, #36	@ 0x24
 800ad24:	687a      	ldr	r2, [r7, #4]
 800ad26:	68b9      	ldr	r1, [r7, #8]
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f000 fc6d 	bl	800b608 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ad2e:	6978      	ldr	r0, [r7, #20]
 800ad30:	f7ff ff26 	bl	800ab80 <prvUnlockQueue>
	}
 800ad34:	bf00      	nop
 800ad36:	3718      	adds	r7, #24
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b08e      	sub	sp, #56	@ 0x38
 800ad40:	af04      	add	r7, sp, #16
 800ad42:	60f8      	str	r0, [r7, #12]
 800ad44:	60b9      	str	r1, [r7, #8]
 800ad46:	607a      	str	r2, [r7, #4]
 800ad48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ad4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d10b      	bne.n	800ad68 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ad50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad54:	f383 8811 	msr	BASEPRI, r3
 800ad58:	f3bf 8f6f 	isb	sy
 800ad5c:	f3bf 8f4f 	dsb	sy
 800ad60:	623b      	str	r3, [r7, #32]
}
 800ad62:	bf00      	nop
 800ad64:	bf00      	nop
 800ad66:	e7fd      	b.n	800ad64 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ad68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d10b      	bne.n	800ad86 <xTaskCreateStatic+0x4a>
	__asm volatile
 800ad6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad72:	f383 8811 	msr	BASEPRI, r3
 800ad76:	f3bf 8f6f 	isb	sy
 800ad7a:	f3bf 8f4f 	dsb	sy
 800ad7e:	61fb      	str	r3, [r7, #28]
}
 800ad80:	bf00      	nop
 800ad82:	bf00      	nop
 800ad84:	e7fd      	b.n	800ad82 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ad86:	23a8      	movs	r3, #168	@ 0xa8
 800ad88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	2ba8      	cmp	r3, #168	@ 0xa8
 800ad8e:	d00b      	beq.n	800ada8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ad90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad94:	f383 8811 	msr	BASEPRI, r3
 800ad98:	f3bf 8f6f 	isb	sy
 800ad9c:	f3bf 8f4f 	dsb	sy
 800ada0:	61bb      	str	r3, [r7, #24]
}
 800ada2:	bf00      	nop
 800ada4:	bf00      	nop
 800ada6:	e7fd      	b.n	800ada4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ada8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800adaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adac:	2b00      	cmp	r3, #0
 800adae:	d01e      	beq.n	800adee <xTaskCreateStatic+0xb2>
 800adb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d01b      	beq.n	800adee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800adb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800adba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800adbe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800adc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adc2:	2202      	movs	r2, #2
 800adc4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800adc8:	2300      	movs	r3, #0
 800adca:	9303      	str	r3, [sp, #12]
 800adcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adce:	9302      	str	r3, [sp, #8]
 800add0:	f107 0314 	add.w	r3, r7, #20
 800add4:	9301      	str	r3, [sp, #4]
 800add6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800add8:	9300      	str	r3, [sp, #0]
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	68b9      	ldr	r1, [r7, #8]
 800ade0:	68f8      	ldr	r0, [r7, #12]
 800ade2:	f000 f851 	bl	800ae88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ade6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ade8:	f000 f8f6 	bl	800afd8 <prvAddNewTaskToReadyList>
 800adec:	e001      	b.n	800adf2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800adee:	2300      	movs	r3, #0
 800adf0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800adf2:	697b      	ldr	r3, [r7, #20]
	}
 800adf4:	4618      	mov	r0, r3
 800adf6:	3728      	adds	r7, #40	@ 0x28
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b08c      	sub	sp, #48	@ 0x30
 800ae00:	af04      	add	r7, sp, #16
 800ae02:	60f8      	str	r0, [r7, #12]
 800ae04:	60b9      	str	r1, [r7, #8]
 800ae06:	603b      	str	r3, [r7, #0]
 800ae08:	4613      	mov	r3, r2
 800ae0a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ae0c:	88fb      	ldrh	r3, [r7, #6]
 800ae0e:	009b      	lsls	r3, r3, #2
 800ae10:	4618      	mov	r0, r3
 800ae12:	f001 fc7b 	bl	800c70c <pvPortMalloc>
 800ae16:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d00e      	beq.n	800ae3c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ae1e:	20a8      	movs	r0, #168	@ 0xa8
 800ae20:	f001 fc74 	bl	800c70c <pvPortMalloc>
 800ae24:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ae26:	69fb      	ldr	r3, [r7, #28]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d003      	beq.n	800ae34 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ae2c:	69fb      	ldr	r3, [r7, #28]
 800ae2e:	697a      	ldr	r2, [r7, #20]
 800ae30:	631a      	str	r2, [r3, #48]	@ 0x30
 800ae32:	e005      	b.n	800ae40 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ae34:	6978      	ldr	r0, [r7, #20]
 800ae36:	f001 fd37 	bl	800c8a8 <vPortFree>
 800ae3a:	e001      	b.n	800ae40 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ae40:	69fb      	ldr	r3, [r7, #28]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d017      	beq.n	800ae76 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ae46:	69fb      	ldr	r3, [r7, #28]
 800ae48:	2200      	movs	r2, #0
 800ae4a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ae4e:	88fa      	ldrh	r2, [r7, #6]
 800ae50:	2300      	movs	r3, #0
 800ae52:	9303      	str	r3, [sp, #12]
 800ae54:	69fb      	ldr	r3, [r7, #28]
 800ae56:	9302      	str	r3, [sp, #8]
 800ae58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae5a:	9301      	str	r3, [sp, #4]
 800ae5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae5e:	9300      	str	r3, [sp, #0]
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	68b9      	ldr	r1, [r7, #8]
 800ae64:	68f8      	ldr	r0, [r7, #12]
 800ae66:	f000 f80f 	bl	800ae88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae6a:	69f8      	ldr	r0, [r7, #28]
 800ae6c:	f000 f8b4 	bl	800afd8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ae70:	2301      	movs	r3, #1
 800ae72:	61bb      	str	r3, [r7, #24]
 800ae74:	e002      	b.n	800ae7c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ae76:	f04f 33ff 	mov.w	r3, #4294967295
 800ae7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ae7c:	69bb      	ldr	r3, [r7, #24]
	}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3720      	adds	r7, #32
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
	...

0800ae88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b088      	sub	sp, #32
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	60f8      	str	r0, [r7, #12]
 800ae90:	60b9      	str	r1, [r7, #8]
 800ae92:	607a      	str	r2, [r7, #4]
 800ae94:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ae96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae98:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	461a      	mov	r2, r3
 800aea0:	21a5      	movs	r1, #165	@ 0xa5
 800aea2:	f002 f9d1 	bl	800d248 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800aea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aea8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aeb0:	3b01      	subs	r3, #1
 800aeb2:	009b      	lsls	r3, r3, #2
 800aeb4:	4413      	add	r3, r2
 800aeb6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800aeb8:	69bb      	ldr	r3, [r7, #24]
 800aeba:	f023 0307 	bic.w	r3, r3, #7
 800aebe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800aec0:	69bb      	ldr	r3, [r7, #24]
 800aec2:	f003 0307 	and.w	r3, r3, #7
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d00b      	beq.n	800aee2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800aeca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aece:	f383 8811 	msr	BASEPRI, r3
 800aed2:	f3bf 8f6f 	isb	sy
 800aed6:	f3bf 8f4f 	dsb	sy
 800aeda:	617b      	str	r3, [r7, #20]
}
 800aedc:	bf00      	nop
 800aede:	bf00      	nop
 800aee0:	e7fd      	b.n	800aede <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d01f      	beq.n	800af28 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aee8:	2300      	movs	r3, #0
 800aeea:	61fb      	str	r3, [r7, #28]
 800aeec:	e012      	b.n	800af14 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aeee:	68ba      	ldr	r2, [r7, #8]
 800aef0:	69fb      	ldr	r3, [r7, #28]
 800aef2:	4413      	add	r3, r2
 800aef4:	7819      	ldrb	r1, [r3, #0]
 800aef6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aef8:	69fb      	ldr	r3, [r7, #28]
 800aefa:	4413      	add	r3, r2
 800aefc:	3334      	adds	r3, #52	@ 0x34
 800aefe:	460a      	mov	r2, r1
 800af00:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800af02:	68ba      	ldr	r2, [r7, #8]
 800af04:	69fb      	ldr	r3, [r7, #28]
 800af06:	4413      	add	r3, r2
 800af08:	781b      	ldrb	r3, [r3, #0]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d006      	beq.n	800af1c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800af0e:	69fb      	ldr	r3, [r7, #28]
 800af10:	3301      	adds	r3, #1
 800af12:	61fb      	str	r3, [r7, #28]
 800af14:	69fb      	ldr	r3, [r7, #28]
 800af16:	2b0f      	cmp	r3, #15
 800af18:	d9e9      	bls.n	800aeee <prvInitialiseNewTask+0x66>
 800af1a:	e000      	b.n	800af1e <prvInitialiseNewTask+0x96>
			{
				break;
 800af1c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800af1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af20:	2200      	movs	r2, #0
 800af22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800af26:	e003      	b.n	800af30 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800af28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af2a:	2200      	movs	r2, #0
 800af2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800af30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af32:	2b37      	cmp	r3, #55	@ 0x37
 800af34:	d901      	bls.n	800af3a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800af36:	2337      	movs	r3, #55	@ 0x37
 800af38:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800af3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af3e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800af40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af44:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	2200      	movs	r2, #0
 800af4a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800af4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af4e:	3304      	adds	r3, #4
 800af50:	4618      	mov	r0, r3
 800af52:	f7ff f883 	bl	800a05c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800af56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af58:	3318      	adds	r3, #24
 800af5a:	4618      	mov	r0, r3
 800af5c:	f7ff f87e 	bl	800a05c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800af60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af68:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800af6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800af70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af74:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800af76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af78:	2200      	movs	r2, #0
 800af7a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800af7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af80:	2200      	movs	r2, #0
 800af82:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800af86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af88:	3354      	adds	r3, #84	@ 0x54
 800af8a:	224c      	movs	r2, #76	@ 0x4c
 800af8c:	2100      	movs	r1, #0
 800af8e:	4618      	mov	r0, r3
 800af90:	f002 f95a 	bl	800d248 <memset>
 800af94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af96:	4a0d      	ldr	r2, [pc, #52]	@ (800afcc <prvInitialiseNewTask+0x144>)
 800af98:	659a      	str	r2, [r3, #88]	@ 0x58
 800af9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af9c:	4a0c      	ldr	r2, [pc, #48]	@ (800afd0 <prvInitialiseNewTask+0x148>)
 800af9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800afa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa2:	4a0c      	ldr	r2, [pc, #48]	@ (800afd4 <prvInitialiseNewTask+0x14c>)
 800afa4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800afa6:	683a      	ldr	r2, [r7, #0]
 800afa8:	68f9      	ldr	r1, [r7, #12]
 800afaa:	69b8      	ldr	r0, [r7, #24]
 800afac:	f001 f95a 	bl	800c264 <pxPortInitialiseStack>
 800afb0:	4602      	mov	r2, r0
 800afb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800afb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d002      	beq.n	800afc2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800afbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800afc2:	bf00      	nop
 800afc4:	3720      	adds	r7, #32
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	200053e0 	.word	0x200053e0
 800afd0:	20005448 	.word	0x20005448
 800afd4:	200054b0 	.word	0x200054b0

0800afd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800afe0:	f001 fa72 	bl	800c4c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800afe4:	4b2d      	ldr	r3, [pc, #180]	@ (800b09c <prvAddNewTaskToReadyList+0xc4>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	3301      	adds	r3, #1
 800afea:	4a2c      	ldr	r2, [pc, #176]	@ (800b09c <prvAddNewTaskToReadyList+0xc4>)
 800afec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800afee:	4b2c      	ldr	r3, [pc, #176]	@ (800b0a0 <prvAddNewTaskToReadyList+0xc8>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d109      	bne.n	800b00a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800aff6:	4a2a      	ldr	r2, [pc, #168]	@ (800b0a0 <prvAddNewTaskToReadyList+0xc8>)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800affc:	4b27      	ldr	r3, [pc, #156]	@ (800b09c <prvAddNewTaskToReadyList+0xc4>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	2b01      	cmp	r3, #1
 800b002:	d110      	bne.n	800b026 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b004:	f000 fc2e 	bl	800b864 <prvInitialiseTaskLists>
 800b008:	e00d      	b.n	800b026 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b00a:	4b26      	ldr	r3, [pc, #152]	@ (800b0a4 <prvAddNewTaskToReadyList+0xcc>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d109      	bne.n	800b026 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b012:	4b23      	ldr	r3, [pc, #140]	@ (800b0a0 <prvAddNewTaskToReadyList+0xc8>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d802      	bhi.n	800b026 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b020:	4a1f      	ldr	r2, [pc, #124]	@ (800b0a0 <prvAddNewTaskToReadyList+0xc8>)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b026:	4b20      	ldr	r3, [pc, #128]	@ (800b0a8 <prvAddNewTaskToReadyList+0xd0>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	3301      	adds	r3, #1
 800b02c:	4a1e      	ldr	r2, [pc, #120]	@ (800b0a8 <prvAddNewTaskToReadyList+0xd0>)
 800b02e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b030:	4b1d      	ldr	r3, [pc, #116]	@ (800b0a8 <prvAddNewTaskToReadyList+0xd0>)
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b03c:	4b1b      	ldr	r3, [pc, #108]	@ (800b0ac <prvAddNewTaskToReadyList+0xd4>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	429a      	cmp	r2, r3
 800b042:	d903      	bls.n	800b04c <prvAddNewTaskToReadyList+0x74>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b048:	4a18      	ldr	r2, [pc, #96]	@ (800b0ac <prvAddNewTaskToReadyList+0xd4>)
 800b04a:	6013      	str	r3, [r2, #0]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b050:	4613      	mov	r3, r2
 800b052:	009b      	lsls	r3, r3, #2
 800b054:	4413      	add	r3, r2
 800b056:	009b      	lsls	r3, r3, #2
 800b058:	4a15      	ldr	r2, [pc, #84]	@ (800b0b0 <prvAddNewTaskToReadyList+0xd8>)
 800b05a:	441a      	add	r2, r3
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	3304      	adds	r3, #4
 800b060:	4619      	mov	r1, r3
 800b062:	4610      	mov	r0, r2
 800b064:	f7ff f807 	bl	800a076 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b068:	f001 fa60 	bl	800c52c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b06c:	4b0d      	ldr	r3, [pc, #52]	@ (800b0a4 <prvAddNewTaskToReadyList+0xcc>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d00e      	beq.n	800b092 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b074:	4b0a      	ldr	r3, [pc, #40]	@ (800b0a0 <prvAddNewTaskToReadyList+0xc8>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b07e:	429a      	cmp	r2, r3
 800b080:	d207      	bcs.n	800b092 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b082:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b4 <prvAddNewTaskToReadyList+0xdc>)
 800b084:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b088:	601a      	str	r2, [r3, #0]
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b092:	bf00      	nop
 800b094:	3708      	adds	r7, #8
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}
 800b09a:	bf00      	nop
 800b09c:	20000e90 	.word	0x20000e90
 800b0a0:	200009bc 	.word	0x200009bc
 800b0a4:	20000e9c 	.word	0x20000e9c
 800b0a8:	20000eac 	.word	0x20000eac
 800b0ac:	20000e98 	.word	0x20000e98
 800b0b0:	200009c0 	.word	0x200009c0
 800b0b4:	e000ed04 	.word	0xe000ed04

0800b0b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d018      	beq.n	800b0fc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b0ca:	4b14      	ldr	r3, [pc, #80]	@ (800b11c <vTaskDelay+0x64>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d00b      	beq.n	800b0ea <vTaskDelay+0x32>
	__asm volatile
 800b0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d6:	f383 8811 	msr	BASEPRI, r3
 800b0da:	f3bf 8f6f 	isb	sy
 800b0de:	f3bf 8f4f 	dsb	sy
 800b0e2:	60bb      	str	r3, [r7, #8]
}
 800b0e4:	bf00      	nop
 800b0e6:	bf00      	nop
 800b0e8:	e7fd      	b.n	800b0e6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b0ea:	f000 f88b 	bl	800b204 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b0ee:	2100      	movs	r1, #0
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 fd09 	bl	800bb08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b0f6:	f000 f893 	bl	800b220 <xTaskResumeAll>
 800b0fa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d107      	bne.n	800b112 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b102:	4b07      	ldr	r3, [pc, #28]	@ (800b120 <vTaskDelay+0x68>)
 800b104:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b108:	601a      	str	r2, [r3, #0]
 800b10a:	f3bf 8f4f 	dsb	sy
 800b10e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b112:	bf00      	nop
 800b114:	3710      	adds	r7, #16
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	20000eb8 	.word	0x20000eb8
 800b120:	e000ed04 	.word	0xe000ed04

0800b124 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b08a      	sub	sp, #40	@ 0x28
 800b128:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b12a:	2300      	movs	r3, #0
 800b12c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b12e:	2300      	movs	r3, #0
 800b130:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b132:	463a      	mov	r2, r7
 800b134:	1d39      	adds	r1, r7, #4
 800b136:	f107 0308 	add.w	r3, r7, #8
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7fe ff3a 	bl	8009fb4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b140:	6839      	ldr	r1, [r7, #0]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	68ba      	ldr	r2, [r7, #8]
 800b146:	9202      	str	r2, [sp, #8]
 800b148:	9301      	str	r3, [sp, #4]
 800b14a:	2300      	movs	r3, #0
 800b14c:	9300      	str	r3, [sp, #0]
 800b14e:	2300      	movs	r3, #0
 800b150:	460a      	mov	r2, r1
 800b152:	4924      	ldr	r1, [pc, #144]	@ (800b1e4 <vTaskStartScheduler+0xc0>)
 800b154:	4824      	ldr	r0, [pc, #144]	@ (800b1e8 <vTaskStartScheduler+0xc4>)
 800b156:	f7ff fdf1 	bl	800ad3c <xTaskCreateStatic>
 800b15a:	4603      	mov	r3, r0
 800b15c:	4a23      	ldr	r2, [pc, #140]	@ (800b1ec <vTaskStartScheduler+0xc8>)
 800b15e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b160:	4b22      	ldr	r3, [pc, #136]	@ (800b1ec <vTaskStartScheduler+0xc8>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d002      	beq.n	800b16e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b168:	2301      	movs	r3, #1
 800b16a:	617b      	str	r3, [r7, #20]
 800b16c:	e001      	b.n	800b172 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b16e:	2300      	movs	r3, #0
 800b170:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	2b01      	cmp	r3, #1
 800b176:	d102      	bne.n	800b17e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b178:	f000 fd1a 	bl	800bbb0 <xTimerCreateTimerTask>
 800b17c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2b01      	cmp	r3, #1
 800b182:	d11b      	bne.n	800b1bc <vTaskStartScheduler+0x98>
	__asm volatile
 800b184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b188:	f383 8811 	msr	BASEPRI, r3
 800b18c:	f3bf 8f6f 	isb	sy
 800b190:	f3bf 8f4f 	dsb	sy
 800b194:	613b      	str	r3, [r7, #16]
}
 800b196:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b198:	4b15      	ldr	r3, [pc, #84]	@ (800b1f0 <vTaskStartScheduler+0xcc>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	3354      	adds	r3, #84	@ 0x54
 800b19e:	4a15      	ldr	r2, [pc, #84]	@ (800b1f4 <vTaskStartScheduler+0xd0>)
 800b1a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b1a2:	4b15      	ldr	r3, [pc, #84]	@ (800b1f8 <vTaskStartScheduler+0xd4>)
 800b1a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b1a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b1aa:	4b14      	ldr	r3, [pc, #80]	@ (800b1fc <vTaskStartScheduler+0xd8>)
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b1b0:	4b13      	ldr	r3, [pc, #76]	@ (800b200 <vTaskStartScheduler+0xdc>)
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b1b6:	f001 f8e3 	bl	800c380 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b1ba:	e00f      	b.n	800b1dc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1c2:	d10b      	bne.n	800b1dc <vTaskStartScheduler+0xb8>
	__asm volatile
 800b1c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c8:	f383 8811 	msr	BASEPRI, r3
 800b1cc:	f3bf 8f6f 	isb	sy
 800b1d0:	f3bf 8f4f 	dsb	sy
 800b1d4:	60fb      	str	r3, [r7, #12]
}
 800b1d6:	bf00      	nop
 800b1d8:	bf00      	nop
 800b1da:	e7fd      	b.n	800b1d8 <vTaskStartScheduler+0xb4>
}
 800b1dc:	bf00      	nop
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}
 800b1e4:	0800d474 	.word	0x0800d474
 800b1e8:	0800b835 	.word	0x0800b835
 800b1ec:	20000eb4 	.word	0x20000eb4
 800b1f0:	200009bc 	.word	0x200009bc
 800b1f4:	20000040 	.word	0x20000040
 800b1f8:	20000eb0 	.word	0x20000eb0
 800b1fc:	20000e9c 	.word	0x20000e9c
 800b200:	20000e94 	.word	0x20000e94

0800b204 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b204:	b480      	push	{r7}
 800b206:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b208:	4b04      	ldr	r3, [pc, #16]	@ (800b21c <vTaskSuspendAll+0x18>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	3301      	adds	r3, #1
 800b20e:	4a03      	ldr	r2, [pc, #12]	@ (800b21c <vTaskSuspendAll+0x18>)
 800b210:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b212:	bf00      	nop
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr
 800b21c:	20000eb8 	.word	0x20000eb8

0800b220 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b226:	2300      	movs	r3, #0
 800b228:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b22a:	2300      	movs	r3, #0
 800b22c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b22e:	4b42      	ldr	r3, [pc, #264]	@ (800b338 <xTaskResumeAll+0x118>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d10b      	bne.n	800b24e <xTaskResumeAll+0x2e>
	__asm volatile
 800b236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b23a:	f383 8811 	msr	BASEPRI, r3
 800b23e:	f3bf 8f6f 	isb	sy
 800b242:	f3bf 8f4f 	dsb	sy
 800b246:	603b      	str	r3, [r7, #0]
}
 800b248:	bf00      	nop
 800b24a:	bf00      	nop
 800b24c:	e7fd      	b.n	800b24a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b24e:	f001 f93b 	bl	800c4c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b252:	4b39      	ldr	r3, [pc, #228]	@ (800b338 <xTaskResumeAll+0x118>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	3b01      	subs	r3, #1
 800b258:	4a37      	ldr	r2, [pc, #220]	@ (800b338 <xTaskResumeAll+0x118>)
 800b25a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b25c:	4b36      	ldr	r3, [pc, #216]	@ (800b338 <xTaskResumeAll+0x118>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d162      	bne.n	800b32a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b264:	4b35      	ldr	r3, [pc, #212]	@ (800b33c <xTaskResumeAll+0x11c>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d05e      	beq.n	800b32a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b26c:	e02f      	b.n	800b2ce <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b26e:	4b34      	ldr	r3, [pc, #208]	@ (800b340 <xTaskResumeAll+0x120>)
 800b270:	68db      	ldr	r3, [r3, #12]
 800b272:	68db      	ldr	r3, [r3, #12]
 800b274:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	3318      	adds	r3, #24
 800b27a:	4618      	mov	r0, r3
 800b27c:	f7fe ff58 	bl	800a130 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	3304      	adds	r3, #4
 800b284:	4618      	mov	r0, r3
 800b286:	f7fe ff53 	bl	800a130 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b28e:	4b2d      	ldr	r3, [pc, #180]	@ (800b344 <xTaskResumeAll+0x124>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	429a      	cmp	r2, r3
 800b294:	d903      	bls.n	800b29e <xTaskResumeAll+0x7e>
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b29a:	4a2a      	ldr	r2, [pc, #168]	@ (800b344 <xTaskResumeAll+0x124>)
 800b29c:	6013      	str	r3, [r2, #0]
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2a2:	4613      	mov	r3, r2
 800b2a4:	009b      	lsls	r3, r3, #2
 800b2a6:	4413      	add	r3, r2
 800b2a8:	009b      	lsls	r3, r3, #2
 800b2aa:	4a27      	ldr	r2, [pc, #156]	@ (800b348 <xTaskResumeAll+0x128>)
 800b2ac:	441a      	add	r2, r3
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	3304      	adds	r3, #4
 800b2b2:	4619      	mov	r1, r3
 800b2b4:	4610      	mov	r0, r2
 800b2b6:	f7fe fede 	bl	800a076 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2be:	4b23      	ldr	r3, [pc, #140]	@ (800b34c <xTaskResumeAll+0x12c>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2c4:	429a      	cmp	r2, r3
 800b2c6:	d302      	bcc.n	800b2ce <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b2c8:	4b21      	ldr	r3, [pc, #132]	@ (800b350 <xTaskResumeAll+0x130>)
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b2ce:	4b1c      	ldr	r3, [pc, #112]	@ (800b340 <xTaskResumeAll+0x120>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d1cb      	bne.n	800b26e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d001      	beq.n	800b2e0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b2dc:	f000 fb66 	bl	800b9ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b2e0:	4b1c      	ldr	r3, [pc, #112]	@ (800b354 <xTaskResumeAll+0x134>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d010      	beq.n	800b30e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b2ec:	f000 f846 	bl	800b37c <xTaskIncrementTick>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d002      	beq.n	800b2fc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b2f6:	4b16      	ldr	r3, [pc, #88]	@ (800b350 <xTaskResumeAll+0x130>)
 800b2f8:	2201      	movs	r2, #1
 800b2fa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	3b01      	subs	r3, #1
 800b300:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d1f1      	bne.n	800b2ec <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b308:	4b12      	ldr	r3, [pc, #72]	@ (800b354 <xTaskResumeAll+0x134>)
 800b30a:	2200      	movs	r2, #0
 800b30c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b30e:	4b10      	ldr	r3, [pc, #64]	@ (800b350 <xTaskResumeAll+0x130>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d009      	beq.n	800b32a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b316:	2301      	movs	r3, #1
 800b318:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b31a:	4b0f      	ldr	r3, [pc, #60]	@ (800b358 <xTaskResumeAll+0x138>)
 800b31c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b320:	601a      	str	r2, [r3, #0]
 800b322:	f3bf 8f4f 	dsb	sy
 800b326:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b32a:	f001 f8ff 	bl	800c52c <vPortExitCritical>

	return xAlreadyYielded;
 800b32e:	68bb      	ldr	r3, [r7, #8]
}
 800b330:	4618      	mov	r0, r3
 800b332:	3710      	adds	r7, #16
 800b334:	46bd      	mov	sp, r7
 800b336:	bd80      	pop	{r7, pc}
 800b338:	20000eb8 	.word	0x20000eb8
 800b33c:	20000e90 	.word	0x20000e90
 800b340:	20000e50 	.word	0x20000e50
 800b344:	20000e98 	.word	0x20000e98
 800b348:	200009c0 	.word	0x200009c0
 800b34c:	200009bc 	.word	0x200009bc
 800b350:	20000ea4 	.word	0x20000ea4
 800b354:	20000ea0 	.word	0x20000ea0
 800b358:	e000ed04 	.word	0xe000ed04

0800b35c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b35c:	b480      	push	{r7}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b362:	4b05      	ldr	r3, [pc, #20]	@ (800b378 <xTaskGetTickCount+0x1c>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b368:	687b      	ldr	r3, [r7, #4]
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	370c      	adds	r7, #12
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr
 800b376:	bf00      	nop
 800b378:	20000e94 	.word	0x20000e94

0800b37c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b086      	sub	sp, #24
 800b380:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b382:	2300      	movs	r3, #0
 800b384:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b386:	4b4f      	ldr	r3, [pc, #316]	@ (800b4c4 <xTaskIncrementTick+0x148>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	f040 8090 	bne.w	800b4b0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b390:	4b4d      	ldr	r3, [pc, #308]	@ (800b4c8 <xTaskIncrementTick+0x14c>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3301      	adds	r3, #1
 800b396:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b398:	4a4b      	ldr	r2, [pc, #300]	@ (800b4c8 <xTaskIncrementTick+0x14c>)
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b39e:	693b      	ldr	r3, [r7, #16]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d121      	bne.n	800b3e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b3a4:	4b49      	ldr	r3, [pc, #292]	@ (800b4cc <xTaskIncrementTick+0x150>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d00b      	beq.n	800b3c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800b3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b2:	f383 8811 	msr	BASEPRI, r3
 800b3b6:	f3bf 8f6f 	isb	sy
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	603b      	str	r3, [r7, #0]
}
 800b3c0:	bf00      	nop
 800b3c2:	bf00      	nop
 800b3c4:	e7fd      	b.n	800b3c2 <xTaskIncrementTick+0x46>
 800b3c6:	4b41      	ldr	r3, [pc, #260]	@ (800b4cc <xTaskIncrementTick+0x150>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	60fb      	str	r3, [r7, #12]
 800b3cc:	4b40      	ldr	r3, [pc, #256]	@ (800b4d0 <xTaskIncrementTick+0x154>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	4a3e      	ldr	r2, [pc, #248]	@ (800b4cc <xTaskIncrementTick+0x150>)
 800b3d2:	6013      	str	r3, [r2, #0]
 800b3d4:	4a3e      	ldr	r2, [pc, #248]	@ (800b4d0 <xTaskIncrementTick+0x154>)
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	6013      	str	r3, [r2, #0]
 800b3da:	4b3e      	ldr	r3, [pc, #248]	@ (800b4d4 <xTaskIncrementTick+0x158>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	3301      	adds	r3, #1
 800b3e0:	4a3c      	ldr	r2, [pc, #240]	@ (800b4d4 <xTaskIncrementTick+0x158>)
 800b3e2:	6013      	str	r3, [r2, #0]
 800b3e4:	f000 fae2 	bl	800b9ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b3e8:	4b3b      	ldr	r3, [pc, #236]	@ (800b4d8 <xTaskIncrementTick+0x15c>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	693a      	ldr	r2, [r7, #16]
 800b3ee:	429a      	cmp	r2, r3
 800b3f0:	d349      	bcc.n	800b486 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b3f2:	4b36      	ldr	r3, [pc, #216]	@ (800b4cc <xTaskIncrementTick+0x150>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d104      	bne.n	800b406 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3fc:	4b36      	ldr	r3, [pc, #216]	@ (800b4d8 <xTaskIncrementTick+0x15c>)
 800b3fe:	f04f 32ff 	mov.w	r2, #4294967295
 800b402:	601a      	str	r2, [r3, #0]
					break;
 800b404:	e03f      	b.n	800b486 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b406:	4b31      	ldr	r3, [pc, #196]	@ (800b4cc <xTaskIncrementTick+0x150>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	68db      	ldr	r3, [r3, #12]
 800b40e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b416:	693a      	ldr	r2, [r7, #16]
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	429a      	cmp	r2, r3
 800b41c:	d203      	bcs.n	800b426 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b41e:	4a2e      	ldr	r2, [pc, #184]	@ (800b4d8 <xTaskIncrementTick+0x15c>)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b424:	e02f      	b.n	800b486 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	3304      	adds	r3, #4
 800b42a:	4618      	mov	r0, r3
 800b42c:	f7fe fe80 	bl	800a130 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b434:	2b00      	cmp	r3, #0
 800b436:	d004      	beq.n	800b442 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	3318      	adds	r3, #24
 800b43c:	4618      	mov	r0, r3
 800b43e:	f7fe fe77 	bl	800a130 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b446:	4b25      	ldr	r3, [pc, #148]	@ (800b4dc <xTaskIncrementTick+0x160>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	429a      	cmp	r2, r3
 800b44c:	d903      	bls.n	800b456 <xTaskIncrementTick+0xda>
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b452:	4a22      	ldr	r2, [pc, #136]	@ (800b4dc <xTaskIncrementTick+0x160>)
 800b454:	6013      	str	r3, [r2, #0]
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b45a:	4613      	mov	r3, r2
 800b45c:	009b      	lsls	r3, r3, #2
 800b45e:	4413      	add	r3, r2
 800b460:	009b      	lsls	r3, r3, #2
 800b462:	4a1f      	ldr	r2, [pc, #124]	@ (800b4e0 <xTaskIncrementTick+0x164>)
 800b464:	441a      	add	r2, r3
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	3304      	adds	r3, #4
 800b46a:	4619      	mov	r1, r3
 800b46c:	4610      	mov	r0, r2
 800b46e:	f7fe fe02 	bl	800a076 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b476:	4b1b      	ldr	r3, [pc, #108]	@ (800b4e4 <xTaskIncrementTick+0x168>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d3b8      	bcc.n	800b3f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b480:	2301      	movs	r3, #1
 800b482:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b484:	e7b5      	b.n	800b3f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b486:	4b17      	ldr	r3, [pc, #92]	@ (800b4e4 <xTaskIncrementTick+0x168>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b48c:	4914      	ldr	r1, [pc, #80]	@ (800b4e0 <xTaskIncrementTick+0x164>)
 800b48e:	4613      	mov	r3, r2
 800b490:	009b      	lsls	r3, r3, #2
 800b492:	4413      	add	r3, r2
 800b494:	009b      	lsls	r3, r3, #2
 800b496:	440b      	add	r3, r1
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	d901      	bls.n	800b4a2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b49e:	2301      	movs	r3, #1
 800b4a0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b4a2:	4b11      	ldr	r3, [pc, #68]	@ (800b4e8 <xTaskIncrementTick+0x16c>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d007      	beq.n	800b4ba <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	617b      	str	r3, [r7, #20]
 800b4ae:	e004      	b.n	800b4ba <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b4b0:	4b0e      	ldr	r3, [pc, #56]	@ (800b4ec <xTaskIncrementTick+0x170>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	3301      	adds	r3, #1
 800b4b6:	4a0d      	ldr	r2, [pc, #52]	@ (800b4ec <xTaskIncrementTick+0x170>)
 800b4b8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b4ba:	697b      	ldr	r3, [r7, #20]
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3718      	adds	r7, #24
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}
 800b4c4:	20000eb8 	.word	0x20000eb8
 800b4c8:	20000e94 	.word	0x20000e94
 800b4cc:	20000e48 	.word	0x20000e48
 800b4d0:	20000e4c 	.word	0x20000e4c
 800b4d4:	20000ea8 	.word	0x20000ea8
 800b4d8:	20000eb0 	.word	0x20000eb0
 800b4dc:	20000e98 	.word	0x20000e98
 800b4e0:	200009c0 	.word	0x200009c0
 800b4e4:	200009bc 	.word	0x200009bc
 800b4e8:	20000ea4 	.word	0x20000ea4
 800b4ec:	20000ea0 	.word	0x20000ea0

0800b4f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b4f6:	4b2b      	ldr	r3, [pc, #172]	@ (800b5a4 <vTaskSwitchContext+0xb4>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d003      	beq.n	800b506 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b4fe:	4b2a      	ldr	r3, [pc, #168]	@ (800b5a8 <vTaskSwitchContext+0xb8>)
 800b500:	2201      	movs	r2, #1
 800b502:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b504:	e047      	b.n	800b596 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b506:	4b28      	ldr	r3, [pc, #160]	@ (800b5a8 <vTaskSwitchContext+0xb8>)
 800b508:	2200      	movs	r2, #0
 800b50a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b50c:	4b27      	ldr	r3, [pc, #156]	@ (800b5ac <vTaskSwitchContext+0xbc>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	60fb      	str	r3, [r7, #12]
 800b512:	e011      	b.n	800b538 <vTaskSwitchContext+0x48>
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d10b      	bne.n	800b532 <vTaskSwitchContext+0x42>
	__asm volatile
 800b51a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b51e:	f383 8811 	msr	BASEPRI, r3
 800b522:	f3bf 8f6f 	isb	sy
 800b526:	f3bf 8f4f 	dsb	sy
 800b52a:	607b      	str	r3, [r7, #4]
}
 800b52c:	bf00      	nop
 800b52e:	bf00      	nop
 800b530:	e7fd      	b.n	800b52e <vTaskSwitchContext+0x3e>
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	3b01      	subs	r3, #1
 800b536:	60fb      	str	r3, [r7, #12]
 800b538:	491d      	ldr	r1, [pc, #116]	@ (800b5b0 <vTaskSwitchContext+0xc0>)
 800b53a:	68fa      	ldr	r2, [r7, #12]
 800b53c:	4613      	mov	r3, r2
 800b53e:	009b      	lsls	r3, r3, #2
 800b540:	4413      	add	r3, r2
 800b542:	009b      	lsls	r3, r3, #2
 800b544:	440b      	add	r3, r1
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d0e3      	beq.n	800b514 <vTaskSwitchContext+0x24>
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	4613      	mov	r3, r2
 800b550:	009b      	lsls	r3, r3, #2
 800b552:	4413      	add	r3, r2
 800b554:	009b      	lsls	r3, r3, #2
 800b556:	4a16      	ldr	r2, [pc, #88]	@ (800b5b0 <vTaskSwitchContext+0xc0>)
 800b558:	4413      	add	r3, r2
 800b55a:	60bb      	str	r3, [r7, #8]
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	685b      	ldr	r3, [r3, #4]
 800b560:	685a      	ldr	r2, [r3, #4]
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	605a      	str	r2, [r3, #4]
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	685a      	ldr	r2, [r3, #4]
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	3308      	adds	r3, #8
 800b56e:	429a      	cmp	r2, r3
 800b570:	d104      	bne.n	800b57c <vTaskSwitchContext+0x8c>
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	685b      	ldr	r3, [r3, #4]
 800b576:	685a      	ldr	r2, [r3, #4]
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	605a      	str	r2, [r3, #4]
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	685b      	ldr	r3, [r3, #4]
 800b580:	68db      	ldr	r3, [r3, #12]
 800b582:	4a0c      	ldr	r2, [pc, #48]	@ (800b5b4 <vTaskSwitchContext+0xc4>)
 800b584:	6013      	str	r3, [r2, #0]
 800b586:	4a09      	ldr	r2, [pc, #36]	@ (800b5ac <vTaskSwitchContext+0xbc>)
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b58c:	4b09      	ldr	r3, [pc, #36]	@ (800b5b4 <vTaskSwitchContext+0xc4>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	3354      	adds	r3, #84	@ 0x54
 800b592:	4a09      	ldr	r2, [pc, #36]	@ (800b5b8 <vTaskSwitchContext+0xc8>)
 800b594:	6013      	str	r3, [r2, #0]
}
 800b596:	bf00      	nop
 800b598:	3714      	adds	r7, #20
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr
 800b5a2:	bf00      	nop
 800b5a4:	20000eb8 	.word	0x20000eb8
 800b5a8:	20000ea4 	.word	0x20000ea4
 800b5ac:	20000e98 	.word	0x20000e98
 800b5b0:	200009c0 	.word	0x200009c0
 800b5b4:	200009bc 	.word	0x200009bc
 800b5b8:	20000040 	.word	0x20000040

0800b5bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b084      	sub	sp, #16
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d10b      	bne.n	800b5e4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b5cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d0:	f383 8811 	msr	BASEPRI, r3
 800b5d4:	f3bf 8f6f 	isb	sy
 800b5d8:	f3bf 8f4f 	dsb	sy
 800b5dc:	60fb      	str	r3, [r7, #12]
}
 800b5de:	bf00      	nop
 800b5e0:	bf00      	nop
 800b5e2:	e7fd      	b.n	800b5e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b5e4:	4b07      	ldr	r3, [pc, #28]	@ (800b604 <vTaskPlaceOnEventList+0x48>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	3318      	adds	r3, #24
 800b5ea:	4619      	mov	r1, r3
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f7fe fd66 	bl	800a0be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b5f2:	2101      	movs	r1, #1
 800b5f4:	6838      	ldr	r0, [r7, #0]
 800b5f6:	f000 fa87 	bl	800bb08 <prvAddCurrentTaskToDelayedList>
}
 800b5fa:	bf00      	nop
 800b5fc:	3710      	adds	r7, #16
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bd80      	pop	{r7, pc}
 800b602:	bf00      	nop
 800b604:	200009bc 	.word	0x200009bc

0800b608 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b086      	sub	sp, #24
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	60f8      	str	r0, [r7, #12]
 800b610:	60b9      	str	r1, [r7, #8]
 800b612:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d10b      	bne.n	800b632 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b61a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b61e:	f383 8811 	msr	BASEPRI, r3
 800b622:	f3bf 8f6f 	isb	sy
 800b626:	f3bf 8f4f 	dsb	sy
 800b62a:	617b      	str	r3, [r7, #20]
}
 800b62c:	bf00      	nop
 800b62e:	bf00      	nop
 800b630:	e7fd      	b.n	800b62e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b632:	4b0a      	ldr	r3, [pc, #40]	@ (800b65c <vTaskPlaceOnEventListRestricted+0x54>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	3318      	adds	r3, #24
 800b638:	4619      	mov	r1, r3
 800b63a:	68f8      	ldr	r0, [r7, #12]
 800b63c:	f7fe fd1b 	bl	800a076 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d002      	beq.n	800b64c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b646:	f04f 33ff 	mov.w	r3, #4294967295
 800b64a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b64c:	6879      	ldr	r1, [r7, #4]
 800b64e:	68b8      	ldr	r0, [r7, #8]
 800b650:	f000 fa5a 	bl	800bb08 <prvAddCurrentTaskToDelayedList>
	}
 800b654:	bf00      	nop
 800b656:	3718      	adds	r7, #24
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	200009bc 	.word	0x200009bc

0800b660 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b086      	sub	sp, #24
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	68db      	ldr	r3, [r3, #12]
 800b66c:	68db      	ldr	r3, [r3, #12]
 800b66e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b670:	693b      	ldr	r3, [r7, #16]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d10b      	bne.n	800b68e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b67a:	f383 8811 	msr	BASEPRI, r3
 800b67e:	f3bf 8f6f 	isb	sy
 800b682:	f3bf 8f4f 	dsb	sy
 800b686:	60fb      	str	r3, [r7, #12]
}
 800b688:	bf00      	nop
 800b68a:	bf00      	nop
 800b68c:	e7fd      	b.n	800b68a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	3318      	adds	r3, #24
 800b692:	4618      	mov	r0, r3
 800b694:	f7fe fd4c 	bl	800a130 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b698:	4b1d      	ldr	r3, [pc, #116]	@ (800b710 <xTaskRemoveFromEventList+0xb0>)
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d11d      	bne.n	800b6dc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	3304      	adds	r3, #4
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f7fe fd43 	bl	800a130 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6ae:	4b19      	ldr	r3, [pc, #100]	@ (800b714 <xTaskRemoveFromEventList+0xb4>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d903      	bls.n	800b6be <xTaskRemoveFromEventList+0x5e>
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6ba:	4a16      	ldr	r2, [pc, #88]	@ (800b714 <xTaskRemoveFromEventList+0xb4>)
 800b6bc:	6013      	str	r3, [r2, #0]
 800b6be:	693b      	ldr	r3, [r7, #16]
 800b6c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6c2:	4613      	mov	r3, r2
 800b6c4:	009b      	lsls	r3, r3, #2
 800b6c6:	4413      	add	r3, r2
 800b6c8:	009b      	lsls	r3, r3, #2
 800b6ca:	4a13      	ldr	r2, [pc, #76]	@ (800b718 <xTaskRemoveFromEventList+0xb8>)
 800b6cc:	441a      	add	r2, r3
 800b6ce:	693b      	ldr	r3, [r7, #16]
 800b6d0:	3304      	adds	r3, #4
 800b6d2:	4619      	mov	r1, r3
 800b6d4:	4610      	mov	r0, r2
 800b6d6:	f7fe fcce 	bl	800a076 <vListInsertEnd>
 800b6da:	e005      	b.n	800b6e8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	3318      	adds	r3, #24
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	480e      	ldr	r0, [pc, #56]	@ (800b71c <xTaskRemoveFromEventList+0xbc>)
 800b6e4:	f7fe fcc7 	bl	800a076 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6ec:	4b0c      	ldr	r3, [pc, #48]	@ (800b720 <xTaskRemoveFromEventList+0xc0>)
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d905      	bls.n	800b702 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b6fa:	4b0a      	ldr	r3, [pc, #40]	@ (800b724 <xTaskRemoveFromEventList+0xc4>)
 800b6fc:	2201      	movs	r2, #1
 800b6fe:	601a      	str	r2, [r3, #0]
 800b700:	e001      	b.n	800b706 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b702:	2300      	movs	r3, #0
 800b704:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b706:	697b      	ldr	r3, [r7, #20]
}
 800b708:	4618      	mov	r0, r3
 800b70a:	3718      	adds	r7, #24
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd80      	pop	{r7, pc}
 800b710:	20000eb8 	.word	0x20000eb8
 800b714:	20000e98 	.word	0x20000e98
 800b718:	200009c0 	.word	0x200009c0
 800b71c:	20000e50 	.word	0x20000e50
 800b720:	200009bc 	.word	0x200009bc
 800b724:	20000ea4 	.word	0x20000ea4

0800b728 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b728:	b480      	push	{r7}
 800b72a:	b083      	sub	sp, #12
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b730:	4b06      	ldr	r3, [pc, #24]	@ (800b74c <vTaskInternalSetTimeOutState+0x24>)
 800b732:	681a      	ldr	r2, [r3, #0]
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b738:	4b05      	ldr	r3, [pc, #20]	@ (800b750 <vTaskInternalSetTimeOutState+0x28>)
 800b73a:	681a      	ldr	r2, [r3, #0]
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	605a      	str	r2, [r3, #4]
}
 800b740:	bf00      	nop
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr
 800b74c:	20000ea8 	.word	0x20000ea8
 800b750:	20000e94 	.word	0x20000e94

0800b754 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b088      	sub	sp, #32
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10b      	bne.n	800b77c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b768:	f383 8811 	msr	BASEPRI, r3
 800b76c:	f3bf 8f6f 	isb	sy
 800b770:	f3bf 8f4f 	dsb	sy
 800b774:	613b      	str	r3, [r7, #16]
}
 800b776:	bf00      	nop
 800b778:	bf00      	nop
 800b77a:	e7fd      	b.n	800b778 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d10b      	bne.n	800b79a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b786:	f383 8811 	msr	BASEPRI, r3
 800b78a:	f3bf 8f6f 	isb	sy
 800b78e:	f3bf 8f4f 	dsb	sy
 800b792:	60fb      	str	r3, [r7, #12]
}
 800b794:	bf00      	nop
 800b796:	bf00      	nop
 800b798:	e7fd      	b.n	800b796 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b79a:	f000 fe95 	bl	800c4c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b79e:	4b1d      	ldr	r3, [pc, #116]	@ (800b814 <xTaskCheckForTimeOut+0xc0>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	685b      	ldr	r3, [r3, #4]
 800b7a8:	69ba      	ldr	r2, [r7, #24]
 800b7aa:	1ad3      	subs	r3, r2, r3
 800b7ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7b6:	d102      	bne.n	800b7be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	61fb      	str	r3, [r7, #28]
 800b7bc:	e023      	b.n	800b806 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681a      	ldr	r2, [r3, #0]
 800b7c2:	4b15      	ldr	r3, [pc, #84]	@ (800b818 <xTaskCheckForTimeOut+0xc4>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	429a      	cmp	r2, r3
 800b7c8:	d007      	beq.n	800b7da <xTaskCheckForTimeOut+0x86>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	69ba      	ldr	r2, [r7, #24]
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	d302      	bcc.n	800b7da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	61fb      	str	r3, [r7, #28]
 800b7d8:	e015      	b.n	800b806 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	697a      	ldr	r2, [r7, #20]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d20b      	bcs.n	800b7fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	681a      	ldr	r2, [r3, #0]
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	1ad2      	subs	r2, r2, r3
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f7ff ff99 	bl	800b728 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	61fb      	str	r3, [r7, #28]
 800b7fa:	e004      	b.n	800b806 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	2200      	movs	r2, #0
 800b800:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b802:	2301      	movs	r3, #1
 800b804:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b806:	f000 fe91 	bl	800c52c <vPortExitCritical>

	return xReturn;
 800b80a:	69fb      	ldr	r3, [r7, #28]
}
 800b80c:	4618      	mov	r0, r3
 800b80e:	3720      	adds	r7, #32
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}
 800b814:	20000e94 	.word	0x20000e94
 800b818:	20000ea8 	.word	0x20000ea8

0800b81c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b81c:	b480      	push	{r7}
 800b81e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b820:	4b03      	ldr	r3, [pc, #12]	@ (800b830 <vTaskMissedYield+0x14>)
 800b822:	2201      	movs	r2, #1
 800b824:	601a      	str	r2, [r3, #0]
}
 800b826:	bf00      	nop
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr
 800b830:	20000ea4 	.word	0x20000ea4

0800b834 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b082      	sub	sp, #8
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b83c:	f000 f852 	bl	800b8e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b840:	4b06      	ldr	r3, [pc, #24]	@ (800b85c <prvIdleTask+0x28>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	2b01      	cmp	r3, #1
 800b846:	d9f9      	bls.n	800b83c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b848:	4b05      	ldr	r3, [pc, #20]	@ (800b860 <prvIdleTask+0x2c>)
 800b84a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b84e:	601a      	str	r2, [r3, #0]
 800b850:	f3bf 8f4f 	dsb	sy
 800b854:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b858:	e7f0      	b.n	800b83c <prvIdleTask+0x8>
 800b85a:	bf00      	nop
 800b85c:	200009c0 	.word	0x200009c0
 800b860:	e000ed04 	.word	0xe000ed04

0800b864 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b082      	sub	sp, #8
 800b868:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b86a:	2300      	movs	r3, #0
 800b86c:	607b      	str	r3, [r7, #4]
 800b86e:	e00c      	b.n	800b88a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b870:	687a      	ldr	r2, [r7, #4]
 800b872:	4613      	mov	r3, r2
 800b874:	009b      	lsls	r3, r3, #2
 800b876:	4413      	add	r3, r2
 800b878:	009b      	lsls	r3, r3, #2
 800b87a:	4a12      	ldr	r2, [pc, #72]	@ (800b8c4 <prvInitialiseTaskLists+0x60>)
 800b87c:	4413      	add	r3, r2
 800b87e:	4618      	mov	r0, r3
 800b880:	f7fe fbcc 	bl	800a01c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	3301      	adds	r3, #1
 800b888:	607b      	str	r3, [r7, #4]
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2b37      	cmp	r3, #55	@ 0x37
 800b88e:	d9ef      	bls.n	800b870 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b890:	480d      	ldr	r0, [pc, #52]	@ (800b8c8 <prvInitialiseTaskLists+0x64>)
 800b892:	f7fe fbc3 	bl	800a01c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b896:	480d      	ldr	r0, [pc, #52]	@ (800b8cc <prvInitialiseTaskLists+0x68>)
 800b898:	f7fe fbc0 	bl	800a01c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b89c:	480c      	ldr	r0, [pc, #48]	@ (800b8d0 <prvInitialiseTaskLists+0x6c>)
 800b89e:	f7fe fbbd 	bl	800a01c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b8a2:	480c      	ldr	r0, [pc, #48]	@ (800b8d4 <prvInitialiseTaskLists+0x70>)
 800b8a4:	f7fe fbba 	bl	800a01c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b8a8:	480b      	ldr	r0, [pc, #44]	@ (800b8d8 <prvInitialiseTaskLists+0x74>)
 800b8aa:	f7fe fbb7 	bl	800a01c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b8ae:	4b0b      	ldr	r3, [pc, #44]	@ (800b8dc <prvInitialiseTaskLists+0x78>)
 800b8b0:	4a05      	ldr	r2, [pc, #20]	@ (800b8c8 <prvInitialiseTaskLists+0x64>)
 800b8b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b8b4:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e0 <prvInitialiseTaskLists+0x7c>)
 800b8b6:	4a05      	ldr	r2, [pc, #20]	@ (800b8cc <prvInitialiseTaskLists+0x68>)
 800b8b8:	601a      	str	r2, [r3, #0]
}
 800b8ba:	bf00      	nop
 800b8bc:	3708      	adds	r7, #8
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	200009c0 	.word	0x200009c0
 800b8c8:	20000e20 	.word	0x20000e20
 800b8cc:	20000e34 	.word	0x20000e34
 800b8d0:	20000e50 	.word	0x20000e50
 800b8d4:	20000e64 	.word	0x20000e64
 800b8d8:	20000e7c 	.word	0x20000e7c
 800b8dc:	20000e48 	.word	0x20000e48
 800b8e0:	20000e4c 	.word	0x20000e4c

0800b8e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b082      	sub	sp, #8
 800b8e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b8ea:	e019      	b.n	800b920 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b8ec:	f000 fdec 	bl	800c4c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8f0:	4b10      	ldr	r3, [pc, #64]	@ (800b934 <prvCheckTasksWaitingTermination+0x50>)
 800b8f2:	68db      	ldr	r3, [r3, #12]
 800b8f4:	68db      	ldr	r3, [r3, #12]
 800b8f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	3304      	adds	r3, #4
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f7fe fc17 	bl	800a130 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b902:	4b0d      	ldr	r3, [pc, #52]	@ (800b938 <prvCheckTasksWaitingTermination+0x54>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	3b01      	subs	r3, #1
 800b908:	4a0b      	ldr	r2, [pc, #44]	@ (800b938 <prvCheckTasksWaitingTermination+0x54>)
 800b90a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b90c:	4b0b      	ldr	r3, [pc, #44]	@ (800b93c <prvCheckTasksWaitingTermination+0x58>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	3b01      	subs	r3, #1
 800b912:	4a0a      	ldr	r2, [pc, #40]	@ (800b93c <prvCheckTasksWaitingTermination+0x58>)
 800b914:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b916:	f000 fe09 	bl	800c52c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 f810 	bl	800b940 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b920:	4b06      	ldr	r3, [pc, #24]	@ (800b93c <prvCheckTasksWaitingTermination+0x58>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d1e1      	bne.n	800b8ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b928:	bf00      	nop
 800b92a:	bf00      	nop
 800b92c:	3708      	adds	r7, #8
 800b92e:	46bd      	mov	sp, r7
 800b930:	bd80      	pop	{r7, pc}
 800b932:	bf00      	nop
 800b934:	20000e64 	.word	0x20000e64
 800b938:	20000e90 	.word	0x20000e90
 800b93c:	20000e78 	.word	0x20000e78

0800b940 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b940:	b580      	push	{r7, lr}
 800b942:	b084      	sub	sp, #16
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	3354      	adds	r3, #84	@ 0x54
 800b94c:	4618      	mov	r0, r3
 800b94e:	f001 fc83 	bl	800d258 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d108      	bne.n	800b96e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b960:	4618      	mov	r0, r3
 800b962:	f000 ffa1 	bl	800c8a8 <vPortFree>
				vPortFree( pxTCB );
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f000 ff9e 	bl	800c8a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b96c:	e019      	b.n	800b9a2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b974:	2b01      	cmp	r3, #1
 800b976:	d103      	bne.n	800b980 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f000 ff95 	bl	800c8a8 <vPortFree>
	}
 800b97e:	e010      	b.n	800b9a2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b986:	2b02      	cmp	r3, #2
 800b988:	d00b      	beq.n	800b9a2 <prvDeleteTCB+0x62>
	__asm volatile
 800b98a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b98e:	f383 8811 	msr	BASEPRI, r3
 800b992:	f3bf 8f6f 	isb	sy
 800b996:	f3bf 8f4f 	dsb	sy
 800b99a:	60fb      	str	r3, [r7, #12]
}
 800b99c:	bf00      	nop
 800b99e:	bf00      	nop
 800b9a0:	e7fd      	b.n	800b99e <prvDeleteTCB+0x5e>
	}
 800b9a2:	bf00      	nop
 800b9a4:	3710      	adds	r7, #16
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}
	...

0800b9ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	b083      	sub	sp, #12
 800b9b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b9e4 <prvResetNextTaskUnblockTime+0x38>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d104      	bne.n	800b9c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b9bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b9e8 <prvResetNextTaskUnblockTime+0x3c>)
 800b9be:	f04f 32ff 	mov.w	r2, #4294967295
 800b9c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b9c4:	e008      	b.n	800b9d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9c6:	4b07      	ldr	r3, [pc, #28]	@ (800b9e4 <prvResetNextTaskUnblockTime+0x38>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	68db      	ldr	r3, [r3, #12]
 800b9cc:	68db      	ldr	r3, [r3, #12]
 800b9ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	685b      	ldr	r3, [r3, #4]
 800b9d4:	4a04      	ldr	r2, [pc, #16]	@ (800b9e8 <prvResetNextTaskUnblockTime+0x3c>)
 800b9d6:	6013      	str	r3, [r2, #0]
}
 800b9d8:	bf00      	nop
 800b9da:	370c      	adds	r7, #12
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr
 800b9e4:	20000e48 	.word	0x20000e48
 800b9e8:	20000eb0 	.word	0x20000eb0

0800b9ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b083      	sub	sp, #12
 800b9f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b9f2:	4b0b      	ldr	r3, [pc, #44]	@ (800ba20 <xTaskGetSchedulerState+0x34>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d102      	bne.n	800ba00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b9fa:	2301      	movs	r3, #1
 800b9fc:	607b      	str	r3, [r7, #4]
 800b9fe:	e008      	b.n	800ba12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba00:	4b08      	ldr	r3, [pc, #32]	@ (800ba24 <xTaskGetSchedulerState+0x38>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d102      	bne.n	800ba0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ba08:	2302      	movs	r3, #2
 800ba0a:	607b      	str	r3, [r7, #4]
 800ba0c:	e001      	b.n	800ba12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ba12:	687b      	ldr	r3, [r7, #4]
	}
 800ba14:	4618      	mov	r0, r3
 800ba16:	370c      	adds	r7, #12
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr
 800ba20:	20000e9c 	.word	0x20000e9c
 800ba24:	20000eb8 	.word	0x20000eb8

0800ba28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b086      	sub	sp, #24
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ba34:	2300      	movs	r3, #0
 800ba36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d058      	beq.n	800baf0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ba3e:	4b2f      	ldr	r3, [pc, #188]	@ (800bafc <xTaskPriorityDisinherit+0xd4>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	693a      	ldr	r2, [r7, #16]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d00b      	beq.n	800ba60 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ba48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba4c:	f383 8811 	msr	BASEPRI, r3
 800ba50:	f3bf 8f6f 	isb	sy
 800ba54:	f3bf 8f4f 	dsb	sy
 800ba58:	60fb      	str	r3, [r7, #12]
}
 800ba5a:	bf00      	nop
 800ba5c:	bf00      	nop
 800ba5e:	e7fd      	b.n	800ba5c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ba60:	693b      	ldr	r3, [r7, #16]
 800ba62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d10b      	bne.n	800ba80 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ba68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba6c:	f383 8811 	msr	BASEPRI, r3
 800ba70:	f3bf 8f6f 	isb	sy
 800ba74:	f3bf 8f4f 	dsb	sy
 800ba78:	60bb      	str	r3, [r7, #8]
}
 800ba7a:	bf00      	nop
 800ba7c:	bf00      	nop
 800ba7e:	e7fd      	b.n	800ba7c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba84:	1e5a      	subs	r2, r3, #1
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba92:	429a      	cmp	r2, r3
 800ba94:	d02c      	beq.n	800baf0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d128      	bne.n	800baf0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	3304      	adds	r3, #4
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7fe fb44 	bl	800a130 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bab4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bac0:	4b0f      	ldr	r3, [pc, #60]	@ (800bb00 <xTaskPriorityDisinherit+0xd8>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d903      	bls.n	800bad0 <xTaskPriorityDisinherit+0xa8>
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bacc:	4a0c      	ldr	r2, [pc, #48]	@ (800bb00 <xTaskPriorityDisinherit+0xd8>)
 800bace:	6013      	str	r3, [r2, #0]
 800bad0:	693b      	ldr	r3, [r7, #16]
 800bad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bad4:	4613      	mov	r3, r2
 800bad6:	009b      	lsls	r3, r3, #2
 800bad8:	4413      	add	r3, r2
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	4a09      	ldr	r2, [pc, #36]	@ (800bb04 <xTaskPriorityDisinherit+0xdc>)
 800bade:	441a      	add	r2, r3
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	3304      	adds	r3, #4
 800bae4:	4619      	mov	r1, r3
 800bae6:	4610      	mov	r0, r2
 800bae8:	f7fe fac5 	bl	800a076 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800baec:	2301      	movs	r3, #1
 800baee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800baf0:	697b      	ldr	r3, [r7, #20]
	}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3718      	adds	r7, #24
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bd80      	pop	{r7, pc}
 800bafa:	bf00      	nop
 800bafc:	200009bc 	.word	0x200009bc
 800bb00:	20000e98 	.word	0x20000e98
 800bb04:	200009c0 	.word	0x200009c0

0800bb08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bb12:	4b21      	ldr	r3, [pc, #132]	@ (800bb98 <prvAddCurrentTaskToDelayedList+0x90>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb18:	4b20      	ldr	r3, [pc, #128]	@ (800bb9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	3304      	adds	r3, #4
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7fe fb06 	bl	800a130 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb2a:	d10a      	bne.n	800bb42 <prvAddCurrentTaskToDelayedList+0x3a>
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d007      	beq.n	800bb42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb32:	4b1a      	ldr	r3, [pc, #104]	@ (800bb9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	3304      	adds	r3, #4
 800bb38:	4619      	mov	r1, r3
 800bb3a:	4819      	ldr	r0, [pc, #100]	@ (800bba0 <prvAddCurrentTaskToDelayedList+0x98>)
 800bb3c:	f7fe fa9b 	bl	800a076 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bb40:	e026      	b.n	800bb90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bb42:	68fa      	ldr	r2, [r7, #12]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	4413      	add	r3, r2
 800bb48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bb4a:	4b14      	ldr	r3, [pc, #80]	@ (800bb9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	68ba      	ldr	r2, [r7, #8]
 800bb50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bb52:	68ba      	ldr	r2, [r7, #8]
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	429a      	cmp	r2, r3
 800bb58:	d209      	bcs.n	800bb6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb5a:	4b12      	ldr	r3, [pc, #72]	@ (800bba4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bb5c:	681a      	ldr	r2, [r3, #0]
 800bb5e:	4b0f      	ldr	r3, [pc, #60]	@ (800bb9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	3304      	adds	r3, #4
 800bb64:	4619      	mov	r1, r3
 800bb66:	4610      	mov	r0, r2
 800bb68:	f7fe faa9 	bl	800a0be <vListInsert>
}
 800bb6c:	e010      	b.n	800bb90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb6e:	4b0e      	ldr	r3, [pc, #56]	@ (800bba8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bb70:	681a      	ldr	r2, [r3, #0]
 800bb72:	4b0a      	ldr	r3, [pc, #40]	@ (800bb9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	3304      	adds	r3, #4
 800bb78:	4619      	mov	r1, r3
 800bb7a:	4610      	mov	r0, r2
 800bb7c:	f7fe fa9f 	bl	800a0be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bb80:	4b0a      	ldr	r3, [pc, #40]	@ (800bbac <prvAddCurrentTaskToDelayedList+0xa4>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	68ba      	ldr	r2, [r7, #8]
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d202      	bcs.n	800bb90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bb8a:	4a08      	ldr	r2, [pc, #32]	@ (800bbac <prvAddCurrentTaskToDelayedList+0xa4>)
 800bb8c:	68bb      	ldr	r3, [r7, #8]
 800bb8e:	6013      	str	r3, [r2, #0]
}
 800bb90:	bf00      	nop
 800bb92:	3710      	adds	r7, #16
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}
 800bb98:	20000e94 	.word	0x20000e94
 800bb9c:	200009bc 	.word	0x200009bc
 800bba0:	20000e7c 	.word	0x20000e7c
 800bba4:	20000e4c 	.word	0x20000e4c
 800bba8:	20000e48 	.word	0x20000e48
 800bbac:	20000eb0 	.word	0x20000eb0

0800bbb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b08a      	sub	sp, #40	@ 0x28
 800bbb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bbba:	f000 fb13 	bl	800c1e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bbbe:	4b1d      	ldr	r3, [pc, #116]	@ (800bc34 <xTimerCreateTimerTask+0x84>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d021      	beq.n	800bc0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bbce:	1d3a      	adds	r2, r7, #4
 800bbd0:	f107 0108 	add.w	r1, r7, #8
 800bbd4:	f107 030c 	add.w	r3, r7, #12
 800bbd8:	4618      	mov	r0, r3
 800bbda:	f7fe fa05 	bl	8009fe8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bbde:	6879      	ldr	r1, [r7, #4]
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	68fa      	ldr	r2, [r7, #12]
 800bbe4:	9202      	str	r2, [sp, #8]
 800bbe6:	9301      	str	r3, [sp, #4]
 800bbe8:	2302      	movs	r3, #2
 800bbea:	9300      	str	r3, [sp, #0]
 800bbec:	2300      	movs	r3, #0
 800bbee:	460a      	mov	r2, r1
 800bbf0:	4911      	ldr	r1, [pc, #68]	@ (800bc38 <xTimerCreateTimerTask+0x88>)
 800bbf2:	4812      	ldr	r0, [pc, #72]	@ (800bc3c <xTimerCreateTimerTask+0x8c>)
 800bbf4:	f7ff f8a2 	bl	800ad3c <xTaskCreateStatic>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	4a11      	ldr	r2, [pc, #68]	@ (800bc40 <xTimerCreateTimerTask+0x90>)
 800bbfc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bbfe:	4b10      	ldr	r3, [pc, #64]	@ (800bc40 <xTimerCreateTimerTask+0x90>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d001      	beq.n	800bc0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bc06:	2301      	movs	r3, #1
 800bc08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bc0a:	697b      	ldr	r3, [r7, #20]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d10b      	bne.n	800bc28 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bc10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc14:	f383 8811 	msr	BASEPRI, r3
 800bc18:	f3bf 8f6f 	isb	sy
 800bc1c:	f3bf 8f4f 	dsb	sy
 800bc20:	613b      	str	r3, [r7, #16]
}
 800bc22:	bf00      	nop
 800bc24:	bf00      	nop
 800bc26:	e7fd      	b.n	800bc24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bc28:	697b      	ldr	r3, [r7, #20]
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3718      	adds	r7, #24
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
 800bc32:	bf00      	nop
 800bc34:	20000eec 	.word	0x20000eec
 800bc38:	0800d47c 	.word	0x0800d47c
 800bc3c:	0800bd7d 	.word	0x0800bd7d
 800bc40:	20000ef0 	.word	0x20000ef0

0800bc44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b08a      	sub	sp, #40	@ 0x28
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	60f8      	str	r0, [r7, #12]
 800bc4c:	60b9      	str	r1, [r7, #8]
 800bc4e:	607a      	str	r2, [r7, #4]
 800bc50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bc52:	2300      	movs	r3, #0
 800bc54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d10b      	bne.n	800bc74 <xTimerGenericCommand+0x30>
	__asm volatile
 800bc5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc60:	f383 8811 	msr	BASEPRI, r3
 800bc64:	f3bf 8f6f 	isb	sy
 800bc68:	f3bf 8f4f 	dsb	sy
 800bc6c:	623b      	str	r3, [r7, #32]
}
 800bc6e:	bf00      	nop
 800bc70:	bf00      	nop
 800bc72:	e7fd      	b.n	800bc70 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bc74:	4b19      	ldr	r3, [pc, #100]	@ (800bcdc <xTimerGenericCommand+0x98>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d02a      	beq.n	800bcd2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	2b05      	cmp	r3, #5
 800bc8c:	dc18      	bgt.n	800bcc0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bc8e:	f7ff fead 	bl	800b9ec <xTaskGetSchedulerState>
 800bc92:	4603      	mov	r3, r0
 800bc94:	2b02      	cmp	r3, #2
 800bc96:	d109      	bne.n	800bcac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bc98:	4b10      	ldr	r3, [pc, #64]	@ (800bcdc <xTimerGenericCommand+0x98>)
 800bc9a:	6818      	ldr	r0, [r3, #0]
 800bc9c:	f107 0110 	add.w	r1, r7, #16
 800bca0:	2300      	movs	r3, #0
 800bca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bca4:	f7fe fbb4 	bl	800a410 <xQueueGenericSend>
 800bca8:	6278      	str	r0, [r7, #36]	@ 0x24
 800bcaa:	e012      	b.n	800bcd2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bcac:	4b0b      	ldr	r3, [pc, #44]	@ (800bcdc <xTimerGenericCommand+0x98>)
 800bcae:	6818      	ldr	r0, [r3, #0]
 800bcb0:	f107 0110 	add.w	r1, r7, #16
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	f7fe fbaa 	bl	800a410 <xQueueGenericSend>
 800bcbc:	6278      	str	r0, [r7, #36]	@ 0x24
 800bcbe:	e008      	b.n	800bcd2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bcc0:	4b06      	ldr	r3, [pc, #24]	@ (800bcdc <xTimerGenericCommand+0x98>)
 800bcc2:	6818      	ldr	r0, [r3, #0]
 800bcc4:	f107 0110 	add.w	r1, r7, #16
 800bcc8:	2300      	movs	r3, #0
 800bcca:	683a      	ldr	r2, [r7, #0]
 800bccc:	f7fe fca2 	bl	800a614 <xQueueGenericSendFromISR>
 800bcd0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bcd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	3728      	adds	r7, #40	@ 0x28
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}
 800bcdc:	20000eec 	.word	0x20000eec

0800bce0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b088      	sub	sp, #32
 800bce4:	af02      	add	r7, sp, #8
 800bce6:	6078      	str	r0, [r7, #4]
 800bce8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcea:	4b23      	ldr	r3, [pc, #140]	@ (800bd78 <prvProcessExpiredTimer+0x98>)
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	68db      	ldr	r3, [r3, #12]
 800bcf0:	68db      	ldr	r3, [r3, #12]
 800bcf2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bcf4:	697b      	ldr	r3, [r7, #20]
 800bcf6:	3304      	adds	r3, #4
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	f7fe fa19 	bl	800a130 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd04:	f003 0304 	and.w	r3, r3, #4
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d023      	beq.n	800bd54 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	699a      	ldr	r2, [r3, #24]
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	18d1      	adds	r1, r2, r3
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	683a      	ldr	r2, [r7, #0]
 800bd18:	6978      	ldr	r0, [r7, #20]
 800bd1a:	f000 f8d5 	bl	800bec8 <prvInsertTimerInActiveList>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d020      	beq.n	800bd66 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bd24:	2300      	movs	r3, #0
 800bd26:	9300      	str	r3, [sp, #0]
 800bd28:	2300      	movs	r3, #0
 800bd2a:	687a      	ldr	r2, [r7, #4]
 800bd2c:	2100      	movs	r1, #0
 800bd2e:	6978      	ldr	r0, [r7, #20]
 800bd30:	f7ff ff88 	bl	800bc44 <xTimerGenericCommand>
 800bd34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d114      	bne.n	800bd66 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800bd3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd40:	f383 8811 	msr	BASEPRI, r3
 800bd44:	f3bf 8f6f 	isb	sy
 800bd48:	f3bf 8f4f 	dsb	sy
 800bd4c:	60fb      	str	r3, [r7, #12]
}
 800bd4e:	bf00      	nop
 800bd50:	bf00      	nop
 800bd52:	e7fd      	b.n	800bd50 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd5a:	f023 0301 	bic.w	r3, r3, #1
 800bd5e:	b2da      	uxtb	r2, r3
 800bd60:	697b      	ldr	r3, [r7, #20]
 800bd62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	6a1b      	ldr	r3, [r3, #32]
 800bd6a:	6978      	ldr	r0, [r7, #20]
 800bd6c:	4798      	blx	r3
}
 800bd6e:	bf00      	nop
 800bd70:	3718      	adds	r7, #24
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	20000ee4 	.word	0x20000ee4

0800bd7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bd84:	f107 0308 	add.w	r3, r7, #8
 800bd88:	4618      	mov	r0, r3
 800bd8a:	f000 f859 	bl	800be40 <prvGetNextExpireTime>
 800bd8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	4619      	mov	r1, r3
 800bd94:	68f8      	ldr	r0, [r7, #12]
 800bd96:	f000 f805 	bl	800bda4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bd9a:	f000 f8d7 	bl	800bf4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bd9e:	bf00      	nop
 800bda0:	e7f0      	b.n	800bd84 <prvTimerTask+0x8>
	...

0800bda4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b084      	sub	sp, #16
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
 800bdac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bdae:	f7ff fa29 	bl	800b204 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bdb2:	f107 0308 	add.w	r3, r7, #8
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f000 f866 	bl	800be88 <prvSampleTimeNow>
 800bdbc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d130      	bne.n	800be26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d10a      	bne.n	800bde0 <prvProcessTimerOrBlockTask+0x3c>
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	429a      	cmp	r2, r3
 800bdd0:	d806      	bhi.n	800bde0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bdd2:	f7ff fa25 	bl	800b220 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bdd6:	68f9      	ldr	r1, [r7, #12]
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f7ff ff81 	bl	800bce0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bdde:	e024      	b.n	800be2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d008      	beq.n	800bdf8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bde6:	4b13      	ldr	r3, [pc, #76]	@ (800be34 <prvProcessTimerOrBlockTask+0x90>)
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d101      	bne.n	800bdf4 <prvProcessTimerOrBlockTask+0x50>
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	e000      	b.n	800bdf6 <prvProcessTimerOrBlockTask+0x52>
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bdf8:	4b0f      	ldr	r3, [pc, #60]	@ (800be38 <prvProcessTimerOrBlockTask+0x94>)
 800bdfa:	6818      	ldr	r0, [r3, #0]
 800bdfc:	687a      	ldr	r2, [r7, #4]
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	1ad3      	subs	r3, r2, r3
 800be02:	683a      	ldr	r2, [r7, #0]
 800be04:	4619      	mov	r1, r3
 800be06:	f7fe ff65 	bl	800acd4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800be0a:	f7ff fa09 	bl	800b220 <xTaskResumeAll>
 800be0e:	4603      	mov	r3, r0
 800be10:	2b00      	cmp	r3, #0
 800be12:	d10a      	bne.n	800be2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800be14:	4b09      	ldr	r3, [pc, #36]	@ (800be3c <prvProcessTimerOrBlockTask+0x98>)
 800be16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be1a:	601a      	str	r2, [r3, #0]
 800be1c:	f3bf 8f4f 	dsb	sy
 800be20:	f3bf 8f6f 	isb	sy
}
 800be24:	e001      	b.n	800be2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800be26:	f7ff f9fb 	bl	800b220 <xTaskResumeAll>
}
 800be2a:	bf00      	nop
 800be2c:	3710      	adds	r7, #16
 800be2e:	46bd      	mov	sp, r7
 800be30:	bd80      	pop	{r7, pc}
 800be32:	bf00      	nop
 800be34:	20000ee8 	.word	0x20000ee8
 800be38:	20000eec 	.word	0x20000eec
 800be3c:	e000ed04 	.word	0xe000ed04

0800be40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800be40:	b480      	push	{r7}
 800be42:	b085      	sub	sp, #20
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800be48:	4b0e      	ldr	r3, [pc, #56]	@ (800be84 <prvGetNextExpireTime+0x44>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d101      	bne.n	800be56 <prvGetNextExpireTime+0x16>
 800be52:	2201      	movs	r2, #1
 800be54:	e000      	b.n	800be58 <prvGetNextExpireTime+0x18>
 800be56:	2200      	movs	r2, #0
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d105      	bne.n	800be70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800be64:	4b07      	ldr	r3, [pc, #28]	@ (800be84 <prvGetNextExpireTime+0x44>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	68db      	ldr	r3, [r3, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	60fb      	str	r3, [r7, #12]
 800be6e:	e001      	b.n	800be74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800be70:	2300      	movs	r3, #0
 800be72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800be74:	68fb      	ldr	r3, [r7, #12]
}
 800be76:	4618      	mov	r0, r3
 800be78:	3714      	adds	r7, #20
 800be7a:	46bd      	mov	sp, r7
 800be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be80:	4770      	bx	lr
 800be82:	bf00      	nop
 800be84:	20000ee4 	.word	0x20000ee4

0800be88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b084      	sub	sp, #16
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800be90:	f7ff fa64 	bl	800b35c <xTaskGetTickCount>
 800be94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800be96:	4b0b      	ldr	r3, [pc, #44]	@ (800bec4 <prvSampleTimeNow+0x3c>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	68fa      	ldr	r2, [r7, #12]
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d205      	bcs.n	800beac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bea0:	f000 f93a 	bl	800c118 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2201      	movs	r2, #1
 800bea8:	601a      	str	r2, [r3, #0]
 800beaa:	e002      	b.n	800beb2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2200      	movs	r2, #0
 800beb0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800beb2:	4a04      	ldr	r2, [pc, #16]	@ (800bec4 <prvSampleTimeNow+0x3c>)
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800beb8:	68fb      	ldr	r3, [r7, #12]
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3710      	adds	r7, #16
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	bf00      	nop
 800bec4:	20000ef4 	.word	0x20000ef4

0800bec8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b086      	sub	sp, #24
 800becc:	af00      	add	r7, sp, #0
 800bece:	60f8      	str	r0, [r7, #12]
 800bed0:	60b9      	str	r1, [r7, #8]
 800bed2:	607a      	str	r2, [r7, #4]
 800bed4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bed6:	2300      	movs	r3, #0
 800bed8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	68ba      	ldr	r2, [r7, #8]
 800bede:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	68fa      	ldr	r2, [r7, #12]
 800bee4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bee6:	68ba      	ldr	r2, [r7, #8]
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	429a      	cmp	r2, r3
 800beec:	d812      	bhi.n	800bf14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800beee:	687a      	ldr	r2, [r7, #4]
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	1ad2      	subs	r2, r2, r3
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	699b      	ldr	r3, [r3, #24]
 800bef8:	429a      	cmp	r2, r3
 800befa:	d302      	bcc.n	800bf02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800befc:	2301      	movs	r3, #1
 800befe:	617b      	str	r3, [r7, #20]
 800bf00:	e01b      	b.n	800bf3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bf02:	4b10      	ldr	r3, [pc, #64]	@ (800bf44 <prvInsertTimerInActiveList+0x7c>)
 800bf04:	681a      	ldr	r2, [r3, #0]
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	3304      	adds	r3, #4
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	4610      	mov	r0, r2
 800bf0e:	f7fe f8d6 	bl	800a0be <vListInsert>
 800bf12:	e012      	b.n	800bf3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bf14:	687a      	ldr	r2, [r7, #4]
 800bf16:	683b      	ldr	r3, [r7, #0]
 800bf18:	429a      	cmp	r2, r3
 800bf1a:	d206      	bcs.n	800bf2a <prvInsertTimerInActiveList+0x62>
 800bf1c:	68ba      	ldr	r2, [r7, #8]
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	429a      	cmp	r2, r3
 800bf22:	d302      	bcc.n	800bf2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bf24:	2301      	movs	r3, #1
 800bf26:	617b      	str	r3, [r7, #20]
 800bf28:	e007      	b.n	800bf3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bf2a:	4b07      	ldr	r3, [pc, #28]	@ (800bf48 <prvInsertTimerInActiveList+0x80>)
 800bf2c:	681a      	ldr	r2, [r3, #0]
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	3304      	adds	r3, #4
 800bf32:	4619      	mov	r1, r3
 800bf34:	4610      	mov	r0, r2
 800bf36:	f7fe f8c2 	bl	800a0be <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bf3a:	697b      	ldr	r3, [r7, #20]
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3718      	adds	r7, #24
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}
 800bf44:	20000ee8 	.word	0x20000ee8
 800bf48:	20000ee4 	.word	0x20000ee4

0800bf4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b08e      	sub	sp, #56	@ 0x38
 800bf50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf52:	e0ce      	b.n	800c0f2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	da19      	bge.n	800bf8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bf5a:	1d3b      	adds	r3, r7, #4
 800bf5c:	3304      	adds	r3, #4
 800bf5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bf60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d10b      	bne.n	800bf7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bf66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf6a:	f383 8811 	msr	BASEPRI, r3
 800bf6e:	f3bf 8f6f 	isb	sy
 800bf72:	f3bf 8f4f 	dsb	sy
 800bf76:	61fb      	str	r3, [r7, #28]
}
 800bf78:	bf00      	nop
 800bf7a:	bf00      	nop
 800bf7c:	e7fd      	b.n	800bf7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bf7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf84:	6850      	ldr	r0, [r2, #4]
 800bf86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf88:	6892      	ldr	r2, [r2, #8]
 800bf8a:	4611      	mov	r1, r2
 800bf8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	f2c0 80ae 	blt.w	800c0f2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bf9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf9c:	695b      	ldr	r3, [r3, #20]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d004      	beq.n	800bfac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfa4:	3304      	adds	r3, #4
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f7fe f8c2 	bl	800a130 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bfac:	463b      	mov	r3, r7
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f7ff ff6a 	bl	800be88 <prvSampleTimeNow>
 800bfb4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	2b09      	cmp	r3, #9
 800bfba:	f200 8097 	bhi.w	800c0ec <prvProcessReceivedCommands+0x1a0>
 800bfbe:	a201      	add	r2, pc, #4	@ (adr r2, 800bfc4 <prvProcessReceivedCommands+0x78>)
 800bfc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfc4:	0800bfed 	.word	0x0800bfed
 800bfc8:	0800bfed 	.word	0x0800bfed
 800bfcc:	0800bfed 	.word	0x0800bfed
 800bfd0:	0800c063 	.word	0x0800c063
 800bfd4:	0800c077 	.word	0x0800c077
 800bfd8:	0800c0c3 	.word	0x0800c0c3
 800bfdc:	0800bfed 	.word	0x0800bfed
 800bfe0:	0800bfed 	.word	0x0800bfed
 800bfe4:	0800c063 	.word	0x0800c063
 800bfe8:	0800c077 	.word	0x0800c077
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bfec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bff2:	f043 0301 	orr.w	r3, r3, #1
 800bff6:	b2da      	uxtb	r2, r3
 800bff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bffa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bffe:	68ba      	ldr	r2, [r7, #8]
 800c000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c002:	699b      	ldr	r3, [r3, #24]
 800c004:	18d1      	adds	r1, r2, r3
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c00a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c00c:	f7ff ff5c 	bl	800bec8 <prvInsertTimerInActiveList>
 800c010:	4603      	mov	r3, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	d06c      	beq.n	800c0f0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c018:	6a1b      	ldr	r3, [r3, #32]
 800c01a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c01c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c01e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c020:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c024:	f003 0304 	and.w	r3, r3, #4
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d061      	beq.n	800c0f0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c02c:	68ba      	ldr	r2, [r7, #8]
 800c02e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c030:	699b      	ldr	r3, [r3, #24]
 800c032:	441a      	add	r2, r3
 800c034:	2300      	movs	r3, #0
 800c036:	9300      	str	r3, [sp, #0]
 800c038:	2300      	movs	r3, #0
 800c03a:	2100      	movs	r1, #0
 800c03c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c03e:	f7ff fe01 	bl	800bc44 <xTimerGenericCommand>
 800c042:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c044:	6a3b      	ldr	r3, [r7, #32]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d152      	bne.n	800c0f0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c04a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c04e:	f383 8811 	msr	BASEPRI, r3
 800c052:	f3bf 8f6f 	isb	sy
 800c056:	f3bf 8f4f 	dsb	sy
 800c05a:	61bb      	str	r3, [r7, #24]
}
 800c05c:	bf00      	nop
 800c05e:	bf00      	nop
 800c060:	e7fd      	b.n	800c05e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c064:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c068:	f023 0301 	bic.w	r3, r3, #1
 800c06c:	b2da      	uxtb	r2, r3
 800c06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c070:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c074:	e03d      	b.n	800c0f2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c078:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c07c:	f043 0301 	orr.w	r3, r3, #1
 800c080:	b2da      	uxtb	r2, r3
 800c082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c084:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c088:	68ba      	ldr	r2, [r7, #8]
 800c08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c08c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c090:	699b      	ldr	r3, [r3, #24]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d10b      	bne.n	800c0ae <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c09a:	f383 8811 	msr	BASEPRI, r3
 800c09e:	f3bf 8f6f 	isb	sy
 800c0a2:	f3bf 8f4f 	dsb	sy
 800c0a6:	617b      	str	r3, [r7, #20]
}
 800c0a8:	bf00      	nop
 800c0aa:	bf00      	nop
 800c0ac:	e7fd      	b.n	800c0aa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0b0:	699a      	ldr	r2, [r3, #24]
 800c0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b4:	18d1      	adds	r1, r2, r3
 800c0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0bc:	f7ff ff04 	bl	800bec8 <prvInsertTimerInActiveList>
					break;
 800c0c0:	e017      	b.n	800c0f2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c0c8:	f003 0302 	and.w	r3, r3, #2
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d103      	bne.n	800c0d8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c0d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0d2:	f000 fbe9 	bl	800c8a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c0d6:	e00c      	b.n	800c0f2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c0d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c0de:	f023 0301 	bic.w	r3, r3, #1
 800c0e2:	b2da      	uxtb	r2, r3
 800c0e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c0ea:	e002      	b.n	800c0f2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c0ec:	bf00      	nop
 800c0ee:	e000      	b.n	800c0f2 <prvProcessReceivedCommands+0x1a6>
					break;
 800c0f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c0f2:	4b08      	ldr	r3, [pc, #32]	@ (800c114 <prvProcessReceivedCommands+0x1c8>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	1d39      	adds	r1, r7, #4
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f7fe fb28 	bl	800a750 <xQueueReceive>
 800c100:	4603      	mov	r3, r0
 800c102:	2b00      	cmp	r3, #0
 800c104:	f47f af26 	bne.w	800bf54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c108:	bf00      	nop
 800c10a:	bf00      	nop
 800c10c:	3730      	adds	r7, #48	@ 0x30
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}
 800c112:	bf00      	nop
 800c114:	20000eec 	.word	0x20000eec

0800c118 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b088      	sub	sp, #32
 800c11c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c11e:	e049      	b.n	800c1b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c120:	4b2e      	ldr	r3, [pc, #184]	@ (800c1dc <prvSwitchTimerLists+0xc4>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	68db      	ldr	r3, [r3, #12]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c12a:	4b2c      	ldr	r3, [pc, #176]	@ (800c1dc <prvSwitchTimerLists+0xc4>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	68db      	ldr	r3, [r3, #12]
 800c130:	68db      	ldr	r3, [r3, #12]
 800c132:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	3304      	adds	r3, #4
 800c138:	4618      	mov	r0, r3
 800c13a:	f7fd fff9 	bl	800a130 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	6a1b      	ldr	r3, [r3, #32]
 800c142:	68f8      	ldr	r0, [r7, #12]
 800c144:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c14c:	f003 0304 	and.w	r3, r3, #4
 800c150:	2b00      	cmp	r3, #0
 800c152:	d02f      	beq.n	800c1b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	699b      	ldr	r3, [r3, #24]
 800c158:	693a      	ldr	r2, [r7, #16]
 800c15a:	4413      	add	r3, r2
 800c15c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c15e:	68ba      	ldr	r2, [r7, #8]
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	429a      	cmp	r2, r3
 800c164:	d90e      	bls.n	800c184 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	68ba      	ldr	r2, [r7, #8]
 800c16a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	68fa      	ldr	r2, [r7, #12]
 800c170:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c172:	4b1a      	ldr	r3, [pc, #104]	@ (800c1dc <prvSwitchTimerLists+0xc4>)
 800c174:	681a      	ldr	r2, [r3, #0]
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	3304      	adds	r3, #4
 800c17a:	4619      	mov	r1, r3
 800c17c:	4610      	mov	r0, r2
 800c17e:	f7fd ff9e 	bl	800a0be <vListInsert>
 800c182:	e017      	b.n	800c1b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c184:	2300      	movs	r3, #0
 800c186:	9300      	str	r3, [sp, #0]
 800c188:	2300      	movs	r3, #0
 800c18a:	693a      	ldr	r2, [r7, #16]
 800c18c:	2100      	movs	r1, #0
 800c18e:	68f8      	ldr	r0, [r7, #12]
 800c190:	f7ff fd58 	bl	800bc44 <xTimerGenericCommand>
 800c194:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d10b      	bne.n	800c1b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1a0:	f383 8811 	msr	BASEPRI, r3
 800c1a4:	f3bf 8f6f 	isb	sy
 800c1a8:	f3bf 8f4f 	dsb	sy
 800c1ac:	603b      	str	r3, [r7, #0]
}
 800c1ae:	bf00      	nop
 800c1b0:	bf00      	nop
 800c1b2:	e7fd      	b.n	800c1b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c1b4:	4b09      	ldr	r3, [pc, #36]	@ (800c1dc <prvSwitchTimerLists+0xc4>)
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d1b0      	bne.n	800c120 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c1be:	4b07      	ldr	r3, [pc, #28]	@ (800c1dc <prvSwitchTimerLists+0xc4>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c1c4:	4b06      	ldr	r3, [pc, #24]	@ (800c1e0 <prvSwitchTimerLists+0xc8>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	4a04      	ldr	r2, [pc, #16]	@ (800c1dc <prvSwitchTimerLists+0xc4>)
 800c1ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c1cc:	4a04      	ldr	r2, [pc, #16]	@ (800c1e0 <prvSwitchTimerLists+0xc8>)
 800c1ce:	697b      	ldr	r3, [r7, #20]
 800c1d0:	6013      	str	r3, [r2, #0]
}
 800c1d2:	bf00      	nop
 800c1d4:	3718      	adds	r7, #24
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bd80      	pop	{r7, pc}
 800c1da:	bf00      	nop
 800c1dc:	20000ee4 	.word	0x20000ee4
 800c1e0:	20000ee8 	.word	0x20000ee8

0800c1e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b082      	sub	sp, #8
 800c1e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c1ea:	f000 f96d 	bl	800c4c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c1ee:	4b15      	ldr	r3, [pc, #84]	@ (800c244 <prvCheckForValidListAndQueue+0x60>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d120      	bne.n	800c238 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c1f6:	4814      	ldr	r0, [pc, #80]	@ (800c248 <prvCheckForValidListAndQueue+0x64>)
 800c1f8:	f7fd ff10 	bl	800a01c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c1fc:	4813      	ldr	r0, [pc, #76]	@ (800c24c <prvCheckForValidListAndQueue+0x68>)
 800c1fe:	f7fd ff0d 	bl	800a01c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c202:	4b13      	ldr	r3, [pc, #76]	@ (800c250 <prvCheckForValidListAndQueue+0x6c>)
 800c204:	4a10      	ldr	r2, [pc, #64]	@ (800c248 <prvCheckForValidListAndQueue+0x64>)
 800c206:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c208:	4b12      	ldr	r3, [pc, #72]	@ (800c254 <prvCheckForValidListAndQueue+0x70>)
 800c20a:	4a10      	ldr	r2, [pc, #64]	@ (800c24c <prvCheckForValidListAndQueue+0x68>)
 800c20c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c20e:	2300      	movs	r3, #0
 800c210:	9300      	str	r3, [sp, #0]
 800c212:	4b11      	ldr	r3, [pc, #68]	@ (800c258 <prvCheckForValidListAndQueue+0x74>)
 800c214:	4a11      	ldr	r2, [pc, #68]	@ (800c25c <prvCheckForValidListAndQueue+0x78>)
 800c216:	2110      	movs	r1, #16
 800c218:	200a      	movs	r0, #10
 800c21a:	f7fe f81d 	bl	800a258 <xQueueGenericCreateStatic>
 800c21e:	4603      	mov	r3, r0
 800c220:	4a08      	ldr	r2, [pc, #32]	@ (800c244 <prvCheckForValidListAndQueue+0x60>)
 800c222:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c224:	4b07      	ldr	r3, [pc, #28]	@ (800c244 <prvCheckForValidListAndQueue+0x60>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d005      	beq.n	800c238 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c22c:	4b05      	ldr	r3, [pc, #20]	@ (800c244 <prvCheckForValidListAndQueue+0x60>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	490b      	ldr	r1, [pc, #44]	@ (800c260 <prvCheckForValidListAndQueue+0x7c>)
 800c232:	4618      	mov	r0, r3
 800c234:	f7fe fd24 	bl	800ac80 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c238:	f000 f978 	bl	800c52c <vPortExitCritical>
}
 800c23c:	bf00      	nop
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}
 800c242:	bf00      	nop
 800c244:	20000eec 	.word	0x20000eec
 800c248:	20000ebc 	.word	0x20000ebc
 800c24c:	20000ed0 	.word	0x20000ed0
 800c250:	20000ee4 	.word	0x20000ee4
 800c254:	20000ee8 	.word	0x20000ee8
 800c258:	20000f98 	.word	0x20000f98
 800c25c:	20000ef8 	.word	0x20000ef8
 800c260:	0800d484 	.word	0x0800d484

0800c264 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c264:	b480      	push	{r7}
 800c266:	b085      	sub	sp, #20
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	60b9      	str	r1, [r7, #8]
 800c26e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	3b04      	subs	r3, #4
 800c274:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c27c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	3b04      	subs	r3, #4
 800c282:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c284:	68bb      	ldr	r3, [r7, #8]
 800c286:	f023 0201 	bic.w	r2, r3, #1
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	3b04      	subs	r3, #4
 800c292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c294:	4a0c      	ldr	r2, [pc, #48]	@ (800c2c8 <pxPortInitialiseStack+0x64>)
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	3b14      	subs	r3, #20
 800c29e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c2a0:	687a      	ldr	r2, [r7, #4]
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	3b04      	subs	r3, #4
 800c2aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	f06f 0202 	mvn.w	r2, #2
 800c2b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	3b20      	subs	r3, #32
 800c2b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c2ba:	68fb      	ldr	r3, [r7, #12]
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	3714      	adds	r7, #20
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c6:	4770      	bx	lr
 800c2c8:	0800c2cd 	.word	0x0800c2cd

0800c2cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b085      	sub	sp, #20
 800c2d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c2d6:	4b13      	ldr	r3, [pc, #76]	@ (800c324 <prvTaskExitError+0x58>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2de:	d00b      	beq.n	800c2f8 <prvTaskExitError+0x2c>
	__asm volatile
 800c2e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2e4:	f383 8811 	msr	BASEPRI, r3
 800c2e8:	f3bf 8f6f 	isb	sy
 800c2ec:	f3bf 8f4f 	dsb	sy
 800c2f0:	60fb      	str	r3, [r7, #12]
}
 800c2f2:	bf00      	nop
 800c2f4:	bf00      	nop
 800c2f6:	e7fd      	b.n	800c2f4 <prvTaskExitError+0x28>
	__asm volatile
 800c2f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2fc:	f383 8811 	msr	BASEPRI, r3
 800c300:	f3bf 8f6f 	isb	sy
 800c304:	f3bf 8f4f 	dsb	sy
 800c308:	60bb      	str	r3, [r7, #8]
}
 800c30a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c30c:	bf00      	nop
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d0fc      	beq.n	800c30e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c314:	bf00      	nop
 800c316:	bf00      	nop
 800c318:	3714      	adds	r7, #20
 800c31a:	46bd      	mov	sp, r7
 800c31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c320:	4770      	bx	lr
 800c322:	bf00      	nop
 800c324:	2000003c 	.word	0x2000003c
	...

0800c330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c330:	4b07      	ldr	r3, [pc, #28]	@ (800c350 <pxCurrentTCBConst2>)
 800c332:	6819      	ldr	r1, [r3, #0]
 800c334:	6808      	ldr	r0, [r1, #0]
 800c336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c33a:	f380 8809 	msr	PSP, r0
 800c33e:	f3bf 8f6f 	isb	sy
 800c342:	f04f 0000 	mov.w	r0, #0
 800c346:	f380 8811 	msr	BASEPRI, r0
 800c34a:	4770      	bx	lr
 800c34c:	f3af 8000 	nop.w

0800c350 <pxCurrentTCBConst2>:
 800c350:	200009bc 	.word	0x200009bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c354:	bf00      	nop
 800c356:	bf00      	nop

0800c358 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c358:	4808      	ldr	r0, [pc, #32]	@ (800c37c <prvPortStartFirstTask+0x24>)
 800c35a:	6800      	ldr	r0, [r0, #0]
 800c35c:	6800      	ldr	r0, [r0, #0]
 800c35e:	f380 8808 	msr	MSP, r0
 800c362:	f04f 0000 	mov.w	r0, #0
 800c366:	f380 8814 	msr	CONTROL, r0
 800c36a:	b662      	cpsie	i
 800c36c:	b661      	cpsie	f
 800c36e:	f3bf 8f4f 	dsb	sy
 800c372:	f3bf 8f6f 	isb	sy
 800c376:	df00      	svc	0
 800c378:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c37a:	bf00      	nop
 800c37c:	e000ed08 	.word	0xe000ed08

0800c380 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b086      	sub	sp, #24
 800c384:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c386:	4b47      	ldr	r3, [pc, #284]	@ (800c4a4 <xPortStartScheduler+0x124>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	4a47      	ldr	r2, [pc, #284]	@ (800c4a8 <xPortStartScheduler+0x128>)
 800c38c:	4293      	cmp	r3, r2
 800c38e:	d10b      	bne.n	800c3a8 <xPortStartScheduler+0x28>
	__asm volatile
 800c390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c394:	f383 8811 	msr	BASEPRI, r3
 800c398:	f3bf 8f6f 	isb	sy
 800c39c:	f3bf 8f4f 	dsb	sy
 800c3a0:	60fb      	str	r3, [r7, #12]
}
 800c3a2:	bf00      	nop
 800c3a4:	bf00      	nop
 800c3a6:	e7fd      	b.n	800c3a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c3a8:	4b3e      	ldr	r3, [pc, #248]	@ (800c4a4 <xPortStartScheduler+0x124>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	4a3f      	ldr	r2, [pc, #252]	@ (800c4ac <xPortStartScheduler+0x12c>)
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d10b      	bne.n	800c3ca <xPortStartScheduler+0x4a>
	__asm volatile
 800c3b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3b6:	f383 8811 	msr	BASEPRI, r3
 800c3ba:	f3bf 8f6f 	isb	sy
 800c3be:	f3bf 8f4f 	dsb	sy
 800c3c2:	613b      	str	r3, [r7, #16]
}
 800c3c4:	bf00      	nop
 800c3c6:	bf00      	nop
 800c3c8:	e7fd      	b.n	800c3c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c3ca:	4b39      	ldr	r3, [pc, #228]	@ (800c4b0 <xPortStartScheduler+0x130>)
 800c3cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	781b      	ldrb	r3, [r3, #0]
 800c3d2:	b2db      	uxtb	r3, r3
 800c3d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c3d6:	697b      	ldr	r3, [r7, #20]
 800c3d8:	22ff      	movs	r2, #255	@ 0xff
 800c3da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c3dc:	697b      	ldr	r3, [r7, #20]
 800c3de:	781b      	ldrb	r3, [r3, #0]
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c3e4:	78fb      	ldrb	r3, [r7, #3]
 800c3e6:	b2db      	uxtb	r3, r3
 800c3e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c3ec:	b2da      	uxtb	r2, r3
 800c3ee:	4b31      	ldr	r3, [pc, #196]	@ (800c4b4 <xPortStartScheduler+0x134>)
 800c3f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c3f2:	4b31      	ldr	r3, [pc, #196]	@ (800c4b8 <xPortStartScheduler+0x138>)
 800c3f4:	2207      	movs	r2, #7
 800c3f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3f8:	e009      	b.n	800c40e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c3fa:	4b2f      	ldr	r3, [pc, #188]	@ (800c4b8 <xPortStartScheduler+0x138>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	3b01      	subs	r3, #1
 800c400:	4a2d      	ldr	r2, [pc, #180]	@ (800c4b8 <xPortStartScheduler+0x138>)
 800c402:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c404:	78fb      	ldrb	r3, [r7, #3]
 800c406:	b2db      	uxtb	r3, r3
 800c408:	005b      	lsls	r3, r3, #1
 800c40a:	b2db      	uxtb	r3, r3
 800c40c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c40e:	78fb      	ldrb	r3, [r7, #3]
 800c410:	b2db      	uxtb	r3, r3
 800c412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c416:	2b80      	cmp	r3, #128	@ 0x80
 800c418:	d0ef      	beq.n	800c3fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c41a:	4b27      	ldr	r3, [pc, #156]	@ (800c4b8 <xPortStartScheduler+0x138>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	f1c3 0307 	rsb	r3, r3, #7
 800c422:	2b04      	cmp	r3, #4
 800c424:	d00b      	beq.n	800c43e <xPortStartScheduler+0xbe>
	__asm volatile
 800c426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c42a:	f383 8811 	msr	BASEPRI, r3
 800c42e:	f3bf 8f6f 	isb	sy
 800c432:	f3bf 8f4f 	dsb	sy
 800c436:	60bb      	str	r3, [r7, #8]
}
 800c438:	bf00      	nop
 800c43a:	bf00      	nop
 800c43c:	e7fd      	b.n	800c43a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c43e:	4b1e      	ldr	r3, [pc, #120]	@ (800c4b8 <xPortStartScheduler+0x138>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	021b      	lsls	r3, r3, #8
 800c444:	4a1c      	ldr	r2, [pc, #112]	@ (800c4b8 <xPortStartScheduler+0x138>)
 800c446:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c448:	4b1b      	ldr	r3, [pc, #108]	@ (800c4b8 <xPortStartScheduler+0x138>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c450:	4a19      	ldr	r2, [pc, #100]	@ (800c4b8 <xPortStartScheduler+0x138>)
 800c452:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	b2da      	uxtb	r2, r3
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c45c:	4b17      	ldr	r3, [pc, #92]	@ (800c4bc <xPortStartScheduler+0x13c>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	4a16      	ldr	r2, [pc, #88]	@ (800c4bc <xPortStartScheduler+0x13c>)
 800c462:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c466:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c468:	4b14      	ldr	r3, [pc, #80]	@ (800c4bc <xPortStartScheduler+0x13c>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4a13      	ldr	r2, [pc, #76]	@ (800c4bc <xPortStartScheduler+0x13c>)
 800c46e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c472:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c474:	f000 f8da 	bl	800c62c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c478:	4b11      	ldr	r3, [pc, #68]	@ (800c4c0 <xPortStartScheduler+0x140>)
 800c47a:	2200      	movs	r2, #0
 800c47c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c47e:	f000 f8f9 	bl	800c674 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c482:	4b10      	ldr	r3, [pc, #64]	@ (800c4c4 <xPortStartScheduler+0x144>)
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	4a0f      	ldr	r2, [pc, #60]	@ (800c4c4 <xPortStartScheduler+0x144>)
 800c488:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c48c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c48e:	f7ff ff63 	bl	800c358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c492:	f7ff f82d 	bl	800b4f0 <vTaskSwitchContext>
	prvTaskExitError();
 800c496:	f7ff ff19 	bl	800c2cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c49a:	2300      	movs	r3, #0
}
 800c49c:	4618      	mov	r0, r3
 800c49e:	3718      	adds	r7, #24
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd80      	pop	{r7, pc}
 800c4a4:	e000ed00 	.word	0xe000ed00
 800c4a8:	410fc271 	.word	0x410fc271
 800c4ac:	410fc270 	.word	0x410fc270
 800c4b0:	e000e400 	.word	0xe000e400
 800c4b4:	20000fe8 	.word	0x20000fe8
 800c4b8:	20000fec 	.word	0x20000fec
 800c4bc:	e000ed20 	.word	0xe000ed20
 800c4c0:	2000003c 	.word	0x2000003c
 800c4c4:	e000ef34 	.word	0xe000ef34

0800c4c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b083      	sub	sp, #12
 800c4cc:	af00      	add	r7, sp, #0
	__asm volatile
 800c4ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4d2:	f383 8811 	msr	BASEPRI, r3
 800c4d6:	f3bf 8f6f 	isb	sy
 800c4da:	f3bf 8f4f 	dsb	sy
 800c4de:	607b      	str	r3, [r7, #4]
}
 800c4e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c4e2:	4b10      	ldr	r3, [pc, #64]	@ (800c524 <vPortEnterCritical+0x5c>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	4a0e      	ldr	r2, [pc, #56]	@ (800c524 <vPortEnterCritical+0x5c>)
 800c4ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c4ec:	4b0d      	ldr	r3, [pc, #52]	@ (800c524 <vPortEnterCritical+0x5c>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	2b01      	cmp	r3, #1
 800c4f2:	d110      	bne.n	800c516 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c4f4:	4b0c      	ldr	r3, [pc, #48]	@ (800c528 <vPortEnterCritical+0x60>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	b2db      	uxtb	r3, r3
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d00b      	beq.n	800c516 <vPortEnterCritical+0x4e>
	__asm volatile
 800c4fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c502:	f383 8811 	msr	BASEPRI, r3
 800c506:	f3bf 8f6f 	isb	sy
 800c50a:	f3bf 8f4f 	dsb	sy
 800c50e:	603b      	str	r3, [r7, #0]
}
 800c510:	bf00      	nop
 800c512:	bf00      	nop
 800c514:	e7fd      	b.n	800c512 <vPortEnterCritical+0x4a>
	}
}
 800c516:	bf00      	nop
 800c518:	370c      	adds	r7, #12
 800c51a:	46bd      	mov	sp, r7
 800c51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c520:	4770      	bx	lr
 800c522:	bf00      	nop
 800c524:	2000003c 	.word	0x2000003c
 800c528:	e000ed04 	.word	0xe000ed04

0800c52c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c52c:	b480      	push	{r7}
 800c52e:	b083      	sub	sp, #12
 800c530:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c532:	4b12      	ldr	r3, [pc, #72]	@ (800c57c <vPortExitCritical+0x50>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d10b      	bne.n	800c552 <vPortExitCritical+0x26>
	__asm volatile
 800c53a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c53e:	f383 8811 	msr	BASEPRI, r3
 800c542:	f3bf 8f6f 	isb	sy
 800c546:	f3bf 8f4f 	dsb	sy
 800c54a:	607b      	str	r3, [r7, #4]
}
 800c54c:	bf00      	nop
 800c54e:	bf00      	nop
 800c550:	e7fd      	b.n	800c54e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c552:	4b0a      	ldr	r3, [pc, #40]	@ (800c57c <vPortExitCritical+0x50>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	3b01      	subs	r3, #1
 800c558:	4a08      	ldr	r2, [pc, #32]	@ (800c57c <vPortExitCritical+0x50>)
 800c55a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c55c:	4b07      	ldr	r3, [pc, #28]	@ (800c57c <vPortExitCritical+0x50>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d105      	bne.n	800c570 <vPortExitCritical+0x44>
 800c564:	2300      	movs	r3, #0
 800c566:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	f383 8811 	msr	BASEPRI, r3
}
 800c56e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c570:	bf00      	nop
 800c572:	370c      	adds	r7, #12
 800c574:	46bd      	mov	sp, r7
 800c576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57a:	4770      	bx	lr
 800c57c:	2000003c 	.word	0x2000003c

0800c580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c580:	f3ef 8009 	mrs	r0, PSP
 800c584:	f3bf 8f6f 	isb	sy
 800c588:	4b15      	ldr	r3, [pc, #84]	@ (800c5e0 <pxCurrentTCBConst>)
 800c58a:	681a      	ldr	r2, [r3, #0]
 800c58c:	f01e 0f10 	tst.w	lr, #16
 800c590:	bf08      	it	eq
 800c592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c59a:	6010      	str	r0, [r2, #0]
 800c59c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c5a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c5a4:	f380 8811 	msr	BASEPRI, r0
 800c5a8:	f3bf 8f4f 	dsb	sy
 800c5ac:	f3bf 8f6f 	isb	sy
 800c5b0:	f7fe ff9e 	bl	800b4f0 <vTaskSwitchContext>
 800c5b4:	f04f 0000 	mov.w	r0, #0
 800c5b8:	f380 8811 	msr	BASEPRI, r0
 800c5bc:	bc09      	pop	{r0, r3}
 800c5be:	6819      	ldr	r1, [r3, #0]
 800c5c0:	6808      	ldr	r0, [r1, #0]
 800c5c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5c6:	f01e 0f10 	tst.w	lr, #16
 800c5ca:	bf08      	it	eq
 800c5cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c5d0:	f380 8809 	msr	PSP, r0
 800c5d4:	f3bf 8f6f 	isb	sy
 800c5d8:	4770      	bx	lr
 800c5da:	bf00      	nop
 800c5dc:	f3af 8000 	nop.w

0800c5e0 <pxCurrentTCBConst>:
 800c5e0:	200009bc 	.word	0x200009bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c5e4:	bf00      	nop
 800c5e6:	bf00      	nop

0800c5e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b082      	sub	sp, #8
 800c5ec:	af00      	add	r7, sp, #0
	__asm volatile
 800c5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f2:	f383 8811 	msr	BASEPRI, r3
 800c5f6:	f3bf 8f6f 	isb	sy
 800c5fa:	f3bf 8f4f 	dsb	sy
 800c5fe:	607b      	str	r3, [r7, #4]
}
 800c600:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c602:	f7fe febb 	bl	800b37c <xTaskIncrementTick>
 800c606:	4603      	mov	r3, r0
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d003      	beq.n	800c614 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c60c:	4b06      	ldr	r3, [pc, #24]	@ (800c628 <xPortSysTickHandler+0x40>)
 800c60e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c612:	601a      	str	r2, [r3, #0]
 800c614:	2300      	movs	r3, #0
 800c616:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	f383 8811 	msr	BASEPRI, r3
}
 800c61e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c620:	bf00      	nop
 800c622:	3708      	adds	r7, #8
 800c624:	46bd      	mov	sp, r7
 800c626:	bd80      	pop	{r7, pc}
 800c628:	e000ed04 	.word	0xe000ed04

0800c62c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c62c:	b480      	push	{r7}
 800c62e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c630:	4b0b      	ldr	r3, [pc, #44]	@ (800c660 <vPortSetupTimerInterrupt+0x34>)
 800c632:	2200      	movs	r2, #0
 800c634:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c636:	4b0b      	ldr	r3, [pc, #44]	@ (800c664 <vPortSetupTimerInterrupt+0x38>)
 800c638:	2200      	movs	r2, #0
 800c63a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c63c:	4b0a      	ldr	r3, [pc, #40]	@ (800c668 <vPortSetupTimerInterrupt+0x3c>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	4a0a      	ldr	r2, [pc, #40]	@ (800c66c <vPortSetupTimerInterrupt+0x40>)
 800c642:	fba2 2303 	umull	r2, r3, r2, r3
 800c646:	099b      	lsrs	r3, r3, #6
 800c648:	4a09      	ldr	r2, [pc, #36]	@ (800c670 <vPortSetupTimerInterrupt+0x44>)
 800c64a:	3b01      	subs	r3, #1
 800c64c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c64e:	4b04      	ldr	r3, [pc, #16]	@ (800c660 <vPortSetupTimerInterrupt+0x34>)
 800c650:	2207      	movs	r2, #7
 800c652:	601a      	str	r2, [r3, #0]
}
 800c654:	bf00      	nop
 800c656:	46bd      	mov	sp, r7
 800c658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65c:	4770      	bx	lr
 800c65e:	bf00      	nop
 800c660:	e000e010 	.word	0xe000e010
 800c664:	e000e018 	.word	0xe000e018
 800c668:	20000010 	.word	0x20000010
 800c66c:	10624dd3 	.word	0x10624dd3
 800c670:	e000e014 	.word	0xe000e014

0800c674 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c674:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c684 <vPortEnableVFP+0x10>
 800c678:	6801      	ldr	r1, [r0, #0]
 800c67a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c67e:	6001      	str	r1, [r0, #0]
 800c680:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c682:	bf00      	nop
 800c684:	e000ed88 	.word	0xe000ed88

0800c688 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c688:	b480      	push	{r7}
 800c68a:	b085      	sub	sp, #20
 800c68c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c68e:	f3ef 8305 	mrs	r3, IPSR
 800c692:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	2b0f      	cmp	r3, #15
 800c698:	d915      	bls.n	800c6c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c69a:	4a18      	ldr	r2, [pc, #96]	@ (800c6fc <vPortValidateInterruptPriority+0x74>)
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	4413      	add	r3, r2
 800c6a0:	781b      	ldrb	r3, [r3, #0]
 800c6a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c6a4:	4b16      	ldr	r3, [pc, #88]	@ (800c700 <vPortValidateInterruptPriority+0x78>)
 800c6a6:	781b      	ldrb	r3, [r3, #0]
 800c6a8:	7afa      	ldrb	r2, [r7, #11]
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d20b      	bcs.n	800c6c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6b2:	f383 8811 	msr	BASEPRI, r3
 800c6b6:	f3bf 8f6f 	isb	sy
 800c6ba:	f3bf 8f4f 	dsb	sy
 800c6be:	607b      	str	r3, [r7, #4]
}
 800c6c0:	bf00      	nop
 800c6c2:	bf00      	nop
 800c6c4:	e7fd      	b.n	800c6c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c6c6:	4b0f      	ldr	r3, [pc, #60]	@ (800c704 <vPortValidateInterruptPriority+0x7c>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c6ce:	4b0e      	ldr	r3, [pc, #56]	@ (800c708 <vPortValidateInterruptPriority+0x80>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d90b      	bls.n	800c6ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c6d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6da:	f383 8811 	msr	BASEPRI, r3
 800c6de:	f3bf 8f6f 	isb	sy
 800c6e2:	f3bf 8f4f 	dsb	sy
 800c6e6:	603b      	str	r3, [r7, #0]
}
 800c6e8:	bf00      	nop
 800c6ea:	bf00      	nop
 800c6ec:	e7fd      	b.n	800c6ea <vPortValidateInterruptPriority+0x62>
	}
 800c6ee:	bf00      	nop
 800c6f0:	3714      	adds	r7, #20
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f8:	4770      	bx	lr
 800c6fa:	bf00      	nop
 800c6fc:	e000e3f0 	.word	0xe000e3f0
 800c700:	20000fe8 	.word	0x20000fe8
 800c704:	e000ed0c 	.word	0xe000ed0c
 800c708:	20000fec 	.word	0x20000fec

0800c70c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b08a      	sub	sp, #40	@ 0x28
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c714:	2300      	movs	r3, #0
 800c716:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c718:	f7fe fd74 	bl	800b204 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c71c:	4b5c      	ldr	r3, [pc, #368]	@ (800c890 <pvPortMalloc+0x184>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d101      	bne.n	800c728 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c724:	f000 f924 	bl	800c970 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c728:	4b5a      	ldr	r3, [pc, #360]	@ (800c894 <pvPortMalloc+0x188>)
 800c72a:	681a      	ldr	r2, [r3, #0]
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	4013      	ands	r3, r2
 800c730:	2b00      	cmp	r3, #0
 800c732:	f040 8095 	bne.w	800c860 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d01e      	beq.n	800c77a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c73c:	2208      	movs	r2, #8
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	4413      	add	r3, r2
 800c742:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f003 0307 	and.w	r3, r3, #7
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d015      	beq.n	800c77a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f023 0307 	bic.w	r3, r3, #7
 800c754:	3308      	adds	r3, #8
 800c756:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f003 0307 	and.w	r3, r3, #7
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d00b      	beq.n	800c77a <pvPortMalloc+0x6e>
	__asm volatile
 800c762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c766:	f383 8811 	msr	BASEPRI, r3
 800c76a:	f3bf 8f6f 	isb	sy
 800c76e:	f3bf 8f4f 	dsb	sy
 800c772:	617b      	str	r3, [r7, #20]
}
 800c774:	bf00      	nop
 800c776:	bf00      	nop
 800c778:	e7fd      	b.n	800c776 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d06f      	beq.n	800c860 <pvPortMalloc+0x154>
 800c780:	4b45      	ldr	r3, [pc, #276]	@ (800c898 <pvPortMalloc+0x18c>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	429a      	cmp	r2, r3
 800c788:	d86a      	bhi.n	800c860 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c78a:	4b44      	ldr	r3, [pc, #272]	@ (800c89c <pvPortMalloc+0x190>)
 800c78c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c78e:	4b43      	ldr	r3, [pc, #268]	@ (800c89c <pvPortMalloc+0x190>)
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c794:	e004      	b.n	800c7a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c798:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a2:	685b      	ldr	r3, [r3, #4]
 800c7a4:	687a      	ldr	r2, [r7, #4]
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	d903      	bls.n	800c7b2 <pvPortMalloc+0xa6>
 800c7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d1f1      	bne.n	800c796 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c7b2:	4b37      	ldr	r3, [pc, #220]	@ (800c890 <pvPortMalloc+0x184>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d051      	beq.n	800c860 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c7bc:	6a3b      	ldr	r3, [r7, #32]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	2208      	movs	r2, #8
 800c7c2:	4413      	add	r3, r2
 800c7c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c8:	681a      	ldr	r2, [r3, #0]
 800c7ca:	6a3b      	ldr	r3, [r7, #32]
 800c7cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d0:	685a      	ldr	r2, [r3, #4]
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	1ad2      	subs	r2, r2, r3
 800c7d6:	2308      	movs	r3, #8
 800c7d8:	005b      	lsls	r3, r3, #1
 800c7da:	429a      	cmp	r2, r3
 800c7dc:	d920      	bls.n	800c820 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c7de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	4413      	add	r3, r2
 800c7e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7e6:	69bb      	ldr	r3, [r7, #24]
 800c7e8:	f003 0307 	and.w	r3, r3, #7
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d00b      	beq.n	800c808 <pvPortMalloc+0xfc>
	__asm volatile
 800c7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7f4:	f383 8811 	msr	BASEPRI, r3
 800c7f8:	f3bf 8f6f 	isb	sy
 800c7fc:	f3bf 8f4f 	dsb	sy
 800c800:	613b      	str	r3, [r7, #16]
}
 800c802:	bf00      	nop
 800c804:	bf00      	nop
 800c806:	e7fd      	b.n	800c804 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80a:	685a      	ldr	r2, [r3, #4]
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	1ad2      	subs	r2, r2, r3
 800c810:	69bb      	ldr	r3, [r7, #24]
 800c812:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c816:	687a      	ldr	r2, [r7, #4]
 800c818:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c81a:	69b8      	ldr	r0, [r7, #24]
 800c81c:	f000 f90a 	bl	800ca34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c820:	4b1d      	ldr	r3, [pc, #116]	@ (800c898 <pvPortMalloc+0x18c>)
 800c822:	681a      	ldr	r2, [r3, #0]
 800c824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c826:	685b      	ldr	r3, [r3, #4]
 800c828:	1ad3      	subs	r3, r2, r3
 800c82a:	4a1b      	ldr	r2, [pc, #108]	@ (800c898 <pvPortMalloc+0x18c>)
 800c82c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c82e:	4b1a      	ldr	r3, [pc, #104]	@ (800c898 <pvPortMalloc+0x18c>)
 800c830:	681a      	ldr	r2, [r3, #0]
 800c832:	4b1b      	ldr	r3, [pc, #108]	@ (800c8a0 <pvPortMalloc+0x194>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	429a      	cmp	r2, r3
 800c838:	d203      	bcs.n	800c842 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c83a:	4b17      	ldr	r3, [pc, #92]	@ (800c898 <pvPortMalloc+0x18c>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	4a18      	ldr	r2, [pc, #96]	@ (800c8a0 <pvPortMalloc+0x194>)
 800c840:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c844:	685a      	ldr	r2, [r3, #4]
 800c846:	4b13      	ldr	r3, [pc, #76]	@ (800c894 <pvPortMalloc+0x188>)
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	431a      	orrs	r2, r3
 800c84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c852:	2200      	movs	r2, #0
 800c854:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c856:	4b13      	ldr	r3, [pc, #76]	@ (800c8a4 <pvPortMalloc+0x198>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	3301      	adds	r3, #1
 800c85c:	4a11      	ldr	r2, [pc, #68]	@ (800c8a4 <pvPortMalloc+0x198>)
 800c85e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c860:	f7fe fcde 	bl	800b220 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c864:	69fb      	ldr	r3, [r7, #28]
 800c866:	f003 0307 	and.w	r3, r3, #7
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d00b      	beq.n	800c886 <pvPortMalloc+0x17a>
	__asm volatile
 800c86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c872:	f383 8811 	msr	BASEPRI, r3
 800c876:	f3bf 8f6f 	isb	sy
 800c87a:	f3bf 8f4f 	dsb	sy
 800c87e:	60fb      	str	r3, [r7, #12]
}
 800c880:	bf00      	nop
 800c882:	bf00      	nop
 800c884:	e7fd      	b.n	800c882 <pvPortMalloc+0x176>
	return pvReturn;
 800c886:	69fb      	ldr	r3, [r7, #28]
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3728      	adds	r7, #40	@ 0x28
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}
 800c890:	20004bf8 	.word	0x20004bf8
 800c894:	20004c0c 	.word	0x20004c0c
 800c898:	20004bfc 	.word	0x20004bfc
 800c89c:	20004bf0 	.word	0x20004bf0
 800c8a0:	20004c00 	.word	0x20004c00
 800c8a4:	20004c04 	.word	0x20004c04

0800c8a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b086      	sub	sp, #24
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d04f      	beq.n	800c95a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c8ba:	2308      	movs	r3, #8
 800c8bc:	425b      	negs	r3, r3
 800c8be:	697a      	ldr	r2, [r7, #20]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c8c4:	697b      	ldr	r3, [r7, #20]
 800c8c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c8c8:	693b      	ldr	r3, [r7, #16]
 800c8ca:	685a      	ldr	r2, [r3, #4]
 800c8cc:	4b25      	ldr	r3, [pc, #148]	@ (800c964 <vPortFree+0xbc>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	4013      	ands	r3, r2
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d10b      	bne.n	800c8ee <vPortFree+0x46>
	__asm volatile
 800c8d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8da:	f383 8811 	msr	BASEPRI, r3
 800c8de:	f3bf 8f6f 	isb	sy
 800c8e2:	f3bf 8f4f 	dsb	sy
 800c8e6:	60fb      	str	r3, [r7, #12]
}
 800c8e8:	bf00      	nop
 800c8ea:	bf00      	nop
 800c8ec:	e7fd      	b.n	800c8ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c8ee:	693b      	ldr	r3, [r7, #16]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d00b      	beq.n	800c90e <vPortFree+0x66>
	__asm volatile
 800c8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fa:	f383 8811 	msr	BASEPRI, r3
 800c8fe:	f3bf 8f6f 	isb	sy
 800c902:	f3bf 8f4f 	dsb	sy
 800c906:	60bb      	str	r3, [r7, #8]
}
 800c908:	bf00      	nop
 800c90a:	bf00      	nop
 800c90c:	e7fd      	b.n	800c90a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c90e:	693b      	ldr	r3, [r7, #16]
 800c910:	685a      	ldr	r2, [r3, #4]
 800c912:	4b14      	ldr	r3, [pc, #80]	@ (800c964 <vPortFree+0xbc>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	4013      	ands	r3, r2
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d01e      	beq.n	800c95a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c91c:	693b      	ldr	r3, [r7, #16]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d11a      	bne.n	800c95a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	685a      	ldr	r2, [r3, #4]
 800c928:	4b0e      	ldr	r3, [pc, #56]	@ (800c964 <vPortFree+0xbc>)
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	43db      	mvns	r3, r3
 800c92e:	401a      	ands	r2, r3
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c934:	f7fe fc66 	bl	800b204 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c938:	693b      	ldr	r3, [r7, #16]
 800c93a:	685a      	ldr	r2, [r3, #4]
 800c93c:	4b0a      	ldr	r3, [pc, #40]	@ (800c968 <vPortFree+0xc0>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	4413      	add	r3, r2
 800c942:	4a09      	ldr	r2, [pc, #36]	@ (800c968 <vPortFree+0xc0>)
 800c944:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c946:	6938      	ldr	r0, [r7, #16]
 800c948:	f000 f874 	bl	800ca34 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c94c:	4b07      	ldr	r3, [pc, #28]	@ (800c96c <vPortFree+0xc4>)
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	3301      	adds	r3, #1
 800c952:	4a06      	ldr	r2, [pc, #24]	@ (800c96c <vPortFree+0xc4>)
 800c954:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c956:	f7fe fc63 	bl	800b220 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c95a:	bf00      	nop
 800c95c:	3718      	adds	r7, #24
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	20004c0c 	.word	0x20004c0c
 800c968:	20004bfc 	.word	0x20004bfc
 800c96c:	20004c08 	.word	0x20004c08

0800c970 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c970:	b480      	push	{r7}
 800c972:	b085      	sub	sp, #20
 800c974:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c976:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c97a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c97c:	4b27      	ldr	r3, [pc, #156]	@ (800ca1c <prvHeapInit+0xac>)
 800c97e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	f003 0307 	and.w	r3, r3, #7
 800c986:	2b00      	cmp	r3, #0
 800c988:	d00c      	beq.n	800c9a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	3307      	adds	r3, #7
 800c98e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	f023 0307 	bic.w	r3, r3, #7
 800c996:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c998:	68ba      	ldr	r2, [r7, #8]
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	1ad3      	subs	r3, r2, r3
 800c99e:	4a1f      	ldr	r2, [pc, #124]	@ (800ca1c <prvHeapInit+0xac>)
 800c9a0:	4413      	add	r3, r2
 800c9a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c9a8:	4a1d      	ldr	r2, [pc, #116]	@ (800ca20 <prvHeapInit+0xb0>)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c9ae:	4b1c      	ldr	r3, [pc, #112]	@ (800ca20 <prvHeapInit+0xb0>)
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	68ba      	ldr	r2, [r7, #8]
 800c9b8:	4413      	add	r3, r2
 800c9ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c9bc:	2208      	movs	r2, #8
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	1a9b      	subs	r3, r3, r2
 800c9c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	f023 0307 	bic.w	r3, r3, #7
 800c9ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	4a15      	ldr	r2, [pc, #84]	@ (800ca24 <prvHeapInit+0xb4>)
 800c9d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c9d2:	4b14      	ldr	r3, [pc, #80]	@ (800ca24 <prvHeapInit+0xb4>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c9da:	4b12      	ldr	r3, [pc, #72]	@ (800ca24 <prvHeapInit+0xb4>)
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	2200      	movs	r2, #0
 800c9e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	68fa      	ldr	r2, [r7, #12]
 800c9ea:	1ad2      	subs	r2, r2, r3
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c9f0:	4b0c      	ldr	r3, [pc, #48]	@ (800ca24 <prvHeapInit+0xb4>)
 800c9f2:	681a      	ldr	r2, [r3, #0]
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	685b      	ldr	r3, [r3, #4]
 800c9fc:	4a0a      	ldr	r2, [pc, #40]	@ (800ca28 <prvHeapInit+0xb8>)
 800c9fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	685b      	ldr	r3, [r3, #4]
 800ca04:	4a09      	ldr	r2, [pc, #36]	@ (800ca2c <prvHeapInit+0xbc>)
 800ca06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ca08:	4b09      	ldr	r3, [pc, #36]	@ (800ca30 <prvHeapInit+0xc0>)
 800ca0a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ca0e:	601a      	str	r2, [r3, #0]
}
 800ca10:	bf00      	nop
 800ca12:	3714      	adds	r7, #20
 800ca14:	46bd      	mov	sp, r7
 800ca16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1a:	4770      	bx	lr
 800ca1c:	20000ff0 	.word	0x20000ff0
 800ca20:	20004bf0 	.word	0x20004bf0
 800ca24:	20004bf8 	.word	0x20004bf8
 800ca28:	20004c00 	.word	0x20004c00
 800ca2c:	20004bfc 	.word	0x20004bfc
 800ca30:	20004c0c 	.word	0x20004c0c

0800ca34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ca34:	b480      	push	{r7}
 800ca36:	b085      	sub	sp, #20
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ca3c:	4b28      	ldr	r3, [pc, #160]	@ (800cae0 <prvInsertBlockIntoFreeList+0xac>)
 800ca3e:	60fb      	str	r3, [r7, #12]
 800ca40:	e002      	b.n	800ca48 <prvInsertBlockIntoFreeList+0x14>
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	60fb      	str	r3, [r7, #12]
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	687a      	ldr	r2, [r7, #4]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d8f7      	bhi.n	800ca42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	685b      	ldr	r3, [r3, #4]
 800ca5a:	68ba      	ldr	r2, [r7, #8]
 800ca5c:	4413      	add	r3, r2
 800ca5e:	687a      	ldr	r2, [r7, #4]
 800ca60:	429a      	cmp	r2, r3
 800ca62:	d108      	bne.n	800ca76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	685a      	ldr	r2, [r3, #4]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	685b      	ldr	r3, [r3, #4]
 800ca6c:	441a      	add	r2, r3
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	685b      	ldr	r3, [r3, #4]
 800ca7e:	68ba      	ldr	r2, [r7, #8]
 800ca80:	441a      	add	r2, r3
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	429a      	cmp	r2, r3
 800ca88:	d118      	bne.n	800cabc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681a      	ldr	r2, [r3, #0]
 800ca8e:	4b15      	ldr	r3, [pc, #84]	@ (800cae4 <prvInsertBlockIntoFreeList+0xb0>)
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	429a      	cmp	r2, r3
 800ca94:	d00d      	beq.n	800cab2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	685a      	ldr	r2, [r3, #4]
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	685b      	ldr	r3, [r3, #4]
 800caa0:	441a      	add	r2, r3
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	681a      	ldr	r2, [r3, #0]
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	601a      	str	r2, [r3, #0]
 800cab0:	e008      	b.n	800cac4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cab2:	4b0c      	ldr	r3, [pc, #48]	@ (800cae4 <prvInsertBlockIntoFreeList+0xb0>)
 800cab4:	681a      	ldr	r2, [r3, #0]
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	601a      	str	r2, [r3, #0]
 800caba:	e003      	b.n	800cac4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681a      	ldr	r2, [r3, #0]
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cac4:	68fa      	ldr	r2, [r7, #12]
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	429a      	cmp	r2, r3
 800caca:	d002      	beq.n	800cad2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	687a      	ldr	r2, [r7, #4]
 800cad0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cad2:	bf00      	nop
 800cad4:	3714      	adds	r7, #20
 800cad6:	46bd      	mov	sp, r7
 800cad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cadc:	4770      	bx	lr
 800cade:	bf00      	nop
 800cae0:	20004bf0 	.word	0x20004bf0
 800cae4:	20004bf8 	.word	0x20004bf8

0800cae8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800caec:	2201      	movs	r2, #1
 800caee:	490e      	ldr	r1, [pc, #56]	@ (800cb28 <MX_USB_HOST_Init+0x40>)
 800caf0:	480e      	ldr	r0, [pc, #56]	@ (800cb2c <MX_USB_HOST_Init+0x44>)
 800caf2:	f7fb f9a5 	bl	8007e40 <USBH_Init>
 800caf6:	4603      	mov	r3, r0
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d001      	beq.n	800cb00 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800cafc:	f7f4 fb3a 	bl	8001174 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800cb00:	490b      	ldr	r1, [pc, #44]	@ (800cb30 <MX_USB_HOST_Init+0x48>)
 800cb02:	480a      	ldr	r0, [pc, #40]	@ (800cb2c <MX_USB_HOST_Init+0x44>)
 800cb04:	f7fb fa69 	bl	8007fda <USBH_RegisterClass>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d001      	beq.n	800cb12 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800cb0e:	f7f4 fb31 	bl	8001174 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800cb12:	4806      	ldr	r0, [pc, #24]	@ (800cb2c <MX_USB_HOST_Init+0x44>)
 800cb14:	f7fb faed 	bl	80080f2 <USBH_Start>
 800cb18:	4603      	mov	r3, r0
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d001      	beq.n	800cb22 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800cb1e:	f7f4 fb29 	bl	8001174 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800cb22:	bf00      	nop
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	bf00      	nop
 800cb28:	0800cb35 	.word	0x0800cb35
 800cb2c:	20004c10 	.word	0x20004c10
 800cb30:	2000001c 	.word	0x2000001c

0800cb34 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b083      	sub	sp, #12
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	460b      	mov	r3, r1
 800cb3e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800cb40:	78fb      	ldrb	r3, [r7, #3]
 800cb42:	3b01      	subs	r3, #1
 800cb44:	2b04      	cmp	r3, #4
 800cb46:	d819      	bhi.n	800cb7c <USBH_UserProcess+0x48>
 800cb48:	a201      	add	r2, pc, #4	@ (adr r2, 800cb50 <USBH_UserProcess+0x1c>)
 800cb4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb4e:	bf00      	nop
 800cb50:	0800cb7d 	.word	0x0800cb7d
 800cb54:	0800cb6d 	.word	0x0800cb6d
 800cb58:	0800cb7d 	.word	0x0800cb7d
 800cb5c:	0800cb75 	.word	0x0800cb75
 800cb60:	0800cb65 	.word	0x0800cb65
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800cb64:	4b09      	ldr	r3, [pc, #36]	@ (800cb8c <USBH_UserProcess+0x58>)
 800cb66:	2203      	movs	r2, #3
 800cb68:	701a      	strb	r2, [r3, #0]
  break;
 800cb6a:	e008      	b.n	800cb7e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800cb6c:	4b07      	ldr	r3, [pc, #28]	@ (800cb8c <USBH_UserProcess+0x58>)
 800cb6e:	2202      	movs	r2, #2
 800cb70:	701a      	strb	r2, [r3, #0]
  break;
 800cb72:	e004      	b.n	800cb7e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800cb74:	4b05      	ldr	r3, [pc, #20]	@ (800cb8c <USBH_UserProcess+0x58>)
 800cb76:	2201      	movs	r2, #1
 800cb78:	701a      	strb	r2, [r3, #0]
  break;
 800cb7a:	e000      	b.n	800cb7e <USBH_UserProcess+0x4a>

  default:
  break;
 800cb7c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800cb7e:	bf00      	nop
 800cb80:	370c      	adds	r7, #12
 800cb82:	46bd      	mov	sp, r7
 800cb84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb88:	4770      	bx	lr
 800cb8a:	bf00      	nop
 800cb8c:	20004ff4 	.word	0x20004ff4

0800cb90 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b08a      	sub	sp, #40	@ 0x28
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb98:	f107 0314 	add.w	r3, r7, #20
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	601a      	str	r2, [r3, #0]
 800cba0:	605a      	str	r2, [r3, #4]
 800cba2:	609a      	str	r2, [r3, #8]
 800cba4:	60da      	str	r2, [r3, #12]
 800cba6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cbb0:	d147      	bne.n	800cc42 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	613b      	str	r3, [r7, #16]
 800cbb6:	4b25      	ldr	r3, [pc, #148]	@ (800cc4c <HAL_HCD_MspInit+0xbc>)
 800cbb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbba:	4a24      	ldr	r2, [pc, #144]	@ (800cc4c <HAL_HCD_MspInit+0xbc>)
 800cbbc:	f043 0301 	orr.w	r3, r3, #1
 800cbc0:	6313      	str	r3, [r2, #48]	@ 0x30
 800cbc2:	4b22      	ldr	r3, [pc, #136]	@ (800cc4c <HAL_HCD_MspInit+0xbc>)
 800cbc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbc6:	f003 0301 	and.w	r3, r3, #1
 800cbca:	613b      	str	r3, [r7, #16]
 800cbcc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800cbce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cbd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbd8:	2300      	movs	r3, #0
 800cbda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800cbdc:	f107 0314 	add.w	r3, r7, #20
 800cbe0:	4619      	mov	r1, r3
 800cbe2:	481b      	ldr	r0, [pc, #108]	@ (800cc50 <HAL_HCD_MspInit+0xc0>)
 800cbe4:	f7f4 fe66 	bl	80018b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800cbe8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800cbec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cbee:	2302      	movs	r3, #2
 800cbf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cbfa:	230a      	movs	r3, #10
 800cbfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cbfe:	f107 0314 	add.w	r3, r7, #20
 800cc02:	4619      	mov	r1, r3
 800cc04:	4812      	ldr	r0, [pc, #72]	@ (800cc50 <HAL_HCD_MspInit+0xc0>)
 800cc06:	f7f4 fe55 	bl	80018b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cc0a:	4b10      	ldr	r3, [pc, #64]	@ (800cc4c <HAL_HCD_MspInit+0xbc>)
 800cc0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc0e:	4a0f      	ldr	r2, [pc, #60]	@ (800cc4c <HAL_HCD_MspInit+0xbc>)
 800cc10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc14:	6353      	str	r3, [r2, #52]	@ 0x34
 800cc16:	2300      	movs	r3, #0
 800cc18:	60fb      	str	r3, [r7, #12]
 800cc1a:	4b0c      	ldr	r3, [pc, #48]	@ (800cc4c <HAL_HCD_MspInit+0xbc>)
 800cc1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc1e:	4a0b      	ldr	r2, [pc, #44]	@ (800cc4c <HAL_HCD_MspInit+0xbc>)
 800cc20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cc24:	6453      	str	r3, [r2, #68]	@ 0x44
 800cc26:	4b09      	ldr	r3, [pc, #36]	@ (800cc4c <HAL_HCD_MspInit+0xbc>)
 800cc28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc2e:	60fb      	str	r3, [r7, #12]
 800cc30:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800cc32:	2200      	movs	r2, #0
 800cc34:	2105      	movs	r1, #5
 800cc36:	2043      	movs	r0, #67	@ 0x43
 800cc38:	f7f4 fe12 	bl	8001860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cc3c:	2043      	movs	r0, #67	@ 0x43
 800cc3e:	f7f4 fe2b 	bl	8001898 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cc42:	bf00      	nop
 800cc44:	3728      	adds	r7, #40	@ 0x28
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bd80      	pop	{r7, pc}
 800cc4a:	bf00      	nop
 800cc4c:	40023800 	.word	0x40023800
 800cc50:	40020000 	.word	0x40020000

0800cc54 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b082      	sub	sp, #8
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cc62:	4618      	mov	r0, r3
 800cc64:	f7fb fe7d 	bl	8008962 <USBH_LL_IncTimer>
}
 800cc68:	bf00      	nop
 800cc6a:	3708      	adds	r7, #8
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	bd80      	pop	{r7, pc}

0800cc70 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b082      	sub	sp, #8
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f7fb febd 	bl	80089fe <USBH_LL_Connect>
}
 800cc84:	bf00      	nop
 800cc86:	3708      	adds	r7, #8
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}

0800cc8c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b082      	sub	sp, #8
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	f7fb feca 	bl	8008a34 <USBH_LL_Disconnect>
}
 800cca0:	bf00      	nop
 800cca2:	3708      	adds	r7, #8
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}

0800cca8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b082      	sub	sp, #8
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
 800ccb0:	460b      	mov	r3, r1
 800ccb2:	70fb      	strb	r3, [r7, #3]
 800ccb4:	4613      	mov	r3, r2
 800ccb6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f7fb ff1d 	bl	8008afe <USBH_LL_NotifyURBChange>
#endif
}
 800ccc4:	bf00      	nop
 800ccc6:	3708      	adds	r7, #8
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	bd80      	pop	{r7, pc}

0800cccc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b082      	sub	sp, #8
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f7fb fe6b 	bl	80089b6 <USBH_LL_PortEnabled>
}
 800cce0:	bf00      	nop
 800cce2:	3708      	adds	r7, #8
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}

0800cce8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b082      	sub	sp, #8
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f7fb fe6f 	bl	80089da <USBH_LL_PortDisabled>
}
 800ccfc:	bf00      	nop
 800ccfe:	3708      	adds	r7, #8
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}

0800cd04 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b082      	sub	sp, #8
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800cd12:	2b01      	cmp	r3, #1
 800cd14:	d12a      	bne.n	800cd6c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800cd16:	4a18      	ldr	r2, [pc, #96]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	4a15      	ldr	r2, [pc, #84]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd22:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cd26:	4b14      	ldr	r3, [pc, #80]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd28:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800cd2c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800cd2e:	4b12      	ldr	r3, [pc, #72]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd30:	2208      	movs	r2, #8
 800cd32:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800cd34:	4b10      	ldr	r3, [pc, #64]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd36:	2201      	movs	r2, #1
 800cd38:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cd3a:	4b0f      	ldr	r3, [pc, #60]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800cd40:	4b0d      	ldr	r3, [pc, #52]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd42:	2202      	movs	r2, #2
 800cd44:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800cd46:	4b0c      	ldr	r3, [pc, #48]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800cd4c:	480a      	ldr	r0, [pc, #40]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd4e:	f7f4 ff66 	bl	8001c1e <HAL_HCD_Init>
 800cd52:	4603      	mov	r3, r0
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d001      	beq.n	800cd5c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800cd58:	f7f4 fa0c 	bl	8001174 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800cd5c:	4806      	ldr	r0, [pc, #24]	@ (800cd78 <USBH_LL_Init+0x74>)
 800cd5e:	f7f5 fba3 	bl	80024a8 <HAL_HCD_GetCurrentFrame>
 800cd62:	4603      	mov	r3, r0
 800cd64:	4619      	mov	r1, r3
 800cd66:	6878      	ldr	r0, [r7, #4]
 800cd68:	f7fb fdec 	bl	8008944 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800cd6c:	2300      	movs	r3, #0
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3708      	adds	r7, #8
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}
 800cd76:	bf00      	nop
 800cd78:	20004ff8 	.word	0x20004ff8

0800cd7c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b084      	sub	sp, #16
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd84:	2300      	movs	r3, #0
 800cd86:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cd92:	4618      	mov	r0, r3
 800cd94:	f7f5 fb10 	bl	80023b8 <HAL_HCD_Start>
 800cd98:	4603      	mov	r3, r0
 800cd9a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cd9c:	7bfb      	ldrb	r3, [r7, #15]
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f000 f94c 	bl	800d03c <USBH_Get_USB_Status>
 800cda4:	4603      	mov	r3, r0
 800cda6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cda8:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	3710      	adds	r7, #16
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}

0800cdb2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800cdb2:	b580      	push	{r7, lr}
 800cdb4:	b084      	sub	sp, #16
 800cdb6:	af00      	add	r7, sp, #0
 800cdb8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cdba:	2300      	movs	r3, #0
 800cdbc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f7f5 fb18 	bl	80023fe <HAL_HCD_Stop>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cdd2:	7bfb      	ldrb	r3, [r7, #15]
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f000 f931 	bl	800d03c <USBH_Get_USB_Status>
 800cdda:	4603      	mov	r3, r0
 800cddc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdde:	7bbb      	ldrb	r3, [r7, #14]
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3710      	adds	r7, #16
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}

0800cde8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b084      	sub	sp, #16
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	f7f5 fb62 	bl	80024c4 <HAL_HCD_GetCurrentSpeed>
 800ce00:	4603      	mov	r3, r0
 800ce02:	2b02      	cmp	r3, #2
 800ce04:	d00c      	beq.n	800ce20 <USBH_LL_GetSpeed+0x38>
 800ce06:	2b02      	cmp	r3, #2
 800ce08:	d80d      	bhi.n	800ce26 <USBH_LL_GetSpeed+0x3e>
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d002      	beq.n	800ce14 <USBH_LL_GetSpeed+0x2c>
 800ce0e:	2b01      	cmp	r3, #1
 800ce10:	d003      	beq.n	800ce1a <USBH_LL_GetSpeed+0x32>
 800ce12:	e008      	b.n	800ce26 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800ce14:	2300      	movs	r3, #0
 800ce16:	73fb      	strb	r3, [r7, #15]
    break;
 800ce18:	e008      	b.n	800ce2c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	73fb      	strb	r3, [r7, #15]
    break;
 800ce1e:	e005      	b.n	800ce2c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800ce20:	2302      	movs	r3, #2
 800ce22:	73fb      	strb	r3, [r7, #15]
    break;
 800ce24:	e002      	b.n	800ce2c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800ce26:	2301      	movs	r3, #1
 800ce28:	73fb      	strb	r3, [r7, #15]
    break;
 800ce2a:	bf00      	nop
  }
  return  speed;
 800ce2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3710      	adds	r7, #16
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}

0800ce36 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800ce36:	b580      	push	{r7, lr}
 800ce38:	b084      	sub	sp, #16
 800ce3a:	af00      	add	r7, sp, #0
 800ce3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ce42:	2300      	movs	r3, #0
 800ce44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	f7f5 faf3 	bl	8002438 <HAL_HCD_ResetPort>
 800ce52:	4603      	mov	r3, r0
 800ce54:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ce56:	7bfb      	ldrb	r3, [r7, #15]
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f000 f8ef 	bl	800d03c <USBH_Get_USB_Status>
 800ce5e:	4603      	mov	r3, r0
 800ce60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce62:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce64:	4618      	mov	r0, r3
 800ce66:	3710      	adds	r7, #16
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	bd80      	pop	{r7, pc}

0800ce6c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b082      	sub	sp, #8
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
 800ce74:	460b      	mov	r3, r1
 800ce76:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ce7e:	78fa      	ldrb	r2, [r7, #3]
 800ce80:	4611      	mov	r1, r2
 800ce82:	4618      	mov	r0, r3
 800ce84:	f7f5 fafb 	bl	800247e <HAL_HCD_HC_GetXferCount>
 800ce88:	4603      	mov	r3, r0
}
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	3708      	adds	r7, #8
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	bd80      	pop	{r7, pc}

0800ce92 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800ce92:	b590      	push	{r4, r7, lr}
 800ce94:	b089      	sub	sp, #36	@ 0x24
 800ce96:	af04      	add	r7, sp, #16
 800ce98:	6078      	str	r0, [r7, #4]
 800ce9a:	4608      	mov	r0, r1
 800ce9c:	4611      	mov	r1, r2
 800ce9e:	461a      	mov	r2, r3
 800cea0:	4603      	mov	r3, r0
 800cea2:	70fb      	strb	r3, [r7, #3]
 800cea4:	460b      	mov	r3, r1
 800cea6:	70bb      	strb	r3, [r7, #2]
 800cea8:	4613      	mov	r3, r2
 800ceaa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ceac:	2300      	movs	r3, #0
 800ceae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800ceba:	787c      	ldrb	r4, [r7, #1]
 800cebc:	78ba      	ldrb	r2, [r7, #2]
 800cebe:	78f9      	ldrb	r1, [r7, #3]
 800cec0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cec2:	9302      	str	r3, [sp, #8]
 800cec4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cec8:	9301      	str	r3, [sp, #4]
 800ceca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cece:	9300      	str	r3, [sp, #0]
 800ced0:	4623      	mov	r3, r4
 800ced2:	f7f4 ff0b 	bl	8001cec <HAL_HCD_HC_Init>
 800ced6:	4603      	mov	r3, r0
 800ced8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800ceda:	7bfb      	ldrb	r3, [r7, #15]
 800cedc:	4618      	mov	r0, r3
 800cede:	f000 f8ad 	bl	800d03c <USBH_Get_USB_Status>
 800cee2:	4603      	mov	r3, r0
 800cee4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cee6:	7bbb      	ldrb	r3, [r7, #14]
}
 800cee8:	4618      	mov	r0, r3
 800ceea:	3714      	adds	r7, #20
 800ceec:	46bd      	mov	sp, r7
 800ceee:	bd90      	pop	{r4, r7, pc}

0800cef0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cef0:	b480      	push	{r7}
 800cef2:	b083      	sub	sp, #12
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
 800cef8:	460b      	mov	r3, r1
 800cefa:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800cefc:	2300      	movs	r3, #0
}
 800cefe:	4618      	mov	r0, r3
 800cf00:	370c      	adds	r7, #12
 800cf02:	46bd      	mov	sp, r7
 800cf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf08:	4770      	bx	lr

0800cf0a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800cf0a:	b590      	push	{r4, r7, lr}
 800cf0c:	b089      	sub	sp, #36	@ 0x24
 800cf0e:	af04      	add	r7, sp, #16
 800cf10:	6078      	str	r0, [r7, #4]
 800cf12:	4608      	mov	r0, r1
 800cf14:	4611      	mov	r1, r2
 800cf16:	461a      	mov	r2, r3
 800cf18:	4603      	mov	r3, r0
 800cf1a:	70fb      	strb	r3, [r7, #3]
 800cf1c:	460b      	mov	r3, r1
 800cf1e:	70bb      	strb	r3, [r7, #2]
 800cf20:	4613      	mov	r3, r2
 800cf22:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf24:	2300      	movs	r3, #0
 800cf26:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cf28:	2300      	movs	r3, #0
 800cf2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800cf32:	787c      	ldrb	r4, [r7, #1]
 800cf34:	78ba      	ldrb	r2, [r7, #2]
 800cf36:	78f9      	ldrb	r1, [r7, #3]
 800cf38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800cf3c:	9303      	str	r3, [sp, #12]
 800cf3e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cf40:	9302      	str	r3, [sp, #8]
 800cf42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf44:	9301      	str	r3, [sp, #4]
 800cf46:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cf4a:	9300      	str	r3, [sp, #0]
 800cf4c:	4623      	mov	r3, r4
 800cf4e:	f7f4 ff85 	bl	8001e5c <HAL_HCD_HC_SubmitRequest>
 800cf52:	4603      	mov	r3, r0
 800cf54:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800cf56:	7bfb      	ldrb	r3, [r7, #15]
 800cf58:	4618      	mov	r0, r3
 800cf5a:	f000 f86f 	bl	800d03c <USBH_Get_USB_Status>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf62:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	3714      	adds	r7, #20
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	bd90      	pop	{r4, r7, pc}

0800cf6c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cf6c:	b580      	push	{r7, lr}
 800cf6e:	b082      	sub	sp, #8
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	6078      	str	r0, [r7, #4]
 800cf74:	460b      	mov	r3, r1
 800cf76:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cf7e:	78fa      	ldrb	r2, [r7, #3]
 800cf80:	4611      	mov	r1, r2
 800cf82:	4618      	mov	r0, r3
 800cf84:	f7f5 fa66 	bl	8002454 <HAL_HCD_HC_GetURBState>
 800cf88:	4603      	mov	r3, r0
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3708      	adds	r7, #8
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}

0800cf92 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800cf92:	b580      	push	{r7, lr}
 800cf94:	b082      	sub	sp, #8
 800cf96:	af00      	add	r7, sp, #0
 800cf98:	6078      	str	r0, [r7, #4]
 800cf9a:	460b      	mov	r3, r1
 800cf9c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800cfa4:	2b01      	cmp	r3, #1
 800cfa6:	d103      	bne.n	800cfb0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800cfa8:	78fb      	ldrb	r3, [r7, #3]
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f000 f872 	bl	800d094 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800cfb0:	20c8      	movs	r0, #200	@ 0xc8
 800cfb2:	f7f4 fb79 	bl	80016a8 <HAL_Delay>
  return USBH_OK;
 800cfb6:	2300      	movs	r3, #0
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	3708      	adds	r7, #8
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}

0800cfc0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800cfc0:	b480      	push	{r7}
 800cfc2:	b085      	sub	sp, #20
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
 800cfc8:	460b      	mov	r3, r1
 800cfca:	70fb      	strb	r3, [r7, #3]
 800cfcc:	4613      	mov	r3, r2
 800cfce:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cfd6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800cfd8:	78fa      	ldrb	r2, [r7, #3]
 800cfda:	68f9      	ldr	r1, [r7, #12]
 800cfdc:	4613      	mov	r3, r2
 800cfde:	011b      	lsls	r3, r3, #4
 800cfe0:	1a9b      	subs	r3, r3, r2
 800cfe2:	009b      	lsls	r3, r3, #2
 800cfe4:	440b      	add	r3, r1
 800cfe6:	3317      	adds	r3, #23
 800cfe8:	781b      	ldrb	r3, [r3, #0]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d00a      	beq.n	800d004 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800cfee:	78fa      	ldrb	r2, [r7, #3]
 800cff0:	68f9      	ldr	r1, [r7, #12]
 800cff2:	4613      	mov	r3, r2
 800cff4:	011b      	lsls	r3, r3, #4
 800cff6:	1a9b      	subs	r3, r3, r2
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	440b      	add	r3, r1
 800cffc:	333c      	adds	r3, #60	@ 0x3c
 800cffe:	78ba      	ldrb	r2, [r7, #2]
 800d000:	701a      	strb	r2, [r3, #0]
 800d002:	e009      	b.n	800d018 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d004:	78fa      	ldrb	r2, [r7, #3]
 800d006:	68f9      	ldr	r1, [r7, #12]
 800d008:	4613      	mov	r3, r2
 800d00a:	011b      	lsls	r3, r3, #4
 800d00c:	1a9b      	subs	r3, r3, r2
 800d00e:	009b      	lsls	r3, r3, #2
 800d010:	440b      	add	r3, r1
 800d012:	333d      	adds	r3, #61	@ 0x3d
 800d014:	78ba      	ldrb	r2, [r7, #2]
 800d016:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d018:	2300      	movs	r3, #0
}
 800d01a:	4618      	mov	r0, r3
 800d01c:	3714      	adds	r7, #20
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr

0800d026 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d026:	b580      	push	{r7, lr}
 800d028:	b082      	sub	sp, #8
 800d02a:	af00      	add	r7, sp, #0
 800d02c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f7f4 fb3a 	bl	80016a8 <HAL_Delay>
}
 800d034:	bf00      	nop
 800d036:	3708      	adds	r7, #8
 800d038:	46bd      	mov	sp, r7
 800d03a:	bd80      	pop	{r7, pc}

0800d03c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d03c:	b480      	push	{r7}
 800d03e:	b085      	sub	sp, #20
 800d040:	af00      	add	r7, sp, #0
 800d042:	4603      	mov	r3, r0
 800d044:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d046:	2300      	movs	r3, #0
 800d048:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d04a:	79fb      	ldrb	r3, [r7, #7]
 800d04c:	2b03      	cmp	r3, #3
 800d04e:	d817      	bhi.n	800d080 <USBH_Get_USB_Status+0x44>
 800d050:	a201      	add	r2, pc, #4	@ (adr r2, 800d058 <USBH_Get_USB_Status+0x1c>)
 800d052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d056:	bf00      	nop
 800d058:	0800d069 	.word	0x0800d069
 800d05c:	0800d06f 	.word	0x0800d06f
 800d060:	0800d075 	.word	0x0800d075
 800d064:	0800d07b 	.word	0x0800d07b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d068:	2300      	movs	r3, #0
 800d06a:	73fb      	strb	r3, [r7, #15]
    break;
 800d06c:	e00b      	b.n	800d086 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d06e:	2302      	movs	r3, #2
 800d070:	73fb      	strb	r3, [r7, #15]
    break;
 800d072:	e008      	b.n	800d086 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d074:	2301      	movs	r3, #1
 800d076:	73fb      	strb	r3, [r7, #15]
    break;
 800d078:	e005      	b.n	800d086 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d07a:	2302      	movs	r3, #2
 800d07c:	73fb      	strb	r3, [r7, #15]
    break;
 800d07e:	e002      	b.n	800d086 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d080:	2302      	movs	r3, #2
 800d082:	73fb      	strb	r3, [r7, #15]
    break;
 800d084:	bf00      	nop
  }
  return usb_status;
 800d086:	7bfb      	ldrb	r3, [r7, #15]
}
 800d088:	4618      	mov	r0, r3
 800d08a:	3714      	adds	r7, #20
 800d08c:	46bd      	mov	sp, r7
 800d08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d092:	4770      	bx	lr

0800d094 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b084      	sub	sp, #16
 800d098:	af00      	add	r7, sp, #0
 800d09a:	4603      	mov	r3, r0
 800d09c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d09e:	79fb      	ldrb	r3, [r7, #7]
 800d0a0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d0a2:	79fb      	ldrb	r3, [r7, #7]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d102      	bne.n	800d0ae <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	73fb      	strb	r3, [r7, #15]
 800d0ac:	e001      	b.n	800d0b2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800d0ae:	2301      	movs	r3, #1
 800d0b0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d0b2:	7bfb      	ldrb	r3, [r7, #15]
 800d0b4:	461a      	mov	r2, r3
 800d0b6:	2101      	movs	r1, #1
 800d0b8:	4803      	ldr	r0, [pc, #12]	@ (800d0c8 <MX_DriverVbusFS+0x34>)
 800d0ba:	f7f4 fd97 	bl	8001bec <HAL_GPIO_WritePin>
}
 800d0be:	bf00      	nop
 800d0c0:	3710      	adds	r7, #16
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bd80      	pop	{r7, pc}
 800d0c6:	bf00      	nop
 800d0c8:	40020800 	.word	0x40020800

0800d0cc <malloc>:
 800d0cc:	4b02      	ldr	r3, [pc, #8]	@ (800d0d8 <malloc+0xc>)
 800d0ce:	4601      	mov	r1, r0
 800d0d0:	6818      	ldr	r0, [r3, #0]
 800d0d2:	f000 b82d 	b.w	800d130 <_malloc_r>
 800d0d6:	bf00      	nop
 800d0d8:	20000040 	.word	0x20000040

0800d0dc <free>:
 800d0dc:	4b02      	ldr	r3, [pc, #8]	@ (800d0e8 <free+0xc>)
 800d0de:	4601      	mov	r1, r0
 800d0e0:	6818      	ldr	r0, [r3, #0]
 800d0e2:	f000 b961 	b.w	800d3a8 <_free_r>
 800d0e6:	bf00      	nop
 800d0e8:	20000040 	.word	0x20000040

0800d0ec <sbrk_aligned>:
 800d0ec:	b570      	push	{r4, r5, r6, lr}
 800d0ee:	4e0f      	ldr	r6, [pc, #60]	@ (800d12c <sbrk_aligned+0x40>)
 800d0f0:	460c      	mov	r4, r1
 800d0f2:	6831      	ldr	r1, [r6, #0]
 800d0f4:	4605      	mov	r5, r0
 800d0f6:	b911      	cbnz	r1, 800d0fe <sbrk_aligned+0x12>
 800d0f8:	f000 f90c 	bl	800d314 <_sbrk_r>
 800d0fc:	6030      	str	r0, [r6, #0]
 800d0fe:	4621      	mov	r1, r4
 800d100:	4628      	mov	r0, r5
 800d102:	f000 f907 	bl	800d314 <_sbrk_r>
 800d106:	1c43      	adds	r3, r0, #1
 800d108:	d103      	bne.n	800d112 <sbrk_aligned+0x26>
 800d10a:	f04f 34ff 	mov.w	r4, #4294967295
 800d10e:	4620      	mov	r0, r4
 800d110:	bd70      	pop	{r4, r5, r6, pc}
 800d112:	1cc4      	adds	r4, r0, #3
 800d114:	f024 0403 	bic.w	r4, r4, #3
 800d118:	42a0      	cmp	r0, r4
 800d11a:	d0f8      	beq.n	800d10e <sbrk_aligned+0x22>
 800d11c:	1a21      	subs	r1, r4, r0
 800d11e:	4628      	mov	r0, r5
 800d120:	f000 f8f8 	bl	800d314 <_sbrk_r>
 800d124:	3001      	adds	r0, #1
 800d126:	d1f2      	bne.n	800d10e <sbrk_aligned+0x22>
 800d128:	e7ef      	b.n	800d10a <sbrk_aligned+0x1e>
 800d12a:	bf00      	nop
 800d12c:	200053d8 	.word	0x200053d8

0800d130 <_malloc_r>:
 800d130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d134:	1ccd      	adds	r5, r1, #3
 800d136:	f025 0503 	bic.w	r5, r5, #3
 800d13a:	3508      	adds	r5, #8
 800d13c:	2d0c      	cmp	r5, #12
 800d13e:	bf38      	it	cc
 800d140:	250c      	movcc	r5, #12
 800d142:	2d00      	cmp	r5, #0
 800d144:	4606      	mov	r6, r0
 800d146:	db01      	blt.n	800d14c <_malloc_r+0x1c>
 800d148:	42a9      	cmp	r1, r5
 800d14a:	d904      	bls.n	800d156 <_malloc_r+0x26>
 800d14c:	230c      	movs	r3, #12
 800d14e:	6033      	str	r3, [r6, #0]
 800d150:	2000      	movs	r0, #0
 800d152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d156:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d22c <_malloc_r+0xfc>
 800d15a:	f000 f869 	bl	800d230 <__malloc_lock>
 800d15e:	f8d8 3000 	ldr.w	r3, [r8]
 800d162:	461c      	mov	r4, r3
 800d164:	bb44      	cbnz	r4, 800d1b8 <_malloc_r+0x88>
 800d166:	4629      	mov	r1, r5
 800d168:	4630      	mov	r0, r6
 800d16a:	f7ff ffbf 	bl	800d0ec <sbrk_aligned>
 800d16e:	1c43      	adds	r3, r0, #1
 800d170:	4604      	mov	r4, r0
 800d172:	d158      	bne.n	800d226 <_malloc_r+0xf6>
 800d174:	f8d8 4000 	ldr.w	r4, [r8]
 800d178:	4627      	mov	r7, r4
 800d17a:	2f00      	cmp	r7, #0
 800d17c:	d143      	bne.n	800d206 <_malloc_r+0xd6>
 800d17e:	2c00      	cmp	r4, #0
 800d180:	d04b      	beq.n	800d21a <_malloc_r+0xea>
 800d182:	6823      	ldr	r3, [r4, #0]
 800d184:	4639      	mov	r1, r7
 800d186:	4630      	mov	r0, r6
 800d188:	eb04 0903 	add.w	r9, r4, r3
 800d18c:	f000 f8c2 	bl	800d314 <_sbrk_r>
 800d190:	4581      	cmp	r9, r0
 800d192:	d142      	bne.n	800d21a <_malloc_r+0xea>
 800d194:	6821      	ldr	r1, [r4, #0]
 800d196:	1a6d      	subs	r5, r5, r1
 800d198:	4629      	mov	r1, r5
 800d19a:	4630      	mov	r0, r6
 800d19c:	f7ff ffa6 	bl	800d0ec <sbrk_aligned>
 800d1a0:	3001      	adds	r0, #1
 800d1a2:	d03a      	beq.n	800d21a <_malloc_r+0xea>
 800d1a4:	6823      	ldr	r3, [r4, #0]
 800d1a6:	442b      	add	r3, r5
 800d1a8:	6023      	str	r3, [r4, #0]
 800d1aa:	f8d8 3000 	ldr.w	r3, [r8]
 800d1ae:	685a      	ldr	r2, [r3, #4]
 800d1b0:	bb62      	cbnz	r2, 800d20c <_malloc_r+0xdc>
 800d1b2:	f8c8 7000 	str.w	r7, [r8]
 800d1b6:	e00f      	b.n	800d1d8 <_malloc_r+0xa8>
 800d1b8:	6822      	ldr	r2, [r4, #0]
 800d1ba:	1b52      	subs	r2, r2, r5
 800d1bc:	d420      	bmi.n	800d200 <_malloc_r+0xd0>
 800d1be:	2a0b      	cmp	r2, #11
 800d1c0:	d917      	bls.n	800d1f2 <_malloc_r+0xc2>
 800d1c2:	1961      	adds	r1, r4, r5
 800d1c4:	42a3      	cmp	r3, r4
 800d1c6:	6025      	str	r5, [r4, #0]
 800d1c8:	bf18      	it	ne
 800d1ca:	6059      	strne	r1, [r3, #4]
 800d1cc:	6863      	ldr	r3, [r4, #4]
 800d1ce:	bf08      	it	eq
 800d1d0:	f8c8 1000 	streq.w	r1, [r8]
 800d1d4:	5162      	str	r2, [r4, r5]
 800d1d6:	604b      	str	r3, [r1, #4]
 800d1d8:	4630      	mov	r0, r6
 800d1da:	f000 f82f 	bl	800d23c <__malloc_unlock>
 800d1de:	f104 000b 	add.w	r0, r4, #11
 800d1e2:	1d23      	adds	r3, r4, #4
 800d1e4:	f020 0007 	bic.w	r0, r0, #7
 800d1e8:	1ac2      	subs	r2, r0, r3
 800d1ea:	bf1c      	itt	ne
 800d1ec:	1a1b      	subne	r3, r3, r0
 800d1ee:	50a3      	strne	r3, [r4, r2]
 800d1f0:	e7af      	b.n	800d152 <_malloc_r+0x22>
 800d1f2:	6862      	ldr	r2, [r4, #4]
 800d1f4:	42a3      	cmp	r3, r4
 800d1f6:	bf0c      	ite	eq
 800d1f8:	f8c8 2000 	streq.w	r2, [r8]
 800d1fc:	605a      	strne	r2, [r3, #4]
 800d1fe:	e7eb      	b.n	800d1d8 <_malloc_r+0xa8>
 800d200:	4623      	mov	r3, r4
 800d202:	6864      	ldr	r4, [r4, #4]
 800d204:	e7ae      	b.n	800d164 <_malloc_r+0x34>
 800d206:	463c      	mov	r4, r7
 800d208:	687f      	ldr	r7, [r7, #4]
 800d20a:	e7b6      	b.n	800d17a <_malloc_r+0x4a>
 800d20c:	461a      	mov	r2, r3
 800d20e:	685b      	ldr	r3, [r3, #4]
 800d210:	42a3      	cmp	r3, r4
 800d212:	d1fb      	bne.n	800d20c <_malloc_r+0xdc>
 800d214:	2300      	movs	r3, #0
 800d216:	6053      	str	r3, [r2, #4]
 800d218:	e7de      	b.n	800d1d8 <_malloc_r+0xa8>
 800d21a:	230c      	movs	r3, #12
 800d21c:	6033      	str	r3, [r6, #0]
 800d21e:	4630      	mov	r0, r6
 800d220:	f000 f80c 	bl	800d23c <__malloc_unlock>
 800d224:	e794      	b.n	800d150 <_malloc_r+0x20>
 800d226:	6005      	str	r5, [r0, #0]
 800d228:	e7d6      	b.n	800d1d8 <_malloc_r+0xa8>
 800d22a:	bf00      	nop
 800d22c:	200053dc 	.word	0x200053dc

0800d230 <__malloc_lock>:
 800d230:	4801      	ldr	r0, [pc, #4]	@ (800d238 <__malloc_lock+0x8>)
 800d232:	f000 b8a9 	b.w	800d388 <__retarget_lock_acquire_recursive>
 800d236:	bf00      	nop
 800d238:	2000551c 	.word	0x2000551c

0800d23c <__malloc_unlock>:
 800d23c:	4801      	ldr	r0, [pc, #4]	@ (800d244 <__malloc_unlock+0x8>)
 800d23e:	f000 b8a4 	b.w	800d38a <__retarget_lock_release_recursive>
 800d242:	bf00      	nop
 800d244:	2000551c 	.word	0x2000551c

0800d248 <memset>:
 800d248:	4402      	add	r2, r0
 800d24a:	4603      	mov	r3, r0
 800d24c:	4293      	cmp	r3, r2
 800d24e:	d100      	bne.n	800d252 <memset+0xa>
 800d250:	4770      	bx	lr
 800d252:	f803 1b01 	strb.w	r1, [r3], #1
 800d256:	e7f9      	b.n	800d24c <memset+0x4>

0800d258 <_reclaim_reent>:
 800d258:	4b2d      	ldr	r3, [pc, #180]	@ (800d310 <_reclaim_reent+0xb8>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	4283      	cmp	r3, r0
 800d25e:	b570      	push	{r4, r5, r6, lr}
 800d260:	4604      	mov	r4, r0
 800d262:	d053      	beq.n	800d30c <_reclaim_reent+0xb4>
 800d264:	69c3      	ldr	r3, [r0, #28]
 800d266:	b31b      	cbz	r3, 800d2b0 <_reclaim_reent+0x58>
 800d268:	68db      	ldr	r3, [r3, #12]
 800d26a:	b163      	cbz	r3, 800d286 <_reclaim_reent+0x2e>
 800d26c:	2500      	movs	r5, #0
 800d26e:	69e3      	ldr	r3, [r4, #28]
 800d270:	68db      	ldr	r3, [r3, #12]
 800d272:	5959      	ldr	r1, [r3, r5]
 800d274:	b9b1      	cbnz	r1, 800d2a4 <_reclaim_reent+0x4c>
 800d276:	3504      	adds	r5, #4
 800d278:	2d80      	cmp	r5, #128	@ 0x80
 800d27a:	d1f8      	bne.n	800d26e <_reclaim_reent+0x16>
 800d27c:	69e3      	ldr	r3, [r4, #28]
 800d27e:	4620      	mov	r0, r4
 800d280:	68d9      	ldr	r1, [r3, #12]
 800d282:	f000 f891 	bl	800d3a8 <_free_r>
 800d286:	69e3      	ldr	r3, [r4, #28]
 800d288:	6819      	ldr	r1, [r3, #0]
 800d28a:	b111      	cbz	r1, 800d292 <_reclaim_reent+0x3a>
 800d28c:	4620      	mov	r0, r4
 800d28e:	f000 f88b 	bl	800d3a8 <_free_r>
 800d292:	69e3      	ldr	r3, [r4, #28]
 800d294:	689d      	ldr	r5, [r3, #8]
 800d296:	b15d      	cbz	r5, 800d2b0 <_reclaim_reent+0x58>
 800d298:	4629      	mov	r1, r5
 800d29a:	4620      	mov	r0, r4
 800d29c:	682d      	ldr	r5, [r5, #0]
 800d29e:	f000 f883 	bl	800d3a8 <_free_r>
 800d2a2:	e7f8      	b.n	800d296 <_reclaim_reent+0x3e>
 800d2a4:	680e      	ldr	r6, [r1, #0]
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	f000 f87e 	bl	800d3a8 <_free_r>
 800d2ac:	4631      	mov	r1, r6
 800d2ae:	e7e1      	b.n	800d274 <_reclaim_reent+0x1c>
 800d2b0:	6961      	ldr	r1, [r4, #20]
 800d2b2:	b111      	cbz	r1, 800d2ba <_reclaim_reent+0x62>
 800d2b4:	4620      	mov	r0, r4
 800d2b6:	f000 f877 	bl	800d3a8 <_free_r>
 800d2ba:	69e1      	ldr	r1, [r4, #28]
 800d2bc:	b111      	cbz	r1, 800d2c4 <_reclaim_reent+0x6c>
 800d2be:	4620      	mov	r0, r4
 800d2c0:	f000 f872 	bl	800d3a8 <_free_r>
 800d2c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d2c6:	b111      	cbz	r1, 800d2ce <_reclaim_reent+0x76>
 800d2c8:	4620      	mov	r0, r4
 800d2ca:	f000 f86d 	bl	800d3a8 <_free_r>
 800d2ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d2d0:	b111      	cbz	r1, 800d2d8 <_reclaim_reent+0x80>
 800d2d2:	4620      	mov	r0, r4
 800d2d4:	f000 f868 	bl	800d3a8 <_free_r>
 800d2d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d2da:	b111      	cbz	r1, 800d2e2 <_reclaim_reent+0x8a>
 800d2dc:	4620      	mov	r0, r4
 800d2de:	f000 f863 	bl	800d3a8 <_free_r>
 800d2e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d2e4:	b111      	cbz	r1, 800d2ec <_reclaim_reent+0x94>
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	f000 f85e 	bl	800d3a8 <_free_r>
 800d2ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d2ee:	b111      	cbz	r1, 800d2f6 <_reclaim_reent+0x9e>
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	f000 f859 	bl	800d3a8 <_free_r>
 800d2f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d2f8:	b111      	cbz	r1, 800d300 <_reclaim_reent+0xa8>
 800d2fa:	4620      	mov	r0, r4
 800d2fc:	f000 f854 	bl	800d3a8 <_free_r>
 800d300:	6a23      	ldr	r3, [r4, #32]
 800d302:	b11b      	cbz	r3, 800d30c <_reclaim_reent+0xb4>
 800d304:	4620      	mov	r0, r4
 800d306:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d30a:	4718      	bx	r3
 800d30c:	bd70      	pop	{r4, r5, r6, pc}
 800d30e:	bf00      	nop
 800d310:	20000040 	.word	0x20000040

0800d314 <_sbrk_r>:
 800d314:	b538      	push	{r3, r4, r5, lr}
 800d316:	4d06      	ldr	r5, [pc, #24]	@ (800d330 <_sbrk_r+0x1c>)
 800d318:	2300      	movs	r3, #0
 800d31a:	4604      	mov	r4, r0
 800d31c:	4608      	mov	r0, r1
 800d31e:	602b      	str	r3, [r5, #0]
 800d320:	f7f4 f90e 	bl	8001540 <_sbrk>
 800d324:	1c43      	adds	r3, r0, #1
 800d326:	d102      	bne.n	800d32e <_sbrk_r+0x1a>
 800d328:	682b      	ldr	r3, [r5, #0]
 800d32a:	b103      	cbz	r3, 800d32e <_sbrk_r+0x1a>
 800d32c:	6023      	str	r3, [r4, #0]
 800d32e:	bd38      	pop	{r3, r4, r5, pc}
 800d330:	20005518 	.word	0x20005518

0800d334 <__errno>:
 800d334:	4b01      	ldr	r3, [pc, #4]	@ (800d33c <__errno+0x8>)
 800d336:	6818      	ldr	r0, [r3, #0]
 800d338:	4770      	bx	lr
 800d33a:	bf00      	nop
 800d33c:	20000040 	.word	0x20000040

0800d340 <__libc_init_array>:
 800d340:	b570      	push	{r4, r5, r6, lr}
 800d342:	4d0d      	ldr	r5, [pc, #52]	@ (800d378 <__libc_init_array+0x38>)
 800d344:	4c0d      	ldr	r4, [pc, #52]	@ (800d37c <__libc_init_array+0x3c>)
 800d346:	1b64      	subs	r4, r4, r5
 800d348:	10a4      	asrs	r4, r4, #2
 800d34a:	2600      	movs	r6, #0
 800d34c:	42a6      	cmp	r6, r4
 800d34e:	d109      	bne.n	800d364 <__libc_init_array+0x24>
 800d350:	4d0b      	ldr	r5, [pc, #44]	@ (800d380 <__libc_init_array+0x40>)
 800d352:	4c0c      	ldr	r4, [pc, #48]	@ (800d384 <__libc_init_array+0x44>)
 800d354:	f000 f872 	bl	800d43c <_init>
 800d358:	1b64      	subs	r4, r4, r5
 800d35a:	10a4      	asrs	r4, r4, #2
 800d35c:	2600      	movs	r6, #0
 800d35e:	42a6      	cmp	r6, r4
 800d360:	d105      	bne.n	800d36e <__libc_init_array+0x2e>
 800d362:	bd70      	pop	{r4, r5, r6, pc}
 800d364:	f855 3b04 	ldr.w	r3, [r5], #4
 800d368:	4798      	blx	r3
 800d36a:	3601      	adds	r6, #1
 800d36c:	e7ee      	b.n	800d34c <__libc_init_array+0xc>
 800d36e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d372:	4798      	blx	r3
 800d374:	3601      	adds	r6, #1
 800d376:	e7f2      	b.n	800d35e <__libc_init_array+0x1e>
 800d378:	0800d4d0 	.word	0x0800d4d0
 800d37c:	0800d4d0 	.word	0x0800d4d0
 800d380:	0800d4d0 	.word	0x0800d4d0
 800d384:	0800d4d4 	.word	0x0800d4d4

0800d388 <__retarget_lock_acquire_recursive>:
 800d388:	4770      	bx	lr

0800d38a <__retarget_lock_release_recursive>:
 800d38a:	4770      	bx	lr

0800d38c <memcpy>:
 800d38c:	440a      	add	r2, r1
 800d38e:	4291      	cmp	r1, r2
 800d390:	f100 33ff 	add.w	r3, r0, #4294967295
 800d394:	d100      	bne.n	800d398 <memcpy+0xc>
 800d396:	4770      	bx	lr
 800d398:	b510      	push	{r4, lr}
 800d39a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d39e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3a2:	4291      	cmp	r1, r2
 800d3a4:	d1f9      	bne.n	800d39a <memcpy+0xe>
 800d3a6:	bd10      	pop	{r4, pc}

0800d3a8 <_free_r>:
 800d3a8:	b538      	push	{r3, r4, r5, lr}
 800d3aa:	4605      	mov	r5, r0
 800d3ac:	2900      	cmp	r1, #0
 800d3ae:	d041      	beq.n	800d434 <_free_r+0x8c>
 800d3b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3b4:	1f0c      	subs	r4, r1, #4
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	bfb8      	it	lt
 800d3ba:	18e4      	addlt	r4, r4, r3
 800d3bc:	f7ff ff38 	bl	800d230 <__malloc_lock>
 800d3c0:	4a1d      	ldr	r2, [pc, #116]	@ (800d438 <_free_r+0x90>)
 800d3c2:	6813      	ldr	r3, [r2, #0]
 800d3c4:	b933      	cbnz	r3, 800d3d4 <_free_r+0x2c>
 800d3c6:	6063      	str	r3, [r4, #4]
 800d3c8:	6014      	str	r4, [r2, #0]
 800d3ca:	4628      	mov	r0, r5
 800d3cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3d0:	f7ff bf34 	b.w	800d23c <__malloc_unlock>
 800d3d4:	42a3      	cmp	r3, r4
 800d3d6:	d908      	bls.n	800d3ea <_free_r+0x42>
 800d3d8:	6820      	ldr	r0, [r4, #0]
 800d3da:	1821      	adds	r1, r4, r0
 800d3dc:	428b      	cmp	r3, r1
 800d3de:	bf01      	itttt	eq
 800d3e0:	6819      	ldreq	r1, [r3, #0]
 800d3e2:	685b      	ldreq	r3, [r3, #4]
 800d3e4:	1809      	addeq	r1, r1, r0
 800d3e6:	6021      	streq	r1, [r4, #0]
 800d3e8:	e7ed      	b.n	800d3c6 <_free_r+0x1e>
 800d3ea:	461a      	mov	r2, r3
 800d3ec:	685b      	ldr	r3, [r3, #4]
 800d3ee:	b10b      	cbz	r3, 800d3f4 <_free_r+0x4c>
 800d3f0:	42a3      	cmp	r3, r4
 800d3f2:	d9fa      	bls.n	800d3ea <_free_r+0x42>
 800d3f4:	6811      	ldr	r1, [r2, #0]
 800d3f6:	1850      	adds	r0, r2, r1
 800d3f8:	42a0      	cmp	r0, r4
 800d3fa:	d10b      	bne.n	800d414 <_free_r+0x6c>
 800d3fc:	6820      	ldr	r0, [r4, #0]
 800d3fe:	4401      	add	r1, r0
 800d400:	1850      	adds	r0, r2, r1
 800d402:	4283      	cmp	r3, r0
 800d404:	6011      	str	r1, [r2, #0]
 800d406:	d1e0      	bne.n	800d3ca <_free_r+0x22>
 800d408:	6818      	ldr	r0, [r3, #0]
 800d40a:	685b      	ldr	r3, [r3, #4]
 800d40c:	6053      	str	r3, [r2, #4]
 800d40e:	4408      	add	r0, r1
 800d410:	6010      	str	r0, [r2, #0]
 800d412:	e7da      	b.n	800d3ca <_free_r+0x22>
 800d414:	d902      	bls.n	800d41c <_free_r+0x74>
 800d416:	230c      	movs	r3, #12
 800d418:	602b      	str	r3, [r5, #0]
 800d41a:	e7d6      	b.n	800d3ca <_free_r+0x22>
 800d41c:	6820      	ldr	r0, [r4, #0]
 800d41e:	1821      	adds	r1, r4, r0
 800d420:	428b      	cmp	r3, r1
 800d422:	bf04      	itt	eq
 800d424:	6819      	ldreq	r1, [r3, #0]
 800d426:	685b      	ldreq	r3, [r3, #4]
 800d428:	6063      	str	r3, [r4, #4]
 800d42a:	bf04      	itt	eq
 800d42c:	1809      	addeq	r1, r1, r0
 800d42e:	6021      	streq	r1, [r4, #0]
 800d430:	6054      	str	r4, [r2, #4]
 800d432:	e7ca      	b.n	800d3ca <_free_r+0x22>
 800d434:	bd38      	pop	{r3, r4, r5, pc}
 800d436:	bf00      	nop
 800d438:	200053dc 	.word	0x200053dc

0800d43c <_init>:
 800d43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d43e:	bf00      	nop
 800d440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d442:	bc08      	pop	{r3}
 800d444:	469e      	mov	lr, r3
 800d446:	4770      	bx	lr

0800d448 <_fini>:
 800d448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d44a:	bf00      	nop
 800d44c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d44e:	bc08      	pop	{r3}
 800d450:	469e      	mov	lr, r3
 800d452:	4770      	bx	lr
