{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752885024371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752885024372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 18 21:30:24 2025 " "Processing started: Fri Jul 18 21:30:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752885024372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885024372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885024372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752885024481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752885024482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/led_on_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/controller/led_on_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_on_pulse " "Found entity 1: led_on_pulse" {  } { { "../modules/controller/led_on_pulse.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/led_on_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/controller/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../modules/controller/debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028752 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(2) " "Verilog HDL Expression warning at controller_reader.v(2): truncated literal to match 1 bits" {  } { { "../modules/controller/controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" 2 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(3) " "Verilog HDL Expression warning at controller_reader.v(3): truncated literal to match 1 bits" {  } { { "../modules/controller/controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" 3 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(4) " "Verilog HDL Expression warning at controller_reader.v(4): truncated literal to match 1 bits" {  } { { "../modules/controller/controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" 4 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(93) " "Verilog HDL Expression warning at controller_reader.v(93): truncated literal to match 12 bits" {  } { { "../modules/controller/controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(99) " "Verilog HDL Expression warning at controller_reader.v(99): truncated literal to match 12 bits" {  } { { "../modules/controller/controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(110) " "Verilog HDL Expression warning at controller_reader.v(110): truncated literal to match 12 bits" {  } { { "../modules/controller/controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(116) " "Verilog HDL Expression warning at controller_reader.v(116): truncated literal to match 12 bits" {  } { { "../modules/controller/controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_reader " "Found entity 1: controller_reader" {  } { { "../modules/controller/controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_handler " "Found entity 1: controller_handler" {  } { { "../modules/controller/controller_handler.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../modules/controller/controller.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/Controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/Controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "../modules/communicator/Controlador.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/Controlador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/ControladorPrincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/ControladorPrincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorUART " "Found entity 1: ControladorUART" {  } { { "../modules/communicator/ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/ControladorPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/MainController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/MainController.v" { { "Info" "ISGN_ENTITY_NAME" "1 communicator " "Found entity 1: communicator" {  } { { "../modules/communicator/MainController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/MainController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" { { "Info" "ISGN_ENTITY_NAME" "1 PayloadController " "Found entity 1: PayloadController" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendDificulty.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendDificulty.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendGameDificulty " "Found entity 1: SendGameDificulty" {  } { { "../modules/communicator/SendDificulty.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendDificulty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendEndGame.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendEndGame.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendEndGame " "Found entity 1: SendEndGame" {  } { { "../modules/communicator/SendEndGame.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendEndGame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendFullMap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendFullMap.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendFullMap " "Found entity 1: SendFullMap" {  } { { "../modules/communicator/SendFullMap.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendFullMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendGameStatus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendGameStatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendGameStatus " "Found entity 1: SendGameStatus" {  } { { "../modules/communicator/SendGameStatus.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendGameStatus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendStart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendStart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendStartGame " "Found entity 1: SendStartGame" {  } { { "../modules/communicator/SendStart.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendStart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/victory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/victory.v" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "../modules/game/victory.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/victory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "../modules/game/top.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../modules/game/stopwatch.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028759 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "state_machine.v(159) " "Verilog HDL information at state_machine.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1752885028759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/score.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../modules/game/score.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../modules/game/random.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/random.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/position_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/position_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_updater " "Found entity 1: position_updater" {  } { { "../modules/game/position_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/position_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/map_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/map_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_selector " "Found entity 1: map_selector" {  } { { "../modules/game/map_selector.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/map_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../modules/game/frequency.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../modules/game/display.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../modules/game/difficulty_selector.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/define_maps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/define_maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_maps " "Found entity 1: define_maps" {  } { { "../modules/game/define_maps.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/define_maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/defeat.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/defeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 defeat " "Found entity 1: defeat" {  } { { "../modules/game/defeat.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/defeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../modules/game/button_handler.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/board_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/lab-1/sudoku/modules/game/board_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_updater " "Found entity 1: board_updater" {  } { { "../modules/game/board_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/board_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752885028763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752885028763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_clk top.v(51) " "Verilog HDL Implicit Net warning at top.v(51): created implicit net for \"game_clk\"" {  } { { "../modules/game/top.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "state_machine state_machine.v(52) " "Verilog HDL Parameter Declaration warning at state_machine.v(52): Parameter Declaration in module \"state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1752885028765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752885028797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:inst " "Elaborating entity \"game\" for hierarchy \"game:inst\"" {  } { { "top.bdf" "inst" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/top.bdf" { { 392 720 992 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency game:inst\|frequency:game_frequency " "Elaborating entity \"frequency\" for hierarchy \"game:inst\|frequency:game_frequency\"" {  } { { "../modules/game/top.v" "game_frequency" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modules/game/frequency.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885028801 "|top|game:inst|frequency:game_frequency"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler game:inst\|button_handler:bh " "Elaborating entity \"button_handler\" for hierarchy \"game:inst\|button_handler:bh\"" {  } { { "../modules/game/top.v" "bh" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display game:inst\|display:d " "Elaborating entity \"display\" for hierarchy \"game:inst\|display:d\"" {  } { { "../modules/game/top.v" "d" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch game:inst\|stopwatch:sw " "Elaborating entity \"stopwatch\" for hierarchy \"game:inst\|stopwatch:sw\"" {  } { { "../modules/game/top.v" "sw" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency game:inst\|stopwatch:sw\|frequency:fd " "Elaborating entity \"frequency\" for hierarchy \"game:inst\|stopwatch:sw\|frequency:fd\"" {  } { { "../modules/game/stopwatch.v" "fd" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/stopwatch.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modules/game/frequency.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885028804 "|top|game:inst|stopwatch:sw|frequency:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score game:inst\|score:sc " "Elaborating entity \"score\" for hierarchy \"game:inst\|score:sc\"" {  } { { "../modules/game/top.v" "sc" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(14) " "Verilog HDL assignment warning at score.v(14): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/score.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/score.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885028804 "|top|game:inst|score:sc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(18) " "Verilog HDL assignment warning at score.v(18): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/score.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/score.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885028804 "|top|game:inst|score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_selector game:inst\|map_selector:ms " "Elaborating entity \"map_selector\" for hierarchy \"game:inst\|map_selector:ms\"" {  } { { "../modules/game/top.v" "ms" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885028804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_maps game:inst\|map_selector:ms\|define_maps:dm " "Elaborating entity \"define_maps\" for hierarchy \"game:inst\|map_selector:ms\|define_maps:dm\"" {  } { { "../modules/game/map_selector.v" "dm" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/map_selector.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random game:inst\|map_selector:ms\|random:r " "Elaborating entity \"random\" for hierarchy \"game:inst\|map_selector:ms\|random:r\"" {  } { { "../modules/game/map_selector.v" "r" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/map_selector.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine game:inst\|state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"game:inst\|state_machine:sm\"" {  } { { "../modules/game/top.v" "sm" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(60) " "Verilog HDL assignment warning at state_machine.v(60): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029160 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(61) " "Verilog HDL assignment warning at state_machine.v(61): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029160 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(62) " "Verilog HDL assignment warning at state_machine.v(62): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029160 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(68) " "Verilog HDL assignment warning at state_machine.v(68): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029160 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 state_machine.v(69) " "Verilog HDL assignment warning at state_machine.v(69): truncated value with size 32 to match size of target (8)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029160 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 state_machine.v(70) " "Verilog HDL assignment warning at state_machine.v(70): truncated value with size 32 to match size of target (9)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029160 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_machine.v(162) " "Verilog HDL Case Statement warning at state_machine.v(162): incomplete case statement has no default case item" {  } { { "../modules/game/state_machine.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 162 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752885029162 "|top|game:inst|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_updater game:inst\|state_machine:sm\|board_updater:b_up " "Elaborating entity \"board_updater\" for hierarchy \"game:inst\|state_machine:sm\|board_updater:b_up\"" {  } { { "../modules/game/state_machine.v" "b_up" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029178 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "board_updater.v(57) " "Verilog HDL Case Statement warning at board_updater.v(57): incomplete case statement has no default case item" {  } { { "../modules/game/board_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/board_updater.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752885029186 "|top|game:inst|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "board_updater.v(57) " "Verilog HDL Case Statement information at board_updater.v(57): all case item expressions in this case statement are onehot" {  } { { "../modules/game/board_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/board_updater.v" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752885029186 "|top|game:inst|state_machine:sm|board_updater:b_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_updater game:inst\|state_machine:sm\|position_updater:pos_up " "Elaborating entity \"position_updater\" for hierarchy \"game:inst\|state_machine:sm\|position_updater:pos_up\"" {  } { { "../modules/game/state_machine.v" "pos_up" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 position_updater.v(36) " "Verilog HDL assignment warning at position_updater.v(36): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/position_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/position_updater.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029187 "|top|game:inst|state_machine:sm|position_updater:pos_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 position_updater.v(39) " "Verilog HDL assignment warning at position_updater.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/position_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/position_updater.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029187 "|top|game:inst|state_machine:sm|position_updater:pos_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 position_updater.v(42) " "Verilog HDL assignment warning at position_updater.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/position_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/position_updater.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029187 "|top|game:inst|state_machine:sm|position_updater:pos_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 position_updater.v(45) " "Verilog HDL assignment warning at position_updater.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/position_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/position_updater.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029187 "|top|game:inst|state_machine:sm|position_updater:pos_up"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "position_updater.v(33) " "Verilog HDL Case Statement warning at position_updater.v(33): incomplete case statement has no default case item" {  } { { "../modules/game/position_updater.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/position_updater.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752885029187 "|top|game:inst|state_machine:sm|position_updater:pos_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector game:inst\|state_machine:sm\|difficulty_selector:d_sel " "Elaborating entity \"difficulty_selector\" for hierarchy \"game:inst\|state_machine:sm\|difficulty_selector:d_sel\"" {  } { { "../modules/game/state_machine.v" "d_sel" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory game:inst\|state_machine:sm\|victory:v " "Elaborating entity \"victory\" for hierarchy \"game:inst\|state_machine:sm\|victory:v\"" {  } { { "../modules/game/state_machine.v" "v" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defeat game:inst\|state_machine:sm\|defeat:d " "Elaborating entity \"defeat\" for hierarchy \"game:inst\|state_machine:sm\|defeat:d\"" {  } { { "../modules/game/state_machine.v" "d" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/game/state_machine.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst2 " "Elaborating entity \"controller\" for hierarchy \"controller:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/top.bdf" { { 408 184 464 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_reader controller:inst2\|controller_reader:reader " "Elaborating entity \"controller_reader\" for hierarchy \"controller:inst2\|controller_reader:reader\"" {  } { { "../modules/controller/controller.v" "reader" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_handler controller:inst2\|controller_handler:handler " "Elaborating entity \"controller_handler\" for hierarchy \"controller:inst2\|controller_handler:handler\"" {  } { { "../modules/controller/controller.v" "handler" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer controller:inst2\|controller_handler:handler\|button_debouncer:debounce_blocks\[0\].db " "Elaborating entity \"button_debouncer\" for hierarchy \"controller:inst2\|controller_handler:handler\|button_debouncer:debounce_blocks\[0\].db\"" {  } { { "../modules/controller/controller_handler.v" "debounce_blocks\[0\].db" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_handler.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 debouncer.v(45) " "Verilog HDL assignment warning at debouncer.v(45): truncated value with size 32 to match size of target (23)" {  } { { "../modules/controller/debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/debouncer.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029191 "|top|controller:inst2|controller_handler:handler|button_debouncer:debounce_blocks[0].db"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 debouncer.v(68) " "Verilog HDL assignment warning at debouncer.v(68): truncated value with size 32 to match size of target (23)" {  } { { "../modules/controller/debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/debouncer.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029191 "|top|controller:inst2|controller_handler:handler|button_debouncer:debounce_blocks[0].db"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 debouncer.v(80) " "Verilog HDL assignment warning at debouncer.v(80): truncated value with size 32 to match size of target (23)" {  } { { "../modules/controller/debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/debouncer.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029191 "|top|controller:inst2|controller_handler:handler|button_debouncer:debounce_blocks[0].db"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_on_pulse controller:inst2\|controller_handler:handler\|led_on_pulse:debounce_blocks\[0\].led_module " "Elaborating entity \"led_on_pulse\" for hierarchy \"controller:inst2\|controller_handler:handler\|led_on_pulse:debounce_blocks\[0\].led_module\"" {  } { { "../modules/controller/controller_handler.v" "debounce_blocks\[0\].led_module" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/controller_handler.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 led_on_pulse.v(29) " "Verilog HDL assignment warning at led_on_pulse.v(29): truncated value with size 32 to match size of target (26)" {  } { { "../modules/controller/led_on_pulse.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/controller/led_on_pulse.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029192 "|top|controller:inst2|controller_handler:handler|led_on_pulse:debounce_blocks[0].led_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst4 " "Elaborating entity \"UART\" for hierarchy \"UART:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/top.bdf" { { 712 2200 2400 856 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(41) " "Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(50) " "Verilog HDL assignment warning at UART.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART.v(53) " "Verilog HDL assignment warning at UART.v(53): truncated value with size 32 to match size of target (1)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(58) " "Verilog HDL assignment warning at UART.v(58): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "UART.v(61) " "Verilog HDL Case Statement warning at UART.v(61): case item expression never matches the case expression" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(101) " "Verilog HDL assignment warning at UART.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(110) " "Verilog HDL assignment warning at UART.v(110): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data UART.v(6) " "Output port \"rx_data\" at UART.v(6) has no driver" {  } { { "../modules/communicator/UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/UART.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|UART:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorUART ControladorUART:inst3 " "Elaborating entity \"ControladorUART\" for hierarchy \"ControladorUART:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/top.bdf" { { 752 1728 1952 896 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControladorPrincipal.v(91) " "Verilog HDL Case Statement warning at ControladorPrincipal.v(91): incomplete case statement has no default case item" {  } { { "../modules/communicator/ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/ControladorPrincipal.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752885029200 "|top|ControladorUART:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "communicator communicator:inst1 " "Elaborating entity \"communicator\" for hierarchy \"communicator:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/top.bdf" { { 408 1376 1616 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendStartGame communicator:inst1\|SendStartGame:send_start_game " "Elaborating entity \"SendStartGame\" for hierarchy \"communicator:inst1\|SendStartGame:send_start_game\"" {  } { { "../modules/communicator/MainController.v" "send_start_game" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/MainController.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendStartGame:send_start_game\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendStartGame:send_start_game\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendStart.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendStart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029203 "|top|communicator:inst1|SendStartGame:send_start_game|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029203 "|top|communicator:inst1|SendStartGame:send_start_game|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendGameDificulty communicator:inst1\|SendGameDificulty:send_game_dificulty " "Elaborating entity \"SendGameDificulty\" for hierarchy \"communicator:inst1\|SendGameDificulty:send_game_dificulty\"" {  } { { "../modules/communicator/MainController.v" "send_game_dificulty" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/MainController.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendGameDificulty:send_game_dificulty\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendGameDificulty:send_game_dificulty\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendDificulty.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendDificulty.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029204 "|top|communicator:inst1|SendGameDificulty:send_game_dificulty|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029204 "|top|communicator:inst1|SendGameDificulty:send_game_dificulty|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendFullMap communicator:inst1\|SendFullMap:map_sender " "Elaborating entity \"SendFullMap\" for hierarchy \"communicator:inst1\|SendFullMap:map_sender\"" {  } { { "../modules/communicator/MainController.v" "map_sender" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/MainController.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendFullMap:map_sender\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendFullMap:map_sender\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendFullMap.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendFullMap.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029206 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "328 8 PayloadController.v(88) " "Verilog HDL assignment warning at PayloadController.v(88): truncated value with size 328 to match size of target (8)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029206 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029206 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendGameStatus communicator:inst1\|SendGameStatus:status_sender " "Elaborating entity \"SendGameStatus\" for hierarchy \"communicator:inst1\|SendGameStatus:status_sender\"" {  } { { "../modules/communicator/MainController.v" "status_sender" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/MainController.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendGameStatus:status_sender\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendGameStatus:status_sender\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendGameStatus.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendGameStatus.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029208 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "192 8 PayloadController.v(88) " "Verilog HDL assignment warning at PayloadController.v(88): truncated value with size 192 to match size of target (8)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029208 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029208 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendEndGame communicator:inst1\|SendEndGame:send_eng_game " "Elaborating entity \"SendEndGame\" for hierarchy \"communicator:inst1\|SendEndGame:send_eng_game\"" {  } { { "../modules/communicator/MainController.v" "send_eng_game" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/MainController.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendEndGame:send_eng_game\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendEndGame:send_eng_game\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendEndGame.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/SendEndGame.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752885029209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029209 "|top|communicator:inst1|SendEndGame:send_eng_game|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752885029209 "|top|communicator:inst1|SendEndGame:send_eng_game|PayloadController:payload_controller"}
