

================================================================
== Vitis HLS Report for 'sao_top'
================================================================
* Date:           Sun May  7 10:30:16 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_1   |        ?|        ?|         ?|          -|          -|     3|        no|
        | + VITIS_LOOP_157_2  |        ?|        ?|         ?|          -|          -|     4|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 8 30 32 
8 --> 9 35 
9 --> 27 10 14 15 
10 --> 11 12 
11 --> 14 
12 --> 13 
13 --> 14 
14 --> 27 19 
15 --> 16 17 
16 --> 14 
17 --> 18 
18 --> 14 
19 --> 20 24 22 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 27 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 8 
30 --> 31 
31 --> 32 
32 --> 33 35 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_sao_band_position38_6_loc = alloca i64 1"   --->   Operation 36 'alloca' 'out_sao_band_position38_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%out_sao_band_position37_6_loc = alloca i64 1"   --->   Operation 37 'alloca' 'out_sao_band_position37_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%out_SaoEOClass_6_loc = alloca i64 1"   --->   Operation 38 'alloca' 'out_SaoEOClass_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_sao_band_position_6_loc = alloca i64 1"   --->   Operation 39 'alloca' 'out_sao_band_position_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_6_loc = alloca i64 1"   --->   Operation 40 'alloca' 'out_SaoEOClass36_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_6_loc = alloca i64 1"   --->   Operation 41 'alloca' 'out_SaoEOClass35_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_6_loc = alloca i64 1"   --->   Operation 42 'alloca' 'out_SaoTypeIdx34_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_6_loc = alloca i64 1"   --->   Operation 43 'alloca' 'out_SaoTypeIdx33_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_6_loc = alloca i64 1"   --->   Operation 44 'alloca' 'out_SaoTypeIdx_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_sao_band_position38_3_loc = alloca i64 1"   --->   Operation 45 'alloca' 'out_sao_band_position38_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out_sao_band_position37_3_loc = alloca i64 1"   --->   Operation 46 'alloca' 'out_sao_band_position37_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_SaoEOClass_3_loc = alloca i64 1"   --->   Operation 47 'alloca' 'out_SaoEOClass_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_sao_band_position_3_loc = alloca i64 1"   --->   Operation 48 'alloca' 'out_sao_band_position_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_3_loc = alloca i64 1"   --->   Operation 49 'alloca' 'out_SaoEOClass36_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_3_loc = alloca i64 1"   --->   Operation 50 'alloca' 'out_SaoEOClass35_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_3_loc = alloca i64 1"   --->   Operation 51 'alloca' 'out_SaoTypeIdx34_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_3_loc = alloca i64 1"   --->   Operation 52 'alloca' 'out_SaoTypeIdx33_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_3_loc = alloca i64 1"   --->   Operation 53 'alloca' 'out_SaoTypeIdx_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%symbolVal_4_loc = alloca i64 1"   --->   Operation 54 'alloca' 'symbolVal_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%state_ivlOffset_8_loc = alloca i64 1"   --->   Operation 55 'alloca' 'state_ivlOffset_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_11_loc = alloca i64 1"   --->   Operation 56 'alloca' 'state_bstate_held_aligned_word_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_11_loc = alloca i64 1"   --->   Operation 57 'alloca' 'state_bstate_n_bits_held_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_11_loc = alloca i64 1"   --->   Operation 58 'alloca' 'state_bstate_currIdx_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_loc6 = alloca i64 1"   --->   Operation 59 'alloca' 'p_loc6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_loc5 = alloca i64 1"   --->   Operation 60 'alloca' 'p_loc5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_loc4 = alloca i64 1"   --->   Operation 61 'alloca' 'p_loc4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%state_ivlOffset_6_loc = alloca i64 1"   --->   Operation 62 'alloca' 'state_ivlOffset_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_8_loc = alloca i64 1"   --->   Operation 63 'alloca' 'state_bstate_held_aligned_word_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_8_loc = alloca i64 1"   --->   Operation 64 'alloca' 'state_bstate_n_bits_held_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_8_loc = alloca i64 1"   --->   Operation 65 'alloca' 'state_bstate_currIdx_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_1_loc = alloca i64 1"   --->   Operation 66 'alloca' 'ret_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_7_loc = alloca i64 1"   --->   Operation 67 'alloca' 'state_bstate_held_aligned_word_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_7_loc = alloca i64 1"   --->   Operation 68 'alloca' 'state_bstate_n_bits_held_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_7_loc = alloca i64 1"   --->   Operation 69 'alloca' 'state_bstate_currIdx_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 70 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sao_offset_abs = alloca i64 1" [src/deBin.cpp:122]   --->   Operation 71 'alloca' 'sao_offset_abs' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sao_offset_sign = alloca i64 1" [src/deBin.cpp:123]   --->   Operation 72 'alloca' 'sao_offset_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_1 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_1, i8 %sao_offset_abs"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_2, i1 %sao_offset_sign"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_39 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read612"   --->   Operation 75 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_40 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read410"   --->   Operation 76 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_41 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read351"   --->   Operation 77 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_42 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50"   --->   Operation 78 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_read_43 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49"   --->   Operation 79 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_read_44 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48"   --->   Operation 80 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_45 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47"   --->   Operation 81 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 82 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_47 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45"   --->   Operation 83 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_48 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44"   --->   Operation 84 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43"   --->   Operation 85 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_50 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42"   --->   Operation 86 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_51 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read41"   --->   Operation 87 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_52 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40"   --->   Operation 88 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_53 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read39"   --->   Operation 89 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_54 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read38"   --->   Operation 90 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_55 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37"   --->   Operation 91 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_56 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36"   --->   Operation 92 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_57 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35"   --->   Operation 93 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_58 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34"   --->   Operation 94 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_59 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33"   --->   Operation 95 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_60 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32"   --->   Operation 96 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_61 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31"   --->   Operation 97 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_read3056 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30"   --->   Operation 98 'read' 'p_read3056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_62 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 99 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_63 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 100 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_read_64 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 101 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_read_65 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read226"   --->   Operation 102 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_read_66 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 103 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_read_67 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 104 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_read_68 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 105 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_read_69 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 106 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_read_70 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 107 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_read2046 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 108 'read' 'p_read2046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_read_71 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 109 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_read_72 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 110 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_read_73 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 111 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_read_74 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 112 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_read_75 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 113 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_read_76 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 114 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_read_77 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 115 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_read_78 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 116 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_read_79 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 117 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_read1036 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 118 'read' 'p_read1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_read935 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 119 'read' 'p_read935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_read834 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 120 'read' 'p_read834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_read733 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 121 'read' 'p_read733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_read632 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 122 'read' 'p_read632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%p_read531 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 123 'read' 'p_read531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_read430 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 124 'read' 'p_read430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_read329 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 125 'read' 'p_read329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_read228 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 126 'read' 'p_read228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_read127 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read1"   --->   Operation 127 'read' 'p_read127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_read26 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 128 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_read410_cast6 = zext i9 %p_read_40"   --->   Operation 129 'zext' 'p_read410_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_read410_cast = zext i9 %p_read_40"   --->   Operation 130 'zext' 'p_read410_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_1, i8 %sao_offset_abs"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_2, i1 %sao_offset_sign"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 133 [1/1] (1.70ns)   --->   "%br_ln128 = br i1 %p_read_65, void %.thread, void" [src/deBin.cpp:128]   --->   Operation 133 'br' 'br_ln128' <Predicate = true> <Delay = 1.70>
ST_2 : Operation 134 [2/2] (6.75ns)   --->   "%call_ret1 = call i112 @parseSAOMergeFlag, i31 %p_read410_cast, i32 2, i8 7, i8 %p_read_39, i8 %p_read_39, i8 %bStream, i32 %baeState_0_constprop" [src/deBin.cpp:129]   --->   Operation 134 'call' 'call_ret1' <Predicate = (p_read_65)> <Delay = 6.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 135 [1/2] (4.44ns)   --->   "%call_ret1 = call i112 @parseSAOMergeFlag, i31 %p_read410_cast, i32 2, i8 7, i8 %p_read_39, i8 %p_read_39, i8 %bStream, i32 %baeState_0_constprop" [src/deBin.cpp:129]   --->   Operation 135 'call' 'call_ret1' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sao_merge_left_flag)   --->   "%symbolVal = extractvalue i112 %call_ret1" [src/deBin.cpp:129]   --->   Operation 136 'extractvalue' 'symbolVal' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret1 = extractvalue i112 %call_ret1" [src/deBin.cpp:129]   --->   Operation 137 'extractvalue' 'state_bstate_currIdx_ret1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret1 = extractvalue i112 %call_ret1" [src/deBin.cpp:129]   --->   Operation 138 'extractvalue' 'state_ivlOffset_ret1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i32 %state_ivlOffset_ret1" [src/deBin.cpp:129]   --->   Operation 139 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret1 = extractvalue i112 %call_ret1" [src/deBin.cpp:129]   --->   Operation 140 'extractvalue' 'state_bstate_n_bits_held_ret1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret1 = extractvalue i112 %call_ret1" [src/deBin.cpp:129]   --->   Operation 141 'extractvalue' 'state_bstate_held_aligned_word_ret1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (2.47ns) (out node of the LUT)   --->   "%sao_merge_left_flag = icmp_ne  i32 %symbolVal, i32 0" [src/deBin.cpp:130]   --->   Operation 142 'icmp' 'sao_merge_left_flag' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 143 [1/1] (0.97ns)   --->   "%and_ln134 = and i1 %sao_merge_left_flag, i1 %p_read_41" [src/deBin.cpp:134]   --->   Operation 143 'and' 'and_ln134' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (1.70ns)   --->   "%br_ln134 = br i1 %and_ln134, void %.thread, void" [src/deBin.cpp:134]   --->   Operation 144 'br' 'br_ln134' <Predicate = true> <Delay = 1.70>

State 5 <SV = 4> <Delay = 6.75>
ST_5 : Operation 145 [2/2] (6.75ns)   --->   "%call_ret2 = call i112 @parseSAOMergeFlag, i31 %trunc_ln129, i32 %state_bstate_currIdx_ret1, i8 %state_bstate_n_bits_held_ret1, i8 %state_bstate_held_aligned_word_ret1, i8 %state_bstate_held_aligned_word_ret1, i8 %bStream, i32 %baeState_0_constprop" [src/deBin.cpp:135]   --->   Operation 145 'call' 'call_ret2' <Predicate = true> <Delay = 6.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 146 [1/2] (4.44ns)   --->   "%call_ret2 = call i112 @parseSAOMergeFlag, i31 %trunc_ln129, i32 %state_bstate_currIdx_ret1, i8 %state_bstate_n_bits_held_ret1, i8 %state_bstate_held_aligned_word_ret1, i8 %state_bstate_held_aligned_word_ret1, i8 %bStream, i32 %baeState_0_constprop" [src/deBin.cpp:135]   --->   Operation 146 'call' 'call_ret2' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sao_merge_up_flag)   --->   "%symbolVal_1 = extractvalue i112 %call_ret2" [src/deBin.cpp:135]   --->   Operation 147 'extractvalue' 'symbolVal_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret2 = extractvalue i112 %call_ret2" [src/deBin.cpp:135]   --->   Operation 148 'extractvalue' 'state_bstate_currIdx_ret2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret2 = extractvalue i112 %call_ret2" [src/deBin.cpp:135]   --->   Operation 149 'extractvalue' 'state_ivlOffset_ret2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret2 = extractvalue i112 %call_ret2" [src/deBin.cpp:135]   --->   Operation 150 'extractvalue' 'state_bstate_n_bits_held_ret2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret2 = extractvalue i112 %call_ret2" [src/deBin.cpp:135]   --->   Operation 151 'extractvalue' 'state_bstate_held_aligned_word_ret2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (2.47ns) (out node of the LUT)   --->   "%sao_merge_up_flag = icmp_ne  i32 %symbolVal_1, i32 0" [src/deBin.cpp:136]   --->   Operation 152 'icmp' 'sao_merge_up_flag' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 153 [1/1] (1.70ns)   --->   "%br_ln137 = br void %.thread" [src/deBin.cpp:137]   --->   Operation 153 'br' 'br_ln137' <Predicate = (p_read_65 & and_ln134)> <Delay = 1.70>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0 = phi i32 %state_bstate_currIdx_ret2, void, i32 2, void %codeRepl, i32 %state_bstate_currIdx_ret1, void" [src/deBin.cpp:135]   --->   Operation 154 'phi' 'state_bstate_currIdx_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0 = phi i8 %state_bstate_n_bits_held_ret2, void, i8 7, void %codeRepl, i8 %state_bstate_n_bits_held_ret1, void" [src/deBin.cpp:135]   --->   Operation 155 'phi' 'state_bstate_n_bits_held_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0 = phi i8 %state_bstate_held_aligned_word_ret2, void, i8 %p_read_39, void %codeRepl, i8 %state_bstate_held_aligned_word_ret1, void" [src/deBin.cpp:135]   --->   Operation 156 'phi' 'state_bstate_held_aligned_word_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%state_ivlOffset_0 = phi i32 %state_ivlOffset_ret2, void, i32 %p_read410_cast6, void %codeRepl, i32 %state_ivlOffset_ret1, void" [src/deBin.cpp:135]   --->   Operation 157 'phi' 'state_ivlOffset_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%sao_merge_left_flag_021 = phi i1 1, void, i1 0, void %codeRepl, i1 %sao_merge_left_flag, void"   --->   Operation 158 'phi' 'sao_merge_left_flag_021' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%sao_merge_up_flag_1 = phi i1 %sao_merge_up_flag, void, i1 0, void %codeRepl, i1 0, void"   --->   Operation 159 'phi' 'sao_merge_up_flag_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln141 = or i1 %sao_merge_up_flag_1, i1 %sao_merge_left_flag_021" [src/deBin.cpp:141]   --->   Operation 160 'or' 'or_ln141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %or_ln141, void %.preheader4.preheader, void" [src/deBin.cpp:141]   --->   Operation 161 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%clIdx = alloca i32 1"   --->   Operation 162 'alloca' 'clIdx' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%sao_eo_class_luma = alloca i32 1"   --->   Operation 163 'alloca' 'sao_eo_class_luma' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%sao_eo_class_chroma = alloca i32 1"   --->   Operation 164 'alloca' 'sao_eo_class_chroma' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%sao_eo_class_chroma_1 = alloca i32 1"   --->   Operation 165 'alloca' 'sao_eo_class_chroma_1' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%out_sao_band_position38_0 = alloca i32 1"   --->   Operation 166 'alloca' 'out_sao_band_position38_0' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%out_sao_band_position37_0 = alloca i32 1"   --->   Operation 167 'alloca' 'out_sao_band_position37_0' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%out_sao_band_position_0 = alloca i32 1"   --->   Operation 168 'alloca' 'out_sao_band_position_0' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_0 = alloca i32 1"   --->   Operation 169 'alloca' 'out_SaoTypeIdx34_0' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_0 = alloca i32 1"   --->   Operation 170 'alloca' 'out_SaoTypeIdx33_0' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_0 = alloca i32 1"   --->   Operation 171 'alloca' 'out_SaoTypeIdx_0' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%state_ivlOffset_1 = alloca i32 1"   --->   Operation 172 'alloca' 'state_ivlOffset_1' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_1 = alloca i32 1"   --->   Operation 173 'alloca' 'state_bstate_held_aligned_word_1' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_1 = alloca i32 1"   --->   Operation 174 'alloca' 'state_bstate_n_bits_held_1' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_1 = alloca i32 1"   --->   Operation 175 'alloca' 'state_bstate_currIdx_1' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %state_bstate_currIdx_0, i32 %state_bstate_currIdx_1" [src/deBin.cpp:142]   --->   Operation 176 'store' 'store_ln142' <Predicate = (!or_ln141)> <Delay = 2.18>
ST_7 : Operation 177 [1/1] (2.18ns)   --->   "%store_ln142 = store i8 %state_bstate_n_bits_held_0, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:142]   --->   Operation 177 'store' 'store_ln142' <Predicate = (!or_ln141)> <Delay = 2.18>
ST_7 : Operation 178 [1/1] (2.18ns)   --->   "%store_ln142 = store i8 %state_bstate_held_aligned_word_0, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:142]   --->   Operation 178 'store' 'store_ln142' <Predicate = (!or_ln141)> <Delay = 2.18>
ST_7 : Operation 179 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %state_ivlOffset_0, i32 %state_ivlOffset_1" [src/deBin.cpp:142]   --->   Operation 179 'store' 'store_ln142' <Predicate = (!or_ln141)> <Delay = 2.18>
ST_7 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln142 = store i2 0, i2 %clIdx" [src/deBin.cpp:142]   --->   Operation 180 'store' 'store_ln142' <Predicate = (!or_ln141)> <Delay = 1.58>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln142 = br void %.preheader4" [src/deBin.cpp:142]   --->   Operation 181 'br' 'br_ln142' <Predicate = (!or_ln141)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %sao_merge_left_flag_021, void %.loopexit11, void %.preheader15.preheader" [src/deBin.cpp:200]   --->   Operation 182 'br' 'br_ln200' <Predicate = (or_ln141)> <Delay = 0.00>
ST_7 : Operation 183 [2/2] (4.02ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_201_5, i16 %p_read531, i16 %p_read632, i16 %p_read733, i16 %p_read834, i16 %p_read935, i16 %p_read1036, i16 %p_read_79, i16 %p_read_78, i16 %p_read_77, i16 %p_read_76, i16 %p_read_75, i16 %p_read_74, i16 %p_read_73, i16 %p_read_72, i16 %p_read_71, i8 %p_read_68, i8 %p_read_67, i8 %p_read_66, i8 %p_read2046, i8 %p_read_70, i8 %p_read_69, i16 %out_SaoOffsetVal, i8 %p_read228, i8 %p_read329, i8 %p_read430, i8 %out_SaoTypeIdx_3_loc, i8 %out_SaoTypeIdx33_3_loc, i8 %out_SaoTypeIdx34_3_loc, i8 %out_SaoEOClass35_3_loc, i8 %out_SaoEOClass36_3_loc, i8 %out_sao_band_position_3_loc, i8 %out_SaoEOClass_3_loc, i8 %out_sao_band_position37_3_loc, i8 %out_sao_band_position38_3_loc"   --->   Operation 183 'call' 'call_ln0' <Predicate = (or_ln141 & sao_merge_left_flag_021)> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.93>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%clIdx_1 = load i2 %clIdx" [src/deBin.cpp:142]   --->   Operation 184 'load' 'clIdx_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%sao_eo_class_luma_load = load i8 %sao_eo_class_luma"   --->   Operation 185 'load' 'sao_eo_class_luma_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%sao_eo_class_chroma_load = load i8 %sao_eo_class_chroma"   --->   Operation 186 'load' 'sao_eo_class_chroma_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%sao_eo_class_chroma_1_load = load i8 %sao_eo_class_chroma_1"   --->   Operation 187 'load' 'sao_eo_class_chroma_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%out_sao_band_position38_0_load = load i8 %out_sao_band_position38_0"   --->   Operation 188 'load' 'out_sao_band_position38_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%out_sao_band_position37_0_load = load i8 %out_sao_band_position37_0"   --->   Operation 189 'load' 'out_sao_band_position37_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%out_sao_band_position_0_load = load i8 %out_sao_band_position_0"   --->   Operation 190 'load' 'out_sao_band_position_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_0_load = load i8 %out_SaoTypeIdx34_0"   --->   Operation 191 'load' 'out_SaoTypeIdx34_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_0_load = load i8 %out_SaoTypeIdx33_0"   --->   Operation 192 'load' 'out_SaoTypeIdx33_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_0_load = load i8 %out_SaoTypeIdx_0"   --->   Operation 193 'load' 'out_SaoTypeIdx_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.95ns)   --->   "%icmp_ln142 = icmp_eq  i2 %clIdx_1, i2 3" [src/deBin.cpp:142]   --->   Operation 194 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 195 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (1.56ns)   --->   "%add_ln142 = add i2 %clIdx_1, i2 1" [src/deBin.cpp:142]   --->   Operation 196 'add' 'add_ln142' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %.split18, void %.loopexit12.loopexit" [src/deBin.cpp:142]   --->   Operation 197 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.95ns)   --->   "%icmp_ln143 = icmp_eq  i2 %clIdx_1, i2 0" [src/deBin.cpp:143]   --->   Operation 198 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln143)   --->   "%and_ln143 = and i1 %icmp_ln143, i1 %p_read26" [src/deBin.cpp:143]   --->   Operation 199 'and' 'and_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.95ns)   --->   "%icmp_ln143_1 = icmp_ne  i2 %clIdx_1, i2 0" [src/deBin.cpp:143]   --->   Operation 200 'icmp' 'icmp_ln143_1' <Predicate = (!icmp_ln142)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln143)   --->   "%and_ln143_1 = and i1 %icmp_ln143_1, i1 %p_read127" [src/deBin.cpp:143]   --->   Operation 201 'and' 'and_ln143_1' <Predicate = (!icmp_ln142)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln143 = or i1 %and_ln143, i1 %and_ln143_1" [src/deBin.cpp:143]   --->   Operation 202 'or' 'or_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (1.70ns)   --->   "%br_ln0 = br void %.loopexit12"   --->   Operation 203 'br' 'br_ln0' <Predicate = (icmp_ln142)> <Delay = 1.70>

State 9 <SV = 8> <Delay = 6.99>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i2 %clIdx_1" [src/deBin.cpp:188]   --->   Operation 204 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %clIdx_1, i2 0" [src/deBin.cpp:188]   --->   Operation 205 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i4 %tmp_s" [src/deBin.cpp:188]   --->   Operation 206 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.73ns)   --->   "%add_ln188 = add i4 %tmp_s, i4 %zext_ln188_1" [src/deBin.cpp:188]   --->   Operation 207 'add' 'add_ln188' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i4 %add_ln188" [src/deBin.cpp:188]   --->   Operation 208 'zext' 'zext_ln188_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln188_2" [src/deBin.cpp:188]   --->   Operation 209 'getelementptr' 'out_SaoOffsetVal_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln182 = or i4 %tmp_s, i4 1" [src/deBin.cpp:182]   --->   Operation 210 'or' 'or_ln182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln182" [src/deBin.cpp:182]   --->   Operation 211 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sao_offset_sign_addr = getelementptr i1 %sao_offset_sign, i64 0, i64 %tmp_9" [src/deBin.cpp:182]   --->   Operation 212 'getelementptr' 'sao_offset_sign_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%sao_offset_sign_addr_1 = getelementptr i1 %sao_offset_sign, i64 0, i64 %zext_ln188" [src/deBin.cpp:182]   --->   Operation 213 'getelementptr' 'sao_offset_sign_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%or_ln183 = or i4 %tmp_s, i4 3" [src/deBin.cpp:183]   --->   Operation 214 'or' 'or_ln183' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln183" [src/deBin.cpp:183]   --->   Operation 215 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%sao_offset_sign_addr_2 = getelementptr i1 %sao_offset_sign, i64 0, i64 %tmp_10" [src/deBin.cpp:183]   --->   Operation 216 'getelementptr' 'sao_offset_sign_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%or_ln183_1 = or i4 %tmp_s, i4 2" [src/deBin.cpp:183]   --->   Operation 217 'or' 'or_ln183_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln183_1" [src/deBin.cpp:183]   --->   Operation 218 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sao_offset_sign_addr_3 = getelementptr i1 %sao_offset_sign, i64 0, i64 %tmp_11" [src/deBin.cpp:183]   --->   Operation 219 'getelementptr' 'sao_offset_sign_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/deBin.cpp:142]   --->   Operation 220 'specloopname' 'specloopname_ln142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %or_ln143, void %.split18._crit_edge, void" [src/deBin.cpp:143]   --->   Operation 221 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (1.13ns)   --->   "%switch_ln144 = switch i2 %clIdx_1, void %._crit_edge, i2 0, void, i2 1, void" [src/deBin.cpp:144]   --->   Operation 222 'switch' 'switch_ln144' <Predicate = (or_ln143)> <Delay = 1.13>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%state_ivlOffset_1_load = load i32 %state_ivlOffset_1" [src/deBin.cpp:23]   --->   Operation 223 'load' 'state_ivlOffset_1_load' <Predicate = (or_ln143 & clIdx_1 == 1)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_1_load = load i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:23]   --->   Operation 224 'load' 'state_bstate_held_aligned_word_1_load' <Predicate = (or_ln143 & clIdx_1 == 1)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_1_load = load i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:23]   --->   Operation 225 'load' 'state_bstate_n_bits_held_1_load' <Predicate = (or_ln143 & clIdx_1 == 1)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_1_load = load i32 %state_bstate_currIdx_1" [src/deBin.cpp:23]   --->   Operation 226 'load' 'state_bstate_currIdx_1_load' <Predicate = (or_ln143 & clIdx_1 == 1)> <Delay = 0.00>
ST_9 : Operation 227 [2/2] (6.99ns)   --->   "%call_ret3 = call i81 @decode_decision, i1 0, i32 %state_ivlOffset_1_load, i32 %state_bstate_currIdx_1_load, i8 %state_bstate_n_bits_held_1_load, i8 %state_bstate_held_aligned_word_1_load, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/deBin.cpp:23]   --->   Operation 227 'call' 'call_ret3' <Predicate = (or_ln143 & clIdx_1 == 1)> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%state_ivlOffset_1_load_1 = load i32 %state_ivlOffset_1" [src/deBin.cpp:23]   --->   Operation 228 'load' 'state_ivlOffset_1_load_1' <Predicate = (or_ln143 & clIdx_1 == 0)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_1_load_1 = load i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:23]   --->   Operation 229 'load' 'state_bstate_held_aligned_word_1_load_1' <Predicate = (or_ln143 & clIdx_1 == 0)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_1_load_1 = load i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:23]   --->   Operation 230 'load' 'state_bstate_n_bits_held_1_load_1' <Predicate = (or_ln143 & clIdx_1 == 0)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_1_load_1 = load i32 %state_bstate_currIdx_1" [src/deBin.cpp:23]   --->   Operation 231 'load' 'state_bstate_currIdx_1_load_1' <Predicate = (or_ln143 & clIdx_1 == 0)> <Delay = 0.00>
ST_9 : Operation 232 [2/2] (6.99ns)   --->   "%call_ret8 = call i81 @decode_decision, i1 0, i32 %state_ivlOffset_1_load_1, i32 %state_bstate_currIdx_1_load_1, i8 %state_bstate_n_bits_held_1_load_1, i8 %state_bstate_held_aligned_word_1_load_1, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/deBin.cpp:23]   --->   Operation 232 'call' 'call_ret8' <Predicate = (or_ln143 & clIdx_1 == 0)> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.02>
ST_10 : Operation 233 [1/2] (6.02ns)   --->   "%call_ret3 = call i81 @decode_decision, i1 0, i32 %state_ivlOffset_1_load, i32 %state_bstate_currIdx_1_load, i8 %state_bstate_n_bits_held_1_load, i8 %state_bstate_held_aligned_word_1_load, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/deBin.cpp:23]   --->   Operation 233 'call' 'call_ret3' <Predicate = true> <Delay = 6.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%binVal_1 = extractvalue i81 %call_ret3" [src/deBin.cpp:23]   --->   Operation 234 'extractvalue' 'binVal_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret4 = extractvalue i81 %call_ret3" [src/deBin.cpp:23]   --->   Operation 235 'extractvalue' 'state_bstate_held_aligned_word_ret4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret4 = extractvalue i81 %call_ret3" [src/deBin.cpp:23]   --->   Operation 236 'extractvalue' 'state_bstate_n_bits_held_ret4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret4 = extractvalue i81 %call_ret3" [src/deBin.cpp:23]   --->   Operation 237 'extractvalue' 'state_bstate_currIdx_ret4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret5 = extractvalue i81 %call_ret3" [src/deBin.cpp:23]   --->   Operation 238 'extractvalue' 'state_ivlOffset_ret5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %binVal_1, void %._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge, void" [src/deBin.cpp:24]   --->   Operation 239 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 240 [1/1] (2.18ns)   --->   "%store_ln24 = store i32 %state_bstate_currIdx_ret4, i32 %state_bstate_currIdx_1" [src/deBin.cpp:24]   --->   Operation 240 'store' 'store_ln24' <Predicate = true> <Delay = 2.18>
ST_11 : Operation 241 [1/1] (2.18ns)   --->   "%store_ln24 = store i8 %state_bstate_n_bits_held_ret4, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:24]   --->   Operation 241 'store' 'store_ln24' <Predicate = true> <Delay = 2.18>
ST_11 : Operation 242 [1/1] (2.18ns)   --->   "%store_ln24 = store i8 %state_bstate_held_aligned_word_ret4, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:24]   --->   Operation 242 'store' 'store_ln24' <Predicate = true> <Delay = 2.18>
ST_11 : Operation 243 [1/1] (2.18ns)   --->   "%store_ln24 = store i32 %state_ivlOffset_ret5, i32 %state_ivlOffset_1" [src/deBin.cpp:24]   --->   Operation 243 'store' 'store_ln24' <Predicate = true> <Delay = 2.18>
ST_11 : Operation 244 [1/1] (1.58ns)   --->   "%br_ln24 = br void %_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14" [src/deBin.cpp:24]   --->   Operation 244 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 12 <SV = 10> <Delay = 6.99>
ST_12 : Operation 245 [2/2] (6.99ns)   --->   "%call_ret5 = call i81 @decode_decision, i1 1, i32 %state_ivlOffset_ret5, i32 %state_bstate_currIdx_ret4, i8 %state_bstate_n_bits_held_ret4, i8 %state_bstate_held_aligned_word_ret4, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/deBin.cpp:28]   --->   Operation 245 'call' 'call_ret5' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 7.02>
ST_13 : Operation 246 [1/2] (6.02ns)   --->   "%call_ret5 = call i81 @decode_decision, i1 1, i32 %state_ivlOffset_ret5, i32 %state_bstate_currIdx_ret4, i8 %state_bstate_n_bits_held_ret4, i8 %state_bstate_held_aligned_word_ret4, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/deBin.cpp:28]   --->   Operation 246 'call' 'call_ret5' <Predicate = true> <Delay = 6.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%binVal_3 = extractvalue i81 %call_ret5" [src/deBin.cpp:28]   --->   Operation 247 'extractvalue' 'binVal_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret6 = extractvalue i81 %call_ret5" [src/deBin.cpp:28]   --->   Operation 248 'extractvalue' 'state_bstate_held_aligned_word_ret6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret7 = extractvalue i81 %call_ret5" [src/deBin.cpp:28]   --->   Operation 249 'extractvalue' 'state_bstate_n_bits_held_ret7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret7 = extractvalue i81 %call_ret5" [src/deBin.cpp:28]   --->   Operation 250 'extractvalue' 'state_bstate_currIdx_ret7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret7 = extractvalue i81 %call_ret5" [src/deBin.cpp:28]   --->   Operation 251 'extractvalue' 'state_ivlOffset_ret7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.99ns) (out node of the LUT)   --->   "%phitmp = select i1 %binVal_3, i2 2, i2 1" [src/deBin.cpp:28]   --->   Operation 252 'select' 'phitmp' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 12> <Delay = 3.25>
ST_14 : Operation 253 [1/1] (2.18ns)   --->   "%store_ln28 = store i32 %state_bstate_currIdx_ret7, i32 %state_bstate_currIdx_1" [src/deBin.cpp:28]   --->   Operation 253 'store' 'store_ln28' <Predicate = (clIdx_1 == 1 & binVal_1)> <Delay = 2.18>
ST_14 : Operation 254 [1/1] (2.18ns)   --->   "%store_ln28 = store i8 %state_bstate_n_bits_held_ret7, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:28]   --->   Operation 254 'store' 'store_ln28' <Predicate = (clIdx_1 == 1 & binVal_1)> <Delay = 2.18>
ST_14 : Operation 255 [1/1] (2.18ns)   --->   "%store_ln28 = store i8 %state_bstate_held_aligned_word_ret6, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:28]   --->   Operation 255 'store' 'store_ln28' <Predicate = (clIdx_1 == 1 & binVal_1)> <Delay = 2.18>
ST_14 : Operation 256 [1/1] (2.18ns)   --->   "%store_ln28 = store i32 %state_ivlOffset_ret7, i32 %state_ivlOffset_1" [src/deBin.cpp:28]   --->   Operation 256 'store' 'store_ln28' <Predicate = (clIdx_1 == 1 & binVal_1)> <Delay = 2.18>
ST_14 : Operation 257 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14"   --->   Operation 257 'br' 'br_ln0' <Predicate = (clIdx_1 == 1 & binVal_1)> <Delay = 1.58>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%sao_type_idx_chroma = phi i2 %phitmp, void, i2 0, void %._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge" [src/deBin.cpp:152]   --->   Operation 258 'phi' 'sao_type_idx_chroma' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i2 %sao_type_idx_chroma" [src/deBin.cpp:121]   --->   Operation 259 'zext' 'zext_ln121' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln154 = store i8 %zext_ln121, i8 %out_SaoTypeIdx33_0" [src/deBin.cpp:154]   --->   Operation 260 'store' 'store_ln154' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln154 = store i8 %zext_ln121, i8 %out_SaoTypeIdx34_0" [src/deBin.cpp:154]   --->   Operation 261 'store' 'store_ln154' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln154 = br void %._crit_edge" [src/deBin.cpp:154]   --->   Operation 262 'br' 'br_ln154' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (2.18ns)   --->   "%store_ln28 = store i32 %state_bstate_currIdx_ret6, i32 %state_bstate_currIdx_1" [src/deBin.cpp:28]   --->   Operation 263 'store' 'store_ln28' <Predicate = (clIdx_1 == 0 & binVal)> <Delay = 2.18>
ST_14 : Operation 264 [1/1] (2.18ns)   --->   "%store_ln28 = store i8 %state_bstate_n_bits_held_ret5, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:28]   --->   Operation 264 'store' 'store_ln28' <Predicate = (clIdx_1 == 0 & binVal)> <Delay = 2.18>
ST_14 : Operation 265 [1/1] (2.18ns)   --->   "%store_ln28 = store i8 %state_bstate_held_aligned_word_ret5, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:28]   --->   Operation 265 'store' 'store_ln28' <Predicate = (clIdx_1 == 0 & binVal)> <Delay = 2.18>
ST_14 : Operation 266 [1/1] (2.18ns)   --->   "%store_ln28 = store i32 %state_ivlOffset_ret6, i32 %state_ivlOffset_1" [src/deBin.cpp:28]   --->   Operation 266 'store' 'store_ln28' <Predicate = (clIdx_1 == 0 & binVal)> <Delay = 2.18>
ST_14 : Operation 267 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit"   --->   Operation 267 'br' 'br_ln0' <Predicate = (clIdx_1 == 0 & binVal)> <Delay = 1.58>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%sao_type_idx_luma = phi i2 %phitmp1, void, i2 0, void %._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge" [src/deBin.cpp:146]   --->   Operation 268 'phi' 'sao_type_idx_luma' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i2 %sao_type_idx_luma" [src/deBin.cpp:120]   --->   Operation 269 'zext' 'zext_ln120' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %zext_ln120, i8 %out_SaoTypeIdx_0" [src/deBin.cpp:150]   --->   Operation 270 'store' 'store_ln150' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln150 = br void %._crit_edge" [src/deBin.cpp:150]   --->   Operation 271 'br' 'br_ln150' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_0_load_1 = load i8 %out_SaoTypeIdx34_0"   --->   Operation 272 'load' 'out_SaoTypeIdx34_0_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_0_load_1 = load i8 %out_SaoTypeIdx33_0"   --->   Operation 273 'load' 'out_SaoTypeIdx33_0_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_0_load_1 = load i8 %out_SaoTypeIdx_0"   --->   Operation 274 'load' 'out_SaoTypeIdx_0_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%state_ivlOffset_1_load_2 = load i32 %state_ivlOffset_1"   --->   Operation 275 'load' 'state_ivlOffset_1_load_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_1_load_2 = load i8 %state_bstate_held_aligned_word_1"   --->   Operation 276 'load' 'state_bstate_held_aligned_word_1_load_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_1_load_2 = load i8 %state_bstate_n_bits_held_1"   --->   Operation 277 'load' 'state_bstate_n_bits_held_1_load_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_1_load81 = load i32 %state_bstate_currIdx_1"   --->   Operation 278 'load' 'state_bstate_currIdx_1_load81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (1.70ns)   --->   "%tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %out_SaoTypeIdx_0_load_1, i8 %out_SaoTypeIdx33_0_load_1, i8 %out_SaoTypeIdx34_0_load_1, i2 %clIdx_1" [src/deBin.cpp:156]   --->   Operation 279 'mux' 'tmp_2' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/1] (1.55ns)   --->   "%icmp_ln156 = icmp_eq  i8 %tmp_2, i8 0" [src/deBin.cpp:156]   --->   Operation 280 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void, void %.split18._crit_edge" [src/deBin.cpp:156]   --->   Operation 281 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load = load i32 %baeState_0_constprop"   --->   Operation 282 'load' 'baeState_0_constprop_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (1.58ns)   --->   "%br_ln157 = br void" [src/deBin.cpp:157]   --->   Operation 283 'br' 'br_ln157' <Predicate = (!icmp_ln156)> <Delay = 1.58>

State 15 <SV = 9> <Delay = 6.02>
ST_15 : Operation 284 [1/2] (6.02ns)   --->   "%call_ret8 = call i81 @decode_decision, i1 0, i32 %state_ivlOffset_1_load_1, i32 %state_bstate_currIdx_1_load_1, i8 %state_bstate_n_bits_held_1_load_1, i8 %state_bstate_held_aligned_word_1_load_1, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/deBin.cpp:23]   --->   Operation 284 'call' 'call_ret8' <Predicate = true> <Delay = 6.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%binVal = extractvalue i81 %call_ret8" [src/deBin.cpp:23]   --->   Operation 285 'extractvalue' 'binVal' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret3 = extractvalue i81 %call_ret8" [src/deBin.cpp:23]   --->   Operation 286 'extractvalue' 'state_bstate_held_aligned_word_ret3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret3 = extractvalue i81 %call_ret8" [src/deBin.cpp:23]   --->   Operation 287 'extractvalue' 'state_bstate_n_bits_held_ret3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret3 = extractvalue i81 %call_ret8" [src/deBin.cpp:23]   --->   Operation 288 'extractvalue' 'state_bstate_currIdx_ret3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret3 = extractvalue i81 %call_ret8" [src/deBin.cpp:23]   --->   Operation 289 'extractvalue' 'state_ivlOffset_ret3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %binVal, void %._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge, void" [src/deBin.cpp:24]   --->   Operation 290 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 16 <SV = 10> <Delay = 2.18>
ST_16 : Operation 291 [1/1] (2.18ns)   --->   "%store_ln24 = store i32 %state_bstate_currIdx_ret3, i32 %state_bstate_currIdx_1" [src/deBin.cpp:24]   --->   Operation 291 'store' 'store_ln24' <Predicate = true> <Delay = 2.18>
ST_16 : Operation 292 [1/1] (2.18ns)   --->   "%store_ln24 = store i8 %state_bstate_n_bits_held_ret3, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:24]   --->   Operation 292 'store' 'store_ln24' <Predicate = true> <Delay = 2.18>
ST_16 : Operation 293 [1/1] (2.18ns)   --->   "%store_ln24 = store i8 %state_bstate_held_aligned_word_ret3, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:24]   --->   Operation 293 'store' 'store_ln24' <Predicate = true> <Delay = 2.18>
ST_16 : Operation 294 [1/1] (2.18ns)   --->   "%store_ln24 = store i32 %state_ivlOffset_ret3, i32 %state_ivlOffset_1" [src/deBin.cpp:24]   --->   Operation 294 'store' 'store_ln24' <Predicate = true> <Delay = 2.18>
ST_16 : Operation 295 [1/1] (1.58ns)   --->   "%br_ln24 = br void %_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit" [src/deBin.cpp:24]   --->   Operation 295 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 17 <SV = 10> <Delay = 6.99>
ST_17 : Operation 296 [2/2] (6.99ns)   --->   "%call_ret4 = call i81 @decode_decision, i1 1, i32 %state_ivlOffset_ret3, i32 %state_bstate_currIdx_ret3, i8 %state_bstate_n_bits_held_ret3, i8 %state_bstate_held_aligned_word_ret3, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/deBin.cpp:28]   --->   Operation 296 'call' 'call_ret4' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 11> <Delay = 7.02>
ST_18 : Operation 297 [1/2] (6.02ns)   --->   "%call_ret4 = call i81 @decode_decision, i1 1, i32 %state_ivlOffset_ret3, i32 %state_bstate_currIdx_ret3, i8 %state_bstate_n_bits_held_ret3, i8 %state_bstate_held_aligned_word_ret3, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/deBin.cpp:28]   --->   Operation 297 'call' 'call_ret4' <Predicate = true> <Delay = 6.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node phitmp1)   --->   "%binVal_2 = extractvalue i81 %call_ret4" [src/deBin.cpp:28]   --->   Operation 298 'extractvalue' 'binVal_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret5 = extractvalue i81 %call_ret4" [src/deBin.cpp:28]   --->   Operation 299 'extractvalue' 'state_bstate_held_aligned_word_ret5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret5 = extractvalue i81 %call_ret4" [src/deBin.cpp:28]   --->   Operation 300 'extractvalue' 'state_bstate_n_bits_held_ret5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret6 = extractvalue i81 %call_ret4" [src/deBin.cpp:28]   --->   Operation 301 'extractvalue' 'state_bstate_currIdx_ret6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret6 = extractvalue i81 %call_ret4" [src/deBin.cpp:28]   --->   Operation 302 'extractvalue' 'state_ivlOffset_ret6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.99ns) (out node of the LUT)   --->   "%phitmp1 = select i1 %binVal_2, i2 2, i2 1" [src/deBin.cpp:28]   --->   Operation 303 'select' 'phitmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 13> <Delay = 6.85>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_5 = phi i32 %state_bstate_currIdx_1_load81, void, i32 %state_bstate_currIdx_7_loc_load, void %.split10"   --->   Operation 304 'phi' 'state_bstate_currIdx_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_5 = phi i8 %state_bstate_n_bits_held_1_load_2, void, i8 %state_bstate_n_bits_held_7_loc_load, void %.split10"   --->   Operation 305 'phi' 'state_bstate_n_bits_held_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_5 = phi i8 %state_bstate_held_aligned_word_1_load_2, void, i8 %state_bstate_held_aligned_word_7_loc_load, void %.split10"   --->   Operation 306 'phi' 'state_bstate_held_aligned_word_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%state_ivlOffset_5 = phi i32 %state_ivlOffset_1_load_2, void, i32 %ret_1_loc_load, void %.split10"   --->   Operation 307 'phi' 'state_ivlOffset_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%i_2 = phi i3 0, void, i3 %add_ln157, void %.split10" [src/deBin.cpp:157]   --->   Operation 308 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %state_ivlOffset_5" [src/deBin.cpp:157]   --->   Operation 309 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (1.13ns)   --->   "%icmp_ln157 = icmp_eq  i3 %i_2, i3 4" [src/deBin.cpp:157]   --->   Operation 310 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 311 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (1.65ns)   --->   "%add_ln157 = add i3 %i_2, i3 1" [src/deBin.cpp:157]   --->   Operation 312 'add' 'add_ln157' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %.split10, void" [src/deBin.cpp:157]   --->   Operation 313 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [2/2] (5.72ns)   --->   "%call_ln157 = call void @sao_top_Pipeline_VITIS_LOOP_54_1, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i31 %trunc_ln157, i32 %baeState_0_constprop_load, i8 %bStream, i8 %p_loc, i32 %state_bstate_currIdx_7_loc, i8 %state_bstate_n_bits_held_7_loc, i8 %state_bstate_held_aligned_word_7_loc, i32 %ret_1_loc" [src/deBin.cpp:157]   --->   Operation 314 'call' 'call_ln157' <Predicate = (!icmp_ln157)> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 315 [1/1] (1.55ns)   --->   "%icmp_ln161 = icmp_eq  i8 %tmp_2, i8 1" [src/deBin.cpp:161]   --->   Operation 315 'icmp' 'icmp_ln161' <Predicate = (icmp_ln157)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void, void %.preheader16.preheader" [src/deBin.cpp:161]   --->   Operation 316 'br' 'br_ln161' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (1.70ns)   --->   "%switch_ln171 = switch i2 %clIdx_1, void %._crit_edge26, i2 0, void, i2 1, void" [src/deBin.cpp:171]   --->   Operation 317 'switch' 'switch_ln171' <Predicate = (icmp_ln157 & !icmp_ln161)> <Delay = 1.70>
ST_19 : Operation 318 [2/2] (3.29ns)   --->   "%call_ret6 = call i112 @parseSAOEO, i32 %state_ivlOffset_5, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i8 %bStream, i32 %baeState_0_constprop" [src/deBin.cpp:178]   --->   Operation 318 'call' 'call_ret6' <Predicate = (clIdx_1 == 1 & icmp_ln157 & !icmp_ln161)> <Delay = 3.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 319 [2/2] (3.29ns)   --->   "%call_ret = call i112 @parseSAOEO, i32 %state_ivlOffset_5, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i8 %bStream, i32 %baeState_0_constprop" [src/deBin.cpp:172]   --->   Operation 319 'call' 'call_ret' <Predicate = (clIdx_1 == 0 & icmp_ln157 & !icmp_ln161)> <Delay = 3.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 320 [2/2] (4.05ns)   --->   "%call_ln188 = call void @sao_top_Pipeline_VITIS_LOOP_162_3, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i32 %state_ivlOffset_5, i4 %tmp_s, i8 %sao_offset_abs, i1 %sao_offset_sign, i32 %baeState_0_constprop_load, i8 %bStream, i32 %state_bstate_currIdx_8_loc, i8 %state_bstate_n_bits_held_8_loc, i8 %state_bstate_held_aligned_word_8_loc, i32 %state_ivlOffset_6_loc, i8 %p_loc4, i8 %p_loc5, i31 %p_loc6" [src/deBin.cpp:188]   --->   Operation 320 'call' 'call_ln188' <Predicate = (icmp_ln157 & icmp_ln161)> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 14> <Delay = 4.44>
ST_20 : Operation 321 [1/2] (4.44ns)   --->   "%call_ln157 = call void @sao_top_Pipeline_VITIS_LOOP_54_1, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i31 %trunc_ln157, i32 %baeState_0_constprop_load, i8 %bStream, i8 %p_loc, i32 %state_bstate_currIdx_7_loc, i8 %state_bstate_n_bits_held_7_loc, i8 %state_bstate_held_aligned_word_7_loc, i32 %ret_1_loc" [src/deBin.cpp:157]   --->   Operation 321 'call' 'call_ln157' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 15> <Delay = 4.05>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i3 %i_2" [src/deBin.cpp:159]   --->   Operation 322 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (1.73ns)   --->   "%add_ln159 = add i4 %tmp_s, i4 %zext_ln159" [src/deBin.cpp:159]   --->   Operation 323 'add' 'add_ln159' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i4 %add_ln159" [src/deBin.cpp:159]   --->   Operation 324 'zext' 'zext_ln159_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%sao_offset_abs_addr = getelementptr i8 %sao_offset_abs, i64 0, i64 %zext_ln159_1" [src/deBin.cpp:159]   --->   Operation 325 'getelementptr' 'sao_offset_abs_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/deBin.cpp:157]   --->   Operation 326 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 327 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_7_loc_load = load i32 %state_bstate_currIdx_7_loc"   --->   Operation 328 'load' 'state_bstate_currIdx_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_7_loc_load = load i8 %state_bstate_n_bits_held_7_loc"   --->   Operation 329 'load' 'state_bstate_n_bits_held_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_7_loc_load = load i8 %state_bstate_held_aligned_word_7_loc"   --->   Operation 330 'load' 'state_bstate_held_aligned_word_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%ret_1_loc_load = load i32 %ret_1_loc"   --->   Operation 331 'load' 'ret_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (2.32ns)   --->   "%store_ln159 = store i8 %p_loc_load, i4 %sao_offset_abs_addr" [src/deBin.cpp:159]   --->   Operation 332 'store' 'store_ln159' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12> <RAM>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 333 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 14> <Delay = 2.32>
ST_22 : Operation 334 [1/2] (0.00ns)   --->   "%call_ret6 = call i112 @parseSAOEO, i32 %state_ivlOffset_5, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i8 %bStream, i32 %baeState_0_constprop" [src/deBin.cpp:178]   --->   Operation 334 'call' 'call_ret6' <Predicate = (clIdx_1 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret4 = extractvalue i112 %call_ret6" [src/deBin.cpp:178]   --->   Operation 335 'extractvalue' 'state_ivlOffset_ret4' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret5 = extractvalue i112 %call_ret6" [src/deBin.cpp:178]   --->   Operation 336 'extractvalue' 'state_bstate_currIdx_ret5' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret6 = extractvalue i112 %call_ret6" [src/deBin.cpp:178]   --->   Operation 337 'extractvalue' 'state_bstate_n_bits_held_ret6' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret7 = extractvalue i112 %call_ret6" [src/deBin.cpp:178]   --->   Operation 338 'extractvalue' 'state_bstate_held_aligned_word_ret7' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%symbolVal_3 = extractvalue i112 %call_ret6" [src/deBin.cpp:178]   --->   Operation 339 'extractvalue' 'symbolVal_3' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%sao_eo_class_chroma_2 = trunc i32 %symbolVal_3" [src/deBin.cpp:179]   --->   Operation 340 'trunc' 'sao_eo_class_chroma_2' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln181 = store i8 %sao_eo_class_chroma_2, i8 %sao_eo_class_chroma_1" [src/deBin.cpp:181]   --->   Operation 341 'store' 'store_ln181' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln181 = store i8 %sao_eo_class_chroma_2, i8 %sao_eo_class_chroma" [src/deBin.cpp:181]   --->   Operation 342 'store' 'store_ln181' <Predicate = (clIdx_1 == 1)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (1.70ns)   --->   "%br_ln181 = br void %._crit_edge26" [src/deBin.cpp:181]   --->   Operation 343 'br' 'br_ln181' <Predicate = (clIdx_1 == 1)> <Delay = 1.70>
ST_22 : Operation 344 [1/2] (0.00ns)   --->   "%call_ret = call i112 @parseSAOEO, i32 %state_ivlOffset_5, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i8 %bStream, i32 %baeState_0_constprop" [src/deBin.cpp:172]   --->   Operation 344 'call' 'call_ret' <Predicate = (clIdx_1 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret = extractvalue i112 %call_ret" [src/deBin.cpp:172]   --->   Operation 345 'extractvalue' 'state_ivlOffset_ret' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret = extractvalue i112 %call_ret" [src/deBin.cpp:172]   --->   Operation 346 'extractvalue' 'state_bstate_currIdx_ret' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret = extractvalue i112 %call_ret" [src/deBin.cpp:172]   --->   Operation 347 'extractvalue' 'state_bstate_n_bits_held_ret' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret = extractvalue i112 %call_ret" [src/deBin.cpp:172]   --->   Operation 348 'extractvalue' 'state_bstate_held_aligned_word_ret' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%symbolVal_2 = extractvalue i112 %call_ret" [src/deBin.cpp:172]   --->   Operation 349 'extractvalue' 'symbolVal_2' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (0.00ns)   --->   "%sao_eo_class_luma_1 = trunc i32 %symbolVal_2" [src/deBin.cpp:173]   --->   Operation 350 'trunc' 'sao_eo_class_luma_1' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %sao_eo_class_luma_1, i8 %sao_eo_class_luma" [src/deBin.cpp:177]   --->   Operation 351 'store' 'store_ln177' <Predicate = (clIdx_1 == 0)> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (1.70ns)   --->   "%br_ln177 = br void %._crit_edge26" [src/deBin.cpp:177]   --->   Operation 352 'br' 'br_ln177' <Predicate = (clIdx_1 == 0)> <Delay = 1.70>
ST_22 : Operation 353 [1/1] (2.32ns)   --->   "%store_ln182 = store i1 0, i4 %sao_offset_sign_addr" [src/deBin.cpp:182]   --->   Operation 353 'store' 'store_ln182' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_22 : Operation 354 [1/1] (2.32ns)   --->   "%store_ln182 = store i1 0, i4 %sao_offset_sign_addr_1" [src/deBin.cpp:182]   --->   Operation 354 'store' 'store_ln182' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>

State 23 <SV = 15> <Delay = 2.32>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_13 = phi i32 %state_bstate_currIdx_ret5, void, i32 %state_bstate_currIdx_ret, void, i32 %state_bstate_currIdx_5, void" [src/deBin.cpp:178]   --->   Operation 355 'phi' 'state_bstate_currIdx_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_13 = phi i8 %state_bstate_n_bits_held_ret6, void, i8 %state_bstate_n_bits_held_ret, void, i8 %state_bstate_n_bits_held_5, void" [src/deBin.cpp:178]   --->   Operation 356 'phi' 'state_bstate_n_bits_held_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_13 = phi i8 %state_bstate_held_aligned_word_ret7, void, i8 %state_bstate_held_aligned_word_ret, void, i8 %state_bstate_held_aligned_word_5, void" [src/deBin.cpp:178]   --->   Operation 357 'phi' 'state_bstate_held_aligned_word_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%state_ivlOffset_9 = phi i32 %state_ivlOffset_ret4, void, i32 %state_ivlOffset_ret, void, i32 %state_ivlOffset_5, void" [src/deBin.cpp:178]   --->   Operation 358 'phi' 'state_ivlOffset_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (2.32ns)   --->   "%store_ln183 = store i1 1, i4 %sao_offset_sign_addr_2" [src/deBin.cpp:183]   --->   Operation 359 'store' 'store_ln183' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_23 : Operation 360 [1/1] (2.32ns)   --->   "%store_ln183 = store i1 1, i4 %sao_offset_sign_addr_3" [src/deBin.cpp:183]   --->   Operation 360 'store' 'store_ln183' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_23 : Operation 361 [1/1] (2.18ns)   --->   "%store_ln178 = store i32 %state_bstate_currIdx_13, i32 %state_bstate_currIdx_1" [src/deBin.cpp:178]   --->   Operation 361 'store' 'store_ln178' <Predicate = true> <Delay = 2.18>
ST_23 : Operation 362 [1/1] (2.18ns)   --->   "%store_ln178 = store i8 %state_bstate_n_bits_held_13, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:178]   --->   Operation 362 'store' 'store_ln178' <Predicate = true> <Delay = 2.18>
ST_23 : Operation 363 [1/1] (2.18ns)   --->   "%store_ln178 = store i8 %state_bstate_held_aligned_word_13, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:178]   --->   Operation 363 'store' 'store_ln178' <Predicate = true> <Delay = 2.18>
ST_23 : Operation 364 [1/1] (2.18ns)   --->   "%store_ln178 = store i32 %state_ivlOffset_9, i32 %state_ivlOffset_1" [src/deBin.cpp:178]   --->   Operation 364 'store' 'store_ln178' <Predicate = true> <Delay = 2.18>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split18._crit_edge"   --->   Operation 365 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 14> <Delay = 0.00>
ST_24 : Operation 366 [1/2] (0.00ns)   --->   "%call_ln188 = call void @sao_top_Pipeline_VITIS_LOOP_162_3, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i32 %state_ivlOffset_5, i4 %tmp_s, i8 %sao_offset_abs, i1 %sao_offset_sign, i32 %baeState_0_constprop_load, i8 %bStream, i32 %state_bstate_currIdx_8_loc, i8 %state_bstate_n_bits_held_8_loc, i8 %state_bstate_held_aligned_word_8_loc, i32 %state_ivlOffset_6_loc, i8 %p_loc4, i8 %p_loc5, i31 %p_loc6" [src/deBin.cpp:188]   --->   Operation 366 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 15> <Delay = 1.70>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_8_loc_load = load i32 %state_bstate_currIdx_8_loc"   --->   Operation 367 'load' 'state_bstate_currIdx_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_8_loc_load = load i8 %state_bstate_n_bits_held_8_loc"   --->   Operation 368 'load' 'state_bstate_n_bits_held_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_8_loc_load = load i8 %state_bstate_held_aligned_word_8_loc"   --->   Operation 369 'load' 'state_bstate_held_aligned_word_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [1/1] (0.00ns)   --->   "%state_ivlOffset_6_loc_load = load i32 %state_ivlOffset_6_loc"   --->   Operation 370 'load' 'state_ivlOffset_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%p_loc4_load = load i8 %p_loc4"   --->   Operation 371 'load' 'p_loc4_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (0.00ns)   --->   "%p_loc5_load = load i8 %p_loc5"   --->   Operation 372 'load' 'p_loc5_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%p_loc6_load = load i31 %p_loc6"   --->   Operation 373 'load' 'p_loc6_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 374 [2/2] (1.70ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_96_1, i32 %state_bstate_currIdx_8_loc_load, i8 %state_bstate_n_bits_held_8_loc_load, i8 %state_bstate_held_aligned_word_8_loc_load, i32 %state_ivlOffset_6_loc_load, i8 %p_loc4_load, i8 %p_loc5_load, i31 %p_loc6_load, i32 %baeState_0_constprop_load, i8 %bStream, i32 %state_bstate_currIdx_11_loc, i8 %state_bstate_n_bits_held_11_loc, i8 %state_bstate_held_aligned_word_11_loc, i32 %state_ivlOffset_8_loc, i8 %symbolVal_4_loc"   --->   Operation 374 'call' 'call_ln0' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 16> <Delay = 0.00>
ST_26 : Operation 375 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_96_1, i32 %state_bstate_currIdx_8_loc_load, i8 %state_bstate_n_bits_held_8_loc_load, i8 %state_bstate_held_aligned_word_8_loc_load, i32 %state_ivlOffset_6_loc_load, i8 %p_loc4_load, i8 %p_loc5_load, i31 %p_loc6_load, i32 %baeState_0_constprop_load, i8 %bStream, i32 %state_bstate_currIdx_11_loc, i8 %state_bstate_n_bits_held_11_loc, i8 %state_bstate_held_aligned_word_11_loc, i32 %state_ivlOffset_8_loc, i8 %symbolVal_4_loc"   --->   Operation 375 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 17> <Delay = 2.32>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_11_loc_load = load i32 %state_bstate_currIdx_11_loc"   --->   Operation 376 'load' 'state_bstate_currIdx_11_loc_load' <Predicate = (or_ln143 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_11_loc_load = load i8 %state_bstate_n_bits_held_11_loc"   --->   Operation 377 'load' 'state_bstate_n_bits_held_11_loc_load' <Predicate = (or_ln143 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_11_loc_load = load i8 %state_bstate_held_aligned_word_11_loc"   --->   Operation 378 'load' 'state_bstate_held_aligned_word_11_loc_load' <Predicate = (or_ln143 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%state_ivlOffset_8_loc_load = load i32 %state_ivlOffset_8_loc"   --->   Operation 379 'load' 'state_ivlOffset_8_loc_load' <Predicate = (or_ln143 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (0.00ns)   --->   "%symbolVal_4_loc_load = load i8 %symbolVal_4_loc"   --->   Operation 380 'load' 'symbolVal_4_loc_load' <Predicate = (or_ln143 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 381 [1/1] (1.13ns)   --->   "%switch_ln169 = switch i2 %clIdx_1, void %branch20, i2 0, void %.preheader16.preheader..split18._crit_edge_crit_edge, i2 1, void %branch19" [src/deBin.cpp:169]   --->   Operation 381 'switch' 'switch_ln169' <Predicate = (or_ln143 & !icmp_ln156 & icmp_ln161)> <Delay = 1.13>
ST_27 : Operation 382 [1/1] (2.18ns)   --->   "%store_ln169 = store i32 %state_bstate_currIdx_11_loc_load, i32 %state_bstate_currIdx_1" [src/deBin.cpp:169]   --->   Operation 382 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 1 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 383 [1/1] (2.18ns)   --->   "%store_ln169 = store i8 %state_bstate_n_bits_held_11_loc_load, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:169]   --->   Operation 383 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 1 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 384 [1/1] (2.18ns)   --->   "%store_ln169 = store i8 %state_bstate_held_aligned_word_11_loc_load, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:169]   --->   Operation 384 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 1 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 385 [1/1] (2.18ns)   --->   "%store_ln169 = store i32 %state_ivlOffset_8_loc_load, i32 %state_ivlOffset_1" [src/deBin.cpp:169]   --->   Operation 385 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 1 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln169 = store i8 %symbolVal_4_loc_load, i8 %out_sao_band_position37_0" [src/deBin.cpp:169]   --->   Operation 386 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 1 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln169 = br void %.split18._crit_edge" [src/deBin.cpp:169]   --->   Operation 387 'br' 'br_ln169' <Predicate = (or_ln143 & clIdx_1 == 1 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 388 [1/1] (2.18ns)   --->   "%store_ln169 = store i32 %state_bstate_currIdx_11_loc_load, i32 %state_bstate_currIdx_1" [src/deBin.cpp:169]   --->   Operation 388 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 0 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 389 [1/1] (2.18ns)   --->   "%store_ln169 = store i8 %state_bstate_n_bits_held_11_loc_load, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:169]   --->   Operation 389 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 0 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 390 [1/1] (2.18ns)   --->   "%store_ln169 = store i8 %state_bstate_held_aligned_word_11_loc_load, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:169]   --->   Operation 390 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 0 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 391 [1/1] (2.18ns)   --->   "%store_ln169 = store i32 %state_ivlOffset_8_loc_load, i32 %state_ivlOffset_1" [src/deBin.cpp:169]   --->   Operation 391 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 0 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln169 = store i8 %symbolVal_4_loc_load, i8 %out_sao_band_position_0" [src/deBin.cpp:169]   --->   Operation 392 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 == 0 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln169 = br void %.split18._crit_edge" [src/deBin.cpp:169]   --->   Operation 393 'br' 'br_ln169' <Predicate = (or_ln143 & clIdx_1 == 0 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 394 [1/1] (2.18ns)   --->   "%store_ln169 = store i32 %state_bstate_currIdx_11_loc_load, i32 %state_bstate_currIdx_1" [src/deBin.cpp:169]   --->   Operation 394 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 != 0 & clIdx_1 != 1 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 395 [1/1] (2.18ns)   --->   "%store_ln169 = store i8 %state_bstate_n_bits_held_11_loc_load, i8 %state_bstate_n_bits_held_1" [src/deBin.cpp:169]   --->   Operation 395 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 != 0 & clIdx_1 != 1 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 396 [1/1] (2.18ns)   --->   "%store_ln169 = store i8 %state_bstate_held_aligned_word_11_loc_load, i8 %state_bstate_held_aligned_word_1" [src/deBin.cpp:169]   --->   Operation 396 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 != 0 & clIdx_1 != 1 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 397 [1/1] (2.18ns)   --->   "%store_ln169 = store i32 %state_ivlOffset_8_loc_load, i32 %state_ivlOffset_1" [src/deBin.cpp:169]   --->   Operation 397 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 != 0 & clIdx_1 != 1 & !icmp_ln156 & icmp_ln161)> <Delay = 2.18>
ST_27 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln169 = store i8 %symbolVal_4_loc_load, i8 %out_sao_band_position38_0" [src/deBin.cpp:169]   --->   Operation 398 'store' 'store_ln169' <Predicate = (or_ln143 & clIdx_1 != 0 & clIdx_1 != 1 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln169 = br void %.split18._crit_edge" [src/deBin.cpp:169]   --->   Operation 399 'br' 'br_ln169' <Predicate = (or_ln143 & clIdx_1 != 0 & clIdx_1 != 1 & !icmp_ln156 & icmp_ln161)> <Delay = 0.00>
ST_27 : Operation 400 [1/1] (2.32ns)   --->   "%store_ln188 = store i16 0, i4 %out_SaoOffsetVal_addr" [src/deBin.cpp:188]   --->   Operation 400 'store' 'store_ln188' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_27 : Operation 401 [1/1] (1.58ns)   --->   "%store_ln142 = store i2 %add_ln142, i2 %clIdx" [src/deBin.cpp:142]   --->   Operation 401 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>

State 28 <SV = 18> <Delay = 4.05>
ST_28 : Operation 402 [2/2] (4.05ns)   --->   "%call_ln188 = call void @sao_top_Pipeline_VITIS_LOOP_189_4, i4 %tmp_s, i8 %sao_offset_abs, i1 %sao_offset_sign, i4 %add_ln188, i16 %out_SaoOffsetVal" [src/deBin.cpp:188]   --->   Operation 402 'call' 'call_ln188' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 19> <Delay = 0.00>
ST_29 : Operation 403 [1/2] (0.00ns)   --->   "%call_ln188 = call void @sao_top_Pipeline_VITIS_LOOP_189_4, i4 %tmp_s, i8 %sao_offset_abs, i1 %sao_offset_sign, i4 %add_ln188, i16 %out_SaoOffsetVal" [src/deBin.cpp:188]   --->   Operation 403 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 404 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 7> <Delay = 2.54>
ST_30 : Operation 405 [1/2] (2.54ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_201_5, i16 %p_read531, i16 %p_read632, i16 %p_read733, i16 %p_read834, i16 %p_read935, i16 %p_read1036, i16 %p_read_79, i16 %p_read_78, i16 %p_read_77, i16 %p_read_76, i16 %p_read_75, i16 %p_read_74, i16 %p_read_73, i16 %p_read_72, i16 %p_read_71, i8 %p_read_68, i8 %p_read_67, i8 %p_read_66, i8 %p_read2046, i8 %p_read_70, i8 %p_read_69, i16 %out_SaoOffsetVal, i8 %p_read228, i8 %p_read329, i8 %p_read430, i8 %out_SaoTypeIdx_3_loc, i8 %out_SaoTypeIdx33_3_loc, i8 %out_SaoTypeIdx34_3_loc, i8 %out_SaoEOClass35_3_loc, i8 %out_SaoEOClass36_3_loc, i8 %out_sao_band_position_3_loc, i8 %out_SaoEOClass_3_loc, i8 %out_sao_band_position37_3_loc, i8 %out_sao_band_position38_3_loc"   --->   Operation 405 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 8> <Delay = 0.00>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_3_loc_load = load i8 %out_SaoTypeIdx_3_loc"   --->   Operation 406 'load' 'out_SaoTypeIdx_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_3_loc_load = load i8 %out_SaoTypeIdx33_3_loc"   --->   Operation 407 'load' 'out_SaoTypeIdx33_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 408 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_3_loc_load = load i8 %out_SaoTypeIdx34_3_loc"   --->   Operation 408 'load' 'out_SaoTypeIdx34_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 409 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_3_loc_load = load i8 %out_SaoEOClass35_3_loc"   --->   Operation 409 'load' 'out_SaoEOClass35_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 410 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_3_loc_load = load i8 %out_SaoEOClass36_3_loc"   --->   Operation 410 'load' 'out_SaoEOClass36_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 411 [1/1] (0.00ns)   --->   "%out_sao_band_position_3_loc_load = load i8 %out_sao_band_position_3_loc"   --->   Operation 411 'load' 'out_sao_band_position_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%out_SaoEOClass_3_loc_load = load i8 %out_SaoEOClass_3_loc"   --->   Operation 412 'load' 'out_SaoEOClass_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 413 [1/1] (0.00ns)   --->   "%out_sao_band_position37_3_loc_load = load i8 %out_sao_band_position37_3_loc"   --->   Operation 413 'load' 'out_sao_band_position37_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 414 [1/1] (0.00ns)   --->   "%out_sao_band_position38_3_loc_load = load i8 %out_sao_band_position38_3_loc"   --->   Operation 414 'load' 'out_sao_band_position38_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit11"   --->   Operation 415 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 9> <Delay = 4.02>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_5 = phi i8 %out_SaoTypeIdx_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 416 'phi' 'out_SaoTypeIdx_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_5 = phi i8 %out_SaoTypeIdx33_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 417 'phi' 'out_SaoTypeIdx33_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 418 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_5 = phi i8 %out_SaoTypeIdx34_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 418 'phi' 'out_SaoTypeIdx34_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_5 = phi i8 %out_SaoEOClass35_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 419 'phi' 'out_SaoEOClass35_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_5 = phi i8 %out_SaoEOClass36_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 420 'phi' 'out_SaoEOClass36_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 421 [1/1] (0.00ns)   --->   "%out_sao_band_position_5 = phi i8 %out_sao_band_position_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 421 'phi' 'out_sao_band_position_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%out_SaoEOClass_5 = phi i8 %out_SaoEOClass_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 422 'phi' 'out_SaoEOClass_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (0.00ns)   --->   "%out_sao_band_position37_5 = phi i8 %out_sao_band_position37_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 423 'phi' 'out_sao_band_position37_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 424 [1/1] (0.00ns)   --->   "%out_sao_band_position38_5 = phi i8 %out_sao_band_position38_3_loc_load, void %.preheader15.preheader, i8 0, void"   --->   Operation 424 'phi' 'out_sao_band_position38_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 425 [1/1] (1.70ns)   --->   "%br_ln212 = br i1 %sao_merge_up_flag_1, void %.loopexit12, void %.preheader.preheader" [src/deBin.cpp:212]   --->   Operation 425 'br' 'br_ln212' <Predicate = true> <Delay = 1.70>
ST_32 : Operation 426 [2/2] (4.02ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_213_6, i8 %out_SaoTypeIdx_5, i8 %out_SaoTypeIdx33_5, i8 %out_SaoTypeIdx34_5, i8 %out_SaoEOClass35_5, i8 %out_SaoEOClass36_5, i8 %out_sao_band_position_5, i8 %out_SaoEOClass_5, i8 %out_sao_band_position37_5, i8 %out_sao_band_position38_5, i16 %p_read3056, i16 %p_read_61, i16 %p_read_60, i16 %p_read_59, i16 %p_read_58, i16 %p_read_57, i16 %p_read_56, i16 %p_read_55, i16 %p_read_54, i16 %p_read_53, i16 %p_read_52, i16 %p_read_51, i16 %p_read_50, i16 %p_read_49, i16 %p_read_48, i8 %p_read_44, i8 %p_read_43, i8 %p_read_42, i8 %p_read_47, i8 %p_read_46, i8 %p_read_45, i16 %out_SaoOffsetVal, i8 %p_read_64, i8 %p_read_63, i8 %p_read_62, i8 %out_SaoTypeIdx_6_loc, i8 %out_SaoTypeIdx33_6_loc, i8 %out_SaoTypeIdx34_6_loc, i8 %out_SaoEOClass35_6_loc, i8 %out_SaoEOClass36_6_loc, i8 %out_sao_band_position_6_loc, i8 %out_SaoEOClass_6_loc, i8 %out_sao_band_position37_6_loc, i8 %out_sao_band_position38_6_loc"   --->   Operation 426 'call' 'call_ln0' <Predicate = (sao_merge_up_flag_1)> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 10> <Delay = 2.54>
ST_33 : Operation 427 [1/2] (2.54ns)   --->   "%call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_213_6, i8 %out_SaoTypeIdx_5, i8 %out_SaoTypeIdx33_5, i8 %out_SaoTypeIdx34_5, i8 %out_SaoEOClass35_5, i8 %out_SaoEOClass36_5, i8 %out_sao_band_position_5, i8 %out_SaoEOClass_5, i8 %out_sao_band_position37_5, i8 %out_sao_band_position38_5, i16 %p_read3056, i16 %p_read_61, i16 %p_read_60, i16 %p_read_59, i16 %p_read_58, i16 %p_read_57, i16 %p_read_56, i16 %p_read_55, i16 %p_read_54, i16 %p_read_53, i16 %p_read_52, i16 %p_read_51, i16 %p_read_50, i16 %p_read_49, i16 %p_read_48, i8 %p_read_44, i8 %p_read_43, i8 %p_read_42, i8 %p_read_47, i8 %p_read_46, i8 %p_read_45, i16 %out_SaoOffsetVal, i8 %p_read_64, i8 %p_read_63, i8 %p_read_62, i8 %out_SaoTypeIdx_6_loc, i8 %out_SaoTypeIdx33_6_loc, i8 %out_SaoTypeIdx34_6_loc, i8 %out_SaoEOClass35_6_loc, i8 %out_SaoEOClass36_6_loc, i8 %out_sao_band_position_6_loc, i8 %out_SaoEOClass_6_loc, i8 %out_sao_band_position37_6_loc, i8 %out_sao_band_position38_6_loc"   --->   Operation 427 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 11> <Delay = 1.70>
ST_34 : Operation 428 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_6_loc_load = load i8 %out_SaoTypeIdx_6_loc"   --->   Operation 428 'load' 'out_SaoTypeIdx_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 429 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_6_loc_load = load i8 %out_SaoTypeIdx33_6_loc"   --->   Operation 429 'load' 'out_SaoTypeIdx33_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 430 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_6_loc_load = load i8 %out_SaoTypeIdx34_6_loc"   --->   Operation 430 'load' 'out_SaoTypeIdx34_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_6_loc_load = load i8 %out_SaoEOClass35_6_loc"   --->   Operation 431 'load' 'out_SaoEOClass35_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_6_loc_load = load i8 %out_SaoEOClass36_6_loc"   --->   Operation 432 'load' 'out_SaoEOClass36_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (0.00ns)   --->   "%out_sao_band_position_6_loc_load = load i8 %out_sao_band_position_6_loc"   --->   Operation 433 'load' 'out_sao_band_position_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%out_SaoEOClass_6_loc_load = load i8 %out_SaoEOClass_6_loc"   --->   Operation 434 'load' 'out_SaoEOClass_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 435 [1/1] (0.00ns)   --->   "%out_sao_band_position37_6_loc_load = load i8 %out_sao_band_position37_6_loc"   --->   Operation 435 'load' 'out_sao_band_position37_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%out_sao_band_position38_6_loc_load = load i8 %out_sao_band_position38_6_loc"   --->   Operation 436 'load' 'out_sao_band_position38_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (1.70ns)   --->   "%br_ln0 = br void %.loopexit12"   --->   Operation 437 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 35 <SV = 12> <Delay = 0.00>
ST_35 : Operation 438 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_8 = phi i8 %out_SaoTypeIdx_6_loc_load, void %.preheader.preheader, i8 %out_SaoTypeIdx_5, void %.loopexit11, i8 %out_SaoTypeIdx_0_load, void %.loopexit12.loopexit"   --->   Operation 438 'phi' 'out_SaoTypeIdx_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 439 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_8 = phi i8 %out_SaoTypeIdx33_6_loc_load, void %.preheader.preheader, i8 %out_SaoTypeIdx33_5, void %.loopexit11, i8 %out_SaoTypeIdx33_0_load, void %.loopexit12.loopexit"   --->   Operation 439 'phi' 'out_SaoTypeIdx33_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 440 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_8 = phi i8 %out_SaoTypeIdx34_6_loc_load, void %.preheader.preheader, i8 %out_SaoTypeIdx34_5, void %.loopexit11, i8 %out_SaoTypeIdx34_0_load, void %.loopexit12.loopexit"   --->   Operation 440 'phi' 'out_SaoTypeIdx34_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 441 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_9 = phi i8 %out_SaoEOClass35_6_loc_load, void %.preheader.preheader, i8 %out_SaoEOClass35_5, void %.loopexit11, i8 %sao_eo_class_chroma_1_load, void %.loopexit12.loopexit"   --->   Operation 441 'phi' 'out_SaoEOClass35_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 442 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_9 = phi i8 %out_SaoEOClass36_6_loc_load, void %.preheader.preheader, i8 %out_SaoEOClass36_5, void %.loopexit11, i8 %sao_eo_class_chroma_load, void %.loopexit12.loopexit"   --->   Operation 442 'phi' 'out_SaoEOClass36_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 443 [1/1] (0.00ns)   --->   "%out_sao_band_position_9 = phi i8 %out_sao_band_position_6_loc_load, void %.preheader.preheader, i8 %out_sao_band_position_5, void %.loopexit11, i8 %out_sao_band_position_0_load, void %.loopexit12.loopexit"   --->   Operation 443 'phi' 'out_sao_band_position_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 444 [1/1] (0.00ns)   --->   "%out_SaoEOClass_9 = phi i8 %out_SaoEOClass_6_loc_load, void %.preheader.preheader, i8 %out_SaoEOClass_5, void %.loopexit11, i8 %sao_eo_class_luma_load, void %.loopexit12.loopexit"   --->   Operation 444 'phi' 'out_SaoEOClass_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 445 [1/1] (0.00ns)   --->   "%out_sao_band_position37_9 = phi i8 %out_sao_band_position37_6_loc_load, void %.preheader.preheader, i8 %out_sao_band_position37_5, void %.loopexit11, i8 %out_sao_band_position37_0_load, void %.loopexit12.loopexit"   --->   Operation 445 'phi' 'out_sao_band_position37_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 446 [1/1] (0.00ns)   --->   "%out_sao_band_position38_9 = phi i8 %out_sao_band_position38_6_loc_load, void %.preheader.preheader, i8 %out_sao_band_position38_5, void %.loopexit11, i8 %out_sao_band_position38_0_load, void %.loopexit12.loopexit"   --->   Operation 446 'phi' 'out_sao_band_position38_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 447 [1/1] (0.00ns)   --->   "%mrv = insertvalue i72 <undef>, i8 %out_SaoEOClass_9"   --->   Operation 447 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 448 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i72 %mrv, i8 %out_SaoEOClass35_9"   --->   Operation 448 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 449 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i72 %mrv_s, i8 %out_SaoEOClass36_9"   --->   Operation 449 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 450 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i72 %mrv_1, i8 %out_sao_band_position_9"   --->   Operation 450 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 451 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i72 %mrv_2, i8 %out_sao_band_position37_9"   --->   Operation 451 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 452 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i72 %mrv_3, i8 %out_sao_band_position38_9"   --->   Operation 452 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 453 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i72 %mrv_4, i8 %out_SaoTypeIdx_8"   --->   Operation 453 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 454 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i72 %mrv_6, i8 %out_SaoTypeIdx33_8"   --->   Operation 454 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 455 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i72 %mrv_7, i8 %out_SaoTypeIdx34_8"   --->   Operation 455 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 456 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i72 %mrv_8"   --->   Operation 456 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 6.76ns
The critical path consists of the following:
	wire read operation ('p_read_39') on port 'p_read612' [62]  (0 ns)
	'call' operation ('call_ret1', src/deBin.cpp:129) to 'parseSAOMergeFlag' [159]  (6.76 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'call' operation ('call_ret1', src/deBin.cpp:129) to 'parseSAOMergeFlag' [159]  (4.44 ns)
	'icmp' operation ('sao_merge_left_flag', src/deBin.cpp:130) [166]  (2.47 ns)

 <State 4>: 2.69ns
The critical path consists of the following:
	'and' operation ('and_ln134', src/deBin.cpp:134) [167]  (0.978 ns)
	multiplexor before 'phi' operation ('state_bstate_currIdx_0', src/deBin.cpp:135) with incoming values : ('state_bstate_currIdx_ret1', src/deBin.cpp:129) ('state_bstate_currIdx_ret2', src/deBin.cpp:135) [179]  (1.71 ns)

 <State 5>: 6.76ns
The critical path consists of the following:
	'call' operation ('call_ret2', src/deBin.cpp:135) to 'parseSAOMergeFlag' [170]  (6.76 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'call' operation ('call_ret2', src/deBin.cpp:135) to 'parseSAOMergeFlag' [170]  (4.44 ns)
	'icmp' operation ('sao_merge_up_flag', src/deBin.cpp:136) [176]  (2.47 ns)

 <State 7>: 6.71ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'sao_top_Pipeline_VITIS_LOOP_201_5' [448]  (4.03 ns)
	blocking operation 2.69 ns on control path)

 <State 8>: 1.94ns
The critical path consists of the following:
	'load' operation ('clIdx', src/deBin.cpp:142) on local variable 'clIdx' [209]  (0 ns)
	'icmp' operation ('icmp_ln143', src/deBin.cpp:143) [241]  (0.959 ns)
	'and' operation ('and_ln143', src/deBin.cpp:143) [242]  (0 ns)
	'or' operation ('or_ln143', src/deBin.cpp:143) [245]  (0.978 ns)

 <State 9>: 7ns
The critical path consists of the following:
	'load' operation ('state_ivlOffset_1_load_1', src/deBin.cpp:23) on local variable 'state_ivlOffset_1' [287]  (0 ns)
	'call' operation ('call_ret8', src/deBin.cpp:23) to 'decode_decision' [291]  (7 ns)

 <State 10>: 6.03ns
The critical path consists of the following:
	'call' operation ('call_ret3', src/deBin.cpp:23) to 'decode_decision' [254]  (6.03 ns)

 <State 11>: 2.18ns
The critical path consists of the following:
	'store' operation ('store_ln24', src/deBin.cpp:24) of variable 'state_bstate_currIdx_ret4', src/deBin.cpp:23 on local variable 'state_bstate_currIdx_1' [262]  (2.18 ns)

 <State 12>: 7ns
The critical path consists of the following:
	'call' operation ('call_ret5', src/deBin.cpp:28) to 'decode_decision' [268]  (7 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret5', src/deBin.cpp:28) to 'decode_decision' [268]  (6.03 ns)
	'select' operation ('phitmp', src/deBin.cpp:28) [274]  (0.993 ns)

 <State 14>: 3.26ns
The critical path consists of the following:
	'load' operation ('out_SaoTypeIdx34_0_load_1') on local variable 'out_SaoTypeIdx34_0' [323]  (0 ns)
	'mux' operation ('tmp_2', src/deBin.cpp:156) [330]  (1.71 ns)
	'icmp' operation ('icmp_ln156', src/deBin.cpp:156) [331]  (1.55 ns)

 <State 15>: 6.03ns
The critical path consists of the following:
	'call' operation ('call_ret8', src/deBin.cpp:23) to 'decode_decision' [291]  (6.03 ns)

 <State 16>: 2.18ns
The critical path consists of the following:
	'store' operation ('store_ln24', src/deBin.cpp:24) of variable 'state_bstate_currIdx_ret3', src/deBin.cpp:23 on local variable 'state_bstate_currIdx_1' [299]  (2.18 ns)

 <State 17>: 7ns
The critical path consists of the following:
	'call' operation ('call_ret4', src/deBin.cpp:28) to 'decode_decision' [305]  (7 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret4', src/deBin.cpp:28) to 'decode_decision' [305]  (6.03 ns)
	'select' operation ('phitmp1', src/deBin.cpp:28) [311]  (0.993 ns)

 <State 19>: 6.86ns
The critical path consists of the following:
	'phi' operation ('state_bstate_currIdx_5') with incoming values : ('state_bstate_currIdx_1_load81') ('state_bstate_currIdx_7_loc_load') [337]  (0 ns)
	'call' operation ('call_ln157', src/deBin.cpp:157) to 'sao_top_Pipeline_VITIS_LOOP_54_1' [353]  (5.73 ns)
	blocking operation 1.13 ns on control path)

 <State 20>: 4.44ns
The critical path consists of the following:
	'call' operation ('call_ln157', src/deBin.cpp:157) to 'sao_top_Pipeline_VITIS_LOOP_54_1' [353]  (4.44 ns)

 <State 21>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln159', src/deBin.cpp:159) [349]  (1.74 ns)
	'getelementptr' operation ('sao_offset_abs_addr', src/deBin.cpp:159) [351]  (0 ns)
	'store' operation ('store_ln159', src/deBin.cpp:159) of variable 'p_loc_load' on array 'sao_offset_abs', src/deBin.cpp:122 [359]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln182', src/deBin.cpp:182) of constant 0 on array 'sao_offset_sign', src/deBin.cpp:123 [392]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln183', src/deBin.cpp:183) of constant 1 on array 'sao_offset_sign', src/deBin.cpp:123 [394]  (2.32 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 1.71ns
The critical path consists of the following:
	'load' operation ('state_bstate_currIdx_8_loc_load') on local variable 'state_bstate_currIdx_8_loc' [403]  (0 ns)
	'call' operation ('call_ln0') to 'sao_top_Pipeline_VITIS_LOOP_96_1' [410]  (1.71 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln188', src/deBin.cpp:188) of constant 0 on array 'out_SaoOffsetVal' [439]  (2.32 ns)

 <State 28>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln188', src/deBin.cpp:188) to 'sao_top_Pipeline_VITIS_LOOP_189_4' [440]  (4.06 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'sao_top_Pipeline_VITIS_LOOP_201_5' [448]  (2.55 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 4.03ns
The critical path consists of the following:
	'phi' operation ('out_SaoTypeIdx_5') with incoming values : ('out_SaoTypeIdx_3_loc_load') [460]  (0 ns)
	'call' operation ('call_ln0') to 'sao_top_Pipeline_VITIS_LOOP_213_6' [471]  (4.03 ns)

 <State 33>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'sao_top_Pipeline_VITIS_LOOP_213_6' [471]  (2.55 ns)

 <State 34>: 1.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_SaoTypeIdx_8') with incoming values : ('out_SaoTypeIdx_0_load') ('out_SaoTypeIdx_3_loc_load') ('out_SaoTypeIdx_6_loc_load') [483]  (1.71 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
