--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Sep 29 12:22:35 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 20.000000 -name clk1 [get_nets TVP_CLK_c]
            483 items scored, 7 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.979ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/BRAM_ADDR__i0  (from TVP_CLK_c +)
   Destination:    SB_DFFESR  D              \receive_module/BRAM_ADDR__i13  (to TVP_CLK_c +)

   Delay:                  23.846ns  (25.5% logic, 74.5% route), 15 logic levels.

 Constraint Details:

     23.846ns data_path \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i13 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 3.979ns

 Path Details: \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i0 (from TVP_CLK_c)
Route         3   e 1.831                                  RX_ADDR[0]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_2
Route         2   e 1.158                                  \receive_module/n3245
LUT4        ---     0.408             CI to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n3246
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n3247
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n3248
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n3249
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n3250
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n3251
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n3252
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n3253
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n3254
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n3255
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n3256
LUT4        ---     0.408             CI to CO             \receive_module/add_12_14
Route         1   e 1.020                                  \receive_module/n3257
LUT4        ---     0.408             I3 to O              \receive_module/add_12_15_lut
Route         1   e 1.020                                  \receive_module/n123
                  --------
                   23.846  (25.5% logic, 74.5% route), 15 logic levels.


Error:  The following path violates requirements by 2.551ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/BRAM_ADDR__i0  (from TVP_CLK_c +)
   Destination:    SB_DFFESR  D              \receive_module/BRAM_ADDR__i12  (to TVP_CLK_c +)

   Delay:                  22.418ns  (25.3% logic, 74.7% route), 14 logic levels.

 Constraint Details:

     22.418ns data_path \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i12 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 2.551ns

 Path Details: \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i0 (from TVP_CLK_c)
Route         3   e 1.831                                  RX_ADDR[0]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_2
Route         2   e 1.158                                  \receive_module/n3245
LUT4        ---     0.408             CI to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n3246
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n3247
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n3248
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n3249
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n3250
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n3251
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n3252
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n3253
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n3254
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n3255
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n3256
LUT4        ---     0.408             I3 to O              \receive_module/add_12_14_lut
Route         1   e 1.020                                  \receive_module/n124
                  --------
                   22.418  (25.3% logic, 74.7% route), 14 logic levels.


Error:  The following path violates requirements by 2.413ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/BRAM_ADDR__i1  (from TVP_CLK_c +)
   Destination:    SB_DFFESR  D              \receive_module/BRAM_ADDR__i13  (to TVP_CLK_c +)

   Delay:                  22.280ns  (25.5% logic, 74.5% route), 14 logic levels.

 Constraint Details:

     22.280ns data_path \receive_module/BRAM_ADDR__i1 to \receive_module/BRAM_ADDR__i13 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 2.413ns

 Path Details: \receive_module/BRAM_ADDR__i1 to \receive_module/BRAM_ADDR__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i1 (from TVP_CLK_c)
Route         3   e 1.831                                  RX_ADDR[1]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n3246
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n3247
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n3248
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n3249
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n3250
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n3251
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n3252
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n3253
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n3254
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n3255
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n3256
LUT4        ---     0.408             CI to CO             \receive_module/add_12_14
Route         1   e 1.020                                  \receive_module/n3257
LUT4        ---     0.408             I3 to O              \receive_module/add_12_15_lut
Route         1   e 1.020                                  \receive_module/n123
                  --------
                   22.280  (25.5% logic, 74.5% route), 14 logic levels.

Warning: 23.979 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 20.000000 -name clk0 [get_nets ADV_CLK_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |    20.000 ns|    23.979 ns|    15 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\receive_module/n3247                   |       2|       7|     99.00%
                                        |        |        |
\receive_module/n3248                   |       2|       7|     99.00%
                                        |        |        |
\receive_module/n3249                   |       2|       7|     99.00%
                                        |        |        |
\receive_module/n3250                   |       2|       7|     99.00%
                                        |        |        |
\receive_module/n3251                   |       2|       7|     99.00%
                                        |        |        |
\receive_module/n3252                   |       2|       7|     99.00%
                                        |        |        |
\receive_module/n3253                   |       2|       7|     99.00%
                                        |        |        |
\receive_module/n3254                   |       2|       7|     99.00%
                                        |        |        |
\receive_module/n3246                   |       2|       6|     85.71%
                                        |        |        |
\receive_module/n3255                   |       2|       6|     85.71%
                                        |        |        |
\receive_module/n3256                   |       2|       5|     71.43%
                                        |        |        |
RX_ADDR[0]                              |       3|       4|     57.14%
                                        |        |        |
\receive_module/n3245                   |       2|       4|     57.14%
                                        |        |        |
\receive_module/n123                    |       1|       3|     42.86%
                                        |        |        |
\receive_module/n3257                   |       1|       3|     42.86%
                                        |        |        |
RX_ADDR[1]                              |       3|       2|     28.57%
                                        |        |        |
\receive_module/n124                    |       1|       2|     28.57%
                                        |        |        |
RX_ADDR[2]                              |       3|       1|     14.29%
                                        |        |        |
\receive_module/n125                    |       1|       1|     14.29%
                                        |        |        |
\receive_module/n126                    |       1|       1|     14.29%
                                        |        |        |
\receive_module/n2717                   |       1|       1|     14.29%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 7  Score: 12607

Constraints cover  483 paths, 161 nets, and 447 connections (29.6% coverage)


Peak memory: 39976960 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
