strict digraph "" {
	node [label="\N"];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe9b61922d0>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9b6192410>",
		fillcolor=firebrick,
		label="14:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9b6192410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:CA" -> "14:NS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe9b6192590>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe9b61925d0>",
		fillcolor=turquoise,
		label="16:BL
q <= (q == 4'd12)? 4'd1 : q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9b6192610>]",
		style=filled,
		typ=Block];
	"16:CA" -> "16:BL"	[cond="[]",
		lineno=None];
	"13:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fe9b6192910>",
		fillcolor=linen,
		label="13:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"13:CS" -> "14:CA"	[cond="['reset']",
		label=reset,
		lineno=13];
	"13:CS" -> "16:CA"	[cond="['reset']",
		label=reset,
		lineno=13];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe9b6192a10>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:CS"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe9b6192a90>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
