strict digraph "" {
	node [label="\N"];
	"1406:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c350>",
		fillcolor=firebrick,
		label="1406:NS
Multicast <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1397:AL"	 [def_var="['Multicast']",
		label="Leaf_1397:AL"];
	"1406:NS" -> "Leaf_1397:AL"	 [cond="[]",
		lineno=None];
	"1402:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb430335350>",
		fillcolor=turquoise,
		label="1402:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1403:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb4303352d0>",
		fillcolor=springgreen,
		label="1403:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1402:BL" -> "1403:IF"	 [cond="[]",
		lineno=None];
	"1400:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032a310>",
		fillcolor=firebrick,
		label="1400:NS
Multicast <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032a310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1400:NS" -> "Leaf_1397:AL"	 [cond="[]",
		lineno=None];
	"1399:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb43032a450>",
		fillcolor=springgreen,
		label="1399:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1399:IF" -> "1402:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1399];
	"1399:IF" -> "1400:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1399];
	"1404:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430335090>",
		fillcolor=firebrick,
		label="1404:NS
Multicast <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430335090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1403:IF" -> "1404:NS"	 [cond="['StateData', 'ByteCntEq1', 'LatchedByte']",
		label="(StateData[0] & ByteCntEq1 & LatchedByte[0])",
		lineno=1403];
	"1405:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb430335bd0>",
		fillcolor=springgreen,
		label="1405:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1403:IF" -> "1405:IF"	 [cond="['StateData', 'ByteCntEq1', 'LatchedByte']",
		label="!((StateData[0] & ByteCntEq1 & LatchedByte[0]))",
		lineno=1403];
	"1397:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb43032a4d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1397:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RxAbort', 'RxEndFrm', 'LatchedByte', 'ByteCntEq1', 'StateData']"];
	"1398:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb43032a650>",
		fillcolor=turquoise,
		label="1398:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1397:AL" -> "1398:BL"	 [cond="[]",
		lineno=None];
	"1404:NS" -> "Leaf_1397:AL"	 [cond="[]",
		lineno=None];
	"1398:BL" -> "1399:IF"	 [cond="[]",
		lineno=None];
	"1405:IF" -> "1406:NS"	 [cond="['RxAbort', 'RxEndFrm']",
		label="(RxAbort | RxEndFrm)",
		lineno=1405];
}
