<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.13">
  <compounddef id="core__cm4_8h" kind="file" language="C++">
    <compoundname>core_cm4.h</compoundname>
    <includes local="no">stdint.h</includes>
    <includes refid="core__cm_instr_8h" local="yes">core_cmInstr.h</includes>
    <includes refid="core__cm_func_8h" local="yes">core_cmFunc.h</includes>
    <includes refid="core__cm_simd_8h" local="yes">core_cmSimd.h</includes>
    <incdepgraph>
      <node id="207">
        <label>core_cmSimd.h</label>
        <link refid="core__cm_simd_8h"/>
      </node>
      <node id="204">
        <label>stdint.h</label>
      </node>
      <node id="206">
        <label>core_cmFunc.h</label>
        <link refid="core__cm_func_8h"/>
      </node>
      <node id="203">
        <label>C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h</label>
        <link refid="core__cm4_8h"/>
        <childnode refid="204" relation="include">
        </childnode>
        <childnode refid="205" relation="include">
        </childnode>
        <childnode refid="206" relation="include">
        </childnode>
        <childnode refid="207" relation="include">
        </childnode>
      </node>
      <node id="205">
        <label>core_cmInstr.h</label>
        <link refid="core__cm_instr_8h"/>
      </node>
    </incdepgraph>
    <innerclass refid="union_a_p_s_r___type" prot="public">APSR_Type</innerclass>
    <innerclass refid="union_i_p_s_r___type" prot="public">IPSR_Type</innerclass>
    <innerclass refid="unionx_p_s_r___type" prot="public">xPSR_Type</innerclass>
    <innerclass refid="union_c_o_n_t_r_o_l___type" prot="public">CONTROL_Type</innerclass>
    <innerclass refid="struct_n_v_i_c___type" prot="public">NVIC_Type</innerclass>
    <innerclass refid="struct_s_c_b___type" prot="public">SCB_Type</innerclass>
    <innerclass refid="struct_s_cn_s_c_b___type" prot="public">SCnSCB_Type</innerclass>
    <innerclass refid="struct_sys_tick___type" prot="public">SysTick_Type</innerclass>
    <innerclass refid="struct_i_t_m___type" prot="public">ITM_Type</innerclass>
    <innerclass refid="struct_d_w_t___type" prot="public">DWT_Type</innerclass>
    <innerclass refid="struct_t_p_i___type" prot="public">TPI_Type</innerclass>
    <innerclass refid="struct_core_debug___type" prot="public">CoreDebug_Type</innerclass>
      <sectiondef kind="user-defined">
      <memberdef kind="define" id="core__cm4_8h_1a90ffc8179476f80347379bfe29639edc" prot="public" static="no">
        <name>__CM4_CMSIS_VERSION_MAIN</name>
        <initializer>(0x04U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>[31:16] CMSIS HAL main version </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="82" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="82" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1afc7392964da961a44e916fcff7add532" prot="public" static="no">
        <name>__CM4_CMSIS_VERSION_SUB</name>
        <initializer>(0x1EU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>[15:0] CMSIS HAL sub version </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="83" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1acb6f5d2c3271c95d0a02fd06723af25d" prot="public" static="no">
        <name>__CM4_CMSIS_VERSION</name>
        <initializer>((<ref refid="core__cm4_8h_1a90ffc8179476f80347379bfe29639edc" kindref="member">__CM4_CMSIS_VERSION_MAIN</ref> &lt;&lt; 16U) | \
                                    __CM4_CMSIS_VERSION_SUB           )</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CMSIS HAL version number </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="84" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1a63ea62503c88acab19fcf3d5743009e3" prot="public" static="no">
        <name>__CORTEX_M</name>
        <initializer>(0x04U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Cortex-M Core </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="87" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1a65104fb6a96df4ec7f7e72781b561060" prot="public" static="no">
        <name>__CORE_CM4_H_DEPENDANT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>__FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="231" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="231" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3" prot="public" static="no">
        <name>__I</name>
        <initializer><ref refid="semihosting_8h_1a65e6ad7ed1b130fda2cf7f6a0861fca9" kindref="member">volatile</ref> const</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines &apos;read only&apos; permissions </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="276" column="14" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="276" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6" prot="public" static="no">
        <name>__O</name>
        <initializer><ref refid="semihosting_8h_1a65e6ad7ed1b130fda2cf7f6a0861fca9" kindref="member">volatile</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines &apos;write only&apos; permissions </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="278" column="14" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="278" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be" prot="public" static="no">
        <name>__IO</name>
        <initializer><ref refid="semihosting_8h_1a65e6ad7ed1b130fda2cf7f6a0861fca9" kindref="member">volatile</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines &apos;read / write&apos; permissions </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="279" column="13" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="279" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" prot="public" static="no">
        <name>__IM</name>
        <initializer><ref refid="semihosting_8h_1a65e6ad7ed1b130fda2cf7f6a0861fca9" kindref="member">volatile</ref> const      /*! Defines &apos;read only&apos; structure member permissions */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="282" column="13" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="282" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" prot="public" static="no">
        <name>__OM</name>
        <initializer><ref refid="semihosting_8h_1a65e6ad7ed1b130fda2cf7f6a0861fca9" kindref="member">volatile</ref>            /*! Defines &apos;write only&apos; structure member permissions */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="283" column="13" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="283" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" prot="public" static="no">
        <name>__IOM</name>
        <initializer><ref refid="semihosting_8h_1a65e6ad7ed1b130fda2cf7f6a0861fca9" kindref="member">volatile</ref>            /*! Defines &apos;read / write&apos; structure member permissions */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="284" column="13" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="284" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="define">
      <memberdef kind="define" id="core__cm4_8h_1a041c3808b4c105d23b90b54646e2eeb6" prot="public" static="no">
        <name>__CORE_CM4_H_GENERIC</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="42" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac469528d210043c7bd3f12f0e6824766" prot="public" static="no">
        <name>APSR_N_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: N Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="333" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="333" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadbc2cf55a026f661b53fadfcf822cef1" prot="public" static="no">
        <name>APSR_N_Msk</name>
        <initializer>(1UL &lt;&lt; APSR_N_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: N Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="334" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="334" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3661286d108b1aca308d7445685eae3a" prot="public" static="no">
        <name>APSR_Z_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: Z Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="336" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="336" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1deb4d1aa72bb83d1f79329406f15711" prot="public" static="no">
        <name>APSR_Z_Msk</name>
        <initializer>(1UL &lt;&lt; APSR_Z_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: Z Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="337" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="337" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6cf72aa6f09a168f9e5beda1a4a887b9" prot="public" static="no">
        <name>APSR_C_Pos</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: C Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="339" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="339" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6d47803fbad455bc10bd1ce59f2f335d" prot="public" static="no">
        <name>APSR_C_Msk</name>
        <initializer>(1UL &lt;&lt; APSR_C_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: C Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="340" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="340" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac62830f67679ccd11658c4172c3e6ea7" prot="public" static="no">
        <name>APSR_V_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: V Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="342" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="342" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga33305d6701356bff6890b315fe8b5489" prot="public" static="no">
        <name>APSR_V_Msk</name>
        <initializer>(1UL &lt;&lt; APSR_V_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: V Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="343" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga298749e176f12827328bb7b92a6b2411" prot="public" static="no">
        <name>APSR_Q_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: Q Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="345" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="345" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga90ffd4ec4149c2f5dd7747c1533fb002" prot="public" static="no">
        <name>APSR_Q_Msk</name>
        <initializer>(1UL &lt;&lt; APSR_Q_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: Q Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="346" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="346" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga722cb42b5c75af3e8909fac6fd40dfdc" prot="public" static="no">
        <name>APSR_GE_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: GE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="348" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="348" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga8a3ecbc0ea2029462b0f4ce50e227db1" prot="public" static="no">
        <name>APSR_GE_Msk</name>
        <initializer>(0xFUL &lt;&lt; APSR_GE_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>APSR: GE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="349" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="349" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0e34027584d02c43811ae908a5ca9adf" prot="public" static="no">
        <name>IPSR_ISR_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>IPSR: ISR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="366" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="366" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf013a4579a64d1f21f56ea9f1b33ab56" prot="public" static="no">
        <name>IPSR_ISR_Msk</name>
        <initializer>(0x1FFUL /*&lt;&lt; IPSR_ISR_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>IPSR: ISR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="367" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="367" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga031eb1b8ebcdb3d602d0b9f2ec82a7ae" prot="public" static="no">
        <name>xPSR_N_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: N Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="393" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="393" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf600f4ff41b62cf2f3b0a59b6d2e93d6" prot="public" static="no">
        <name>xPSR_N_Msk</name>
        <initializer>(1UL &lt;&lt; xPSR_N_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: N Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="394" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="394" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga5869dd608eea73c80f0567d781d2230b" prot="public" static="no">
        <name>xPSR_Z_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: Z Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="396" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="396" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga907599209fba99f579778e662021c4f2" prot="public" static="no">
        <name>xPSR_Z_Msk</name>
        <initializer>(1UL &lt;&lt; xPSR_Z_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: Z Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="397" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="397" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga14adb79b91f6634b351a1b57394e2db6" prot="public" static="no">
        <name>xPSR_C_Pos</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: C Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="399" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="399" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga21e2497255d380f956ca0f48d11d0775" prot="public" static="no">
        <name>xPSR_C_Msk</name>
        <initializer>(1UL &lt;&lt; xPSR_C_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: C Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="400" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="400" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae0cfbb394490db402623d97e6a979e00" prot="public" static="no">
        <name>xPSR_V_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: V Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="402" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="402" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab07f94ed3b6ee695f5af719dc27995c2" prot="public" static="no">
        <name>xPSR_V_Msk</name>
        <initializer>(1UL &lt;&lt; xPSR_V_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: V Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="403" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="403" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaabb4178d50676a8f19cf8f727f38ace8" prot="public" static="no">
        <name>xPSR_Q_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: Q Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="405" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="405" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga133ac393c38559ae43ac36383e731dd4" prot="public" static="no">
        <name>xPSR_Q_Msk</name>
        <initializer>(1UL &lt;&lt; xPSR_Q_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: Q Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="406" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="406" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac5be1db1343f776ecd00f0a4ebe70a46" prot="public" static="no">
        <name>xPSR_IT_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: IT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="408" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="408" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6dc177aab488851bb3b98cf4b420141a" prot="public" static="no">
        <name>xPSR_IT_Msk</name>
        <initializer>(3UL &lt;&lt; xPSR_IT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: IT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="409" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="409" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga98d801da9a49cda944f52aeae104dd38" prot="public" static="no">
        <name>xPSR_T_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: T Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="411" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="411" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga30ae2111816e82d47636a8d4577eb6ee" prot="public" static="no">
        <name>xPSR_T_Msk</name>
        <initializer>(1UL &lt;&lt; xPSR_T_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: T Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="412" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="412" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae2b0f3def0f378e9f1d10a4c727a064b" prot="public" static="no">
        <name>xPSR_GE_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: GE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="414" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="414" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga967634e605d013e9b07002eca31f7903" prot="public" static="no">
        <name>xPSR_GE_Msk</name>
        <initializer>(0xFUL &lt;&lt; xPSR_GE_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: GE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="415" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="415" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga21bff245fb1aef9683f693d9d7bb2233" prot="public" static="no">
        <name>xPSR_ISR_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: ISR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="417" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="417" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadf8eed87e0081dfe1ef1c78a0ea91afd" prot="public" static="no">
        <name>xPSR_ISR_Msk</name>
        <initializer>(0x1FFUL /*&lt;&lt; xPSR_ISR_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>xPSR: ISR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="418" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="418" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac7018b59b07134c5363b33eb94918a58" prot="public" static="no">
        <name>CONTROL_FPCA_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CONTROL: FPCA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="437" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="437" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad20bb0212b2e1864f24af38d93587c79" prot="public" static="no">
        <name>CONTROL_FPCA_Msk</name>
        <initializer>(1UL &lt;&lt; CONTROL_FPCA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CONTROL: FPCA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="438" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="438" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga07eafc53e609895342c6a530e9d01310" prot="public" static="no">
        <name>CONTROL_SPSEL_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CONTROL: SPSEL Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="440" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="440" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga70b29840969b06909da21369b0b05b53" prot="public" static="no">
        <name>CONTROL_SPSEL_Msk</name>
        <initializer>(1UL &lt;&lt; CONTROL_SPSEL_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CONTROL: SPSEL Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="441" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="441" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga51b95bc03ec0d815b459bde0b14a5908" prot="public" static="no">
        <name>CONTROL_nPRIV_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CONTROL: nPRIV Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="443" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="443" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaef3b20d77acb213338f89ce5e7bc36b0" prot="public" static="no">
        <name>CONTROL_nPRIV_Msk</name>
        <initializer>(1UL /*&lt;&lt; CONTROL_nPRIV_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CONTROL: nPRIV Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="444" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="444" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8" prot="public" static="no">
        <name>NVIC_STIR_INTID_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>STIR: INTLINESNUM Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="477" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="477" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752" prot="public" static="no">
        <name>NVIC_STIR_INTID_Msk</name>
        <initializer>(0x1FFUL /*&lt;&lt; NVIC_STIR_INTID_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>STIR: INTLINESNUM Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="478" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="478" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf" prot="public" static="no">
        <name>SCB_CPUID_IMPLEMENTER_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: IMPLEMENTER Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="519" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="519" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b" prot="public" static="no">
        <name>SCB_CPUID_IMPLEMENTER_Msk</name>
        <initializer>(0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: IMPLEMENTER Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="520" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="520" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71" prot="public" static="no">
        <name>SCB_CPUID_VARIANT_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: VARIANT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="522" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="522" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8" prot="public" static="no">
        <name>SCB_CPUID_VARIANT_Msk</name>
        <initializer>(0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: VARIANT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="523" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="523" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98" prot="public" static="no">
        <name>SCB_CPUID_ARCHITECTURE_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: ARCHITECTURE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="525" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="525" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213" prot="public" static="no">
        <name>SCB_CPUID_ARCHITECTURE_Msk</name>
        <initializer>(0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: ARCHITECTURE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="526" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="526" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac" prot="public" static="no">
        <name>SCB_CPUID_PARTNO_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: PARTNO Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="528" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="528" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d" prot="public" static="no">
        <name>SCB_CPUID_PARTNO_Msk</name>
        <initializer>(0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: PARTNO Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="529" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="529" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1" prot="public" static="no">
        <name>SCB_CPUID_REVISION_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: REVISION Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="531" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="531" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df" prot="public" static="no">
        <name>SCB_CPUID_REVISION_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; SCB_CPUID_REVISION_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CPUID: REVISION Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="532" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="532" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b" prot="public" static="no">
        <name>SCB_ICSR_NMIPENDSET_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: NMIPENDSET Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="535" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="535" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8" prot="public" static="no">
        <name>SCB_ICSR_NMIPENDSET_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: NMIPENDSET Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="536" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="536" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe" prot="public" static="no">
        <name>SCB_ICSR_PENDSVSET_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: PENDSVSET Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="538" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="538" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff" prot="public" static="no">
        <name>SCB_ICSR_PENDSVSET_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: PENDSVSET Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="539" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="539" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd" prot="public" static="no">
        <name>SCB_ICSR_PENDSVCLR_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: PENDSVCLR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="541" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="541" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e" prot="public" static="no">
        <name>SCB_ICSR_PENDSVCLR_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: PENDSVCLR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="542" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="542" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794" prot="public" static="no">
        <name>SCB_ICSR_PENDSTSET_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: PENDSTSET Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="544" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="544" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546" prot="public" static="no">
        <name>SCB_ICSR_PENDSTSET_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: PENDSTSET Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="545" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="545" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc" prot="public" static="no">
        <name>SCB_ICSR_PENDSTCLR_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: PENDSTCLR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="547" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="547" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157" prot="public" static="no">
        <name>SCB_ICSR_PENDSTCLR_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: PENDSTCLR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="548" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="548" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df" prot="public" static="no">
        <name>SCB_ICSR_ISRPREEMPT_Pos</name>
        <initializer>23U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: ISRPREEMPT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="550" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="550" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5" prot="public" static="no">
        <name>SCB_ICSR_ISRPREEMPT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: ISRPREEMPT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="551" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319" prot="public" static="no">
        <name>SCB_ICSR_ISRPENDING_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: ISRPENDING Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="553" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="553" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877" prot="public" static="no">
        <name>SCB_ICSR_ISRPENDING_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: ISRPENDING Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="554" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="554" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8" prot="public" static="no">
        <name>SCB_ICSR_VECTPENDING_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: VECTPENDING Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="556" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="556" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72" prot="public" static="no">
        <name>SCB_ICSR_VECTPENDING_Msk</name>
        <initializer>(0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: VECTPENDING Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="557" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="557" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec" prot="public" static="no">
        <name>SCB_ICSR_RETTOBASE_Pos</name>
        <initializer>11U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: RETTOBASE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="559" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="559" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaca6fc3f79bb550f64fd7df782ed4a5f6" prot="public" static="no">
        <name>SCB_ICSR_RETTOBASE_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: RETTOBASE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="560" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="560" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3" prot="public" static="no">
        <name>SCB_ICSR_VECTACTIVE_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: VECTACTIVE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="562" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="562" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396" prot="public" static="no">
        <name>SCB_ICSR_VECTACTIVE_Msk</name>
        <initializer>(0x1FFUL /*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB ICSR: VECTACTIVE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="563" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="563" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78" prot="public" static="no">
        <name>SCB_VTOR_TBLOFF_Pos</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB VTOR: TBLOFF Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="566" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="566" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga75e395ed74042923e8c93edf50f0996c" prot="public" static="no">
        <name>SCB_VTOR_TBLOFF_Msk</name>
        <initializer>(0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB VTOR: TBLOFF Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="567" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="567" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640" prot="public" static="no">
        <name>SCB_AIRCR_VECTKEY_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: VECTKEY Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="570" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="570" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22" prot="public" static="no">
        <name>SCB_AIRCR_VECTKEY_Msk</name>
        <initializer>(0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: VECTKEY Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="571" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef" prot="public" static="no">
        <name>SCB_AIRCR_VECTKEYSTAT_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: VECTKEYSTAT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="573" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="573" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493" prot="public" static="no">
        <name>SCB_AIRCR_VECTKEYSTAT_Msk</name>
        <initializer>(0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="574" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="574" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923" prot="public" static="no">
        <name>SCB_AIRCR_ENDIANESS_Pos</name>
        <initializer>15U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: ENDIANESS Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="576" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="576" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951" prot="public" static="no">
        <name>SCB_AIRCR_ENDIANESS_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: ENDIANESS Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="577" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="577" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8" prot="public" static="no">
        <name>SCB_AIRCR_PRIGROUP_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: PRIGROUP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="579" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="579" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7" prot="public" static="no">
        <name>SCB_AIRCR_PRIGROUP_Msk</name>
        <initializer>(7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: PRIGROUP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="580" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="580" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c" prot="public" static="no">
        <name>SCB_AIRCR_SYSRESETREQ_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: SYSRESETREQ Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="582" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="582" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720" prot="public" static="no">
        <name>SCB_AIRCR_SYSRESETREQ_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: SYSRESETREQ Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="583" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="583" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029" prot="public" static="no">
        <name>SCB_AIRCR_VECTCLRACTIVE_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="585" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="585" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218" prot="public" static="no">
        <name>SCB_AIRCR_VECTCLRACTIVE_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="586" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="586" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8" prot="public" static="no">
        <name>SCB_AIRCR_VECTRESET_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: VECTRESET Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="588" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="588" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f" prot="public" static="no">
        <name>SCB_AIRCR_VECTRESET_Msk</name>
        <initializer>(1UL /*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB AIRCR: VECTRESET Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="589" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="589" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44" prot="public" static="no">
        <name>SCB_SCR_SEVONPEND_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SCR: SEVONPEND Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="592" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="592" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9" prot="public" static="no">
        <name>SCB_SCR_SEVONPEND_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SCR: SEVONPEND Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="593" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="593" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe" prot="public" static="no">
        <name>SCB_SCR_SLEEPDEEP_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SCR: SLEEPDEEP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="595" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="595" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7" prot="public" static="no">
        <name>SCB_SCR_SLEEPDEEP_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SCR: SLEEPDEEP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="596" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="596" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9" prot="public" static="no">
        <name>SCB_SCR_SLEEPONEXIT_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SCR: SLEEPONEXIT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="598" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="598" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee" prot="public" static="no">
        <name>SCB_SCR_SLEEPONEXIT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SCR: SLEEPONEXIT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="599" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="599" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86" prot="public" static="no">
        <name>SCB_CCR_STKALIGN_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: STKALIGN Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="602" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="602" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb" prot="public" static="no">
        <name>SCB_CCR_STKALIGN_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: STKALIGN Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="603" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="603" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf" prot="public" static="no">
        <name>SCB_CCR_BFHFNMIGN_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: BFHFNMIGN Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="605" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="605" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac" prot="public" static="no">
        <name>SCB_CCR_BFHFNMIGN_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: BFHFNMIGN Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="606" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="606" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba" prot="public" static="no">
        <name>SCB_CCR_DIV_0_TRP_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: DIV_0_TRP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="608" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="608" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gabb9aeac71b3abd8586d0297070f61dcb" prot="public" static="no">
        <name>SCB_CCR_DIV_0_TRP_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: DIV_0_TRP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="609" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="609" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229" prot="public" static="no">
        <name>SCB_CCR_UNALIGN_TRP_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: UNALIGN_TRP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="611" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="611" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0" prot="public" static="no">
        <name>SCB_CCR_UNALIGN_TRP_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: UNALIGN_TRP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="612" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="612" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e" prot="public" static="no">
        <name>SCB_CCR_USERSETMPEND_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: USERSETMPEND Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="614" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="614" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga4cf59b6343ca962c80e1885710da90aa" prot="public" static="no">
        <name>SCB_CCR_USERSETMPEND_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: USERSETMPEND Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="615" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="615" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83" prot="public" static="no">
        <name>SCB_CCR_NONBASETHRDENA_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: NONBASETHRDENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="617" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="617" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3" prot="public" static="no">
        <name>SCB_CCR_NONBASETHRDENA_Msk</name>
        <initializer>(1UL /*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CCR: NONBASETHRDENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="618" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="618" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52" prot="public" static="no">
        <name>SCB_SHCSR_USGFAULTENA_Pos</name>
        <initializer>18U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: USGFAULTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="621" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="621" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga056fb6be590857bbc029bed48b21dd79" prot="public" static="no">
        <name>SCB_SHCSR_USGFAULTENA_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: USGFAULTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="622" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="622" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844" prot="public" static="no">
        <name>SCB_SHCSR_BUSFAULTENA_Pos</name>
        <initializer>17U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: BUSFAULTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="624" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="624" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga43e8cbe619c9980e0d1aacc85d9b9e47" prot="public" static="no">
        <name>SCB_SHCSR_BUSFAULTENA_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: BUSFAULTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="625" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="625" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251" prot="public" static="no">
        <name>SCB_SHCSR_MEMFAULTENA_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: MEMFAULTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="627" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="627" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaf084424fa1f69bea36a1c44899d83d17" prot="public" static="no">
        <name>SCB_SHCSR_MEMFAULTENA_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: MEMFAULTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="628" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="628" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641" prot="public" static="no">
        <name>SCB_SHCSR_SVCALLPENDED_Pos</name>
        <initializer>15U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: SVCALLPENDED Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="630" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="630" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652" prot="public" static="no">
        <name>SCB_SHCSR_SVCALLPENDED_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: SVCALLPENDED Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="631" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="631" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b" prot="public" static="no">
        <name>SCB_SHCSR_BUSFAULTPENDED_Pos</name>
        <initializer>14U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="633" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="633" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga677c23749c4d348f30fb471d1223e783" prot="public" static="no">
        <name>SCB_SHCSR_BUSFAULTPENDED_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="634" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="634" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f" prot="public" static="no">
        <name>SCB_SHCSR_MEMFAULTPENDED_Pos</name>
        <initializer>13U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="636" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="636" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga9abc6c2e395f9e5af4ce05fc420fb04c" prot="public" static="no">
        <name>SCB_SHCSR_MEMFAULTPENDED_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="637" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="637" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87" prot="public" static="no">
        <name>SCB_SHCSR_USGFAULTPENDED_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: USGFAULTPENDED Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="639" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="639" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga122b4f732732010895e438803a29d3cc" prot="public" static="no">
        <name>SCB_SHCSR_USGFAULTPENDED_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="640" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="640" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de" prot="public" static="no">
        <name>SCB_SHCSR_SYSTICKACT_Pos</name>
        <initializer>11U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: SYSTICKACT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="642" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="642" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gafef530088dc6d6bfc9f1893d52853684" prot="public" static="no">
        <name>SCB_SHCSR_SYSTICKACT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: SYSTICKACT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="643" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="643" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939" prot="public" static="no">
        <name>SCB_SHCSR_PENDSVACT_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: PENDSVACT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="645" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="645" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gae0e837241a515d4cbadaaae1faa8e039" prot="public" static="no">
        <name>SCB_SHCSR_PENDSVACT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: PENDSVACT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="646" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="646" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af" prot="public" static="no">
        <name>SCB_SHCSR_MONITORACT_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: MONITORACT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="648" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="648" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaad09b4bc36e9bccccc2e110d20b16e1a" prot="public" static="no">
        <name>SCB_SHCSR_MONITORACT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: MONITORACT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="649" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="649" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f" prot="public" static="no">
        <name>SCB_SHCSR_SVCALLACT_Pos</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: SVCALLACT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="651" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="651" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga634c0f69a233475289023ae5cb158fdf" prot="public" static="no">
        <name>SCB_SHCSR_SVCALLACT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: SVCALLACT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="652" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="652" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656" prot="public" static="no">
        <name>SCB_SHCSR_USGFAULTACT_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: USGFAULTACT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="654" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="654" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gab3166103b5a5f7931d0df90949c47dfe" prot="public" static="no">
        <name>SCB_SHCSR_USGFAULTACT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: USGFAULTACT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="655" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="655" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a" prot="public" static="no">
        <name>SCB_SHCSR_BUSFAULTACT_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: BUSFAULTACT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="657" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="657" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga9d7a8b1054b655ad08d85c3c535d4f73" prot="public" static="no">
        <name>SCB_SHCSR_BUSFAULTACT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: BUSFAULTACT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="658" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="658" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803" prot="public" static="no">
        <name>SCB_SHCSR_MEMFAULTACT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: MEMFAULTACT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="660" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="660" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga9147fd4e1b12394ae26eadf900a023a3" prot="public" static="no">
        <name>SCB_SHCSR_MEMFAULTACT_Msk</name>
        <initializer>(1UL /*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB SHCSR: MEMFAULTACT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="661" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="661" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879" prot="public" static="no">
        <name>SCB_CFSR_USGFAULTSR_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CFSR: Usage Fault Status Register Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="664" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="664" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga565807b1a3f31891f1f967d0fa30d03f" prot="public" static="no">
        <name>SCB_CFSR_USGFAULTSR_Msk</name>
        <initializer>(0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CFSR: Usage Fault Status Register Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="665" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="665" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a" prot="public" static="no">
        <name>SCB_CFSR_BUSFAULTSR_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CFSR: Bus Fault Status Register Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="667" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="667" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga26dc1ddfdc37a6b92597a6f7e498c1d6" prot="public" static="no">
        <name>SCB_CFSR_BUSFAULTSR_Msk</name>
        <initializer>(0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CFSR: Bus Fault Status Register Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="668" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="668" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e" prot="public" static="no">
        <name>SCB_CFSR_MEMFAULTSR_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="670" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="670" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gad46716159a3808c9e7da22067d6bec98" prot="public" static="no">
        <name>SCB_CFSR_MEMFAULTSR_Msk</name>
        <initializer>(0xFFUL /*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="671" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="671" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb" prot="public" static="no">
        <name>SCB_HFSR_DEBUGEVT_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB HFSR: DEBUGEVT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="674" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="674" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gababd60e94756bb33929d5e6f25d8dba3" prot="public" static="no">
        <name>SCB_HFSR_DEBUGEVT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB HFSR: DEBUGEVT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="675" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="675" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4" prot="public" static="no">
        <name>SCB_HFSR_FORCED_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB HFSR: FORCED Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="677" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="677" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga6560d97ed043bc01152a7247bafa3157" prot="public" static="no">
        <name>SCB_HFSR_FORCED_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_HFSR_FORCED_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB HFSR: FORCED Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="678" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="678" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab" prot="public" static="no">
        <name>SCB_HFSR_VECTTBL_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB HFSR: VECTTBL Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="680" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="680" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaac5e289211d0a63fe879a9691cb9e1a9" prot="public" static="no">
        <name>SCB_HFSR_VECTTBL_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB HFSR: VECTTBL Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="681" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="681" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d" prot="public" static="no">
        <name>SCB_DFSR_EXTERNAL_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: EXTERNAL Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="684" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="684" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga3cba2ec1f588ce0b10b191d6b0d23399" prot="public" static="no">
        <name>SCB_DFSR_EXTERNAL_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: EXTERNAL Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="685" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="685" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57" prot="public" static="no">
        <name>SCB_DFSR_VCATCH_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: VCATCH Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="687" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="687" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gacbb931575c07b324ec793775b7c44d05" prot="public" static="no">
        <name>SCB_DFSR_VCATCH_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: VCATCH Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="688" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="688" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61" prot="public" static="no">
        <name>SCB_DFSR_DWTTRAP_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: DWTTRAP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="690" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="690" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga3f7384b8a761704655fd45396a305663" prot="public" static="no">
        <name>SCB_DFSR_DWTTRAP_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: DWTTRAP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="691" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="691" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050" prot="public" static="no">
        <name>SCB_DFSR_BKPT_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: BKPT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="693" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="693" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga609edf8f50bc49adb51ae28bcecefe1f" prot="public" static="no">
        <name>SCB_DFSR_BKPT_Msk</name>
        <initializer>(1UL &lt;&lt; SCB_DFSR_BKPT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: BKPT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="694" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="694" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378" prot="public" static="no">
        <name>SCB_DFSR_HALTED_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: HALTED Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="696" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="696" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_c_b_1ga200bcf918d57443b5e29e8ce552e4bdf" prot="public" static="no">
        <name>SCB_DFSR_HALTED_Msk</name>
        <initializer>(1UL /*&lt;&lt; SCB_DFSR_HALTED_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB DFSR: HALTED Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="697" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="697" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1ga0777ddf379af50f9ca41d40573bfffc5" prot="public" static="no">
        <name>SCnSCB_ICTR_INTLINESNUM_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ICTR: INTLINESNUM Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="720" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="720" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1ga3efa0f5210051464e1034b19fc7b33c7" prot="public" static="no">
        <name>SCnSCB_ICTR_INTLINESNUM_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ICTR: INTLINESNUM Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="721" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="721" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1gaff0b57464c60fea8182b903676f8de49" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISOOFP_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISOOFP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="724" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="724" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1ga1ecd6adafa43464d7097b132c19e8640" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISOOFP_Msk</name>
        <initializer>(1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISOOFP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="725" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="725" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1gaa194809383bc72ecf3416d85709281d7" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISFPCA_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISFPCA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="727" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="727" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1ga10d5aa4a196dcde6f476016ece2c1b69" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISFPCA_Msk</name>
        <initializer>(1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISFPCA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="728" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="728" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1gaab395870643a0bee78906bb15ca5bd02" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISFOLD_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISFOLD Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="730" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="730" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1gaa9dd2d4a2350499188f438d0aa9fd982" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISFOLD_Msk</name>
        <initializer>(1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISFOLD Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="731" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="731" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1gafa2eb37493c0f8dae77cde81ecf80f77" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISDEFWBUF_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISDEFWBUF Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="733" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="733" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1ga6cda7b7219232a008ec52cc8e89d5d08" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISDEFWBUF_Msk</name>
        <initializer>(1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISDEFWBUF Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="734" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="734" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1gaaa3e79f5ead4a32c0ea742b2a9ffc0cd" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISMCYCINT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISMCYCINT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="736" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="736" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___s_cn_s_c_b_1ga2a2818f0489ad10b6ea2964e899d4cbc" prot="public" static="no">
        <name>SCnSCB_ACTLR_DISMCYCINT_Msk</name>
        <initializer>(1UL /*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ACTLR: DISMCYCINT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="737" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="737" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1gadbb65d4a815759649db41df216ed4d60" prot="public" static="no">
        <name>SysTick_CTRL_COUNTFLAG_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CTRL: COUNTFLAG Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="761" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="761" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga1bf3033ecccf200f59baefe15dbb367c" prot="public" static="no">
        <name>SysTick_CTRL_COUNTFLAG_Msk</name>
        <initializer>(1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CTRL: COUNTFLAG Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="762" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="762" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga24fbc69a5f0b78d67fda2300257baff1" prot="public" static="no">
        <name>SysTick_CTRL_CLKSOURCE_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CTRL: CLKSOURCE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="764" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="764" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1gaa41d06039797423a46596bd313d57373" prot="public" static="no">
        <name>SysTick_CTRL_CLKSOURCE_Msk</name>
        <initializer>(1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CTRL: CLKSOURCE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="765" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="765" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga88f45bbb89ce8df3cd2b2613c7b48214" prot="public" static="no">
        <name>SysTick_CTRL_TICKINT_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CTRL: TICKINT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="767" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="767" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga95bb984266ca764024836a870238a027" prot="public" static="no">
        <name>SysTick_CTRL_TICKINT_Msk</name>
        <initializer>(1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CTRL: TICKINT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="768" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="768" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga0b48cc1e36d92a92e4bf632890314810" prot="public" static="no">
        <name>SysTick_CTRL_ENABLE_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CTRL: ENABLE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="770" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="770" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga16c9fee0ed0235524bdeb38af328fd1f" prot="public" static="no">
        <name>SysTick_CTRL_ENABLE_Msk</name>
        <initializer>(1UL /*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CTRL: ENABLE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="771" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="771" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1gaf44d10df359dc5bf5752b0894ae3bad2" prot="public" static="no">
        <name>SysTick_LOAD_RELOAD_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick LOAD: RELOAD Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="774" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="774" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga265912a7962f0e1abd170336e579b1b1" prot="public" static="no">
        <name>SysTick_LOAD_RELOAD_Msk</name>
        <initializer>(0xFFFFFFUL /*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick LOAD: RELOAD Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="775" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="775" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga3208104c3b019b5de35ae8c21d5c34dd" prot="public" static="no">
        <name>SysTick_VAL_CURRENT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick VAL: CURRENT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="778" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="778" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1gafc77b56d568930b49a2474debc75ab45" prot="public" static="no">
        <name>SysTick_VAL_CURRENT_Msk</name>
        <initializer>(0xFFFFFFUL /*&lt;&lt; SysTick_VAL_CURRENT_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick VAL: CURRENT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="779" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="779" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga534dbe414e7a46a6ce4c1eca1fbff409" prot="public" static="no">
        <name>SysTick_CALIB_NOREF_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CALIB: NOREF Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="782" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="782" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga3af0d891fdd99bcc8d8912d37830edb6" prot="public" static="no">
        <name>SysTick_CALIB_NOREF_Msk</name>
        <initializer>(1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CALIB: NOREF Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="783" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="783" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1gadd0c9cd6641b9f6a0c618e7982954860" prot="public" static="no">
        <name>SysTick_CALIB_SKEW_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CALIB: SKEW Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="785" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="785" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1ga8a6a85a87334776f33d77fd147587431" prot="public" static="no">
        <name>SysTick_CALIB_SKEW_Msk</name>
        <initializer>(1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CALIB: SKEW Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="786" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="786" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1gacae558f6e75a0bed5d826f606d8e695e" prot="public" static="no">
        <name>SysTick_CALIB_TENMS_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CALIB: TENMS Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="788" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="788" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___sys_tick_1gaf1e68865c5aece2ad58971225bd3e95e" prot="public" static="no">
        <name>SysTick_CALIB_TENMS_Msk</name>
        <initializer>(0xFFFFFFUL /*&lt;&lt; SysTick_CALIB_TENMS_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick CALIB: TENMS Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="789" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="789" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga7abe5e590d1611599df87a1884a352e8" prot="public" static="no">
        <name>ITM_TPR_PRIVMASK_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TPR: PRIVMASK Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="841" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="841" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga168e089d882df325a387aab3a802a46b" prot="public" static="no">
        <name>ITM_TPR_PRIVMASK_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TPR: PRIVMASK Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="842" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="842" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga9174ad4a36052c377cef4e6aba2ed484" prot="public" static="no">
        <name>ITM_TCR_BUSY_Pos</name>
        <initializer>23U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: BUSY Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="845" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="845" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga43ad7cf33de12f2ef3a412d4f354c60f" prot="public" static="no">
        <name>ITM_TCR_BUSY_Msk</name>
        <initializer>(1UL &lt;&lt; ITM_TCR_BUSY_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: BUSY Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="846" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="846" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gaca0281de867f33114aac0636f7ce65d3" prot="public" static="no">
        <name>ITM_TCR_TraceBusID_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: ATBID Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="848" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="848" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga60c20bd9649d1da5a2be8e656ba19a60" prot="public" static="no">
        <name>ITM_TCR_TraceBusID_Msk</name>
        <initializer>(0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: ATBID Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="849" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="849" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga96c7c7cbc0d98426c408090b41f583f1" prot="public" static="no">
        <name>ITM_TCR_GTSFREQ_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: Global timestamp frequency Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="851" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="851" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gade862cf009827f7f6748fc44c541b067" prot="public" static="no">
        <name>ITM_TCR_GTSFREQ_Msk</name>
        <initializer>(3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: Global timestamp frequency Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="852" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="852" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gad7bc9ee1732032c6e0de035f0978e473" prot="public" static="no">
        <name>ITM_TCR_TSPrescale_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: TSPrescale Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="854" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="854" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga7a723f71bfb0204c264d8dbe8cc7ae52" prot="public" static="no">
        <name>ITM_TCR_TSPrescale_Msk</name>
        <initializer>(3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: TSPrescale Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="855" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="855" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga7a380f0c8078f6560051406583ecd6a5" prot="public" static="no">
        <name>ITM_TCR_SWOENA_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: SWOENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="857" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="857" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga97476cb65bab16a328b35f81fd02010a" prot="public" static="no">
        <name>ITM_TCR_SWOENA_Msk</name>
        <initializer>(1UL &lt;&lt; ITM_TCR_SWOENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: SWOENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="858" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="858" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga30e83ebb33aa766070fe3d1f27ae820e" prot="public" static="no">
        <name>ITM_TCR_DWTENA_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: DWTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="860" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="860" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga98ea1c596d43d3633a202f9ee746cf70" prot="public" static="no">
        <name>ITM_TCR_DWTENA_Msk</name>
        <initializer>(1UL &lt;&lt; ITM_TCR_DWTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: DWTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="861" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="861" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gaa93a1147a39fc63980d299231252a30e" prot="public" static="no">
        <name>ITM_TCR_SYNCENA_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: SYNCENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="863" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="863" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gac89b74a78701c25b442105d7fe2bbefb" prot="public" static="no">
        <name>ITM_TCR_SYNCENA_Msk</name>
        <initializer>(1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: SYNCENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="864" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="864" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga5aa381845f810114ab519b90753922a1" prot="public" static="no">
        <name>ITM_TCR_TSENA_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: TSENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="866" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="866" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga436b2e8fa24328f48f2da31c00fc9e65" prot="public" static="no">
        <name>ITM_TCR_TSENA_Msk</name>
        <initializer>(1UL &lt;&lt; ITM_TCR_TSENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: TSENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="867" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="867" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga3286b86004bce7ffe17ee269f87f8d9d" prot="public" static="no">
        <name>ITM_TCR_ITMENA_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: ITM Enable bit Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="869" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="869" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga7dd53e3bff24ac09d94e61cb595cb2d9" prot="public" static="no">
        <name>ITM_TCR_ITMENA_Msk</name>
        <initializer>(1UL /*&lt;&lt; ITM_TCR_ITMENA_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM TCR: ITM Enable bit Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="870" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="870" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga04d3f842ad48f6a9127b4cecc963e1d7" prot="public" static="no">
        <name>ITM_IWR_ATVALIDM_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM IWR: ATVALIDM Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="873" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="873" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga67b969f8f04ed15886727788f0e2ffd7" prot="public" static="no">
        <name>ITM_IWR_ATVALIDM_Msk</name>
        <initializer>(1UL /*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM IWR: ATVALIDM Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="874" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="874" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga259edfd1d2e877a62e06d7a240df97f4" prot="public" static="no">
        <name>ITM_IRR_ATREADYM_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM IRR: ATREADYM Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="877" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="877" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga3dbc3e15f5bde2669cd8121a1fe419b9" prot="public" static="no">
        <name>ITM_IRR_ATREADYM_Msk</name>
        <initializer>(1UL /*&lt;&lt; ITM_IRR_ATREADYM_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM IRR: ATREADYM Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="878" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="878" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga08de02bf32caf48aaa29f7c68ff5d755" prot="public" static="no">
        <name>ITM_IMCR_INTEGRATION_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM IMCR: INTEGRATION Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="881" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="881" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga8838bd3dd04c1a6be97cd946364a3fd2" prot="public" static="no">
        <name>ITM_IMCR_INTEGRATION_Msk</name>
        <initializer>(1UL /*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM IMCR: INTEGRATION Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="882" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="882" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gabfae3e570edc8759597311ed6dfb478e" prot="public" static="no">
        <name>ITM_LSR_ByteAcc_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM LSR: ByteAcc Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="885" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="885" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga91f492b2891bb8b7eac5b58de7b220f4" prot="public" static="no">
        <name>ITM_LSR_ByteAcc_Msk</name>
        <initializer>(1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM LSR: ByteAcc Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="886" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="886" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1ga144a49e12b83ad9809fdd2769094fdc0" prot="public" static="no">
        <name>ITM_LSR_Access_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM LSR: Access Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="888" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="888" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gac8ae69f11c0311da226c0c8ec40b3d37" prot="public" static="no">
        <name>ITM_LSR_Access_Msk</name>
        <initializer>(1UL &lt;&lt; ITM_LSR_Access_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM LSR: Access Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="889" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="889" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gaf5740689cf14564d3f3fd91299b6c88d" prot="public" static="no">
        <name>ITM_LSR_Present_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM LSR: Present Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="891" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="891" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___i_t_m_1gaa5bc2a7f5f1d69ff819531f5508bb017" prot="public" static="no">
        <name>ITM_LSR_Present_Msk</name>
        <initializer>(1UL /*&lt;&lt; ITM_LSR_Present_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM LSR: Present Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="892" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="892" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaac44b9b7d5391a7ffef129b7f6c84cd7" prot="public" static="no">
        <name>DWT_CTRL_NUMCOMP_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NUMCOMP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="935" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="935" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaa3d37d68c2ba73f2026265584c2815e7" prot="public" static="no">
        <name>DWT_CTRL_NUMCOMP_Msk</name>
        <initializer>(0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NUMCOMP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="936" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="936" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaa82840323a2628e7f4a2b09b74fa73fd" prot="public" static="no">
        <name>DWT_CTRL_NOTRCPKT_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NOTRCPKT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="938" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="938" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga04d8bb0a065ca38e2e5f13a97e1f7073" prot="public" static="no">
        <name>DWT_CTRL_NOTRCPKT_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NOTRCPKT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="939" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="939" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gad997b9026715d5609b5a3b144eca42d0" prot="public" static="no">
        <name>DWT_CTRL_NOEXTTRIG_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NOEXTTRIG Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="941" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="941" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gacc7d15edf7a27147c422099ab475953e" prot="public" static="no">
        <name>DWT_CTRL_NOEXTTRIG_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NOEXTTRIG Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="942" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="942" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga337f6167d960f57f12aa382ffecce522" prot="public" static="no">
        <name>DWT_CTRL_NOCYCCNT_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NOCYCCNT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="944" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="944" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaf40c8d7a4fd978034c137e90f714c143" prot="public" static="no">
        <name>DWT_CTRL_NOCYCCNT_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NOCYCCNT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="945" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="945" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gad52a0e5be84363ab166cc17beca0d048" prot="public" static="no">
        <name>DWT_CTRL_NOPRFCNT_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NOPRFCNT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="947" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="947" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gafd8448d7db4bc51f27f202e6e1f27823" prot="public" static="no">
        <name>DWT_CTRL_NOPRFCNT_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: NOPRFCNT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="948" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="948" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga0cb0640aaeb18a626d7823570d5c3cb6" prot="public" static="no">
        <name>DWT_CTRL_CYCEVTENA_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: CYCEVTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="950" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="950" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga40554bd81460e39abf08810f45fac1a2" prot="public" static="no">
        <name>DWT_CTRL_CYCEVTENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: CYCEVTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="951" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="951" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga5602b0707f446ce78d88ff2a3a82bfff" prot="public" static="no">
        <name>DWT_CTRL_FOLDEVTENA_Pos</name>
        <initializer>21U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: FOLDEVTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="953" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="953" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga717e679d775562ae09185a3776b1582f" prot="public" static="no">
        <name>DWT_CTRL_FOLDEVTENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: FOLDEVTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="954" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="954" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaea5d1ee72188dc1d57b54c60a9f5233e" prot="public" static="no">
        <name>DWT_CTRL_LSUEVTENA_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: LSUEVTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="956" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="956" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gac47427f455fbc29d4b6f8a479169f2b2" prot="public" static="no">
        <name>DWT_CTRL_LSUEVTENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: LSUEVTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="957" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="957" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga9c6d62d121164013a8e3ee372f17f3e5" prot="public" static="no">
        <name>DWT_CTRL_SLEEPEVTENA_Pos</name>
        <initializer>19U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: SLEEPEVTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="959" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="959" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga2f431b3734fb840daf5b361034856da9" prot="public" static="no">
        <name>DWT_CTRL_SLEEPEVTENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: SLEEPEVTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="960" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="960" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaf4e73f548ae3e945ef8b1d9ff1281544" prot="public" static="no">
        <name>DWT_CTRL_EXCEVTENA_Pos</name>
        <initializer>18U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: EXCEVTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="962" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="962" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gab7ee0def33423b5859ca4030dff63b58" prot="public" static="no">
        <name>DWT_CTRL_EXCEVTENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: EXCEVTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="963" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="963" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga9fff0b71fb0be1499f5180c6bce1fc8f" prot="public" static="no">
        <name>DWT_CTRL_CPIEVTENA_Pos</name>
        <initializer>17U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: CPIEVTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="965" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="965" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga189089c30aade60b983df17ad2412f6f" prot="public" static="no">
        <name>DWT_CTRL_CPIEVTENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: CPIEVTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="966" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="966" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga05f13b547a9a1e63e003ee0bc6446d0d" prot="public" static="no">
        <name>DWT_CTRL_EXCTRCENA_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: EXCTRCENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="968" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="968" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaf4fbb509ab3cbb768f16484c660a24c3" prot="public" static="no">
        <name>DWT_CTRL_EXCTRCENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: EXCTRCENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="969" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="969" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga1e14afc7790fcb424fcf619e192554c9" prot="public" static="no">
        <name>DWT_CTRL_PCSAMPLENA_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: PCSAMPLENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="971" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="971" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gafdcf1c86f43fbeaf2780ce797c9ef3d6" prot="public" static="no">
        <name>DWT_CTRL_PCSAMPLENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: PCSAMPLENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="972" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="972" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga678ef08786edcbef964479217efb9284" prot="public" static="no">
        <name>DWT_CTRL_SYNCTAP_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: SYNCTAP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="974" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="974" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaf1e6c3729d56ecadeb6eeff4d225968c" prot="public" static="no">
        <name>DWT_CTRL_SYNCTAP_Msk</name>
        <initializer>(0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: SYNCTAP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="975" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="975" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaf70b80936c7db60bf84fb6dadb8a3559" prot="public" static="no">
        <name>DWT_CTRL_CYCTAP_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: CYCTAP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="977" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="977" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga6c12e2868b8989a69445646698b8c331" prot="public" static="no">
        <name>DWT_CTRL_CYCTAP_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: CYCTAP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="978" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="978" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga2868c0b28eb13be930afb819f55f6f25" prot="public" static="no">
        <name>DWT_CTRL_POSTINIT_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: POSTINIT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="980" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="980" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gab8cbbee1e1d94d09f9a1f86379a08ee8" prot="public" static="no">
        <name>DWT_CTRL_POSTINIT_Msk</name>
        <initializer>(0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: POSTINIT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="981" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="981" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga129bc152febfddd67a0c20c6814cba69" prot="public" static="no">
        <name>DWT_CTRL_POSTPRESET_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: POSTPRESET Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="983" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="983" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga11d9e1e2a758fdd2657aa68ce61b9c9d" prot="public" static="no">
        <name>DWT_CTRL_POSTPRESET_Msk</name>
        <initializer>(0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: POSTPRESET Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="984" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="984" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaa4509f5f8514a7200be61691f0e01f10" prot="public" static="no">
        <name>DWT_CTRL_CYCCNTENA_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: CYCCNTENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="986" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="986" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga4a9d209dc2a81ea6bfa0ea21331769d3" prot="public" static="no">
        <name>DWT_CTRL_CYCCNTENA_Msk</name>
        <initializer>(0x1UL /*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CTRL: CYCCNTENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="987" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="987" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga80e9ad8f6a9e2344af8a3cf989bebe3d" prot="public" static="no">
        <name>DWT_CPICNT_CPICNT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CPICNT: CPICNT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="990" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="990" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga76f39e7bca3fa86a4dbf7b8f6adb7217" prot="public" static="no">
        <name>DWT_CPICNT_CPICNT_Msk</name>
        <initializer>(0xFFUL /*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT CPICNT: CPICNT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="991" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="991" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga031c693654030d4cba398b45d2925b1d" prot="public" static="no">
        <name>DWT_EXCCNT_EXCCNT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT EXCCNT: EXCCNT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="994" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="994" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga057fa604a107b58a198bbbadb47e69c9" prot="public" static="no">
        <name>DWT_EXCCNT_EXCCNT_Msk</name>
        <initializer>(0xFFUL /*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT EXCCNT: EXCCNT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="995" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="995" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga0371a84a7996dc5852c56afb2676ba1c" prot="public" static="no">
        <name>DWT_SLEEPCNT_SLEEPCNT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT SLEEPCNT: SLEEPCNT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="998" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="998" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga1e340751d71413fef400a0a1d76cc828" prot="public" static="no">
        <name>DWT_SLEEPCNT_SLEEPCNT_Msk</name>
        <initializer>(0xFFUL /*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT SLEEPCNT: SLEEPCNT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="999" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="999" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gab9394c7911b0b4312a096dad91d53a3d" prot="public" static="no">
        <name>DWT_LSUCNT_LSUCNT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT LSUCNT: LSUCNT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1002" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1002" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga2186d7fc9317e20bad61336ee2925615" prot="public" static="no">
        <name>DWT_LSUCNT_LSUCNT_Msk</name>
        <initializer>(0xFFUL /*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT LSUCNT: LSUCNT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1003" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1003" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga7f8af5ac12d178ba31a516f6ed141455" prot="public" static="no">
        <name>DWT_FOLDCNT_FOLDCNT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FOLDCNT: FOLDCNT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1006" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1006" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga9cb73d0342d38b14e41027d3c5c02647" prot="public" static="no">
        <name>DWT_FOLDCNT_FOLDCNT_Msk</name>
        <initializer>(0xFFUL /*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FOLDCNT: FOLDCNT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1007" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1007" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaf798ae34e2b9280ea64f4d9920cd2e7d" prot="public" static="no">
        <name>DWT_MASK_MASK_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT MASK: MASK Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1010" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1010" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gadd798deb0f1312feab4fb05dcddc229b" prot="public" static="no">
        <name>DWT_MASK_MASK_Msk</name>
        <initializer>(0x1FUL /*&lt;&lt; DWT_MASK_MASK_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT MASK: MASK Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1011" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1011" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga22c5787493f74a6bacf6ffb103a190ba" prot="public" static="no">
        <name>DWT_FUNCTION_MATCHED_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: MATCHED Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1014" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1014" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gac8b1a655947490280709037808eec8ac" prot="public" static="no">
        <name>DWT_FUNCTION_MATCHED_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: MATCHED Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1015" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1015" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga8b75e8ab3ffd5ea2fa762d028dc30e8c" prot="public" static="no">
        <name>DWT_FUNCTION_DATAVADDR1_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: DATAVADDR1 Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1017" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1017" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gafdbf5a8c367befe8661a4f6945c83445" prot="public" static="no">
        <name>DWT_FUNCTION_DATAVADDR1_Msk</name>
        <initializer>(0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: DATAVADDR1 Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1018" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1018" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga9854cd8bf16f7dce0fb196a8029b018e" prot="public" static="no">
        <name>DWT_FUNCTION_DATAVADDR0_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: DATAVADDR0 Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1020" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1020" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gafc5efbe8f9b51e04aecd00c8a4eb50fb" prot="public" static="no">
        <name>DWT_FUNCTION_DATAVADDR0_Msk</name>
        <initializer>(0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: DATAVADDR0 Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1021" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1021" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga0517a186d4d448aa6416440f40fe7a4d" prot="public" static="no">
        <name>DWT_FUNCTION_DATAVSIZE_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: DATAVSIZE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1023" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1023" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gaab42cbc1e6084c44d5de70971613ea76" prot="public" static="no">
        <name>DWT_FUNCTION_DATAVSIZE_Msk</name>
        <initializer>(0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: DATAVSIZE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1024" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1024" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga89d7c48858b4d4de96cdadfac91856a1" prot="public" static="no">
        <name>DWT_FUNCTION_LNK1ENA_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: LNK1ENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1026" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1026" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga64bd419260c3337cacf93607d1ad27ac" prot="public" static="no">
        <name>DWT_FUNCTION_LNK1ENA_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: LNK1ENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1027" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1027" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga106f3672cd4be7c7c846e20497ebe5a6" prot="public" static="no">
        <name>DWT_FUNCTION_DATAVMATCH_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: DATAVMATCH Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1029" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1029" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga32af1f1c0fcd2d8d9afd1ad79cd9970e" prot="public" static="no">
        <name>DWT_FUNCTION_DATAVMATCH_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: DATAVMATCH Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1030" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1030" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga4b65d79ca37ae8010b4a726312413efd" prot="public" static="no">
        <name>DWT_FUNCTION_CYCMATCH_Pos</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: CYCMATCH Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1032" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1032" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga8e2ed09bdd33a8f7f7ce0444f5f3bb25" prot="public" static="no">
        <name>DWT_FUNCTION_CYCMATCH_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: CYCMATCH Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1033" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1033" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga41d5b332216baa8d29561260a1b85659" prot="public" static="no">
        <name>DWT_FUNCTION_EMITRANGE_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: EMITRANGE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1035" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1035" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1gad46dd5aba29f2e28d4d3f50b1d291f41" prot="public" static="no">
        <name>DWT_FUNCTION_EMITRANGE_Msk</name>
        <initializer>(0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: EMITRANGE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1036" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1036" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga5797b556edde2bbaa4d33dcdb1a891bb" prot="public" static="no">
        <name>DWT_FUNCTION_FUNCTION_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: FUNCTION Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1038" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1038" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___d_w_t_1ga3b2cda708755ecf5f921d08b25d774d1" prot="public" static="no">
        <name>DWT_FUNCTION_FUNCTION_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT FUNCTION: FUNCTION Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1039" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1039" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga5a82d274eb2df8b0c92dd4ed63535928" prot="public" static="no">
        <name>TPI_ACPR_PRESCALER_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI ACPR: PRESCALER Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1083" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1083" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga4fcacd27208419929921aec8457a8c13" prot="public" static="no">
        <name>TPI_ACPR_PRESCALER_Msk</name>
        <initializer>(0x1FFFUL /*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI ACPR: PRESCALER Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1084" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1084" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga0f302797b94bb2da24052082ab630858" prot="public" static="no">
        <name>TPI_SPPR_TXMODE_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI SPPR: TXMODE Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1087" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1087" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaca085c8a954393d70dbd7240bb02cc1f" prot="public" static="no">
        <name>TPI_SPPR_TXMODE_Msk</name>
        <initializer>(0x3UL /*&lt;&lt; TPI_SPPR_TXMODE_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI SPPR: TXMODE Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1088" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1088" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga9537b8a660cc8803f57cbbee320b2fc8" prot="public" static="no">
        <name>TPI_FFSR_FtNonStop_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFSR: FtNonStop Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1091" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1091" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaaa313f980974a8cfc7dac68c4d805ab1" prot="public" static="no">
        <name>TPI_FFSR_FtNonStop_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFSR: FtNonStop Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1092" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1092" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gad30fde0c058da2ffb2b0a213be7a1b5c" prot="public" static="no">
        <name>TPI_FFSR_TCPresent_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFSR: TCPresent Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1094" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1094" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga0d6bfd263ff2fdec72d6ec9415fb1135" prot="public" static="no">
        <name>TPI_FFSR_TCPresent_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFSR: TCPresent Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1095" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1095" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaedf31fd453a878021b542b644e2869d2" prot="public" static="no">
        <name>TPI_FFSR_FtStopped_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFSR: FtStopped Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1097" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1097" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga1ab6c3abe1cf6311ee07e7c479ce5f78" prot="public" static="no">
        <name>TPI_FFSR_FtStopped_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFSR: FtStopped Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1098" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1098" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga542ca74a081588273e6d5275ba5da6bf" prot="public" static="no">
        <name>TPI_FFSR_FlInProg_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFSR: FlInProg Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1100" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga63dfb09259893958962914fc3a9e3824" prot="public" static="no">
        <name>TPI_FFSR_FlInProg_Msk</name>
        <initializer>(0x1UL /*&lt;&lt; TPI_FFSR_FlInProg_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFSR: FlInProg Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1101" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaa7ea11ba6ea75b541cd82e185c725b5b" prot="public" static="no">
        <name>TPI_FFCR_TrigIn_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFCR: TrigIn Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1104" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga360b413bc5da61f751546a7133c3e4dd" prot="public" static="no">
        <name>TPI_FFCR_TrigIn_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFCR: TrigIn Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1105" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga99e58a0960b275a773b245e2b69b9a64" prot="public" static="no">
        <name>TPI_FFCR_EnFCont_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFCR: EnFCont Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1107" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga27d1ecf2e0ff496df03457a2a97cb2c9" prot="public" static="no">
        <name>TPI_FFCR_EnFCont_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FFCR: EnFCont Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1108" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga5517fa2ced64efbbd413720329c50b99" prot="public" static="no">
        <name>TPI_TRIGGER_TRIGGER_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI TRIGGER: TRIGGER Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1111" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga814227af2b2665a0687bb49345e21110" prot="public" static="no">
        <name>TPI_TRIGGER_TRIGGER_Msk</name>
        <initializer>(0x1UL /*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI TRIGGER: TRIGGER Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1112" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaa7e050e9eb6528241ebc6835783b6bae" prot="public" static="no">
        <name>TPI_FIFO0_ITM_ATVALID_Pos</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ITM_ATVALID Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1115" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga94cb2493ed35d2dab7bd4092b88a05bc" prot="public" static="no">
        <name>TPI_FIFO0_ITM_ATVALID_Msk</name>
        <initializer>(0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ITM_ATVALID Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1116" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gac2b6f7f13a2fa0be4aa7645a47dcac52" prot="public" static="no">
        <name>TPI_FIFO0_ITM_bytecount_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ITM_bytecount Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1118" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga07bafa971b8daf0d63b3f92b9ae7fa16" prot="public" static="no">
        <name>TPI_FIFO0_ITM_bytecount_Msk</name>
        <initializer>(0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ITM_bytecount Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1119" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d" prot="public" static="no">
        <name>TPI_FIFO0_ETM_ATVALID_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM_ATVALID Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1121" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga4f0005dc420b28f2369179a935b9a9d3" prot="public" static="no">
        <name>TPI_FIFO0_ETM_ATVALID_Msk</name>
        <initializer>(0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM_ATVALID Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1122" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga2f738e45386ebf58c4d406f578e7ddaf" prot="public" static="no">
        <name>TPI_FIFO0_ETM_bytecount_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM_bytecount Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1124" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gad2536b3a935361c68453cd068640af92" prot="public" static="no">
        <name>TPI_FIFO0_ETM_bytecount_Msk</name>
        <initializer>(0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM_bytecount Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1125" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga5f0037cc80c65e86d9e94e5005077a48" prot="public" static="no">
        <name>TPI_FIFO0_ETM2_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM2 Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1127" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaa82a7b9b99c990fb12eafb3c84b68254" prot="public" static="no">
        <name>TPI_FIFO0_ETM2_Msk</name>
        <initializer>(0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM2 Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1128" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gac5a2ef4b7f811d1f3d81ec919d794413" prot="public" static="no">
        <name>TPI_FIFO0_ETM1_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM1 Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1130" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaad9c1a6ed34a70905005a0cc14d5f01b" prot="public" static="no">
        <name>TPI_FIFO0_ETM1_Msk</name>
        <initializer>(0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM1 Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1131" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga48783ce3c695d8c06b1352a526110a87" prot="public" static="no">
        <name>TPI_FIFO0_ETM0_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM0 Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1133" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaf924f7d1662f3f6c1da12052390cb118" prot="public" static="no">
        <name>TPI_FIFO0_ETM0_Msk</name>
        <initializer>(0xFFUL /*&lt;&lt; TPI_FIFO0_ETM0_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO0: ETM0 Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1134" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga6959f73d7db4a87ae9ad9cfc99844526" prot="public" static="no">
        <name>TPI_ITATBCTR2_ATREADY_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI ITATBCTR2: ATREADY Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1137" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1137" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga1859502749709a2e5ead9a2599d998db" prot="public" static="no">
        <name>TPI_ITATBCTR2_ATREADY_Msk</name>
        <initializer>(0x1UL /*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI ITATBCTR2: ATREADY Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1138" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1138" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga08edfc862b2c8c415854cc4ae2067dfb" prot="public" static="no">
        <name>TPI_FIFO1_ITM_ATVALID_Pos</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM_ATVALID Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1141" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gabc1f6a3b6cac0099d7c01ca949b4dd08" prot="public" static="no">
        <name>TPI_FIFO1_ITM_ATVALID_Msk</name>
        <initializer>(0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM_ATVALID Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1142" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1142" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaa22ebf7c86e4f4b2c98cfd0b5981375a" prot="public" static="no">
        <name>TPI_FIFO1_ITM_bytecount_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM_bytecount Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1144" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1144" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gacba2edfc0499828019550141356b0dcb" prot="public" static="no">
        <name>TPI_FIFO1_ITM_bytecount_Msk</name>
        <initializer>(0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM_bytecount Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1145" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1145" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga3177b8d815cf4a707a2d3d3d5499315d" prot="public" static="no">
        <name>TPI_FIFO1_ETM_ATVALID_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ETM_ATVALID Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1147" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga0e8f29a1e9378d1ceb0708035edbb86d" prot="public" static="no">
        <name>TPI_FIFO1_ETM_ATVALID_Msk</name>
        <initializer>(0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ETM_ATVALID Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1148" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaab31238152b5691af633a7475eaf1f06" prot="public" static="no">
        <name>TPI_FIFO1_ETM_bytecount_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ETM_bytecount Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1150" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1150" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gab554305459953b80554fdb1908b73291" prot="public" static="no">
        <name>TPI_FIFO1_ETM_bytecount_Msk</name>
        <initializer>(0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ETM_bytecount Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1151" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga1828c228f3940005f48fb8dd88ada35b" prot="public" static="no">
        <name>TPI_FIFO1_ITM2_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM2 Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1153" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1153" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gae54512f926ebc00f2e056232aa21d335" prot="public" static="no">
        <name>TPI_FIFO1_ITM2_Msk</name>
        <initializer>(0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM2 Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1154" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1154" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaece86ab513bc3d0e0a9dbd82258af49f" prot="public" static="no">
        <name>TPI_FIFO1_ITM1_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM1 Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1156" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1156" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga3347f42828920dfe56e3130ad319a9e6" prot="public" static="no">
        <name>TPI_FIFO1_ITM1_Msk</name>
        <initializer>(0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM1 Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1157" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1157" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga2188671488417a52abb075bcd4d73440" prot="public" static="no">
        <name>TPI_FIFO1_ITM0_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM0 Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1159" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1159" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga8ae09f544fc1a428797e2a150f14a4c9" prot="public" static="no">
        <name>TPI_FIFO1_ITM0_Msk</name>
        <initializer>(0xFFUL /*&lt;&lt; TPI_FIFO1_ITM0_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI FIFO1: ITM0 Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1160" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1160" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gab1eb6866c65f02fa9c83696b49b0f346" prot="public" static="no">
        <name>TPI_ITATBCTR0_ATREADY_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI ITATBCTR0: ATREADY Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1163" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1163" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaee320b3c60f9575aa96a8742c4ff9356" prot="public" static="no">
        <name>TPI_ITATBCTR0_ATREADY_Msk</name>
        <initializer>(0x1UL /*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI ITATBCTR0: ATREADY Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1164" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaa847adb71a1bc811d2e3190528f495f0" prot="public" static="no">
        <name>TPI_ITCTRL_Mode_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI ITCTRL: Mode Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1167" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gad6f87550b468ad0920d5f405bfd3f017" prot="public" static="no">
        <name>TPI_ITCTRL_Mode_Msk</name>
        <initializer>(0x1UL /*&lt;&lt; TPI_ITCTRL_Mode_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI ITCTRL: Mode Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1168" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1168" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga9f46cf1a1708575f56d6b827766277f4" prot="public" static="no">
        <name>TPI_DEVID_NRZVALID_Pos</name>
        <initializer>11U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: NRZVALID Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1171" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1171" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gacecc8710a8f6a23a7d1d4f5674daf02a" prot="public" static="no">
        <name>TPI_DEVID_NRZVALID_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: NRZVALID Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1172" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1172" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga675534579d9e25477bb38970e3ef973c" prot="public" static="no">
        <name>TPI_DEVID_MANCVALID_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: MANCVALID Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1174" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1174" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga4c3ee4b1a34ad1960a6b2d6e7e0ff942" prot="public" static="no">
        <name>TPI_DEVID_MANCVALID_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: MANCVALID Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1175" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1175" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga974cccf4c958b4a45cb71c7b5de39b7b" prot="public" static="no">
        <name>TPI_DEVID_PTINVALID_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: PTINVALID Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1177" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga1ca84d62243e475836bba02516ba6b97" prot="public" static="no">
        <name>TPI_DEVID_PTINVALID_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: PTINVALID Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1178" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1178" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga3f7da5de2a34be41a092e5eddd22ac4d" prot="public" static="no">
        <name>TPI_DEVID_MinBufSz_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: MinBufSz Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1180" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1180" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga939e068ff3f1a65b35187ab34a342cd8" prot="public" static="no">
        <name>TPI_DEVID_MinBufSz_Msk</name>
        <initializer>(0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: MinBufSz Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1181" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1181" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gab382b1296b5efd057be606eb8f768df8" prot="public" static="no">
        <name>TPI_DEVID_AsynClkIn_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: AsynClkIn Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1183" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1183" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gab67830557d2d10be882284275025a2d3" prot="public" static="no">
        <name>TPI_DEVID_AsynClkIn_Msk</name>
        <initializer>(0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: AsynClkIn Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1184" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1184" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga80ecae7fec479e80e583f545996868ed" prot="public" static="no">
        <name>TPI_DEVID_NrTraceInput_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: NrTraceInput Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1186" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1186" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gabed454418d2140043cd65ec899abd97f" prot="public" static="no">
        <name>TPI_DEVID_NrTraceInput_Msk</name>
        <initializer>(0x1FUL /*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVID: NrTraceInput Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1187" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1187" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga69c4892d332755a9f64c1680497cebdd" prot="public" static="no">
        <name>TPI_DEVTYPE_MajorType_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVTYPE: MajorType Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1190" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1190" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1gaecbceed6d08ec586403b37ad47b38c88" prot="public" static="no">
        <name>TPI_DEVTYPE_MajorType_Msk</name>
        <initializer>(0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVTYPE: MajorType Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1191" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1191" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga0c799ff892af5eb3162d152abc00af7a" prot="public" static="no">
        <name>TPI_DEVTYPE_SubType_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVTYPE: SubType Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1193" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1193" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___t_p_i_1ga5b2fd7dddaf5f64855d9c0696acd65c1" prot="public" static="no">
        <name>TPI_DEVTYPE_SubType_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI DEVTYPE: SubType Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1194" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1194" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842" prot="public" static="no">
        <name>CoreDebug_DHCSR_DBGKEY_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: DBGKEY Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1421" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1421" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc" prot="public" static="no">
        <name>CoreDebug_DHCSR_DBGKEY_Msk</name>
        <initializer>(0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: DBGKEY Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1422" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1422" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_RESET_ST_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1424" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1424" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_RESET_ST_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1425" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1425" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_RETIRE_ST_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1427" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1427" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_RETIRE_ST_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1428" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1428" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_LOCKUP_Pos</name>
        <initializer>19U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1430" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1430" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_LOCKUP_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1431" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1431" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_SLEEP_Pos</name>
        <initializer>18U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_SLEEP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1433" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1433" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_SLEEP_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1434" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1434" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_HALT_Pos</name>
        <initializer>17U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_HALT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1436" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1436" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_HALT_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_HALT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1437" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1437" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_REGRDY_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_REGRDY Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1439" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1439" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07" prot="public" static="no">
        <name>CoreDebug_DHCSR_S_REGRDY_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1440" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1440" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_SNAPSTALL_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_SNAPSTALL Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1442" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1442" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_SNAPSTALL_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_SNAPSTALL Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1443" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1443" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_MASKINTS_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1445" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1445" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_MASKINTS_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1446" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1446" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_STEP_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_STEP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1448" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1448" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_STEP_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_STEP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1449" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1449" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_HALT_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_HALT Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1451" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1451" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_HALT_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_HALT Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1452" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1452" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_DEBUGEN_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1454" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1454" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b" prot="public" static="no">
        <name>CoreDebug_DHCSR_C_DEBUGEN_Msk</name>
        <initializer>(1UL /*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1455" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1455" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a" prot="public" static="no">
        <name>CoreDebug_DCRSR_REGWnR_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DCRSR: REGWnR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1458" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1458" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5" prot="public" static="no">
        <name>CoreDebug_DCRSR_REGWnR_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DCRSR: REGWnR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1459" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1459" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b" prot="public" static="no">
        <name>CoreDebug_DCRSR_REGSEL_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DCRSR: REGSEL Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1461" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1461" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d" prot="public" static="no">
        <name>CoreDebug_DCRSR_REGSEL_Msk</name>
        <initializer>(0x1FUL /*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DCRSR: REGSEL Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1462" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1462" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39" prot="public" static="no">
        <name>CoreDebug_DEMCR_TRCENA_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: TRCENA Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1465" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1465" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834" prot="public" static="no">
        <name>CoreDebug_DEMCR_TRCENA_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: TRCENA Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1466" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1466" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64" prot="public" static="no">
        <name>CoreDebug_DEMCR_MON_REQ_Pos</name>
        <initializer>19U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: MON_REQ Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1468" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1468" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95" prot="public" static="no">
        <name>CoreDebug_DEMCR_MON_REQ_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: MON_REQ Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1469" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1469" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b" prot="public" static="no">
        <name>CoreDebug_DEMCR_MON_STEP_Pos</name>
        <initializer>18U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: MON_STEP Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1471" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1471" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98" prot="public" static="no">
        <name>CoreDebug_DEMCR_MON_STEP_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: MON_STEP Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1472" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1472" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d" prot="public" static="no">
        <name>CoreDebug_DEMCR_MON_PEND_Pos</name>
        <initializer>17U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: MON_PEND Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1474" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1474" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8" prot="public" static="no">
        <name>CoreDebug_DEMCR_MON_PEND_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: MON_PEND Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1475" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1475" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c" prot="public" static="no">
        <name>CoreDebug_DEMCR_MON_EN_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: MON_EN Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1477" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1477" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977" prot="public" static="no">
        <name>CoreDebug_DEMCR_MON_EN_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: MON_EN Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1478" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1478" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_HARDERR_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1480" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1480" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_HARDERR_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1481" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1481" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_INTERR_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_INTERR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1483" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1483" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_INTERR_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_INTERR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1484" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1484" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_BUSERR_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_BUSERR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1486" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1486" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_BUSERR_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_BUSERR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1487" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1487" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_STATERR_Pos</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_STATERR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1489" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1489" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_STATERR_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_STATERR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1490" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1490" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_CHKERR_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_CHKERR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1492" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1492" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_CHKERR_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_CHKERR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1493" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1493" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_NOCPERR_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_NOCPERR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1495" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1495" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_NOCPERR_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_NOCPERR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1496" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1496" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_MMERR_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_MMERR Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1498" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1498" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_MMERR_Msk</name>
        <initializer>(1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_MMERR Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1499" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1499" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_CORERESET_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1501" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1501" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30" prot="public" static="no">
        <name>CoreDebug_DEMCR_VC_CORERESET_Msk</name>
        <initializer>(1UL /*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1502" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1502" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__bitfield_1ga286e3b913dbd236c7f48ea70c8821f4e" prot="public" static="no">
        <name>_VAL2FLD</name>
        <param><defname>field</defname></param>
        <param><defname>value</defname></param>
        <initializer>((<ref refid="semihosting_8h_1aacce635d68067370c70caa2381ea1040" kindref="member">value</ref> &lt;&lt; field ## _Pos) &amp; field ## _Msk)</initializer>
        <briefdescription>
<para>Mask and shift a bit field value for use in a register bit range. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">field</parametername>
</parameternamelist>
<parameterdescription>
<para>Name of the register bit field. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">value</parametername>
</parameternamelist>
<parameterdescription>
<para>Value of the bit field. </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>Masked and shifted value. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1520" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1520" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__bitfield_1ga139b6e261c981f014f386927ca4a8444" prot="public" static="no">
        <name>_FLD2VAL</name>
        <param><defname>field</defname></param>
        <param><defname>value</defname></param>
        <initializer>((<ref refid="semihosting_8h_1aacce635d68067370c70caa2381ea1040" kindref="member">value</ref> &amp; field ## _Msk) &gt;&gt; field ## _Pos)</initializer>
        <briefdescription>
<para>Mask and shift a register value to extract a bit filed value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">field</parametername>
</parameternamelist>
<parameterdescription>
<para>Name of the register bit field. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">value</parametername>
</parameternamelist>
<parameterdescription>
<para>Value of register. </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>Masked and shifted bit field value. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1528" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1528" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770" prot="public" static="no">
        <name>SCS_BASE</name>
        <initializer>(0xE000E000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>System Control Space Base Address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1541" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1541" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e" prot="public" static="no">
        <name>ITM_BASE</name>
        <initializer>(0xE0000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM Base Address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1542" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1542" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2" prot="public" static="no">
        <name>DWT_BASE</name>
        <initializer>(0xE0001000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT Base Address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1543" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1543" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68" prot="public" static="no">
        <name>TPI_BASE</name>
        <initializer>(0xE0040000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI Base Address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1544" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1544" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b" prot="public" static="no">
        <name>CoreDebug_BASE</name>
        <initializer>(0xE000EDF0UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Core Debug Base Address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1545" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1545" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646" prot="public" static="no">
        <name>SysTick_BASE</name>
        <initializer>(<ref refid="group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770" kindref="member">SCS_BASE</ref> +  0x0010UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick Base Address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1546" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1546" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d" prot="public" static="no">
        <name>NVIC_BASE</name>
        <initializer>(<ref refid="group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770" kindref="member">SCS_BASE</ref> +  0x0100UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>NVIC Base Address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1547" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1547" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd" prot="public" static="no">
        <name>SCB_BASE</name>
        <initializer>(<ref refid="group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770" kindref="member">SCS_BASE</ref> +  0x0D00UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>System Control Block Base Address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1548" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1548" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1ga9fe0cd2eef83a8adad94490d9ecca63f" prot="public" static="no">
        <name>SCnSCB</name>
        <initializer>((<ref refid="struct_s_cn_s_c_b___type" kindref="compound">SCnSCB_Type</ref>    *)     <ref refid="group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770" kindref="member">SCS_BASE</ref>      )</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>System control Register not in SCB </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1550" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1550" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" prot="public" static="no">
        <name>SCB</name>
        <initializer>((<ref refid="struct_s_c_b___type" kindref="compound">SCB_Type</ref>       *)     <ref refid="group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd" kindref="member">SCB_BASE</ref>      )</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SCB configuration struct </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1551" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de" prot="public" static="no">
        <name>SysTick</name>
        <initializer>((<ref refid="struct_sys_tick___type" kindref="compound">SysTick_Type</ref>   *)     <ref refid="group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646" kindref="member">SysTick_BASE</ref>  )</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SysTick configuration struct </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1552" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1552" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" prot="public" static="no">
        <name>NVIC</name>
        <initializer>((<ref refid="struct_n_v_i_c___type" kindref="compound">NVIC_Type</ref>      *)     <ref refid="group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d" kindref="member">NVIC_BASE</ref>     )</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>NVIC configuration struct </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1553" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1553" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43" prot="public" static="no">
        <name>ITM</name>
        <initializer>((<ref refid="struct_i_t_m___type" kindref="compound">ITM_Type</ref>       *)     <ref refid="group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e" kindref="member">ITM_BASE</ref>      )</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ITM configuration struct </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1554" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1554" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gabbe5a060185e1d5afa3f85b14e10a6ce" prot="public" static="no">
        <name>DWT</name>
        <initializer>((<ref refid="struct_d_w_t___type" kindref="compound">DWT_Type</ref>       *)     <ref refid="group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2" kindref="member">DWT_BASE</ref>      )</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DWT configuration struct </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1555" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1555" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1ga8b4dd00016aed25a0ea54e9a9acd1239" prot="public" static="no">
        <name>TPI</name>
        <initializer>((<ref refid="struct_t_p_i___type" kindref="compound">TPI_Type</ref>       *)     <ref refid="group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68" kindref="member">TPI_BASE</ref>      )</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TPI configuration struct </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1556" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1556" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core__base_1gab6e30a2b802d9021619dbb0be7f5d63d" prot="public" static="no">
        <name>CoreDebug</name>
        <initializer>((<ref refid="struct_core_debug___type" kindref="compound">CoreDebug_Type</ref> *)     <ref refid="group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b" kindref="member">CoreDebug_BASE</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Core Debug configuration struct </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1557" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1557" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a" prot="public" static="no">
        <name>ITM_RXBUFFER_EMPTY</name>
        <initializer>0x5AA55AA5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Value identifying <ref refid="group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8" kindref="member">ITM_RxBuffer</ref> is ready for next character. </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1869" column="25" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" bodystart="1869" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8" prot="public" static="no" mutable="no">
        <type>int32_t</type>
        <definition>volatile int32_t ITM_RxBuffer</definition>
        <argsstring></argsstring>
        <name>ITM_RxBuffer</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>External variable to receive characters. </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h" line="1868" column="1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga77cfbb35a9d8027e392034321bed6904" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE void</type>
        <definition>__STATIC_INLINE void NVIC_SetPriorityGrouping</definition>
        <argsstring>(uint32_t PriorityGroup)</argsstring>
        <name>NVIC_SetPriorityGrouping</name>
        <param>
          <type>uint32_t</type>
          <declname>PriorityGroup</declname>
        </param>
        <briefdescription>
<para>Set Priority Grouping. </para>        </briefdescription>
        <detaileddescription>
<para>Sets the priority grouping field using the required unlock sequence. The parameter PriorityGroup is assigned to the field SCB-&gt;AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">PriorityGroup</parametername>
</parameternamelist>
<parameterdescription>
<para>Priority grouping field. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" line="1430" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" bodystart="1430" bodyend="1441"/>
        <references refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" compoundref="core__cm3_8h" startline="1382">SCB</references>
        <references refid="group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22" compoundref="core__cm3_8h" startline="511">SCB_AIRCR_VECTKEY_Msk</references>
        <references refid="group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7" compoundref="core__cm3_8h" startline="520">SCB_AIRCR_PRIGROUP_Msk</references>
        <references refid="group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640" compoundref="core__cm3_8h" startline="510">SCB_AIRCR_VECTKEY_Pos</references>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga394f7ce2ca826c0da26284d17ac6524d" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE uint32_t</type>
        <definition>__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping</definition>
        <argsstring>(void)</argsstring>
        <name>NVIC_GetPriorityGrouping</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Get Priority Grouping. </para>        </briefdescription>
        <detaileddescription>
<para>Reads the priority grouping field from the NVIC Interrupt Controller. <simplesect kind="return"><para>Priority grouping field (SCB-&gt;AIRCR [10:8] PRIGROUP field). </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" line="1449" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" bodystart="1449" bodyend="1452"/>
        <references refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" compoundref="core__cm3_8h" startline="1382">SCB</references>
        <references refid="group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7" compoundref="core__cm3_8h" startline="520">SCB_AIRCR_PRIGROUP_Msk</references>
        <references refid="group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8" compoundref="core__cm3_8h" startline="519">SCB_AIRCR_PRIGROUP_Pos</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3349f2e3580d7ce22d6530b7294e5921" compoundref="core__cm0_8h" startline="637" endline="640">NVIC_EnableIRQ</references>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm3_8h" startline="1384">NVIC</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga260fba04ac8346855c57f091d4ee1e71" compoundref="core__cm0_8h" startline="648" endline="651">NVIC_DisableIRQ</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1gafec8042db64c0f8ed432b6c8386a05d8" compoundref="core__cm0_8h" startline="661" endline="664">NVIC_GetPendingIRQ</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3ecf446519da33e1690deffbf5be505f" compoundref="core__cm0_8h" startline="672" endline="675">NVIC_SetPendingIRQ</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga332e10ef9605dc6eb10b9e14511930f8" compoundref="core__cm0_8h" startline="683" endline="686">NVIC_ClearPendingIRQ</references>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3349f2e3580d7ce22d6530b7294e5921" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE void</type>
        <definition>__STATIC_INLINE void NVIC_EnableIRQ</definition>
        <argsstring>(IRQn_Type IRQn)</argsstring>
        <name>NVIC_EnableIRQ</name>
        <param>
          <type><ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref></type>
          <declname>IRQn</declname>
        </param>
        <briefdescription>
<para>Enable External Interrupt. </para>        </briefdescription>
        <detaileddescription>
<para>Enables a device-specific interrupt in the NVIC interrupt controller. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">IRQn</parametername>
</parameternamelist>
<parameterdescription>
<para>External interrupt number. Value cannot be negative. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="637" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="637" bodyend="640"/>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm0_8h" startline="597">NVIC</references>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga394f7ce2ca826c0da26284d17ac6524d" compoundref="core__cm3_8h" startline="1449" endline="1452">NVIC_GetPriorityGrouping</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga260fba04ac8346855c57f091d4ee1e71" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE void</type>
        <definition>__STATIC_INLINE void NVIC_DisableIRQ</definition>
        <argsstring>(IRQn_Type IRQn)</argsstring>
        <name>NVIC_DisableIRQ</name>
        <param>
          <type><ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref></type>
          <declname>IRQn</declname>
        </param>
        <briefdescription>
<para>Disable External Interrupt. </para>        </briefdescription>
        <detaileddescription>
<para>Disables a device-specific interrupt in the NVIC interrupt controller. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">IRQn</parametername>
</parameternamelist>
<parameterdescription>
<para>External interrupt number. Value cannot be negative. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="648" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="648" bodyend="651"/>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm0_8h" startline="597">NVIC</references>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga394f7ce2ca826c0da26284d17ac6524d" compoundref="core__cm3_8h" startline="1449" endline="1452">NVIC_GetPriorityGrouping</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1gafec8042db64c0f8ed432b6c8386a05d8" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE uint32_t</type>
        <definition>__STATIC_INLINE uint32_t NVIC_GetPendingIRQ</definition>
        <argsstring>(IRQn_Type IRQn)</argsstring>
        <name>NVIC_GetPendingIRQ</name>
        <param>
          <type><ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref></type>
          <declname>IRQn</declname>
        </param>
        <briefdescription>
<para>Get Pending Interrupt. </para>        </briefdescription>
        <detaileddescription>
<para>Reads the pending register in the NVIC and returns the pending bit for the specified interrupt. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">IRQn</parametername>
</parameternamelist>
<parameterdescription>
<para>Interrupt number. </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0 Interrupt status is not pending. </para></simplesect>
<simplesect kind="return"><para>1 Interrupt status is pending. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="661" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="661" bodyend="664"/>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm0_8h" startline="597">NVIC</references>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga394f7ce2ca826c0da26284d17ac6524d" compoundref="core__cm3_8h" startline="1449" endline="1452">NVIC_GetPriorityGrouping</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3ecf446519da33e1690deffbf5be505f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE void</type>
        <definition>__STATIC_INLINE void NVIC_SetPendingIRQ</definition>
        <argsstring>(IRQn_Type IRQn)</argsstring>
        <name>NVIC_SetPendingIRQ</name>
        <param>
          <type><ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref></type>
          <declname>IRQn</declname>
        </param>
        <briefdescription>
<para>Set Pending Interrupt. </para>        </briefdescription>
        <detaileddescription>
<para>Sets the pending bit of an external interrupt. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">IRQn</parametername>
</parameternamelist>
<parameterdescription>
<para>Interrupt number. Value cannot be negative. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="672" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="672" bodyend="675"/>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm0_8h" startline="597">NVIC</references>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga394f7ce2ca826c0da26284d17ac6524d" compoundref="core__cm3_8h" startline="1449" endline="1452">NVIC_GetPriorityGrouping</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga332e10ef9605dc6eb10b9e14511930f8" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE void</type>
        <definition>__STATIC_INLINE void NVIC_ClearPendingIRQ</definition>
        <argsstring>(IRQn_Type IRQn)</argsstring>
        <name>NVIC_ClearPendingIRQ</name>
        <param>
          <type><ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref></type>
          <declname>IRQn</declname>
        </param>
        <briefdescription>
<para>Clear Pending Interrupt. </para>        </briefdescription>
        <detaileddescription>
<para>Clears the pending bit of an external interrupt. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">IRQn</parametername>
</parameternamelist>
<parameterdescription>
<para>External interrupt number. Value cannot be negative. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="683" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="683" bodyend="686"/>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm0_8h" startline="597">NVIC</references>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga394f7ce2ca826c0da26284d17ac6524d" compoundref="core__cm3_8h" startline="1449" endline="1452">NVIC_GetPriorityGrouping</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga47a0f52794068d076c9147aa3cb8d8a6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE uint32_t</type>
        <definition>__STATIC_INLINE uint32_t NVIC_GetActive</definition>
        <argsstring>(IRQn_Type IRQn)</argsstring>
        <name>NVIC_GetActive</name>
        <param>
          <type><ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref></type>
          <declname>IRQn</declname>
        </param>
        <briefdescription>
<para>Get Active Interrupt. </para>        </briefdescription>
        <detaileddescription>
<para>Reads the active register in NVIC and returns the active bit. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">IRQn</parametername>
</parameternamelist>
<parameterdescription>
<para>Interrupt number. </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0 Interrupt status is not active. </para></simplesect>
<simplesect kind="return"><para>1 Interrupt status is active. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" line="1519" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" bodystart="1519" bodyend="1522"/>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm3_8h" startline="1384">NVIC</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga2305cbd44aaad792e3a4e538bdaf14f9" compoundref="core__cm0_8h" startline="696" endline="708">NVIC_SetPriority</references>
        <references refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" compoundref="core__cm3_8h" startline="1382">SCB</references>
        <references refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" compoundref="stm32f10x_8h" startline="160">__NVIC_PRIO_BITS</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga1cbaf8e6abd4aa4885828e7f24fcfeb4" compoundref="core__cm0_8h" startline="720" endline="731">NVIC_GetPriority</references>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga2305cbd44aaad792e3a4e538bdaf14f9" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE void</type>
        <definition>__STATIC_INLINE void NVIC_SetPriority</definition>
        <argsstring>(IRQn_Type IRQn, uint32_t priority)</argsstring>
        <name>NVIC_SetPriority</name>
        <param>
          <type><ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref></type>
          <declname>IRQn</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>priority</declname>
        </param>
        <briefdescription>
<para>Set Interrupt Priority. </para>        </briefdescription>
        <detaileddescription>
<para>Sets the priority of an interrupt. <simplesect kind="note"><para>The priority cannot be set for every core interrupt. </para></simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">IRQn</parametername>
</parameternamelist>
<parameterdescription>
<para>Interrupt number. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">priority</parametername>
</parameternamelist>
<parameterdescription>
<para>Priority to set. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="696" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="696" bodyend="708"/>
        <references refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" compoundref="core__cm0_8h" startline="595">SCB</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1gaee4f7eb5d7e770ad51489dbceabb1755" compoundref="core__cm0_8h" startline="628">_SHP_IDX</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga53c75b28823441c6153269f0ecbed878" compoundref="core__cm0_8h" startline="627">_BIT_SHIFT</references>
        <references refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" compoundref="stm32f10x_8h" startline="160">__NVIC_PRIO_BITS</references>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm0_8h" startline="597">NVIC</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga370ec4b1751a6a889d849747df3763a9" compoundref="core__cm0_8h" startline="629">_IP_IDX</references>
        <referencedby refid="group___c_m_s_i_s___core___sys_tick_functions_1gae4e8f0238527c69f522029b93c8e5b78" compoundref="core__cm0_8h" startline="777" endline="791">SysTick_Config</referencedby>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga47a0f52794068d076c9147aa3cb8d8a6" compoundref="core__cm3_8h" startline="1519" endline="1522">NVIC_GetActive</referencedby>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3387607fd8a1a32cccd77d2ac672dd96" compoundref="core__cm3_8h" startline="1606" endline="1617">NVIC_DecodePriority</referencedby>
        <referencedby refid="group___c_m_s_i_s___core___cache_functions_1ga630131b2572eaa16b569ed364dfc895e" compoundref="core__cm7_8h" startline="2367" endline="2385">SCB_CleanInvalidateDCache_by_Addr</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga1cbaf8e6abd4aa4885828e7f24fcfeb4" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE uint32_t</type>
        <definition>__STATIC_INLINE uint32_t NVIC_GetPriority</definition>
        <argsstring>(IRQn_Type IRQn)</argsstring>
        <name>NVIC_GetPriority</name>
        <param>
          <type><ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref></type>
          <declname>IRQn</declname>
        </param>
        <briefdescription>
<para>Get Interrupt Priority. </para>        </briefdescription>
        <detaileddescription>
<para>Reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">IRQn</parametername>
</parameternamelist>
<parameterdescription>
<para>Interrupt number. </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="720" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="720" bodyend="731"/>
        <references refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" compoundref="core__cm0_8h" startline="595">SCB</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1gaee4f7eb5d7e770ad51489dbceabb1755" compoundref="core__cm0_8h" startline="628">_SHP_IDX</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga53c75b28823441c6153269f0ecbed878" compoundref="core__cm0_8h" startline="627">_BIT_SHIFT</references>
        <references refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" compoundref="stm32f10x_8h" startline="160">__NVIC_PRIO_BITS</references>
        <references refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" compoundref="core__cm0_8h" startline="597">NVIC</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga370ec4b1751a6a889d849747df3763a9" compoundref="core__cm0_8h" startline="629">_IP_IDX</references>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga47a0f52794068d076c9147aa3cb8d8a6" compoundref="core__cm3_8h" startline="1519" endline="1522">NVIC_GetActive</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1gadb94ac5d892b376e4f3555ae0418ebac" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE uint32_t</type>
        <definition>__STATIC_INLINE uint32_t NVIC_EncodePriority</definition>
        <argsstring>(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</argsstring>
        <name>NVIC_EncodePriority</name>
        <param>
          <type>uint32_t</type>
          <declname>PriorityGroup</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>PreemptPriority</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>SubPriority</declname>
        </param>
        <briefdescription>
<para>Encode Priority. </para>        </briefdescription>
        <detaileddescription>
<para>Encodes the priority for an interrupt with the given priority group, preemptive priority value, and subpriority value. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">PriorityGroup</parametername>
</parameternamelist>
<parameterdescription>
<para>Used priority group. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">PreemptPriority</parametername>
</parameternamelist>
<parameterdescription>
<para>Preemptive priority value (starting from 0). </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">SubPriority</parametername>
</parameternamelist>
<parameterdescription>
<para>Subpriority value (starting from 0). </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>Encoded priority. Value can be used in the function <ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga2305cbd44aaad792e3a4e538bdaf14f9" kindref="member">NVIC_SetPriority()</ref>. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" line="1579" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" bodystart="1579" bodyend="1592"/>
        <references refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" compoundref="stm32f10x_8h" startline="160">__NVIC_PRIO_BITS</references>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3387607fd8a1a32cccd77d2ac672dd96" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE void</type>
        <definition>__STATIC_INLINE void NVIC_DecodePriority</definition>
        <argsstring>(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</argsstring>
        <name>NVIC_DecodePriority</name>
        <param>
          <type>uint32_t</type>
          <declname>Priority</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>PriorityGroup</declname>
        </param>
        <param>
          <type>uint32_t *const</type>
          <declname>pPreemptPriority</declname>
        </param>
        <param>
          <type>uint32_t *const</type>
          <declname>pSubPriority</declname>
        </param>
        <briefdescription>
<para>Decode Priority. </para>        </briefdescription>
        <detaileddescription>
<para>Decodes an interrupt priority value with a given priority group to preemptive priority value and subpriority value. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">Priority</parametername>
</parameternamelist>
<parameterdescription>
<para>Priority value, which can be retrieved with the function <ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga1cbaf8e6abd4aa4885828e7f24fcfeb4" kindref="member">NVIC_GetPriority()</ref>. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">PriorityGroup</parametername>
</parameternamelist>
<parameterdescription>
<para>Used priority group. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">pPreemptPriority</parametername>
</parameternamelist>
<parameterdescription>
<para>Preemptive priority value (starting from 0). </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">pSubPriority</parametername>
</parameternamelist>
<parameterdescription>
<para>Subpriority value (starting from 0). </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" line="1606" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" bodystart="1606" bodyend="1617"/>
        <references refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" compoundref="stm32f10x_8h" startline="160">__NVIC_PRIO_BITS</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga1143dec48d60a3d6f238c4798a87759c" compoundref="core__cm0_8h" startline="738" endline="750">NVIC_SystemReset</references>
        <references refid="group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203" compoundref="cmsis__armcc_8h" startline="355">__DSB</references>
        <references refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" compoundref="core__cm3_8h" startline="1382">SCB</references>
        <references refid="group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640" compoundref="core__cm3_8h" startline="510">SCB_AIRCR_VECTKEY_Pos</references>
        <references refid="group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7" compoundref="core__cm3_8h" startline="520">SCB_AIRCR_PRIGROUP_Msk</references>
        <references refid="group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720" compoundref="core__cm3_8h" startline="523">SCB_AIRCR_SYSRESETREQ_Msk</references>
        <references refid="group___c_m_s_i_s___core___instruction_interface_1gabd585ddc865fb9b7f2493af1eee1a572" compoundref="cmsis__armcc_8h" startline="313">__NOP</references>
        <references refid="group___c_m_s_i_s___core___sys_tick_functions_1gae4e8f0238527c69f522029b93c8e5b78" compoundref="core__cm0_8h" startline="777" endline="791">SysTick_Config</references>
        <references refid="group___c_m_s_i_s___sys_tick_1ga265912a7962f0e1abd170336e579b1b1" compoundref="core__cm3_8h" startline="714">SysTick_LOAD_RELOAD_Msk</references>
        <references refid="group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de" compoundref="core__cm3_8h" startline="1383">SysTick</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga2305cbd44aaad792e3a4e538bdaf14f9" compoundref="core__cm0_8h" startline="696" endline="708">NVIC_SetPriority</references>
        <references refid="group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7" compoundref="stm32f10x_8h" startline="177">SysTick_IRQn</references>
        <references refid="group___c_m_s_i_s___sys_tick_1gaa41d06039797423a46596bd313d57373" compoundref="core__cm3_8h" startline="704">SysTick_CTRL_CLKSOURCE_Msk</references>
        <references refid="group___c_m_s_i_s___sys_tick_1ga95bb984266ca764024836a870238a027" compoundref="core__cm3_8h" startline="707">SysTick_CTRL_TICKINT_Msk</references>
        <references refid="group___c_m_s_i_s___sys_tick_1ga16c9fee0ed0235524bdeb38af328fd1f" compoundref="core__cm3_8h" startline="710">SysTick_CTRL_ENABLE_Msk</references>
        <references refid="group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</references>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___n_v_i_c_functions_1ga1143dec48d60a3d6f238c4798a87759c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE void</type>
        <definition>__STATIC_INLINE void NVIC_SystemReset</definition>
        <argsstring>(void)</argsstring>
        <name>NVIC_SystemReset</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>System Reset. </para>        </briefdescription>
        <detaileddescription>
<para>Initiates a system reset request to reset the MCU. </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="738" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="738" bodyend="750"/>
        <references refid="group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203" compoundref="cmsis__armcc_8h" startline="355">__DSB</references>
        <references refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" compoundref="core__cm0_8h" startline="595">SCB</references>
        <references refid="group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640" compoundref="core__cm0_8h" startline="455">SCB_AIRCR_VECTKEY_Pos</references>
        <references refid="group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720" compoundref="core__cm0_8h" startline="465">SCB_AIRCR_SYSRESETREQ_Msk</references>
        <references refid="group___c_m_s_i_s___core___instruction_interface_1gabd585ddc865fb9b7f2493af1eee1a572" compoundref="cmsis__armcc_8h" startline="313">__NOP</references>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3387607fd8a1a32cccd77d2ac672dd96" compoundref="core__cm3_8h" startline="1606" endline="1617">NVIC_DecodePriority</referencedby>
        <referencedby refid="exception__handlers_8c_1ac9f575d200bdb35ff00bde695b1725e6" compoundref="exception__handlers_8c" startline="53" endline="62">__attribute__</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s___core___sys_tick_functions_1gae4e8f0238527c69f522029b93c8e5b78" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE uint32_t</type>
        <definition>__STATIC_INLINE uint32_t SysTick_Config</definition>
        <argsstring>(uint32_t ticks)</argsstring>
        <name>SysTick_Config</name>
        <param>
          <type>uint32_t</type>
          <declname>ticks</declname>
        </param>
        <briefdescription>
<para>System Tick Configuration. </para>        </briefdescription>
        <detaileddescription>
<para>Initializes the System <ref refid="class_timer" kindref="compound">Timer</ref> and its interrupt, and starts the System Tick <ref refid="class_timer" kindref="compound">Timer</ref>. Counter is in free running mode to generate periodic interrupts. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">ticks</parametername>
</parameternamelist>
<parameterdescription>
<para>Number of ticks between two interrupts. </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0 Function succeeded. </para></simplesect>
<simplesect kind="return"><para>1 Function failed. </para></simplesect>
<simplesect kind="note"><para>When the variable <bold>__Vendor_SysTickConfig</bold> is set to 1, then the function <bold>SysTick_Config</bold> is not included. In this case, the file <bold><emphasis>device</emphasis>.h</bold> must contain a vendor-specific implementation of this function. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" line="777" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h" bodystart="777" bodyend="791"/>
        <references refid="group___c_m_s_i_s___sys_tick_1ga265912a7962f0e1abd170336e579b1b1" compoundref="core__cm0_8h" startline="527">SysTick_LOAD_RELOAD_Msk</references>
        <references refid="group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de" compoundref="core__cm0_8h" startline="596">SysTick</references>
        <references refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga2305cbd44aaad792e3a4e538bdaf14f9" compoundref="core__cm0_8h" startline="696" endline="708">NVIC_SetPriority</references>
        <references refid="group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7" compoundref="stm32f10x_8h" startline="177">SysTick_IRQn</references>
        <references refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" compoundref="stm32f10x_8h" startline="160">__NVIC_PRIO_BITS</references>
        <references refid="group___c_m_s_i_s___sys_tick_1gaa41d06039797423a46596bd313d57373" compoundref="core__cm0_8h" startline="517">SysTick_CTRL_CLKSOURCE_Msk</references>
        <references refid="group___c_m_s_i_s___sys_tick_1ga95bb984266ca764024836a870238a027" compoundref="core__cm0_8h" startline="520">SysTick_CTRL_TICKINT_Msk</references>
        <references refid="group___c_m_s_i_s___sys_tick_1ga16c9fee0ed0235524bdeb38af328fd1f" compoundref="core__cm0_8h" startline="523">SysTick_CTRL_ENABLE_Msk</references>
        <referencedby refid="class_timer_1abb13e798f6d89b09fdc9182d64c7558b" compoundref="_timer_8h" startline="27" endline="31">Timer::start</referencedby>
        <referencedby refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3387607fd8a1a32cccd77d2ac672dd96" compoundref="core__cm3_8h" startline="1606" endline="1617">NVIC_DecodePriority</referencedby>
        <referencedby refid="group___c_m_s_i_s___core___cache_functions_1ga630131b2572eaa16b569ed364dfc895e" compoundref="core__cm7_8h" startline="2367" endline="2385">SCB_CleanInvalidateDCache_by_Addr</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s__core___debug_functions_1gac90a497bd64286b84552c2c553d3419e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE uint32_t</type>
        <definition>__STATIC_INLINE uint32_t ITM_SendChar</definition>
        <argsstring>(uint32_t ch)</argsstring>
        <name>ITM_SendChar</name>
        <param>
          <type>uint32_t</type>
          <declname>ch</declname>
        </param>
        <briefdescription>
<para>ITM Send Character. </para>        </briefdescription>
        <detaileddescription>
<para>Transmits a character via the ITM channel 0, and <itemizedlist>
<listitem><para>Just returns when no debugger is connected that has booked the output. </para></listitem>
<listitem><para>Is blocking when a debugger is connected, but the previous character sent has not been transmitted. <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">ch</parametername>
</parameternamelist>
<parameterdescription>
<para>Character to transmit. </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>Character to transmit. </para></simplesect>
</para></listitem>
</itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" line="1706" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" bodystart="1706" bodyend="1718"/>
        <references refid="group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43" compoundref="core__cm3_8h" startline="1385">ITM</references>
        <references refid="group___c_m_s_i_s___i_t_m_1ga7dd53e3bff24ac09d94e61cb595cb2d9" compoundref="core__cm3_8h" startline="809">ITM_TCR_ITMENA_Msk</references>
        <references refid="group___c_m_s_i_s___core___instruction_interface_1gabd585ddc865fb9b7f2493af1eee1a572" compoundref="cmsis__armcc_8h" startline="313">__NOP</references>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s__core___debug_functions_1gac3ee2c30a1ac4ed34c8a866a17decd53" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE int32_t</type>
        <definition>__STATIC_INLINE int32_t ITM_ReceiveChar</definition>
        <argsstring>(void)</argsstring>
        <name>ITM_ReceiveChar</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>ITM Receive Character. </para>        </briefdescription>
        <detaileddescription>
<para>Inputs a character via the external variable <ref refid="group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8" kindref="member">ITM_RxBuffer</ref>. <simplesect kind="return"><para>Received character. </para></simplesect>
<simplesect kind="return"><para>-1 No character pending. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" line="1727" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" bodystart="1727" bodyend="1738"/>
        <references refid="group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a" compoundref="core__cm3_8h" startline="1695">ITM_RXBUFFER_EMPTY</references>
        <references refid="group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</references>
      </memberdef>
      <memberdef kind="function" id="group___c_m_s_i_s__core___debug_functions_1gae61ce9ca5917735325cd93b0fb21dd29" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__STATIC_INLINE int32_t</type>
        <definition>__STATIC_INLINE int32_t ITM_CheckChar</definition>
        <argsstring>(void)</argsstring>
        <name>ITM_CheckChar</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>ITM Check Character. </para>        </briefdescription>
        <detaileddescription>
<para>Checks whether a character is pending for reading in the variable <ref refid="group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8" kindref="member">ITM_RxBuffer</ref>. <simplesect kind="return"><para>0 No character available. </para></simplesect>
<simplesect kind="return"><para>1 Character available. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" line="1747" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm3.h" bodystart="1747" bodyend="1758"/>
        <references refid="group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a" compoundref="core__cm3_8h" startline="1695">ITM_RXBUFFER_EMPTY</references>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>CMSIS Cortex-M4 Core Peripheral Access Layer Header File. </para>    </briefdescription>
    <detaileddescription>
<para><simplesect kind="version"><para>V4.30 </para></simplesect>
<simplesect kind="date"><para>20. October 2015 </para></simplesect>
</para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/**************************************************************************/</highlight></codeline>
<codeline lineno="7"><highlight class="comment">/*<sp/>Copyright<sp/>(c)<sp/>2009<sp/>-<sp/>2015<sp/>ARM<sp/>LIMITED</highlight></codeline>
<codeline lineno="8"><highlight class="comment"></highlight></codeline>
<codeline lineno="9"><highlight class="comment"><sp/><sp/><sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/><sp/><sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/><sp/><sp/>modification,<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/><sp/><sp/>-<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright</highlight></codeline>
<codeline lineno="13"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/>notice,<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/><sp/><sp/>-<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/>notice,<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/>documentation<sp/>and/or<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"><sp/><sp/><sp/>-<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>ARM<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may<sp/>be<sp/>used</highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/><sp/><sp/>*</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/><sp/><sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/><sp/><sp/>AND<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/><sp/><sp/>IMPLIED<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/><sp/><sp/>ARE<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>BE</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/><sp/><sp/>LIABLE<sp/>FOR<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/><sp/><sp/>CONSEQUENTIAL<sp/>DAMAGES<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/><sp/><sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/><sp/><sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN</highlight></codeline>
<codeline lineno="29"><highlight class="comment"><sp/><sp/><sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)</highlight></codeline>
<codeline lineno="30"><highlight class="comment"><sp/><sp/><sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE</highlight></codeline>
<codeline lineno="31"><highlight class="comment"><sp/><sp/><sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="32"><highlight class="comment"><sp/><sp/><sp/>---------------------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/><sp/><sp/>defined<sp/>(<sp/>__ICCARM__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/>#pragma<sp/>system_include<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>treat<sp/>file<sp/>as<sp/>system<sp/>include<sp/>file<sp/>for<sp/>MISRA<sp/>check<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(__ARMCC_VERSION)<sp/>&amp;&amp;<sp/>(__ARMCC_VERSION<sp/>&gt;=<sp/>6010050)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#pragma<sp/>clang<sp/>system_header<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>treat<sp/>file<sp/>as<sp/>system<sp/>include<sp/>file<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__CORE_CM4_H_GENERIC</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42" refid="core__cm4_8h_1a041c3808b4c105d23b90b54646e2eeb6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CORE_CM4_H_GENERIC</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight><highlight class="comment">//<sp/>[ILG]</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined<sp/>(<sp/>__GNUC__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal"></highlight><highlight class="preprocessor">#pragma<sp/>GCC<sp/>diagnostic<sp/>push</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight><highlight class="preprocessor">#pragma<sp/>GCC<sp/>diagnostic<sp/>ignored<sp/>&quot;-Wsign-conversion&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="preprocessor">#pragma<sp/>GCC<sp/>diagnostic<sp/>ignored<sp/>&quot;-Wconversion&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"></highlight><highlight class="preprocessor">#pragma<sp/>GCC<sp/>diagnostic<sp/>ignored<sp/>&quot;-Wunused-parameter&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;stdint.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="56"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="57"><highlight class="normal"></highlight></codeline>
<codeline lineno="73"><highlight class="comment">/*******************************************************************************</highlight></codeline>
<codeline lineno="74"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CMSIS<sp/>definitions</highlight></codeline>
<codeline lineno="75"><highlight class="comment"><sp/>******************************************************************************/</highlight></codeline>
<codeline lineno="81"><highlight class="comment">/*<sp/><sp/>CMSIS<sp/>CM4<sp/>definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82" refid="core__cm4_8h_1a90ffc8179476f80347379bfe29639edc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM4_CMSIS_VERSION_MAIN<sp/><sp/>(0x04U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="83" refid="core__cm4_8h_1afc7392964da961a44e916fcff7add532" refkind="member"><highlight class="preprocessor">#define<sp/>__CM4_CMSIS_VERSION_SUB<sp/><sp/><sp/>(0x1EU)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="84" refid="core__cm4_8h_1acb6f5d2c3271c95d0a02fd06723af25d" refkind="member"><highlight class="preprocessor">#define<sp/>__CM4_CMSIS_VERSION<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__CM4_CMSIS_VERSION_MAIN<sp/>&lt;&lt;<sp/>16U)<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="85"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__CM4_CMSIS_VERSION_SUB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="87" refid="core__cm4_8h_1a63ea62503c88acab19fcf3d5743009e3" refkind="member"><highlight class="preprocessor">#define<sp/>__CORTEX_M<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x04U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="90"><highlight class="preprocessor">#if<sp/><sp/><sp/>defined<sp/>(<sp/>__CC_ARM<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>__ASM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__asm<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="92"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__INLINE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__inline<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="93"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__STATIC_INLINE<sp/><sp/>static<sp/>__inline</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94"><highlight class="normal"></highlight></codeline>
<codeline lineno="95"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(__ARMCC_VERSION)<sp/>&amp;&amp;<sp/>(__ARMCC_VERSION<sp/>&gt;=<sp/>6010050)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>__ASM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__asm<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="97"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__INLINE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__inline<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="98"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__STATIC_INLINE<sp/><sp/>static<sp/>__inline</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__GNUC__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>__ASM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__asm<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="102"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__INLINE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>inline<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="103"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__STATIC_INLINE<sp/><sp/>static<sp/>inline</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104"><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__ICCARM__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>__ASM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__asm<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="107"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__INLINE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>inline<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="108"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__STATIC_INLINE<sp/><sp/>static<sp/>inline</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight></codeline>
<codeline lineno="110"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__TMS470__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>__ASM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__asm<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="112"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__STATIC_INLINE<sp/><sp/>static<sp/>inline</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113"><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__TASKING__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>__ASM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__asm<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="116"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__INLINE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>inline<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="117"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__STATIC_INLINE<sp/><sp/>static<sp/>inline</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__CSMC__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>__packed</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>__ASM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_asm<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="122"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__INLINE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>inline<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="123"><highlight class="preprocessor"><sp/><sp/>#define<sp/>__STATIC_INLINE<sp/><sp/>static<sp/>inline</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#error<sp/>Unknown<sp/>compiler</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal"></highlight></codeline>
<codeline lineno="132"><highlight class="preprocessor">#if<sp/>defined<sp/>(<sp/>__CC_ARM<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="133"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#if<sp/>defined<sp/>__TARGET_FPU_VFP</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="134"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#error<sp/>&quot;Compiler<sp/>generates<sp/>FPU<sp/>instructions<sp/>for<sp/>a<sp/>device<sp/>without<sp/>an<sp/>FPU<sp/>(check<sp/>__FPU_PRESENT)&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="139"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="141"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"></highlight></codeline>
<codeline lineno="144"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(__ARMCC_VERSION)<sp/>&amp;&amp;<sp/>(__ARMCC_VERSION<sp/>&gt;=<sp/>6010050)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#if<sp/>defined<sp/>__ARM_PCS_VFP</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#warning<sp/>&quot;Compiler<sp/>generates<sp/>FPU<sp/>instructions<sp/>for<sp/>a<sp/>device<sp/>without<sp/>an<sp/>FPU<sp/>(check<sp/>__FPU_PRESENT)&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="152"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="154"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="155"><highlight class="normal"></highlight></codeline>
<codeline lineno="156"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__GNUC__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="157"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#if<sp/>defined<sp/>(__VFP_FP__)<sp/>&amp;&amp;<sp/>!defined(__SOFTFP__)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="160"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="161"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#error<sp/>&quot;Compiler<sp/>generates<sp/>FPU<sp/>instructions<sp/>for<sp/>a<sp/>device<sp/>without<sp/>an<sp/>FPU<sp/>(check<sp/>__FPU_PRESENT)&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="162"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="164"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="167"><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__ICCARM__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="169"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#if<sp/>defined<sp/>__ARMVFP__</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="170"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="171"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="172"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="173"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#error<sp/>&quot;Compiler<sp/>generates<sp/>FPU<sp/>instructions<sp/>for<sp/>a<sp/>device<sp/>without<sp/>an<sp/>FPU<sp/>(check<sp/>__FPU_PRESENT)&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="174"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="175"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="176"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="177"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="178"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="179"><highlight class="normal"></highlight></codeline>
<codeline lineno="180"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__TMS470__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="181"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#if<sp/>defined<sp/>__TI_VFP_SUPPORT__</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="182"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="183"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="184"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="185"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#error<sp/>&quot;Compiler<sp/>generates<sp/>FPU<sp/>instructions<sp/>for<sp/>a<sp/>device<sp/>without<sp/>an<sp/>FPU<sp/>(check<sp/>__FPU_PRESENT)&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="186"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="187"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="190"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="191"><highlight class="normal"></highlight></codeline>
<codeline lineno="192"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__TASKING__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="193"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#if<sp/>defined<sp/>__FPU_VFP__</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="196"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="197"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#error<sp/>&quot;Compiler<sp/>generates<sp/>FPU<sp/>instructions<sp/>for<sp/>a<sp/>device<sp/>without<sp/>an<sp/>FPU<sp/>(check<sp/>__FPU_PRESENT)&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="200"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="201"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="202"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203"><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(<sp/>__CSMC__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="205"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#if<sp/>(<sp/>__CSMC__<sp/>&amp;<sp/>0x400U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="206"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="207"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#error<sp/>&quot;Compiler<sp/>generates<sp/>FPU<sp/>instructions<sp/>for<sp/>a<sp/>device<sp/>without<sp/>an<sp/>FPU<sp/>(check<sp/>__FPU_PRESENT)&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="210"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="212"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="213"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__FPU_USED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="214"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="215"><highlight class="normal"></highlight></codeline>
<codeline lineno="216"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="217"><highlight class="normal"></highlight></codeline>
<codeline lineno="218"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="core__cm_instr_8h" kindref="compound">core_cmInstr.h</ref>&quot;</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Core<sp/>Instruction<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="219"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="core__cm_func_8h" kindref="compound">core_cmFunc.h</ref>&quot;</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Core<sp/>Function<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="220"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="core__cm_simd_8h" kindref="compound">core_cmSimd.h</ref>&quot;</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Compiler<sp/>specific<sp/>SIMD<sp/>Intrinsics<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight></codeline>
<codeline lineno="222"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="223"><highlight class="normal">}</highlight></codeline>
<codeline lineno="224"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="225"><highlight class="normal"></highlight></codeline>
<codeline lineno="226"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>__CORE_CM4_H_GENERIC<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="227"><highlight class="normal"></highlight></codeline>
<codeline lineno="228"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__CMSIS_GENERIC</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="229"><highlight class="normal"></highlight></codeline>
<codeline lineno="230"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__CORE_CM4_H_DEPENDANT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="231" refid="core__cm4_8h_1a65104fb6a96df4ec7f7e72781b561060" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CORE_CM4_H_DEPENDANT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="232"><highlight class="normal"></highlight></codeline>
<codeline lineno="233"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="234"><highlight class="normal"><sp/></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="235"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="236"><highlight class="normal"></highlight></codeline>
<codeline lineno="237"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>check<sp/>device<sp/>defines<sp/>and<sp/>use<sp/>defaults<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined<sp/>__CHECK_DEVICE_DEFINES</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="239"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#ifndef<sp/>__CM4_REV</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__CM4_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0000U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#warning<sp/>&quot;__CM4_REV<sp/>not<sp/>defined<sp/>in<sp/>device<sp/>header<sp/>file;<sp/>using<sp/>default!&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="242"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="243"><highlight class="normal"></highlight></codeline>
<codeline lineno="244"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#ifndef<sp/>__FPU_PRESENT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="245"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__FPU_PRESENT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="246"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#warning<sp/>&quot;__FPU_PRESENT<sp/>not<sp/>defined<sp/>in<sp/>device<sp/>header<sp/>file;<sp/>using<sp/>default!&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="247"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248"><highlight class="normal"></highlight></codeline>
<codeline lineno="249"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#ifndef<sp/>__MPU_PRESENT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="250"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__MPU_PRESENT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="251"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#warning<sp/>&quot;__MPU_PRESENT<sp/>not<sp/>defined<sp/>in<sp/>device<sp/>header<sp/>file;<sp/>using<sp/>default!&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="252"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#ifndef<sp/>__NVIC_PRIO_BITS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="255"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__NVIC_PRIO_BITS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="256"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#warning<sp/>&quot;__NVIC_PRIO_BITS<sp/>not<sp/>defined<sp/>in<sp/>device<sp/>header<sp/>file;<sp/>using<sp/>default!&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="257"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="258"><highlight class="normal"></highlight></codeline>
<codeline lineno="259"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#ifndef<sp/>__Vendor_SysTickConfig</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="260"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#define<sp/>__Vendor_SysTickConfig<sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="261"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/>#warning<sp/>&quot;__Vendor_SysTickConfig<sp/>not<sp/>defined<sp/>in<sp/>device<sp/>header<sp/>file;<sp/>using<sp/>default!&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="262"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="263"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="264"><highlight class="normal"></highlight></codeline>
<codeline lineno="265"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>IO<sp/>definitions<sp/>(access<sp/>restrictions<sp/>to<sp/>peripheral<sp/>registers)<sp/>*/</highlight></codeline>
<codeline lineno="273"><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="274"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/><sp/><sp/>__I<sp/><sp/><sp/><sp/><sp/>volatile<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="275"><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="276" refid="core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/><sp/><sp/>__I<sp/><sp/><sp/><sp/><sp/>volatile<sp/>const<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="277"><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="278" refid="core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/><sp/><sp/><sp/><sp/>__O<sp/><sp/><sp/><sp/><sp/>volatile<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="279" refid="core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be" refkind="member"><highlight class="preprocessor">#define<sp/><sp/><sp/><sp/><sp/>__IO<sp/><sp/><sp/><sp/>volatile<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="281"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>following<sp/>defines<sp/>should<sp/>be<sp/>used<sp/>for<sp/>structure<sp/>members<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="282" refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/><sp/><sp/><sp/><sp/>__IM<sp/><sp/><sp/><sp/><sp/>volatile<sp/>const<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="283" refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" refkind="member"><highlight class="preprocessor">#define<sp/><sp/><sp/><sp/><sp/>__OM<sp/><sp/><sp/><sp/><sp/>volatile<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="284" refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" refkind="member"><highlight class="preprocessor">#define<sp/><sp/><sp/><sp/><sp/>__IOM<sp/><sp/><sp/><sp/>volatile<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="286"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="290"><highlight class="preprocessor"></highlight><highlight class="comment">/*******************************************************************************</highlight></codeline>
<codeline lineno="291"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Register<sp/>Abstraction</highlight></codeline>
<codeline lineno="292"><highlight class="comment"><sp/><sp/>Core<sp/>Register<sp/>contain:</highlight></codeline>
<codeline lineno="293"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>Register</highlight></codeline>
<codeline lineno="294"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>NVIC<sp/>Register</highlight></codeline>
<codeline lineno="295"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>SCB<sp/>Register</highlight></codeline>
<codeline lineno="296"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>SysTick<sp/>Register</highlight></codeline>
<codeline lineno="297"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>Debug<sp/>Register</highlight></codeline>
<codeline lineno="298"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>MPU<sp/>Register</highlight></codeline>
<codeline lineno="299"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>FPU<sp/>Register</highlight></codeline>
<codeline lineno="300"><highlight class="comment"><sp/>******************************************************************************/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="301"><highlight class="normal"></highlight></codeline>
<codeline lineno="316"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">union</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="317"><highlight class="normal">{</highlight></codeline>
<codeline lineno="318"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="319"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="320"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>_reserved0:16;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="321" refid="union_a_p_s_r___type_1adcb98a5b9c93b0cb69cdb7af5638f32e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="union_a_p_s_r___type_1adcb98a5b9c93b0cb69cdb7af5638f32e" kindref="member">GE</ref>:4;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="322" refid="union_a_p_s_r___type_1ac681f266e20b3b3591b961e13633ae13" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="union_a_p_s_r___type_1ac681f266e20b3b3591b961e13633ae13" kindref="member">_reserved1</ref>:7;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="323"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>Q:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="324"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>V:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="325"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>C:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="326"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>Z:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="327"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>N:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="328"><highlight class="normal"><sp/><sp/>}<sp/>b;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="329"><highlight class="normal"><sp/><sp/>uint32_t<sp/>w;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="330"><highlight class="normal">}<sp/><ref refid="union_a_p_s_r___type" kindref="compound">APSR_Type</ref>;</highlight></codeline>
<codeline lineno="331"><highlight class="normal"></highlight></codeline>
<codeline lineno="332"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>APSR<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="333" refid="group___c_m_s_i_s___c_o_r_e_1gac469528d210043c7bd3f12f0e6824766" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>APSR_N_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>31U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="334" refid="group___c_m_s_i_s___c_o_r_e_1gadbc2cf55a026f661b53fadfcf822cef1" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_N_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>APSR_N_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="336" refid="group___c_m_s_i_s___c_o_r_e_1ga3661286d108b1aca308d7445685eae3a" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_Z_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>30U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="337" refid="group___c_m_s_i_s___c_o_r_e_1ga1deb4d1aa72bb83d1f79329406f15711" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_Z_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>APSR_Z_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="339" refid="group___c_m_s_i_s___c_o_r_e_1ga6cf72aa6f09a168f9e5beda1a4a887b9" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_C_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>29U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="340" refid="group___c_m_s_i_s___c_o_r_e_1ga6d47803fbad455bc10bd1ce59f2f335d" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_C_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>APSR_C_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="342" refid="group___c_m_s_i_s___c_o_r_e_1gac62830f67679ccd11658c4172c3e6ea7" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_V_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>28U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="343" refid="group___c_m_s_i_s___c_o_r_e_1ga33305d6701356bff6890b315fe8b5489" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_V_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>APSR_V_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="345" refid="group___c_m_s_i_s___c_o_r_e_1ga298749e176f12827328bb7b92a6b2411" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_Q_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>27U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="346" refid="group___c_m_s_i_s___c_o_r_e_1ga90ffd4ec4149c2f5dd7747c1533fb002" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_Q_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>APSR_Q_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="348" refid="group___c_m_s_i_s___c_o_r_e_1ga722cb42b5c75af3e8909fac6fd40dfdc" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_GE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="349" refid="group___c_m_s_i_s___c_o_r_e_1ga8a3ecbc0ea2029462b0f4ce50e227db1" refkind="member"><highlight class="preprocessor">#define<sp/>APSR_GE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>APSR_GE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="355"><highlight class="preprocessor">typedef<sp/>union</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="356"><highlight class="normal">{</highlight></codeline>
<codeline lineno="357"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="358"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="359"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>ISR:9;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="360"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>_reserved0:23;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="361"><highlight class="normal"><sp/><sp/>}<sp/>b;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="362"><highlight class="normal"><sp/><sp/>uint32_t<sp/>w;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="363"><highlight class="normal">}<sp/><ref refid="union_i_p_s_r___type" kindref="compound">IPSR_Type</ref>;</highlight></codeline>
<codeline lineno="364"><highlight class="normal"></highlight></codeline>
<codeline lineno="365"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>IPSR<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="366" refid="group___c_m_s_i_s___c_o_r_e_1ga0e34027584d02c43811ae908a5ca9adf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IPSR_ISR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="367" refid="group___c_m_s_i_s___c_o_r_e_1gaf013a4579a64d1f21f56ea9f1b33ab56" refkind="member"><highlight class="preprocessor">#define<sp/>IPSR_ISR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>IPSR_ISR_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="373"><highlight class="preprocessor">typedef<sp/>union</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="374"><highlight class="normal">{</highlight></codeline>
<codeline lineno="375"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="376"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="377"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>ISR:9;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="378"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>_reserved0:7;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="379" refid="unionx_p_s_r___type_1a2d0ec4ccae337c1df5658f8cf4632e76" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="unionx_p_s_r___type_1a2d0ec4ccae337c1df5658f8cf4632e76" kindref="member">GE</ref>:4;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="380"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>_reserved1:4;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="381"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>T:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="382"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>IT:2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="383"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>Q:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="384"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>V:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="385"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>C:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="386"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>Z:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="387"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>N:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="388"><highlight class="normal"><sp/><sp/>}<sp/>b;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="389"><highlight class="normal"><sp/><sp/>uint32_t<sp/>w;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="390"><highlight class="normal">}<sp/><ref refid="unionx_p_s_r___type" kindref="compound">xPSR_Type</ref>;</highlight></codeline>
<codeline lineno="391"><highlight class="normal"></highlight></codeline>
<codeline lineno="392"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>xPSR<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="393" refid="group___c_m_s_i_s___c_o_r_e_1ga031eb1b8ebcdb3d602d0b9f2ec82a7ae" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>xPSR_N_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>31U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="394" refid="group___c_m_s_i_s___c_o_r_e_1gaf600f4ff41b62cf2f3b0a59b6d2e93d6" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_N_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>xPSR_N_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="396" refid="group___c_m_s_i_s___c_o_r_e_1ga5869dd608eea73c80f0567d781d2230b" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_Z_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>30U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="397" refid="group___c_m_s_i_s___c_o_r_e_1ga907599209fba99f579778e662021c4f2" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_Z_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>xPSR_Z_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="399" refid="group___c_m_s_i_s___c_o_r_e_1ga14adb79b91f6634b351a1b57394e2db6" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_C_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>29U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="400" refid="group___c_m_s_i_s___c_o_r_e_1ga21e2497255d380f956ca0f48d11d0775" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_C_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>xPSR_C_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="402" refid="group___c_m_s_i_s___c_o_r_e_1gae0cfbb394490db402623d97e6a979e00" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_V_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>28U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="403" refid="group___c_m_s_i_s___c_o_r_e_1gab07f94ed3b6ee695f5af719dc27995c2" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_V_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>xPSR_V_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="405" refid="group___c_m_s_i_s___c_o_r_e_1gaabb4178d50676a8f19cf8f727f38ace8" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_Q_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>27U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="406" refid="group___c_m_s_i_s___c_o_r_e_1ga133ac393c38559ae43ac36383e731dd4" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_Q_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>xPSR_Q_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="408" refid="group___c_m_s_i_s___c_o_r_e_1gac5be1db1343f776ecd00f0a4ebe70a46" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_IT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>25U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="409" refid="group___c_m_s_i_s___c_o_r_e_1ga6dc177aab488851bb3b98cf4b420141a" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_IT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3UL<sp/>&lt;&lt;<sp/>xPSR_IT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="411" refid="group___c_m_s_i_s___c_o_r_e_1ga98d801da9a49cda944f52aeae104dd38" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_T_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="412" refid="group___c_m_s_i_s___c_o_r_e_1ga30ae2111816e82d47636a8d4577eb6ee" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_T_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>xPSR_T_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="414" refid="group___c_m_s_i_s___c_o_r_e_1gae2b0f3def0f378e9f1d10a4c727a064b" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_GE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="415" refid="group___c_m_s_i_s___c_o_r_e_1ga967634e605d013e9b07002eca31f7903" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_GE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>xPSR_GE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="417" refid="group___c_m_s_i_s___c_o_r_e_1ga21bff245fb1aef9683f693d9d7bb2233" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_ISR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="418" refid="group___c_m_s_i_s___c_o_r_e_1gadf8eed87e0081dfe1ef1c78a0ea91afd" refkind="member"><highlight class="preprocessor">#define<sp/>xPSR_ISR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>xPSR_ISR_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="424"><highlight class="preprocessor">typedef<sp/>union</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="425"><highlight class="normal">{</highlight></codeline>
<codeline lineno="426"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="427"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="428"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>nPRIV:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="429"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>SPSEL:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="430" refid="union_c_o_n_t_r_o_l___type_1ac62cfff08e6f055e0101785bad7094cd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="union_c_o_n_t_r_o_l___type_1ac62cfff08e6f055e0101785bad7094cd" kindref="member">FPCA</ref>:1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="431"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>_reserved0:29;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="432"><highlight class="normal"><sp/><sp/>}<sp/>b;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="433"><highlight class="normal"><sp/><sp/>uint32_t<sp/>w;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="434"><highlight class="normal">}<sp/><ref refid="union_c_o_n_t_r_o_l___type" kindref="compound">CONTROL_Type</ref>;</highlight></codeline>
<codeline lineno="435"><highlight class="normal"></highlight></codeline>
<codeline lineno="436"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>CONTROL<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="437" refid="group___c_m_s_i_s___c_o_r_e_1gac7018b59b07134c5363b33eb94918a58" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CONTROL_FPCA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="438" refid="group___c_m_s_i_s___c_o_r_e_1gad20bb0212b2e1864f24af38d93587c79" refkind="member"><highlight class="preprocessor">#define<sp/>CONTROL_FPCA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CONTROL_FPCA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="440" refid="group___c_m_s_i_s___c_o_r_e_1ga07eafc53e609895342c6a530e9d01310" refkind="member"><highlight class="preprocessor">#define<sp/>CONTROL_SPSEL_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="441" refid="group___c_m_s_i_s___c_o_r_e_1ga70b29840969b06909da21369b0b05b53" refkind="member"><highlight class="preprocessor">#define<sp/>CONTROL_SPSEL_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CONTROL_SPSEL_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="443" refid="group___c_m_s_i_s___c_o_r_e_1ga51b95bc03ec0d815b459bde0b14a5908" refkind="member"><highlight class="preprocessor">#define<sp/>CONTROL_nPRIV_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="444" refid="group___c_m_s_i_s___c_o_r_e_1gaef3b20d77acb213338f89ce5e7bc36b0" refkind="member"><highlight class="preprocessor">#define<sp/>CONTROL_nPRIV_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>CONTROL_nPRIV_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="446"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="459"><highlight class="preprocessor">typedef<sp/>struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="460"><highlight class="normal">{</highlight></codeline>
<codeline lineno="461"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>ISER[8U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="462"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED0[24U];</highlight></codeline>
<codeline lineno="463"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>ICER[8U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="464"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RSERVED1[24U];</highlight></codeline>
<codeline lineno="465"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>ISPR[8U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="466"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED2[24U];</highlight></codeline>
<codeline lineno="467"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>ICPR[8U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="468"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED3[24U];</highlight></codeline>
<codeline lineno="469"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>IABR[8U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="470"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED4[56U];</highlight></codeline>
<codeline lineno="471"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint8_t<sp/><sp/>IP[240U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="472"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED5[644U];</highlight></codeline>
<codeline lineno="473"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref><sp/><sp/>uint32_t<sp/>STIR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="474"><highlight class="normal">}<sp/><sp/><ref refid="struct_n_v_i_c___type" kindref="compound">NVIC_Type</ref>;</highlight></codeline>
<codeline lineno="475"><highlight class="normal"></highlight></codeline>
<codeline lineno="476"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Software<sp/>Triggered<sp/>Interrupt<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="477" refid="group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NVIC_STIR_INTID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="478" refid="group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752" refkind="member"><highlight class="preprocessor">#define<sp/>NVIC_STIR_INTID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>NVIC_STIR_INTID_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="480"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="493"><highlight class="preprocessor">typedef<sp/>struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="494"><highlight class="normal">{</highlight></codeline>
<codeline lineno="495"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>CPUID;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="496"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>ICSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="497"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>VTOR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="498"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>AIRCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="499"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>SCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="500"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="501"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint8_t<sp/><sp/>SHP[12U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="502"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>SHCSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="503"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CFSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="504"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>HFSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="505"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>DFSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="506"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>MMFAR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="507"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>BFAR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="508"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>AFSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="509"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PFR[2U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="510"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>DFR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="511"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>ADR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="512"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>MMFR[4U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="513"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>ISAR[5U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="514"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED0[5U];</highlight></codeline>
<codeline lineno="515"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CPACR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="516"><highlight class="normal">}<sp/><ref refid="struct_s_c_b___type" kindref="compound">SCB_Type</ref>;</highlight></codeline>
<codeline lineno="517"><highlight class="normal"></highlight></codeline>
<codeline lineno="518"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>SCB<sp/>CPUID<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="519" refid="group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_CPUID_IMPLEMENTER_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="520" refid="group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_IMPLEMENTER_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>SCB_CPUID_IMPLEMENTER_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="522" refid="group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_VARIANT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>20U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="523" refid="group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_VARIANT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>SCB_CPUID_VARIANT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="525" refid="group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_ARCHITECTURE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="526" refid="group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_ARCHITECTURE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>SCB_CPUID_ARCHITECTURE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="528" refid="group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_PARTNO_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="529" refid="group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_PARTNO_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFUL<sp/>&lt;&lt;<sp/>SCB_CPUID_PARTNO_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="531" refid="group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_REVISION_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="532" refid="group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CPUID_REVISION_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCB_CPUID_REVISION_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="534"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>Interrupt<sp/>Control<sp/>State<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="535" refid="group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_ICSR_NMIPENDSET_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>31U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="536" refid="group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_NMIPENDSET_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_ICSR_NMIPENDSET_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="538" refid="group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_PENDSVSET_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>28U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="539" refid="group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_PENDSVSET_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_ICSR_PENDSVSET_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="541" refid="group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_PENDSVCLR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>27U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="542" refid="group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_PENDSVCLR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_ICSR_PENDSVCLR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="544" refid="group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_PENDSTSET_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>26U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="545" refid="group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_PENDSTSET_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_ICSR_PENDSTSET_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="547" refid="group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_PENDSTCLR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>25U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="548" refid="group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_PENDSTCLR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_ICSR_PENDSTCLR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="550" refid="group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_ISRPREEMPT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>23U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="551" refid="group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_ISRPREEMPT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_ICSR_ISRPREEMPT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="553" refid="group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_ISRPENDING_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>22U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="554" refid="group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_ISRPENDING_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_ICSR_ISRPENDING_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="556" refid="group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_VECTPENDING_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>12U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="557" refid="group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_VECTPENDING_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FFUL<sp/>&lt;&lt;<sp/>SCB_ICSR_VECTPENDING_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="559" refid="group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_RETTOBASE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>11U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="560" refid="group___c_m_s_i_s___s_c_b_1gaca6fc3f79bb550f64fd7df782ed4a5f6" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_RETTOBASE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_ICSR_RETTOBASE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="562" refid="group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_VECTACTIVE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="563" refid="group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_ICSR_VECTACTIVE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCB_ICSR_VECTACTIVE_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="565"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>Vector<sp/>Table<sp/>Offset<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="566" refid="group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_VTOR_TBLOFF_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>7U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="567" refid="group___c_m_s_i_s___s_c_b_1ga75e395ed74042923e8c93edf50f0996c" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_VTOR_TBLOFF_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FFFFFFUL<sp/>&lt;&lt;<sp/>SCB_VTOR_TBLOFF_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="569"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>Application<sp/>Interrupt<sp/>and<sp/>Reset<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="570" refid="group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_AIRCR_VECTKEY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="571" refid="group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_VECTKEY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFUL<sp/>&lt;&lt;<sp/>SCB_AIRCR_VECTKEY_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="573" refid="group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_VECTKEYSTAT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="574" refid="group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_VECTKEYSTAT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFUL<sp/>&lt;&lt;<sp/>SCB_AIRCR_VECTKEYSTAT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="576" refid="group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_ENDIANESS_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>15U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="577" refid="group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_ENDIANESS_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_AIRCR_ENDIANESS_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="579" refid="group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_PRIGROUP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="580" refid="group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_PRIGROUP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(7UL<sp/>&lt;&lt;<sp/>SCB_AIRCR_PRIGROUP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="582" refid="group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_SYSRESETREQ_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="583" refid="group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_SYSRESETREQ_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_AIRCR_SYSRESETREQ_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="585" refid="group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_VECTCLRACTIVE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="586" refid="group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_VECTCLRACTIVE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_AIRCR_VECTCLRACTIVE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="588" refid="group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_VECTRESET_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="589" refid="group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_AIRCR_VECTRESET_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCB_AIRCR_VECTRESET_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="591"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>System<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="592" refid="group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_SCR_SEVONPEND_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="593" refid="group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SCR_SEVONPEND_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SCR_SEVONPEND_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="595" refid="group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SCR_SLEEPDEEP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="596" refid="group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SCR_SLEEPDEEP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SCR_SLEEPDEEP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="598" refid="group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SCR_SLEEPONEXIT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="599" refid="group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SCR_SLEEPONEXIT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SCR_SLEEPONEXIT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="601"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>Configuration<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="602" refid="group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_CCR_STKALIGN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>9U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="603" refid="group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_STKALIGN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_CCR_STKALIGN_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="605" refid="group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_BFHFNMIGN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="606" refid="group___c_m_s_i_s___s_c_b_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_BFHFNMIGN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_CCR_BFHFNMIGN_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="608" refid="group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_DIV_0_TRP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="609" refid="group___c_m_s_i_s___s_c_b_1gabb9aeac71b3abd8586d0297070f61dcb" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_DIV_0_TRP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_CCR_DIV_0_TRP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="611" refid="group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_UNALIGN_TRP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="612" refid="group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_UNALIGN_TRP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_CCR_UNALIGN_TRP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="614" refid="group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_USERSETMPEND_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="615" refid="group___c_m_s_i_s___s_c_b_1ga4cf59b6343ca962c80e1885710da90aa" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_USERSETMPEND_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_CCR_USERSETMPEND_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="617" refid="group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_NONBASETHRDENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="618" refid="group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CCR_NONBASETHRDENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCB_CCR_NONBASETHRDENA_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="620"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>System<sp/>Handler<sp/>Control<sp/>and<sp/>State<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="621" refid="group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_SHCSR_USGFAULTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>18U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="622" refid="group___c_m_s_i_s___s_c_b_1ga056fb6be590857bbc029bed48b21dd79" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_USGFAULTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_USGFAULTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="624" refid="group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_BUSFAULTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>17U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="625" refid="group___c_m_s_i_s___s_c_b_1ga43e8cbe619c9980e0d1aacc85d9b9e47" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_BUSFAULTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_BUSFAULTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="627" refid="group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_MEMFAULTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="628" refid="group___c_m_s_i_s___s_c_b_1gaf084424fa1f69bea36a1c44899d83d17" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_MEMFAULTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_MEMFAULTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="630" refid="group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_SVCALLPENDED_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>15U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="631" refid="group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_SVCALLPENDED_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_SVCALLPENDED_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="633" refid="group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_BUSFAULTPENDED_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>14U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="634" refid="group___c_m_s_i_s___s_c_b_1ga677c23749c4d348f30fb471d1223e783" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_BUSFAULTPENDED_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_BUSFAULTPENDED_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="636" refid="group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_MEMFAULTPENDED_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>13U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="637" refid="group___c_m_s_i_s___s_c_b_1ga9abc6c2e395f9e5af4ce05fc420fb04c" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_MEMFAULTPENDED_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_MEMFAULTPENDED_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="639" refid="group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_USGFAULTPENDED_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>12U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="640" refid="group___c_m_s_i_s___s_c_b_1ga122b4f732732010895e438803a29d3cc" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_USGFAULTPENDED_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_USGFAULTPENDED_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="642" refid="group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_SYSTICKACT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>11U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="643" refid="group___c_m_s_i_s___s_c_b_1gafef530088dc6d6bfc9f1893d52853684" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_SYSTICKACT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_SYSTICKACT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="645" refid="group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_PENDSVACT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>10U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="646" refid="group___c_m_s_i_s___s_c_b_1gae0e837241a515d4cbadaaae1faa8e039" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_PENDSVACT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_PENDSVACT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="648" refid="group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_MONITORACT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="649" refid="group___c_m_s_i_s___s_c_b_1gaad09b4bc36e9bccccc2e110d20b16e1a" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_MONITORACT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_MONITORACT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="651" refid="group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_SVCALLACT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>7U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="652" refid="group___c_m_s_i_s___s_c_b_1ga634c0f69a233475289023ae5cb158fdf" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_SVCALLACT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_SVCALLACT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="654" refid="group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_USGFAULTACT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="655" refid="group___c_m_s_i_s___s_c_b_1gab3166103b5a5f7931d0df90949c47dfe" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_USGFAULTACT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_USGFAULTACT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="657" refid="group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_BUSFAULTACT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="658" refid="group___c_m_s_i_s___s_c_b_1ga9d7a8b1054b655ad08d85c3c535d4f73" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_BUSFAULTACT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_SHCSR_BUSFAULTACT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="660" refid="group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_MEMFAULTACT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="661" refid="group___c_m_s_i_s___s_c_b_1ga9147fd4e1b12394ae26eadf900a023a3" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_SHCSR_MEMFAULTACT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCB_SHCSR_MEMFAULTACT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="663"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>Configurable<sp/>Fault<sp/>Status<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="664" refid="group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_CFSR_USGFAULTSR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="665" refid="group___c_m_s_i_s___s_c_b_1ga565807b1a3f31891f1f967d0fa30d03f" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CFSR_USGFAULTSR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFUL<sp/>&lt;&lt;<sp/>SCB_CFSR_USGFAULTSR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="667" refid="group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CFSR_BUSFAULTSR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="668" refid="group___c_m_s_i_s___s_c_b_1ga26dc1ddfdc37a6b92597a6f7e498c1d6" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CFSR_BUSFAULTSR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>SCB_CFSR_BUSFAULTSR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="670" refid="group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CFSR_MEMFAULTSR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="671" refid="group___c_m_s_i_s___s_c_b_1gad46716159a3808c9e7da22067d6bec98" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_CFSR_MEMFAULTSR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCB_CFSR_MEMFAULTSR_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="673"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>Hard<sp/>Fault<sp/>Status<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="674" refid="group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_HFSR_DEBUGEVT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>31U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="675" refid="group___c_m_s_i_s___s_c_b_1gababd60e94756bb33929d5e6f25d8dba3" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_HFSR_DEBUGEVT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_HFSR_DEBUGEVT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="677" refid="group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_HFSR_FORCED_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>30U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="678" refid="group___c_m_s_i_s___s_c_b_1ga6560d97ed043bc01152a7247bafa3157" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_HFSR_FORCED_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_HFSR_FORCED_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="680" refid="group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_HFSR_VECTTBL_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="681" refid="group___c_m_s_i_s___s_c_b_1gaac5e289211d0a63fe879a9691cb9e1a9" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_HFSR_VECTTBL_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_HFSR_VECTTBL_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="683"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SCB<sp/>Debug<sp/>Fault<sp/>Status<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="684" refid="group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_DFSR_EXTERNAL_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="685" refid="group___c_m_s_i_s___s_c_b_1ga3cba2ec1f588ce0b10b191d6b0d23399" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_EXTERNAL_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_DFSR_EXTERNAL_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="687" refid="group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_VCATCH_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="688" refid="group___c_m_s_i_s___s_c_b_1gacbb931575c07b324ec793775b7c44d05" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_VCATCH_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_DFSR_VCATCH_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="690" refid="group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_DWTTRAP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="691" refid="group___c_m_s_i_s___s_c_b_1ga3f7384b8a761704655fd45396a305663" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_DWTTRAP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_DFSR_DWTTRAP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="693" refid="group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_BKPT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="694" refid="group___c_m_s_i_s___s_c_b_1ga609edf8f50bc49adb51ae28bcecefe1f" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_BKPT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCB_DFSR_BKPT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="696" refid="group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_HALTED_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="697" refid="group___c_m_s_i_s___s_c_b_1ga200bcf918d57443b5e29e8ce552e4bdf" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_DFSR_HALTED_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCB_DFSR_HALTED_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="699"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="712"><highlight class="preprocessor">typedef<sp/>struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="713"><highlight class="normal">{</highlight></codeline>
<codeline lineno="714"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED0[1U];</highlight></codeline>
<codeline lineno="715"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>ICTR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="716" refid="struct_s_cn_s_c_b___type_1a13af9b718dde7481f1c0344f00593c23" refkind="member"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/><ref refid="struct_s_cn_s_c_b___type_1a13af9b718dde7481f1c0344f00593c23" kindref="member">ACTLR</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="717"><highlight class="normal">}<sp/><ref refid="struct_s_cn_s_c_b___type" kindref="compound">SCnSCB_Type</ref>;</highlight></codeline>
<codeline lineno="718"><highlight class="normal"></highlight></codeline>
<codeline lineno="719"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Interrupt<sp/>Controller<sp/>Type<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="720" refid="group___c_m_s_i_s___s_cn_s_c_b_1ga0777ddf379af50f9ca41d40573bfffc5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCnSCB_ICTR_INTLINESNUM_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="721" refid="group___c_m_s_i_s___s_cn_s_c_b_1ga3efa0f5210051464e1034b19fc7b33c7" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ICTR_INTLINESNUM_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCnSCB_ICTR_INTLINESNUM_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/></highlight></codeline>
<codeline lineno="723"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>Auxiliary<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="724" refid="group___c_m_s_i_s___s_cn_s_c_b_1gaff0b57464c60fea8182b903676f8de49" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISOOFP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>9U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="725" refid="group___c_m_s_i_s___s_cn_s_c_b_1ga1ecd6adafa43464d7097b132c19e8640" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISOOFP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCnSCB_ACTLR_DISOOFP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="727" refid="group___c_m_s_i_s___s_cn_s_c_b_1gaa194809383bc72ecf3416d85709281d7" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISFPCA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="728" refid="group___c_m_s_i_s___s_cn_s_c_b_1ga10d5aa4a196dcde6f476016ece2c1b69" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISFPCA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCnSCB_ACTLR_DISFPCA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="730" refid="group___c_m_s_i_s___s_cn_s_c_b_1gaab395870643a0bee78906bb15ca5bd02" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISFOLD_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="731" refid="group___c_m_s_i_s___s_cn_s_c_b_1gaa9dd2d4a2350499188f438d0aa9fd982" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISFOLD_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCnSCB_ACTLR_DISFOLD_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="733" refid="group___c_m_s_i_s___s_cn_s_c_b_1gafa2eb37493c0f8dae77cde81ecf80f77" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISDEFWBUF_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="734" refid="group___c_m_s_i_s___s_cn_s_c_b_1ga6cda7b7219232a008ec52cc8e89d5d08" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISDEFWBUF_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SCnSCB_ACTLR_DISDEFWBUF_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="736" refid="group___c_m_s_i_s___s_cn_s_c_b_1gaaa3e79f5ead4a32c0ea742b2a9ffc0cd" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISMCYCINT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="737" refid="group___c_m_s_i_s___s_cn_s_c_b_1ga2a2818f0489ad10b6ea2964e899d4cbc" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB_ACTLR_DISMCYCINT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SCnSCB_ACTLR_DISMCYCINT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="739"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="752"><highlight class="preprocessor">typedef<sp/>struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="753"><highlight class="normal">{</highlight></codeline>
<codeline lineno="754"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CTRL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="755"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>LOAD;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="756"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>VAL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="757"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>CALIB;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="758"><highlight class="normal">}<sp/><ref refid="struct_sys_tick___type" kindref="compound">SysTick_Type</ref>;</highlight></codeline>
<codeline lineno="759"><highlight class="normal"></highlight></codeline>
<codeline lineno="760"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>SysTick<sp/>Control<sp/>/<sp/>Status<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="761" refid="group___c_m_s_i_s___sys_tick_1gadbb65d4a815759649db41df216ed4d60" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SysTick_CTRL_COUNTFLAG_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="762" refid="group___c_m_s_i_s___sys_tick_1ga1bf3033ecccf200f59baefe15dbb367c" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CTRL_COUNTFLAG_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SysTick_CTRL_COUNTFLAG_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="764" refid="group___c_m_s_i_s___sys_tick_1ga24fbc69a5f0b78d67fda2300257baff1" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CTRL_CLKSOURCE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="765" refid="group___c_m_s_i_s___sys_tick_1gaa41d06039797423a46596bd313d57373" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CTRL_CLKSOURCE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SysTick_CTRL_CLKSOURCE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="767" refid="group___c_m_s_i_s___sys_tick_1ga88f45bbb89ce8df3cd2b2613c7b48214" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CTRL_TICKINT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="768" refid="group___c_m_s_i_s___sys_tick_1ga95bb984266ca764024836a870238a027" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CTRL_TICKINT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SysTick_CTRL_TICKINT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="770" refid="group___c_m_s_i_s___sys_tick_1ga0b48cc1e36d92a92e4bf632890314810" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CTRL_ENABLE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="771" refid="group___c_m_s_i_s___sys_tick_1ga16c9fee0ed0235524bdeb38af328fd1f" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CTRL_ENABLE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SysTick_CTRL_ENABLE_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="773"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SysTick<sp/>Reload<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="774" refid="group___c_m_s_i_s___sys_tick_1gaf44d10df359dc5bf5752b0894ae3bad2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SysTick_LOAD_RELOAD_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="775" refid="group___c_m_s_i_s___sys_tick_1ga265912a7962f0e1abd170336e579b1b1" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_LOAD_RELOAD_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SysTick_LOAD_RELOAD_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="777"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SysTick<sp/>Current<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="778" refid="group___c_m_s_i_s___sys_tick_1ga3208104c3b019b5de35ae8c21d5c34dd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SysTick_VAL_CURRENT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="779" refid="group___c_m_s_i_s___sys_tick_1gafc77b56d568930b49a2474debc75ab45" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_VAL_CURRENT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SysTick_VAL_CURRENT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="781"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>SysTick<sp/>Calibration<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="782" refid="group___c_m_s_i_s___sys_tick_1ga534dbe414e7a46a6ce4c1eca1fbff409" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SysTick_CALIB_NOREF_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>31U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="783" refid="group___c_m_s_i_s___sys_tick_1ga3af0d891fdd99bcc8d8912d37830edb6" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CALIB_NOREF_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SysTick_CALIB_NOREF_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="785" refid="group___c_m_s_i_s___sys_tick_1gadd0c9cd6641b9f6a0c618e7982954860" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CALIB_SKEW_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>30U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="786" refid="group___c_m_s_i_s___sys_tick_1ga8a6a85a87334776f33d77fd147587431" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CALIB_SKEW_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>SysTick_CALIB_SKEW_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="788" refid="group___c_m_s_i_s___sys_tick_1gacae558f6e75a0bed5d826f606d8e695e" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CALIB_TENMS_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="789" refid="group___c_m_s_i_s___sys_tick_1gaf1e68865c5aece2ad58971225bd3e95e" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_CALIB_TENMS_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>SysTick_CALIB_TENMS_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="791"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="804"><highlight class="preprocessor">typedef<sp/>struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="805"><highlight class="normal">{</highlight></codeline>
<codeline lineno="806"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref><sp/><sp/></highlight><highlight class="keyword">union</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="807"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="808"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref><sp/><sp/>uint8_t<sp/><sp/><sp/><sp/><ref refid="group___exported__types_1ga92c50087ca0e64fa93fc59402c55f8ca" kindref="member">u8</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="809"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref><sp/><sp/>uint16_t<sp/><sp/><sp/><ref refid="group___exported__types_1gace9d960e74685e2cd84b36132dbbf8aa" kindref="member">u16</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="810"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref><sp/><sp/>uint32_t<sp/><sp/><sp/><ref refid="group___exported__types_1gafaa62991928fb9fb18ff0db62a040aba" kindref="member">u32</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="811"><highlight class="normal"><sp/><sp/>}<sp/><sp/>PORT<sp/>[32U];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="812"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED0[864U];</highlight></codeline>
<codeline lineno="813"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>TER;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="814"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED1[15U];</highlight></codeline>
<codeline lineno="815"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>TPR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="816"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED2[15U];</highlight></codeline>
<codeline lineno="817"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>TCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="818"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED3[29U];</highlight></codeline>
<codeline lineno="819"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref><sp/><sp/>uint32_t<sp/>IWR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="820"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>IRR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="821"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>IMCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="822"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED4[43U];</highlight></codeline>
<codeline lineno="823"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref><sp/><sp/>uint32_t<sp/>LAR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="824"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>LSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="825"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED5[6U];</highlight></codeline>
<codeline lineno="826"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PID4;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="827"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PID5;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="828"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PID6;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="829"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PID7;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="830"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PID0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="831"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PID1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="832"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PID2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="833"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PID3;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="834"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>CID0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="835"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>CID1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="836"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>CID2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="837"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>CID3;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="838"><highlight class="normal">}<sp/><ref refid="struct_i_t_m___type" kindref="compound">ITM_Type</ref>;</highlight></codeline>
<codeline lineno="839"><highlight class="normal"></highlight></codeline>
<codeline lineno="840"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>ITM<sp/>Trace<sp/>Privilege<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="841" refid="group___c_m_s_i_s___i_t_m_1ga7abe5e590d1611599df87a1884a352e8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ITM_TPR_PRIVMASK_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="842" refid="group___c_m_s_i_s___i_t_m_1ga168e089d882df325a387aab3a802a46b" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TPR_PRIVMASK_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>ITM_TPR_PRIVMASK_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="844"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>ITM<sp/>Trace<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="845" refid="group___c_m_s_i_s___i_t_m_1ga9174ad4a36052c377cef4e6aba2ed484" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ITM_TCR_BUSY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>23U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="846" refid="group___c_m_s_i_s___i_t_m_1ga43ad7cf33de12f2ef3a412d4f354c60f" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_BUSY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>ITM_TCR_BUSY_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="848" refid="group___c_m_s_i_s___i_t_m_1gaca0281de867f33114aac0636f7ce65d3" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_TraceBusID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="849" refid="group___c_m_s_i_s___i_t_m_1ga60c20bd9649d1da5a2be8e656ba19a60" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_TraceBusID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x7FUL<sp/>&lt;&lt;<sp/>ITM_TCR_TraceBusID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="851" refid="group___c_m_s_i_s___i_t_m_1ga96c7c7cbc0d98426c408090b41f583f1" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_GTSFREQ_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>10U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="852" refid="group___c_m_s_i_s___i_t_m_1gade862cf009827f7f6748fc44c541b067" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_GTSFREQ_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3UL<sp/>&lt;&lt;<sp/>ITM_TCR_GTSFREQ_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="854" refid="group___c_m_s_i_s___i_t_m_1gad7bc9ee1732032c6e0de035f0978e473" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_TSPrescale_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="855" refid="group___c_m_s_i_s___i_t_m_1ga7a723f71bfb0204c264d8dbe8cc7ae52" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_TSPrescale_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3UL<sp/>&lt;&lt;<sp/>ITM_TCR_TSPrescale_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="857" refid="group___c_m_s_i_s___i_t_m_1ga7a380f0c8078f6560051406583ecd6a5" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_SWOENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="858" refid="group___c_m_s_i_s___i_t_m_1ga97476cb65bab16a328b35f81fd02010a" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_SWOENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>ITM_TCR_SWOENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="860" refid="group___c_m_s_i_s___i_t_m_1ga30e83ebb33aa766070fe3d1f27ae820e" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_DWTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="861" refid="group___c_m_s_i_s___i_t_m_1ga98ea1c596d43d3633a202f9ee746cf70" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_DWTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>ITM_TCR_DWTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="863" refid="group___c_m_s_i_s___i_t_m_1gaa93a1147a39fc63980d299231252a30e" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_SYNCENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="864" refid="group___c_m_s_i_s___i_t_m_1gac89b74a78701c25b442105d7fe2bbefb" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_SYNCENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>ITM_TCR_SYNCENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="866" refid="group___c_m_s_i_s___i_t_m_1ga5aa381845f810114ab519b90753922a1" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_TSENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="867" refid="group___c_m_s_i_s___i_t_m_1ga436b2e8fa24328f48f2da31c00fc9e65" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_TSENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>ITM_TCR_TSENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="869" refid="group___c_m_s_i_s___i_t_m_1ga3286b86004bce7ffe17ee269f87f8d9d" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_ITMENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="870" refid="group___c_m_s_i_s___i_t_m_1ga7dd53e3bff24ac09d94e61cb595cb2d9" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_TCR_ITMENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>ITM_TCR_ITMENA_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="872"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>ITM<sp/>Integration<sp/>Write<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="873" refid="group___c_m_s_i_s___i_t_m_1ga04d3f842ad48f6a9127b4cecc963e1d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ITM_IWR_ATVALIDM_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="874" refid="group___c_m_s_i_s___i_t_m_1ga67b969f8f04ed15886727788f0e2ffd7" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_IWR_ATVALIDM_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>ITM_IWR_ATVALIDM_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="876"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>ITM<sp/>Integration<sp/>Read<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="877" refid="group___c_m_s_i_s___i_t_m_1ga259edfd1d2e877a62e06d7a240df97f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ITM_IRR_ATREADYM_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="878" refid="group___c_m_s_i_s___i_t_m_1ga3dbc3e15f5bde2669cd8121a1fe419b9" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_IRR_ATREADYM_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>ITM_IRR_ATREADYM_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="880"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>ITM<sp/>Integration<sp/>Mode<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="881" refid="group___c_m_s_i_s___i_t_m_1ga08de02bf32caf48aaa29f7c68ff5d755" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ITM_IMCR_INTEGRATION_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="882" refid="group___c_m_s_i_s___i_t_m_1ga8838bd3dd04c1a6be97cd946364a3fd2" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_IMCR_INTEGRATION_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>ITM_IMCR_INTEGRATION_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="884"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>ITM<sp/>Lock<sp/>Status<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="885" refid="group___c_m_s_i_s___i_t_m_1gabfae3e570edc8759597311ed6dfb478e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ITM_LSR_ByteAcc_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="886" refid="group___c_m_s_i_s___i_t_m_1ga91f492b2891bb8b7eac5b58de7b220f4" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_LSR_ByteAcc_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>ITM_LSR_ByteAcc_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="888" refid="group___c_m_s_i_s___i_t_m_1ga144a49e12b83ad9809fdd2769094fdc0" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_LSR_Access_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="889" refid="group___c_m_s_i_s___i_t_m_1gac8ae69f11c0311da226c0c8ec40b3d37" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_LSR_Access_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>ITM_LSR_Access_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="891" refid="group___c_m_s_i_s___i_t_m_1gaf5740689cf14564d3f3fd91299b6c88d" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_LSR_Present_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="892" refid="group___c_m_s_i_s___i_t_m_1gaa5bc2a7f5f1d69ff819531f5508bb017" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_LSR_Present_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>ITM_LSR_Present_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="894"><highlight class="preprocessor"><sp/></highlight><highlight class="comment">/*<sp/>end<sp/>of<sp/>group<sp/>CMSIS_ITM<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="895"><highlight class="normal"></highlight></codeline>
<codeline lineno="896"><highlight class="normal"></highlight></codeline>
<codeline lineno="907"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="908"><highlight class="normal">{</highlight></codeline>
<codeline lineno="909"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CTRL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="910"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CYCCNT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="911"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CPICNT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="912"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>EXCCNT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="913"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>SLEEPCNT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="914"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>LSUCNT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="915"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FOLDCNT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="916"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>PCSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="917"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>COMP0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="918"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>MASK0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="919"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FUNCTION0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="920"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED0[1U];</highlight></codeline>
<codeline lineno="921"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>COMP1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="922"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>MASK1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="923"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FUNCTION1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="924"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED1[1U];</highlight></codeline>
<codeline lineno="925"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>COMP2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="926"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>MASK2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="927"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FUNCTION2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="928"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED2[1U];</highlight></codeline>
<codeline lineno="929"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>COMP3;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="930"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>MASK3;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="931"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FUNCTION3;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="932"><highlight class="normal">}<sp/><ref refid="struct_d_w_t___type" kindref="compound">DWT_Type</ref>;</highlight></codeline>
<codeline lineno="933"><highlight class="normal"></highlight></codeline>
<codeline lineno="934"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>DWT<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="935" refid="group___c_m_s_i_s___d_w_t_1gaac44b9b7d5391a7ffef129b7f6c84cd7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DWT_CTRL_NUMCOMP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>28U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="936" refid="group___c_m_s_i_s___d_w_t_1gaa3d37d68c2ba73f2026265584c2815e7" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NUMCOMP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>DWT_CTRL_NUMCOMP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="938" refid="group___c_m_s_i_s___d_w_t_1gaa82840323a2628e7f4a2b09b74fa73fd" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NOTRCPKT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>27U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="939" refid="group___c_m_s_i_s___d_w_t_1ga04d8bb0a065ca38e2e5f13a97e1f7073" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NOTRCPKT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_NOTRCPKT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="941" refid="group___c_m_s_i_s___d_w_t_1gad997b9026715d5609b5a3b144eca42d0" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NOEXTTRIG_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>26U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="942" refid="group___c_m_s_i_s___d_w_t_1gacc7d15edf7a27147c422099ab475953e" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NOEXTTRIG_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_NOEXTTRIG_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="944" refid="group___c_m_s_i_s___d_w_t_1ga337f6167d960f57f12aa382ffecce522" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NOCYCCNT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>25U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="945" refid="group___c_m_s_i_s___d_w_t_1gaf40c8d7a4fd978034c137e90f714c143" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NOCYCCNT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_NOCYCCNT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="947" refid="group___c_m_s_i_s___d_w_t_1gad52a0e5be84363ab166cc17beca0d048" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NOPRFCNT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="948" refid="group___c_m_s_i_s___d_w_t_1gafd8448d7db4bc51f27f202e6e1f27823" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_NOPRFCNT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_NOPRFCNT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="950" refid="group___c_m_s_i_s___d_w_t_1ga0cb0640aaeb18a626d7823570d5c3cb6" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_CYCEVTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>22U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="951" refid="group___c_m_s_i_s___d_w_t_1ga40554bd81460e39abf08810f45fac1a2" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_CYCEVTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_CYCEVTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="953" refid="group___c_m_s_i_s___d_w_t_1ga5602b0707f446ce78d88ff2a3a82bfff" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_FOLDEVTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>21U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="954" refid="group___c_m_s_i_s___d_w_t_1ga717e679d775562ae09185a3776b1582f" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_FOLDEVTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_FOLDEVTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="956" refid="group___c_m_s_i_s___d_w_t_1gaea5d1ee72188dc1d57b54c60a9f5233e" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_LSUEVTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>20U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="957" refid="group___c_m_s_i_s___d_w_t_1gac47427f455fbc29d4b6f8a479169f2b2" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_LSUEVTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_LSUEVTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="959" refid="group___c_m_s_i_s___d_w_t_1ga9c6d62d121164013a8e3ee372f17f3e5" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_SLEEPEVTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>19U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="960" refid="group___c_m_s_i_s___d_w_t_1ga2f431b3734fb840daf5b361034856da9" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_SLEEPEVTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_SLEEPEVTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="962" refid="group___c_m_s_i_s___d_w_t_1gaf4e73f548ae3e945ef8b1d9ff1281544" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_EXCEVTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>18U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="963" refid="group___c_m_s_i_s___d_w_t_1gab7ee0def33423b5859ca4030dff63b58" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_EXCEVTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_EXCEVTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="965" refid="group___c_m_s_i_s___d_w_t_1ga9fff0b71fb0be1499f5180c6bce1fc8f" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_CPIEVTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>17U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="966" refid="group___c_m_s_i_s___d_w_t_1ga189089c30aade60b983df17ad2412f6f" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_CPIEVTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_CPIEVTENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="968" refid="group___c_m_s_i_s___d_w_t_1ga05f13b547a9a1e63e003ee0bc6446d0d" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_EXCTRCENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="969" refid="group___c_m_s_i_s___d_w_t_1gaf4fbb509ab3cbb768f16484c660a24c3" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_EXCTRCENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_EXCTRCENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="971" refid="group___c_m_s_i_s___d_w_t_1ga1e14afc7790fcb424fcf619e192554c9" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_PCSAMPLENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>12U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="972" refid="group___c_m_s_i_s___d_w_t_1gafdcf1c86f43fbeaf2780ce797c9ef3d6" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_PCSAMPLENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_PCSAMPLENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="974" refid="group___c_m_s_i_s___d_w_t_1ga678ef08786edcbef964479217efb9284" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_SYNCTAP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>10U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="975" refid="group___c_m_s_i_s___d_w_t_1gaf1e6c3729d56ecadeb6eeff4d225968c" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_SYNCTAP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>DWT_CTRL_SYNCTAP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="977" refid="group___c_m_s_i_s___d_w_t_1gaf70b80936c7db60bf84fb6dadb8a3559" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_CYCTAP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>9U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="978" refid="group___c_m_s_i_s___d_w_t_1ga6c12e2868b8989a69445646698b8c331" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_CYCTAP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_CTRL_CYCTAP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="980" refid="group___c_m_s_i_s___d_w_t_1ga2868c0b28eb13be930afb819f55f6f25" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_POSTINIT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>5U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="981" refid="group___c_m_s_i_s___d_w_t_1gab8cbbee1e1d94d09f9a1f86379a08ee8" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_POSTINIT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>DWT_CTRL_POSTINIT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="983" refid="group___c_m_s_i_s___d_w_t_1ga129bc152febfddd67a0c20c6814cba69" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_POSTPRESET_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="984" refid="group___c_m_s_i_s___d_w_t_1ga11d9e1e2a758fdd2657aa68ce61b9c9d" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_POSTPRESET_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>DWT_CTRL_POSTPRESET_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="986" refid="group___c_m_s_i_s___d_w_t_1gaa4509f5f8514a7200be61691f0e01f10" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_CYCCNTENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="987" refid="group___c_m_s_i_s___d_w_t_1ga4a9d209dc2a81ea6bfa0ea21331769d3" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CTRL_CYCCNTENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>DWT_CTRL_CYCCNTENA_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="989"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>DWT<sp/>CPI<sp/>Count<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="990" refid="group___c_m_s_i_s___d_w_t_1ga80e9ad8f6a9e2344af8a3cf989bebe3d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DWT_CPICNT_CPICNT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="991" refid="group___c_m_s_i_s___d_w_t_1ga76f39e7bca3fa86a4dbf7b8f6adb7217" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_CPICNT_CPICNT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>DWT_CPICNT_CPICNT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="993"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>DWT<sp/>Exception<sp/>Overhead<sp/>Count<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="994" refid="group___c_m_s_i_s___d_w_t_1ga031c693654030d4cba398b45d2925b1d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DWT_EXCCNT_EXCCNT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="995" refid="group___c_m_s_i_s___d_w_t_1ga057fa604a107b58a198bbbadb47e69c9" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_EXCCNT_EXCCNT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>DWT_EXCCNT_EXCCNT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="997"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>DWT<sp/>Sleep<sp/>Count<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="998" refid="group___c_m_s_i_s___d_w_t_1ga0371a84a7996dc5852c56afb2676ba1c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DWT_SLEEPCNT_SLEEPCNT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="999" refid="group___c_m_s_i_s___d_w_t_1ga1e340751d71413fef400a0a1d76cc828" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_SLEEPCNT_SLEEPCNT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>DWT_SLEEPCNT_SLEEPCNT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1001"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>DWT<sp/>LSU<sp/>Count<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1002" refid="group___c_m_s_i_s___d_w_t_1gab9394c7911b0b4312a096dad91d53a3d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DWT_LSUCNT_LSUCNT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1003" refid="group___c_m_s_i_s___d_w_t_1ga2186d7fc9317e20bad61336ee2925615" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_LSUCNT_LSUCNT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>DWT_LSUCNT_LSUCNT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1005"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>DWT<sp/>Folded-instruction<sp/>Count<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1006" refid="group___c_m_s_i_s___d_w_t_1ga7f8af5ac12d178ba31a516f6ed141455" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DWT_FOLDCNT_FOLDCNT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1007" refid="group___c_m_s_i_s___d_w_t_1ga9cb73d0342d38b14e41027d3c5c02647" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FOLDCNT_FOLDCNT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>DWT_FOLDCNT_FOLDCNT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1009"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>DWT<sp/>Comparator<sp/>Mask<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1010" refid="group___c_m_s_i_s___d_w_t_1gaf798ae34e2b9280ea64f4d9920cd2e7d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DWT_MASK_MASK_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1011" refid="group___c_m_s_i_s___d_w_t_1gadd798deb0f1312feab4fb05dcddc229b" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_MASK_MASK_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>DWT_MASK_MASK_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1013"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>DWT<sp/>Comparator<sp/>Function<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1014" refid="group___c_m_s_i_s___d_w_t_1ga22c5787493f74a6bacf6ffb103a190ba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_MATCHED_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1015" refid="group___c_m_s_i_s___d_w_t_1gac8b1a655947490280709037808eec8ac" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_MATCHED_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_FUNCTION_MATCHED_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1017" refid="group___c_m_s_i_s___d_w_t_1ga8b75e8ab3ffd5ea2fa762d028dc30e8c" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_DATAVADDR1_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1018" refid="group___c_m_s_i_s___d_w_t_1gafdbf5a8c367befe8661a4f6945c83445" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_DATAVADDR1_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>DWT_FUNCTION_DATAVADDR1_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1020" refid="group___c_m_s_i_s___d_w_t_1ga9854cd8bf16f7dce0fb196a8029b018e" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_DATAVADDR0_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>12U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1021" refid="group___c_m_s_i_s___d_w_t_1gafc5efbe8f9b51e04aecd00c8a4eb50fb" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_DATAVADDR0_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>DWT_FUNCTION_DATAVADDR0_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1023" refid="group___c_m_s_i_s___d_w_t_1ga0517a186d4d448aa6416440f40fe7a4d" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_DATAVSIZE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>10U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1024" refid="group___c_m_s_i_s___d_w_t_1gaab42cbc1e6084c44d5de70971613ea76" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_DATAVSIZE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>DWT_FUNCTION_DATAVSIZE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1026" refid="group___c_m_s_i_s___d_w_t_1ga89d7c48858b4d4de96cdadfac91856a1" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_LNK1ENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>9U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1027" refid="group___c_m_s_i_s___d_w_t_1ga64bd419260c3337cacf93607d1ad27ac" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_LNK1ENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_FUNCTION_LNK1ENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1029" refid="group___c_m_s_i_s___d_w_t_1ga106f3672cd4be7c7c846e20497ebe5a6" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_DATAVMATCH_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1030" refid="group___c_m_s_i_s___d_w_t_1ga32af1f1c0fcd2d8d9afd1ad79cd9970e" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_DATAVMATCH_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_FUNCTION_DATAVMATCH_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1032" refid="group___c_m_s_i_s___d_w_t_1ga4b65d79ca37ae8010b4a726312413efd" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_CYCMATCH_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>7U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1033" refid="group___c_m_s_i_s___d_w_t_1ga8e2ed09bdd33a8f7f7ce0444f5f3bb25" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_CYCMATCH_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_FUNCTION_CYCMATCH_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1035" refid="group___c_m_s_i_s___d_w_t_1ga41d5b332216baa8d29561260a1b85659" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_EMITRANGE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>5U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1036" refid="group___c_m_s_i_s___d_w_t_1gad46dd5aba29f2e28d4d3f50b1d291f41" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_EMITRANGE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>DWT_FUNCTION_EMITRANGE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1038" refid="group___c_m_s_i_s___d_w_t_1ga5797b556edde2bbaa4d33dcdb1a891bb" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_FUNCTION_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1039" refid="group___c_m_s_i_s___d_w_t_1ga3b2cda708755ecf5f921d08b25d774d1" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_FUNCTION_FUNCTION_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>DWT_FUNCTION_FUNCTION_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1041"><highlight class="preprocessor"><sp/></highlight><highlight class="comment">/*<sp/>end<sp/>of<sp/>group<sp/>CMSIS_DWT<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1042"><highlight class="normal"></highlight></codeline>
<codeline lineno="1043"><highlight class="normal"></highlight></codeline>
<codeline lineno="1054"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1055"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1056"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>SSPSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1057"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CSPSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1058"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED0[2U];</highlight></codeline>
<codeline lineno="1059"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>ACPR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1060"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED1[55U];</highlight></codeline>
<codeline lineno="1061"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>SPPR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1062"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED2[131U];</highlight></codeline>
<codeline lineno="1063"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>FFSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1064"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FFCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1065"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>FSCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1066"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED3[759U];</highlight></codeline>
<codeline lineno="1067"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>TRIGGER;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1068"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>FIFO0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1069"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>ITATBCTR2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1070"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED4[1U];</highlight></codeline>
<codeline lineno="1071"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>ITATBCTR0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1072"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>FIFO1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1073"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>ITCTRL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1074"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED5[39U];</highlight></codeline>
<codeline lineno="1075"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CLAIMSET;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1076"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CLAIMCLR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1077"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED7[8U];</highlight></codeline>
<codeline lineno="1078"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>DEVID;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1079"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>DEVTYPE;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1080"><highlight class="normal">}<sp/><ref refid="struct_t_p_i___type" kindref="compound">TPI_Type</ref>;</highlight></codeline>
<codeline lineno="1081"><highlight class="normal"></highlight></codeline>
<codeline lineno="1082"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>TPI<sp/>Asynchronous<sp/>Clock<sp/>Prescaler<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1083" refid="group___c_m_s_i_s___t_p_i_1ga5a82d274eb2df8b0c92dd4ed63535928" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_ACPR_PRESCALER_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1084" refid="group___c_m_s_i_s___t_p_i_1ga4fcacd27208419929921aec8457a8c13" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_ACPR_PRESCALER_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_ACPR_PRESCALER_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1086"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>Selected<sp/>Pin<sp/>Protocol<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1087" refid="group___c_m_s_i_s___t_p_i_1ga0f302797b94bb2da24052082ab630858" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_SPPR_TXMODE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1088" refid="group___c_m_s_i_s___t_p_i_1gaca085c8a954393d70dbd7240bb02cc1f" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_SPPR_TXMODE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_SPPR_TXMODE_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1090"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>Formatter<sp/>and<sp/>Flush<sp/>Status<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1091" refid="group___c_m_s_i_s___t_p_i_1ga9537b8a660cc8803f57cbbee320b2fc8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_FFSR_FtNonStop_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1092" refid="group___c_m_s_i_s___t_p_i_1gaaa313f980974a8cfc7dac68c4d805ab1" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFSR_FtNonStop_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_FFSR_FtNonStop_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1094" refid="group___c_m_s_i_s___t_p_i_1gad30fde0c058da2ffb2b0a213be7a1b5c" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFSR_TCPresent_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1095" refid="group___c_m_s_i_s___t_p_i_1ga0d6bfd263ff2fdec72d6ec9415fb1135" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFSR_TCPresent_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_FFSR_TCPresent_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1097" refid="group___c_m_s_i_s___t_p_i_1gaedf31fd453a878021b542b644e2869d2" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFSR_FtStopped_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1098" refid="group___c_m_s_i_s___t_p_i_1ga1ab6c3abe1cf6311ee07e7c479ce5f78" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFSR_FtStopped_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_FFSR_FtStopped_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1100" refid="group___c_m_s_i_s___t_p_i_1ga542ca74a081588273e6d5275ba5da6bf" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFSR_FlInProg_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1101" refid="group___c_m_s_i_s___t_p_i_1ga63dfb09259893958962914fc3a9e3824" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFSR_FlInProg_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_FFSR_FlInProg_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1103"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>Formatter<sp/>and<sp/>Flush<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1104" refid="group___c_m_s_i_s___t_p_i_1gaa7ea11ba6ea75b541cd82e185c725b5b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_FFCR_TrigIn_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1105" refid="group___c_m_s_i_s___t_p_i_1ga360b413bc5da61f751546a7133c3e4dd" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFCR_TrigIn_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_FFCR_TrigIn_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1107" refid="group___c_m_s_i_s___t_p_i_1ga99e58a0960b275a773b245e2b69b9a64" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFCR_EnFCont_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1108" refid="group___c_m_s_i_s___t_p_i_1ga27d1ecf2e0ff496df03457a2a97cb2c9" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FFCR_EnFCont_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_FFCR_EnFCont_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1110"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>TRIGGER<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1111" refid="group___c_m_s_i_s___t_p_i_1ga5517fa2ced64efbbd413720329c50b99" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_TRIGGER_TRIGGER_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1112" refid="group___c_m_s_i_s___t_p_i_1ga814227af2b2665a0687bb49345e21110" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_TRIGGER_TRIGGER_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_TRIGGER_TRIGGER_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1114"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>Integration<sp/>ETM<sp/>Data<sp/>Register<sp/>Definitions<sp/>(FIFO0)<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1115" refid="group___c_m_s_i_s___t_p_i_1gaa7e050e9eb6528241ebc6835783b6bae" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ITM_ATVALID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>29U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1116" refid="group___c_m_s_i_s___t_p_i_1ga94cb2493ed35d2dab7bd4092b88a05bc" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ITM_ATVALID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>TPI_FIFO0_ITM_ATVALID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1118" refid="group___c_m_s_i_s___t_p_i_1gac2b6f7f13a2fa0be4aa7645a47dcac52" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ITM_bytecount_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>27U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1119" refid="group___c_m_s_i_s___t_p_i_1ga07bafa971b8daf0d63b3f92b9ae7fa16" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ITM_bytecount_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>TPI_FIFO0_ITM_bytecount_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1121" refid="group___c_m_s_i_s___t_p_i_1ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM_ATVALID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>26U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1122" refid="group___c_m_s_i_s___t_p_i_1ga4f0005dc420b28f2369179a935b9a9d3" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM_ATVALID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>TPI_FIFO0_ETM_ATVALID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1124" refid="group___c_m_s_i_s___t_p_i_1ga2f738e45386ebf58c4d406f578e7ddaf" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM_bytecount_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1125" refid="group___c_m_s_i_s___t_p_i_1gad2536b3a935361c68453cd068640af92" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM_bytecount_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>TPI_FIFO0_ETM_bytecount_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1127" refid="group___c_m_s_i_s___t_p_i_1ga5f0037cc80c65e86d9e94e5005077a48" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM2_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1128" refid="group___c_m_s_i_s___t_p_i_1gaa82a7b9b99c990fb12eafb3c84b68254" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM2_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>TPI_FIFO0_ETM2_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1130" refid="group___c_m_s_i_s___t_p_i_1gac5a2ef4b7f811d1f3d81ec919d794413" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM1_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1131" refid="group___c_m_s_i_s___t_p_i_1gaad9c1a6ed34a70905005a0cc14d5f01b" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM1_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>TPI_FIFO0_ETM1_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1133" refid="group___c_m_s_i_s___t_p_i_1ga48783ce3c695d8c06b1352a526110a87" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM0_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1134" refid="group___c_m_s_i_s___t_p_i_1gaf924f7d1662f3f6c1da12052390cb118" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO0_ETM0_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_FIFO0_ETM0_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1136"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>ITATBCTR2<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1137" refid="group___c_m_s_i_s___t_p_i_1ga6959f73d7db4a87ae9ad9cfc99844526" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_ITATBCTR2_ATREADY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1138" refid="group___c_m_s_i_s___t_p_i_1ga1859502749709a2e5ead9a2599d998db" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_ITATBCTR2_ATREADY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_ITATBCTR2_ATREADY_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1140"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>Integration<sp/>ITM<sp/>Data<sp/>Register<sp/>Definitions<sp/>(FIFO1)<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1141" refid="group___c_m_s_i_s___t_p_i_1ga08edfc862b2c8c415854cc4ae2067dfb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM_ATVALID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>29U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1142" refid="group___c_m_s_i_s___t_p_i_1gabc1f6a3b6cac0099d7c01ca949b4dd08" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM_ATVALID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>TPI_FIFO1_ITM_ATVALID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1144" refid="group___c_m_s_i_s___t_p_i_1gaa22ebf7c86e4f4b2c98cfd0b5981375a" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM_bytecount_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>27U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1145" refid="group___c_m_s_i_s___t_p_i_1gacba2edfc0499828019550141356b0dcb" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM_bytecount_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>TPI_FIFO1_ITM_bytecount_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1147" refid="group___c_m_s_i_s___t_p_i_1ga3177b8d815cf4a707a2d3d3d5499315d" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ETM_ATVALID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>26U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1148" refid="group___c_m_s_i_s___t_p_i_1ga0e8f29a1e9378d1ceb0708035edbb86d" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ETM_ATVALID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>TPI_FIFO1_ETM_ATVALID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1150" refid="group___c_m_s_i_s___t_p_i_1gaab31238152b5691af633a7475eaf1f06" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ETM_bytecount_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1151" refid="group___c_m_s_i_s___t_p_i_1gab554305459953b80554fdb1908b73291" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ETM_bytecount_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>TPI_FIFO1_ETM_bytecount_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1153" refid="group___c_m_s_i_s___t_p_i_1ga1828c228f3940005f48fb8dd88ada35b" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM2_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1154" refid="group___c_m_s_i_s___t_p_i_1gae54512f926ebc00f2e056232aa21d335" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM2_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>TPI_FIFO1_ITM2_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1156" refid="group___c_m_s_i_s___t_p_i_1gaece86ab513bc3d0e0a9dbd82258af49f" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM1_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1157" refid="group___c_m_s_i_s___t_p_i_1ga3347f42828920dfe56e3130ad319a9e6" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM1_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>TPI_FIFO1_ITM1_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1159" refid="group___c_m_s_i_s___t_p_i_1ga2188671488417a52abb075bcd4d73440" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM0_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1160" refid="group___c_m_s_i_s___t_p_i_1ga8ae09f544fc1a428797e2a150f14a4c9" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_FIFO1_ITM0_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_FIFO1_ITM0_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1162"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>ITATBCTR0<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1163" refid="group___c_m_s_i_s___t_p_i_1gab1eb6866c65f02fa9c83696b49b0f346" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_ITATBCTR0_ATREADY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1164" refid="group___c_m_s_i_s___t_p_i_1gaee320b3c60f9575aa96a8742c4ff9356" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_ITATBCTR0_ATREADY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_ITATBCTR0_ATREADY_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1166"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>Integration<sp/>Mode<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1167" refid="group___c_m_s_i_s___t_p_i_1gaa847adb71a1bc811d2e3190528f495f0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_ITCTRL_Mode_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1168" refid="group___c_m_s_i_s___t_p_i_1gad6f87550b468ad0920d5f405bfd3f017" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_ITCTRL_Mode_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_ITCTRL_Mode_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1170"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>DEVID<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1171" refid="group___c_m_s_i_s___t_p_i_1ga9f46cf1a1708575f56d6b827766277f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_DEVID_NRZVALID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>11U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1172" refid="group___c_m_s_i_s___t_p_i_1gacecc8710a8f6a23a7d1d4f5674daf02a" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_NRZVALID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_DEVID_NRZVALID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1174" refid="group___c_m_s_i_s___t_p_i_1ga675534579d9e25477bb38970e3ef973c" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_MANCVALID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>10U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1175" refid="group___c_m_s_i_s___t_p_i_1ga4c3ee4b1a34ad1960a6b2d6e7e0ff942" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_MANCVALID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_DEVID_MANCVALID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1177" refid="group___c_m_s_i_s___t_p_i_1ga974cccf4c958b4a45cb71c7b5de39b7b" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_PTINVALID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>9U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1178" refid="group___c_m_s_i_s___t_p_i_1ga1ca84d62243e475836bba02516ba6b97" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_PTINVALID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_DEVID_PTINVALID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1180" refid="group___c_m_s_i_s___t_p_i_1ga3f7da5de2a34be41a092e5eddd22ac4d" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_MinBufSz_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>6U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1181" refid="group___c_m_s_i_s___t_p_i_1ga939e068ff3f1a65b35187ab34a342cd8" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_MinBufSz_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x7UL<sp/>&lt;&lt;<sp/>TPI_DEVID_MinBufSz_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1183" refid="group___c_m_s_i_s___t_p_i_1gab382b1296b5efd057be606eb8f768df8" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_AsynClkIn_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>5U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1184" refid="group___c_m_s_i_s___t_p_i_1gab67830557d2d10be882284275025a2d3" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_AsynClkIn_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>TPI_DEVID_AsynClkIn_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1186" refid="group___c_m_s_i_s___t_p_i_1ga80ecae7fec479e80e583f545996868ed" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_NrTraceInput_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1187" refid="group___c_m_s_i_s___t_p_i_1gabed454418d2140043cd65ec899abd97f" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVID_NrTraceInput_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_DEVID_NrTraceInput_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/></highlight></codeline>
<codeline lineno="1189"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>TPI<sp/>DEVTYPE<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1190" refid="group___c_m_s_i_s___t_p_i_1ga69c4892d332755a9f64c1680497cebdd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TPI_DEVTYPE_MajorType_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1191" refid="group___c_m_s_i_s___t_p_i_1gaecbceed6d08ec586403b37ad47b38c88" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVTYPE_MajorType_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>TPI_DEVTYPE_MajorType_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1193" refid="group___c_m_s_i_s___t_p_i_1ga0c799ff892af5eb3162d152abc00af7a" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVTYPE_SubType_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1194" refid="group___c_m_s_i_s___t_p_i_1ga5b2fd7dddaf5f64855d9c0696acd65c1" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_DEVTYPE_SubType_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>TPI_DEVTYPE_SubType_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1196"><highlight class="preprocessor"><sp/></highlight><highlight class="comment">/*<sp/>end<sp/>of<sp/>group<sp/>CMSIS_TPI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1197"><highlight class="normal"></highlight></codeline>
<codeline lineno="1198"><highlight class="normal"></highlight></codeline>
<codeline lineno="1199"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>(__MPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1200"><highlight class="normal"></highlight></codeline>
<codeline lineno="1210"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1211"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1212"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>TYPE;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1213"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>CTRL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1214"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RNR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1215"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RBAR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1216"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RASR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1217"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RBAR_A1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1218"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RASR_A1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1219"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RBAR_A2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1220"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RASR_A2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1221"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RBAR_A3;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1222"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>RASR_A3;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1223"><highlight class="normal">}<sp/>MPU_Type;</highlight></codeline>
<codeline lineno="1224"><highlight class="normal"></highlight></codeline>
<codeline lineno="1225"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>MPU<sp/>Type<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1226"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_TYPE_IREGION_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1227"><highlight class="preprocessor">#define<sp/>MPU_TYPE_IREGION_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>MPU_TYPE_IREGION_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1229"><highlight class="preprocessor">#define<sp/>MPU_TYPE_DREGION_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1230"><highlight class="preprocessor">#define<sp/>MPU_TYPE_DREGION_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>MPU_TYPE_DREGION_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1232"><highlight class="preprocessor">#define<sp/>MPU_TYPE_SEPARATE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1233"><highlight class="preprocessor">#define<sp/>MPU_TYPE_SEPARATE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>MPU_TYPE_SEPARATE_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1235"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>MPU<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1236"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_CTRL_PRIVDEFENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1237"><highlight class="preprocessor">#define<sp/>MPU_CTRL_PRIVDEFENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>MPU_CTRL_PRIVDEFENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1239"><highlight class="preprocessor">#define<sp/>MPU_CTRL_HFNMIENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1240"><highlight class="preprocessor">#define<sp/>MPU_CTRL_HFNMIENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>MPU_CTRL_HFNMIENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1242"><highlight class="preprocessor">#define<sp/>MPU_CTRL_ENABLE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1243"><highlight class="preprocessor">#define<sp/>MPU_CTRL_ENABLE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>MPU_CTRL_ENABLE_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1245"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>MPU<sp/>Region<sp/>Number<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1246"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RNR_REGION_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1247"><highlight class="preprocessor">#define<sp/>MPU_RNR_REGION_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>MPU_RNR_REGION_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1249"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>MPU<sp/>Region<sp/>Base<sp/>Address<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1250"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_ADDR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>5U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1251"><highlight class="preprocessor">#define<sp/>MPU_RBAR_ADDR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x7FFFFFFUL<sp/>&lt;&lt;<sp/>MPU_RBAR_ADDR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1253"><highlight class="preprocessor">#define<sp/>MPU_RBAR_VALID_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1254"><highlight class="preprocessor">#define<sp/>MPU_RBAR_VALID_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>MPU_RBAR_VALID_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1256"><highlight class="preprocessor">#define<sp/>MPU_RBAR_REGION_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1257"><highlight class="preprocessor">#define<sp/>MPU_RBAR_REGION_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>MPU_RBAR_REGION_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1259"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>MPU<sp/>Region<sp/>Attribute<sp/>and<sp/>Size<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1260"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RASR_ATTRS_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1261"><highlight class="preprocessor">#define<sp/>MPU_RASR_ATTRS_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFUL<sp/>&lt;&lt;<sp/>MPU_RASR_ATTRS_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1263"><highlight class="preprocessor">#define<sp/>MPU_RASR_XN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>28U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1264"><highlight class="preprocessor">#define<sp/>MPU_RASR_XN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>MPU_RASR_XN_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1266"><highlight class="preprocessor">#define<sp/>MPU_RASR_AP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1267"><highlight class="preprocessor">#define<sp/>MPU_RASR_AP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x7UL<sp/>&lt;&lt;<sp/>MPU_RASR_AP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1269"><highlight class="preprocessor">#define<sp/>MPU_RASR_TEX_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>19U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1270"><highlight class="preprocessor">#define<sp/>MPU_RASR_TEX_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x7UL<sp/>&lt;&lt;<sp/>MPU_RASR_TEX_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1272"><highlight class="preprocessor">#define<sp/>MPU_RASR_S_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>18U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1273"><highlight class="preprocessor">#define<sp/>MPU_RASR_S_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>MPU_RASR_S_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1275"><highlight class="preprocessor">#define<sp/>MPU_RASR_C_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>17U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1276"><highlight class="preprocessor">#define<sp/>MPU_RASR_C_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>MPU_RASR_C_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1278"><highlight class="preprocessor">#define<sp/>MPU_RASR_B_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1279"><highlight class="preprocessor">#define<sp/>MPU_RASR_B_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>MPU_RASR_B_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1281"><highlight class="preprocessor">#define<sp/>MPU_RASR_SRD_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1282"><highlight class="preprocessor">#define<sp/>MPU_RASR_SRD_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFUL<sp/>&lt;&lt;<sp/>MPU_RASR_SRD_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1284"><highlight class="preprocessor">#define<sp/>MPU_RASR_SIZE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1285"><highlight class="preprocessor">#define<sp/>MPU_RASR_SIZE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FUL<sp/>&lt;&lt;<sp/>MPU_RASR_SIZE_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1287"><highlight class="preprocessor">#define<sp/>MPU_RASR_ENABLE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1288"><highlight class="preprocessor">#define<sp/>MPU_RASR_ENABLE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>MPU_RASR_ENABLE_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1290"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1291"><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1292"><highlight class="normal"></highlight></codeline>
<codeline lineno="1293"><highlight class="normal"></highlight></codeline>
<codeline lineno="1294"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1295"><highlight class="normal"></highlight></codeline>
<codeline lineno="1305"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1306"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1307"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>RESERVED0[1U];</highlight></codeline>
<codeline lineno="1308"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FPCCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1309"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FPCAR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1310"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>FPDSCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1311"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>MVFR0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1312"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref><sp/><sp/>uint32_t<sp/>MVFR1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1313"><highlight class="normal">}<sp/>FPU_Type;</highlight></codeline>
<codeline lineno="1314"><highlight class="normal"></highlight></codeline>
<codeline lineno="1315"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Floating-Point<sp/>Context<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1316"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FPU_FPCCR_ASPEN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>31U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1317"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_ASPEN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPCCR_ASPEN_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1319"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_LSPEN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>30U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1320"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_LSPEN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPCCR_LSPEN_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1322"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_MONRDY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1323"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_MONRDY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPCCR_MONRDY_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1325"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_BFRDY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>6U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1326"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_BFRDY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPCCR_BFRDY_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1328"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_MMRDY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>5U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1329"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_MMRDY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPCCR_MMRDY_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1331"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_HFRDY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1332"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_HFRDY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPCCR_HFRDY_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1334"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_THREAD_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1335"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_THREAD_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPCCR_THREAD_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1337"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_USER_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1338"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_USER_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPCCR_USER_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1340"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_LSPACT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1341"><highlight class="preprocessor">#define<sp/>FPU_FPCCR_LSPACT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>FPU_FPCCR_LSPACT_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1343"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>Floating-Point<sp/>Context<sp/>Address<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1344"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FPU_FPCAR_ADDRESS_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1345"><highlight class="preprocessor">#define<sp/>FPU_FPCAR_ADDRESS_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FFFFFFFUL<sp/>&lt;&lt;<sp/>FPU_FPCAR_ADDRESS_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1347"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>Floating-Point<sp/>Default<sp/>Status<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1348"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FPU_FPDSCR_AHP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>26U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1349"><highlight class="preprocessor">#define<sp/>FPU_FPDSCR_AHP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPDSCR_AHP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1351"><highlight class="preprocessor">#define<sp/>FPU_FPDSCR_DN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>25U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1352"><highlight class="preprocessor">#define<sp/>FPU_FPDSCR_DN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPDSCR_DN_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1354"><highlight class="preprocessor">#define<sp/>FPU_FPDSCR_FZ_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1355"><highlight class="preprocessor">#define<sp/>FPU_FPDSCR_FZ_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>FPU_FPDSCR_FZ_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1357"><highlight class="preprocessor">#define<sp/>FPU_FPDSCR_RMode_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>22U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1358"><highlight class="preprocessor">#define<sp/>FPU_FPDSCR_RMode_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3UL<sp/>&lt;&lt;<sp/>FPU_FPDSCR_RMode_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1360"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>Media<sp/>and<sp/>FP<sp/>Feature<sp/>Register<sp/>0<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1361"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FPU_MVFR0_FP_rounding_modes_Pos<sp/><sp/><sp/><sp/>28U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1362"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_FP_rounding_modes_Msk<sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR0_FP_rounding_modes_Pos)<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1364"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Short_vectors_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1365"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Short_vectors_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR0_Short_vectors_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1367"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Square_root_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>20U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1368"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Square_root_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR0_Square_root_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1370"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Divide_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1371"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Divide_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR0_Divide_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1373"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_FP_excep_trapping_Pos<sp/><sp/><sp/><sp/>12U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1374"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_FP_excep_trapping_Msk<sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR0_FP_excep_trapping_Pos)<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1376"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Double_precision_Pos<sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1377"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Double_precision_Msk<sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR0_Double_precision_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1379"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Single_precision_Pos<sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1380"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_Single_precision_Msk<sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR0_Single_precision_Pos)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1382"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_A_SIMD_registers_Pos<sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1383"><highlight class="preprocessor">#define<sp/>FPU_MVFR0_A_SIMD_registers_Msk<sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>FPU_MVFR0_A_SIMD_registers_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/></highlight></codeline>
<codeline lineno="1385"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>Media<sp/>and<sp/>FP<sp/>Feature<sp/>Register<sp/>1<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1386"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FPU_MVFR1_FP_fused_MAC_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>28U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1387"><highlight class="preprocessor">#define<sp/>FPU_MVFR1_FP_fused_MAC_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR1_FP_fused_MAC_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1389"><highlight class="preprocessor">#define<sp/>FPU_MVFR1_FP_HPFP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1390"><highlight class="preprocessor">#define<sp/>FPU_MVFR1_FP_HPFP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR1_FP_HPFP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1392"><highlight class="preprocessor">#define<sp/>FPU_MVFR1_D_NaN_mode_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1393"><highlight class="preprocessor">#define<sp/>FPU_MVFR1_D_NaN_mode_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/>&lt;&lt;<sp/>FPU_MVFR1_D_NaN_mode_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1395"><highlight class="preprocessor">#define<sp/>FPU_MVFR1_FtZ_mode_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1396"><highlight class="preprocessor">#define<sp/>FPU_MVFR1_FtZ_mode_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>FPU_MVFR1_FtZ_mode_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1398"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1399"><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1400"><highlight class="normal"></highlight></codeline>
<codeline lineno="1401"><highlight class="normal"></highlight></codeline>
<codeline lineno="1412"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1413"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1414"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>DHCSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1415"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref><sp/><sp/>uint32_t<sp/>DCRSR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1416"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>DCRDR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1417"><highlight class="normal"><sp/><sp/><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref><sp/>uint32_t<sp/>DEMCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1418"><highlight class="normal">}<sp/><ref refid="struct_core_debug___type" kindref="compound">CoreDebug_Type</ref>;</highlight></codeline>
<codeline lineno="1419"><highlight class="normal"></highlight></codeline>
<codeline lineno="1420"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Debug<sp/>Halting<sp/>Control<sp/>and<sp/>Status<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1421" refid="group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_DBGKEY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1422" refid="group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_DBGKEY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFUL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_DBGKEY_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1424" refid="group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_RESET_ST_Pos<sp/><sp/><sp/><sp/><sp/>25U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1425" refid="group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_RESET_ST_Msk<sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_S_RESET_ST_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1427" refid="group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_RETIRE_ST_Pos<sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1428" refid="group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_RETIRE_ST_Msk<sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_S_RETIRE_ST_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1430" refid="group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_LOCKUP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>19U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1431" refid="group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_LOCKUP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_S_LOCKUP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1433" refid="group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_SLEEP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>18U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1434" refid="group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_SLEEP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_S_SLEEP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1436" refid="group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_HALT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>17U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1437" refid="group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_HALT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_S_HALT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1439" refid="group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_REGRDY_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1440" refid="group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_S_REGRDY_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_S_REGRDY_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1442" refid="group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_SNAPSTALL_Pos<sp/><sp/><sp/><sp/><sp/>5U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1443" refid="group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_SNAPSTALL_Msk<sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_C_SNAPSTALL_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1445" refid="group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_MASKINTS_Pos<sp/><sp/><sp/><sp/><sp/><sp/>3U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1446" refid="group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_MASKINTS_Msk<sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_C_MASKINTS_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1448" refid="group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_STEP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1449" refid="group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_STEP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_C_STEP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1451" refid="group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_HALT_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1452" refid="group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_HALT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DHCSR_C_HALT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1454" refid="group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_DEBUGEN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1455" refid="group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DHCSR_C_DEBUGEN_Msk<sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>CoreDebug_DHCSR_C_DEBUGEN_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1457"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>Debug<sp/>Core<sp/>Register<sp/>Selector<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1458" refid="group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CoreDebug_DCRSR_REGWnR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1459" refid="group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DCRSR_REGWnR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DCRSR_REGWnR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1461" refid="group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DCRSR_REGSEL_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1462" refid="group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DCRSR_REGSEL_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1FUL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>CoreDebug_DCRSR_REGSEL_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1464"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>Debug<sp/>Exception<sp/>and<sp/>Monitor<sp/>Control<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1465" refid="group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_TRCENA_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1466" refid="group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_TRCENA_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_TRCENA_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1468" refid="group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_MON_REQ_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>19U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1469" refid="group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_MON_REQ_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_MON_REQ_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1471" refid="group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_MON_STEP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>18U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1472" refid="group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_MON_STEP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_MON_STEP_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1474" refid="group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_MON_PEND_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>17U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1475" refid="group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_MON_PEND_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_MON_PEND_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1477" refid="group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_MON_EN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1478" refid="group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_MON_EN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_MON_EN_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1480" refid="group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_HARDERR_Pos<sp/><sp/><sp/><sp/><sp/>10U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1481" refid="group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_HARDERR_Msk<sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_VC_HARDERR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1483" refid="group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_INTERR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>9U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1484" refid="group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_INTERR_Msk<sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_VC_INTERR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1486" refid="group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_BUSERR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1487" refid="group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_BUSERR_Msk<sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_VC_BUSERR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1489" refid="group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_STATERR_Pos<sp/><sp/><sp/><sp/><sp/><sp/>7U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1490" refid="group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_STATERR_Msk<sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_VC_STATERR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1492" refid="group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_CHKERR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>6U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1493" refid="group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_CHKERR_Msk<sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_VC_CHKERR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1495" refid="group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_NOCPERR_Pos<sp/><sp/><sp/><sp/><sp/><sp/>5U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1496" refid="group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_NOCPERR_Msk<sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_VC_NOCPERR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1498" refid="group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_MMERR_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1499" refid="group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_MMERR_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CoreDebug_DEMCR_VC_MMERR_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1501" refid="group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_CORERESET_Pos<sp/><sp/><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1502" refid="group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_DEMCR_VC_CORERESET_Msk<sp/><sp/><sp/>(1UL<sp/></highlight><highlight class="comment">/*&lt;&lt;<sp/>CoreDebug_DEMCR_VC_CORERESET_Pos*/</highlight><highlight class="preprocessor">)<sp/><sp/></highlight></codeline>
<codeline lineno="1504"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1520" refid="group___c_m_s_i_s__core__bitfield_1ga286e3b913dbd236c7f48ea70c8821f4e" refkind="member"><highlight class="preprocessor">#define<sp/>_VAL2FLD(field,<sp/>value)<sp/><sp/><sp/><sp/>((value<sp/>&lt;&lt;<sp/>field<sp/>##<sp/>_Pos)<sp/>&amp;<sp/>field<sp/>##<sp/>_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1521"><highlight class="normal"></highlight></codeline>
<codeline lineno="1528" refid="group___c_m_s_i_s__core__bitfield_1ga139b6e261c981f014f386927ca4a8444" refkind="member"><highlight class="preprocessor">#define<sp/>_FLD2VAL(field,<sp/>value)<sp/><sp/><sp/><sp/>((value<sp/>&amp;<sp/>field<sp/>##<sp/>_Msk)<sp/>&gt;&gt;<sp/>field<sp/>##<sp/>_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1529"><highlight class="normal"></highlight></codeline>
<codeline lineno="1540"><highlight class="comment">/*<sp/>Memory<sp/>mapping<sp/>of<sp/>Cortex-M4<sp/>Hardware<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1541" refid="group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCS_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xE000E000UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1542" refid="group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e" refkind="member"><highlight class="preprocessor">#define<sp/>ITM_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xE0000000UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1543" refid="group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2" refkind="member"><highlight class="preprocessor">#define<sp/>DWT_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xE0001000UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1544" refid="group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68" refkind="member"><highlight class="preprocessor">#define<sp/>TPI_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xE0040000UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1545" refid="group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug_BASE<sp/><sp/><sp/><sp/><sp/><sp/>(0xE000EDF0UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1546" refid="group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(SCS_BASE<sp/>+<sp/><sp/>0x0010UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1547" refid="group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d" refkind="member"><highlight class="preprocessor">#define<sp/>NVIC_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(SCS_BASE<sp/>+<sp/><sp/>0x0100UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1548" refid="group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd" refkind="member"><highlight class="preprocessor">#define<sp/>SCB_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(SCS_BASE<sp/>+<sp/><sp/>0x0D00UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1550" refid="group___c_m_s_i_s__core__base_1ga9fe0cd2eef83a8adad94490d9ecca63f" refkind="member"><highlight class="preprocessor">#define<sp/>SCnSCB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((SCnSCB_Type<sp/><sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>SCS_BASE<sp/><sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1551" refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" refkind="member"><highlight class="preprocessor">#define<sp/>SCB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((SCB_Type<sp/><sp/><sp/><sp/><sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>SCB_BASE<sp/><sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1552" refid="group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de" refkind="member"><highlight class="preprocessor">#define<sp/>SysTick<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((SysTick_Type<sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>SysTick_BASE<sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1553" refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" refkind="member"><highlight class="preprocessor">#define<sp/>NVIC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NVIC_Type<sp/><sp/><sp/><sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>NVIC_BASE<sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1554" refid="group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43" refkind="member"><highlight class="preprocessor">#define<sp/>ITM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((ITM_Type<sp/><sp/><sp/><sp/><sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>ITM_BASE<sp/><sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1555" refid="group___c_m_s_i_s__core__base_1gabbe5a060185e1d5afa3f85b14e10a6ce" refkind="member"><highlight class="preprocessor">#define<sp/>DWT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((DWT_Type<sp/><sp/><sp/><sp/><sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>DWT_BASE<sp/><sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1556" refid="group___c_m_s_i_s__core__base_1ga8b4dd00016aed25a0ea54e9a9acd1239" refkind="member"><highlight class="preprocessor">#define<sp/>TPI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TPI_Type<sp/><sp/><sp/><sp/><sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>TPI_BASE<sp/><sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1557" refid="group___c_m_s_i_s__core__base_1gab6e30a2b802d9021619dbb0be7f5d63d" refkind="member"><highlight class="preprocessor">#define<sp/>CoreDebug<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((CoreDebug_Type<sp/>*)<sp/><sp/><sp/><sp/><sp/>CoreDebug_BASE)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1559"><highlight class="preprocessor">#if<sp/>(__MPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1560"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>MPU_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(SCS_BASE<sp/>+<sp/><sp/>0x0D90UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1561"><highlight class="preprocessor"><sp/><sp/>#define<sp/>MPU<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((MPU_Type<sp/><sp/><sp/><sp/><sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>MPU_BASE<sp/><sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1562"><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1563"><highlight class="normal"></highlight></codeline>
<codeline lineno="1564"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1565"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>FPU_BASE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(SCS_BASE<sp/>+<sp/><sp/>0x0F30UL)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1566"><highlight class="preprocessor"><sp/><sp/>#define<sp/>FPU<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FPU_Type<sp/><sp/><sp/><sp/><sp/><sp/><sp/>*)<sp/><sp/><sp/><sp/><sp/>FPU_BASE<sp/><sp/><sp/><sp/><sp/><sp/>)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1567"><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1568"><highlight class="normal"></highlight></codeline>
<codeline lineno="1573"><highlight class="comment">/*******************************************************************************</highlight></codeline>
<codeline lineno="1574"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Hardware<sp/>Abstraction<sp/>Layer</highlight></codeline>
<codeline lineno="1575"><highlight class="comment"><sp/><sp/>Core<sp/>Function<sp/>Interface<sp/>contains:</highlight></codeline>
<codeline lineno="1576"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>NVIC<sp/>Functions</highlight></codeline>
<codeline lineno="1577"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>SysTick<sp/>Functions</highlight></codeline>
<codeline lineno="1578"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>Debug<sp/>Functions</highlight></codeline>
<codeline lineno="1579"><highlight class="comment"><sp/><sp/>-<sp/>Core<sp/>Register<sp/>Access<sp/>Functions</highlight></codeline>
<codeline lineno="1580"><highlight class="comment"><sp/>******************************************************************************/</highlight></codeline>
<codeline lineno="1587"><highlight class="comment">/*<sp/>##########################<sp/><sp/><sp/>NVIC<sp/>functions<sp/><sp/>####################################<sp/>*/</highlight></codeline>
<codeline lineno="1604"><highlight class="normal">__STATIC_INLINE<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga77cfbb35a9d8027e392034321bed6904" kindref="member">NVIC_SetPriorityGrouping</ref>(uint32_t<sp/>PriorityGroup)</highlight></codeline>
<codeline lineno="1605"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1606"><highlight class="normal"><sp/><sp/>uint32_t<sp/>reg_value;</highlight></codeline>
<codeline lineno="1607"><highlight class="normal"><sp/><sp/>uint32_t<sp/>PriorityGroupTmp<sp/>=<sp/>(PriorityGroup<sp/>&amp;<sp/>(uint32_t)0x07UL);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>only<sp/>values<sp/>0..7<sp/>are<sp/>used<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1608"><highlight class="normal"></highlight></codeline>
<codeline lineno="1609"><highlight class="normal"><sp/><sp/>reg_value<sp/><sp/>=<sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" kindref="member">SCB</ref>-&gt;AIRCR;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>read<sp/>old<sp/>register<sp/>configuration<sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1610"><highlight class="normal"><sp/><sp/>reg_value<sp/>&amp;=<sp/>~((uint32_t)(<ref refid="group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22" kindref="member">SCB_AIRCR_VECTKEY_Msk</ref><sp/>|<sp/><ref refid="group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7" kindref="member">SCB_AIRCR_PRIGROUP_Msk</ref>));<sp/></highlight><highlight class="comment">/*<sp/>clear<sp/>bits<sp/>to<sp/>change<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1611"><highlight class="normal"><sp/><sp/>reg_value<sp/><sp/>=<sp/><sp/>(reg_value<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="1612"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x5FAUL<sp/>&lt;&lt;<sp/><ref refid="group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640" kindref="member">SCB_AIRCR_VECTKEY_Pos</ref>)<sp/>|</highlight></codeline>
<codeline lineno="1613"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(PriorityGroupTmp<sp/>&lt;&lt;<sp/>8U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Insert<sp/>write<sp/>key<sp/>and<sp/>priorty<sp/>group<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1614"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" kindref="member">SCB</ref>-&gt;AIRCR<sp/>=<sp/><sp/>reg_value;</highlight></codeline>
<codeline lineno="1615"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1616"><highlight class="normal"></highlight></codeline>
<codeline lineno="1617"><highlight class="normal"></highlight></codeline>
<codeline lineno="1623"><highlight class="normal">__STATIC_INLINE<sp/>uint32_t<sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga394f7ce2ca826c0da26284d17ac6524d" kindref="member">NVIC_GetPriorityGrouping</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="1624"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1625"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((uint32_t)((<ref refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" kindref="member">SCB</ref>-&gt;AIRCR<sp/>&amp;<sp/><ref refid="group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7" kindref="member">SCB_AIRCR_PRIGROUP_Msk</ref>)<sp/>&gt;&gt;<sp/><ref refid="group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8" kindref="member">SCB_AIRCR_PRIGROUP_Pos</ref>));</highlight></codeline>
<codeline lineno="1626"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1627"><highlight class="normal"></highlight></codeline>
<codeline lineno="1628"><highlight class="normal"></highlight></codeline>
<codeline lineno="1634"><highlight class="normal">__STATIC_INLINE<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3349f2e3580d7ce22d6530b7294e5921" kindref="member">NVIC_EnableIRQ</ref>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref><sp/><ref refid="group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083" kindref="member">IRQn</ref>)</highlight></codeline>
<codeline lineno="1635"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1636"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" kindref="member">NVIC</ref>-&gt;ISER[(((uint32_t)(int32_t)<ref refid="group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083" kindref="member">IRQn</ref>)<sp/>&gt;&gt;<sp/>5UL)]<sp/>=<sp/>(uint32_t)(1UL<sp/>&lt;&lt;<sp/>(((uint32_t)(int32_t)IRQn)<sp/>&amp;<sp/>0x1FUL));</highlight></codeline>
<codeline lineno="1637"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1638"><highlight class="normal"></highlight></codeline>
<codeline lineno="1639"><highlight class="normal"></highlight></codeline>
<codeline lineno="1645"><highlight class="normal">__STATIC_INLINE<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga260fba04ac8346855c57f091d4ee1e71" kindref="member">NVIC_DisableIRQ</ref>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref><sp/>IRQn)</highlight></codeline>
<codeline lineno="1646"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1647"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" kindref="member">NVIC</ref>-&gt;ICER[(((uint32_t)(int32_t)<ref refid="group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083" kindref="member">IRQn</ref>)<sp/>&gt;&gt;<sp/>5UL)]<sp/>=<sp/>(uint32_t)(1UL<sp/>&lt;&lt;<sp/>(((uint32_t)(int32_t)IRQn)<sp/>&amp;<sp/>0x1FUL));</highlight></codeline>
<codeline lineno="1648"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1649"><highlight class="normal"></highlight></codeline>
<codeline lineno="1650"><highlight class="normal"></highlight></codeline>
<codeline lineno="1658"><highlight class="normal">__STATIC_INLINE<sp/>uint32_t<sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1gafec8042db64c0f8ed432b6c8386a05d8" kindref="member">NVIC_GetPendingIRQ</ref>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref><sp/>IRQn)</highlight></codeline>
<codeline lineno="1659"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1660"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">((uint32_t)(((<ref refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" kindref="member">NVIC</ref>-&gt;ISPR[(((uint32_t)(int32_t)IRQn)<sp/>&gt;&gt;<sp/>5UL)]<sp/>&amp;<sp/>(1UL<sp/>&lt;&lt;<sp/>(((uint32_t)(int32_t)IRQn)<sp/>&amp;<sp/>0x1FUL)))<sp/>!=<sp/>0UL)<sp/>?<sp/>1UL<sp/>:<sp/>0UL));</highlight></codeline>
<codeline lineno="1661"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1662"><highlight class="normal"></highlight></codeline>
<codeline lineno="1663"><highlight class="normal"></highlight></codeline>
<codeline lineno="1669"><highlight class="normal">__STATIC_INLINE<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3ecf446519da33e1690deffbf5be505f" kindref="member">NVIC_SetPendingIRQ</ref>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref><sp/>IRQn)</highlight></codeline>
<codeline lineno="1670"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1671"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" kindref="member">NVIC</ref>-&gt;ISPR[(((uint32_t)(int32_t)<ref refid="group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083" kindref="member">IRQn</ref>)<sp/>&gt;&gt;<sp/>5UL)]<sp/>=<sp/>(uint32_t)(1UL<sp/>&lt;&lt;<sp/>(((uint32_t)(int32_t)IRQn)<sp/>&amp;<sp/>0x1FUL));</highlight></codeline>
<codeline lineno="1672"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1673"><highlight class="normal"></highlight></codeline>
<codeline lineno="1674"><highlight class="normal"></highlight></codeline>
<codeline lineno="1680"><highlight class="normal">__STATIC_INLINE<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga332e10ef9605dc6eb10b9e14511930f8" kindref="member">NVIC_ClearPendingIRQ</ref>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref><sp/>IRQn)</highlight></codeline>
<codeline lineno="1681"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1682"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" kindref="member">NVIC</ref>-&gt;ICPR[(((uint32_t)(int32_t)<ref refid="group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083" kindref="member">IRQn</ref>)<sp/>&gt;&gt;<sp/>5UL)]<sp/>=<sp/>(uint32_t)(1UL<sp/>&lt;&lt;<sp/>(((uint32_t)(int32_t)IRQn)<sp/>&amp;<sp/>0x1FUL));</highlight></codeline>
<codeline lineno="1683"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1684"><highlight class="normal"></highlight></codeline>
<codeline lineno="1685"><highlight class="normal"></highlight></codeline>
<codeline lineno="1693"><highlight class="normal">__STATIC_INLINE<sp/>uint32_t<sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga47a0f52794068d076c9147aa3cb8d8a6" kindref="member">NVIC_GetActive</ref>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref><sp/>IRQn)</highlight></codeline>
<codeline lineno="1694"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1695"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">((uint32_t)(((<ref refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" kindref="member">NVIC</ref>-&gt;IABR[(((uint32_t)(int32_t)IRQn)<sp/>&gt;&gt;<sp/>5UL)]<sp/>&amp;<sp/>(1UL<sp/>&lt;&lt;<sp/>(((uint32_t)(int32_t)IRQn)<sp/>&amp;<sp/>0x1FUL)))<sp/>!=<sp/>0UL)<sp/>?<sp/>1UL<sp/>:<sp/>0UL));</highlight></codeline>
<codeline lineno="1696"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1697"><highlight class="normal"></highlight></codeline>
<codeline lineno="1698"><highlight class="normal"></highlight></codeline>
<codeline lineno="1706"><highlight class="normal">__STATIC_INLINE<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga2305cbd44aaad792e3a4e538bdaf14f9" kindref="member">NVIC_SetPriority</ref>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref><sp/>IRQn,<sp/>uint32_t<sp/>priority)</highlight></codeline>
<codeline lineno="1707"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1708"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((int32_t)(IRQn)<sp/>&lt;<sp/>0)</highlight></codeline>
<codeline lineno="1709"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1710"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" kindref="member">SCB</ref>-&gt;SHP[(((uint32_t)(int32_t)<ref refid="group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083" kindref="member">IRQn</ref>)<sp/>&amp;<sp/>0xFUL)-4UL]<sp/>=<sp/>(uint8_t)((priority<sp/>&lt;&lt;<sp/>(8U<sp/>-<sp/><ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>))<sp/>&amp;<sp/>(uint32_t)0xFFUL);</highlight></codeline>
<codeline lineno="1711"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1712"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1713"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1714"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" kindref="member">NVIC</ref>-&gt;IP[((uint32_t)(int32_t)<ref refid="group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083" kindref="member">IRQn</ref>)]<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>(uint8_t)((priority<sp/>&lt;&lt;<sp/>(8U<sp/>-<sp/><ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>))<sp/>&amp;<sp/>(uint32_t)0xFFUL);</highlight></codeline>
<codeline lineno="1715"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1716"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1717"><highlight class="normal"></highlight></codeline>
<codeline lineno="1718"><highlight class="normal"></highlight></codeline>
<codeline lineno="1728"><highlight class="normal">__STATIC_INLINE<sp/>uint32_t<sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga1cbaf8e6abd4aa4885828e7f24fcfeb4" kindref="member">NVIC_GetPriority</ref>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gac3af4a32370fb28c4ade8bf2add80251" kindref="member">IRQn_Type</ref><sp/>IRQn)</highlight></codeline>
<codeline lineno="1729"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1730"><highlight class="normal"></highlight></codeline>
<codeline lineno="1731"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((int32_t)(IRQn)<sp/>&lt;<sp/>0)</highlight></codeline>
<codeline lineno="1732"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1733"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">(((uint32_t)<ref refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" kindref="member">SCB</ref>-&gt;SHP[(((uint32_t)(int32_t)IRQn)<sp/>&amp;<sp/>0xFUL)-4UL]<sp/>&gt;&gt;<sp/>(8U<sp/>-<sp/><ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>)));</highlight></codeline>
<codeline lineno="1734"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1735"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1736"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1737"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">(((uint32_t)<ref refid="group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17" kindref="member">NVIC</ref>-&gt;IP[((uint32_t)(int32_t)IRQn)]<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>&gt;&gt;<sp/>(8U<sp/>-<sp/><ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>)));</highlight></codeline>
<codeline lineno="1738"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1739"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1740"><highlight class="normal"></highlight></codeline>
<codeline lineno="1741"><highlight class="normal"></highlight></codeline>
<codeline lineno="1753"><highlight class="normal">__STATIC_INLINE<sp/>uint32_t<sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1gadb94ac5d892b376e4f3555ae0418ebac" kindref="member">NVIC_EncodePriority</ref><sp/>(uint32_t<sp/>PriorityGroup,<sp/>uint32_t<sp/>PreemptPriority,<sp/>uint32_t<sp/>SubPriority)</highlight></codeline>
<codeline lineno="1754"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1755"><highlight class="normal"><sp/><sp/>uint32_t<sp/>PriorityGroupTmp<sp/>=<sp/>(PriorityGroup<sp/>&amp;<sp/>(uint32_t)0x07UL);<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>only<sp/>values<sp/>0..7<sp/>are<sp/>used<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1756"><highlight class="normal"><sp/><sp/>uint32_t<sp/>PreemptPriorityBits;</highlight></codeline>
<codeline lineno="1757"><highlight class="normal"><sp/><sp/>uint32_t<sp/>SubPriorityBits;</highlight></codeline>
<codeline lineno="1758"><highlight class="normal"></highlight></codeline>
<codeline lineno="1759"><highlight class="normal"><sp/><sp/>PreemptPriorityBits<sp/>=<sp/>((7UL<sp/>-<sp/>PriorityGroupTmp)<sp/>&gt;<sp/>(uint32_t)(<ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>))<sp/>?<sp/>(uint32_t)(<ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>)<sp/>:<sp/>(uint32_t)(7UL<sp/>-<sp/>PriorityGroupTmp);</highlight></codeline>
<codeline lineno="1760"><highlight class="normal"><sp/><sp/>SubPriorityBits<sp/><sp/><sp/><sp/><sp/>=<sp/>((PriorityGroupTmp<sp/>+<sp/>(uint32_t)(<ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>))<sp/>&lt;<sp/>(uint32_t)7UL)<sp/>?<sp/>(uint32_t)0UL<sp/>:<sp/>(uint32_t)((PriorityGroupTmp<sp/>-<sp/>7UL)<sp/>+<sp/>(uint32_t)(<ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>));</highlight></codeline>
<codeline lineno="1761"><highlight class="normal"></highlight></codeline>
<codeline lineno="1762"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(</highlight></codeline>
<codeline lineno="1763"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PreemptPriority<sp/>&amp;<sp/>(uint32_t)((1UL<sp/>&lt;&lt;<sp/>(PreemptPriorityBits))<sp/>-<sp/>1UL))<sp/>&lt;&lt;<sp/>SubPriorityBits)<sp/>|</highlight></codeline>
<codeline lineno="1764"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((SubPriority<sp/><sp/><sp/><sp/><sp/>&amp;<sp/>(uint32_t)((1UL<sp/>&lt;&lt;<sp/>(SubPriorityBits<sp/><sp/><sp/><sp/>))<sp/>-<sp/>1UL)))</highlight></codeline>
<codeline lineno="1765"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="1766"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1767"><highlight class="normal"></highlight></codeline>
<codeline lineno="1768"><highlight class="normal"></highlight></codeline>
<codeline lineno="1780"><highlight class="normal">__STATIC_INLINE<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga3387607fd8a1a32cccd77d2ac672dd96" kindref="member">NVIC_DecodePriority</ref><sp/>(uint32_t<sp/>Priority,<sp/>uint32_t<sp/>PriorityGroup,<sp/>uint32_t*<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>pPreemptPriority,<sp/>uint32_t*<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>pSubPriority)</highlight></codeline>
<codeline lineno="1781"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1782"><highlight class="normal"><sp/><sp/>uint32_t<sp/>PriorityGroupTmp<sp/>=<sp/>(PriorityGroup<sp/>&amp;<sp/>(uint32_t)0x07UL);<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>only<sp/>values<sp/>0..7<sp/>are<sp/>used<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1783"><highlight class="normal"><sp/><sp/>uint32_t<sp/>PreemptPriorityBits;</highlight></codeline>
<codeline lineno="1784"><highlight class="normal"><sp/><sp/>uint32_t<sp/>SubPriorityBits;</highlight></codeline>
<codeline lineno="1785"><highlight class="normal"></highlight></codeline>
<codeline lineno="1786"><highlight class="normal"><sp/><sp/>PreemptPriorityBits<sp/>=<sp/>((7UL<sp/>-<sp/>PriorityGroupTmp)<sp/>&gt;<sp/>(uint32_t)(<ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>))<sp/>?<sp/>(uint32_t)(<ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>)<sp/>:<sp/>(uint32_t)(7UL<sp/>-<sp/>PriorityGroupTmp);</highlight></codeline>
<codeline lineno="1787"><highlight class="normal"><sp/><sp/>SubPriorityBits<sp/><sp/><sp/><sp/><sp/>=<sp/>((PriorityGroupTmp<sp/>+<sp/>(uint32_t)(<ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>))<sp/>&lt;<sp/>(uint32_t)7UL)<sp/>?<sp/>(uint32_t)0UL<sp/>:<sp/>(uint32_t)((PriorityGroupTmp<sp/>-<sp/>7UL)<sp/>+<sp/>(uint32_t)(<ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>));</highlight></codeline>
<codeline lineno="1788"><highlight class="normal"></highlight></codeline>
<codeline lineno="1789"><highlight class="normal"><sp/><sp/>*pPreemptPriority<sp/>=<sp/>(Priority<sp/>&gt;&gt;<sp/>SubPriorityBits)<sp/>&amp;<sp/>(uint32_t)((1UL<sp/>&lt;&lt;<sp/>(PreemptPriorityBits))<sp/>-<sp/>1UL);</highlight></codeline>
<codeline lineno="1790"><highlight class="normal"><sp/><sp/>*pSubPriority<sp/><sp/><sp/><sp/><sp/>=<sp/>(Priority<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>)<sp/>&amp;<sp/>(uint32_t)((1UL<sp/>&lt;&lt;<sp/>(SubPriorityBits<sp/><sp/><sp/><sp/>))<sp/>-<sp/>1UL);</highlight></codeline>
<codeline lineno="1791"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1792"><highlight class="normal"></highlight></codeline>
<codeline lineno="1793"><highlight class="normal"></highlight></codeline>
<codeline lineno="1798"><highlight class="normal">__STATIC_INLINE<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga1143dec48d60a3d6f238c4798a87759c" kindref="member">NVIC_SystemReset</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="1799"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1800"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203" kindref="member">__DSB</ref>();<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Ensure<sp/>all<sp/>outstanding<sp/>memory<sp/>accesses<sp/>included</highlight></codeline>
<codeline lineno="1801"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>buffered<sp/>write<sp/>are<sp/>completed<sp/>before<sp/>reset<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1802"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" kindref="member">SCB</ref>-&gt;AIRCR<sp/><sp/>=<sp/>(uint32_t)((0x5FAUL<sp/>&lt;&lt;<sp/><ref refid="group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640" kindref="member">SCB_AIRCR_VECTKEY_Pos</ref>)<sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="1803"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(<ref refid="group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01" kindref="member">SCB</ref>-&gt;AIRCR<sp/>&amp;<sp/><ref refid="group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7" kindref="member">SCB_AIRCR_PRIGROUP_Msk</ref>)<sp/>|</highlight></codeline>
<codeline lineno="1804"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720" kindref="member">SCB_AIRCR_SYSRESETREQ_Msk</ref><sp/><sp/><sp/><sp/>);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Keep<sp/>priority<sp/>group<sp/>unchanged<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1805"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203" kindref="member">__DSB</ref>();<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Ensure<sp/>completion<sp/>of<sp/>memory<sp/>access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1806"><highlight class="normal"></highlight></codeline>
<codeline lineno="1807"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal">(;;)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>until<sp/>reset<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1808"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1809"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___c_m_s_i_s___core___instruction_interface_1gabd585ddc865fb9b7f2493af1eee1a572" kindref="member">__NOP</ref>();</highlight></codeline>
<codeline lineno="1810"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1811"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1812"><highlight class="normal"></highlight></codeline>
<codeline lineno="1817"><highlight class="comment">/*<sp/>##################################<sp/><sp/><sp/><sp/>SysTick<sp/>function<sp/><sp/>############################################<sp/>*/</highlight></codeline>
<codeline lineno="1825"><highlight class="preprocessor">#if<sp/>(__Vendor_SysTickConfig<sp/>==<sp/>0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1826"><highlight class="normal"></highlight></codeline>
<codeline lineno="1838"><highlight class="normal">__STATIC_INLINE<sp/>uint32_t<sp/><ref refid="group___c_m_s_i_s___core___sys_tick_functions_1gae4e8f0238527c69f522029b93c8e5b78" kindref="member">SysTick_Config</ref>(uint32_t<sp/>ticks)</highlight></codeline>
<codeline lineno="1839"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1840"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((ticks<sp/>-<sp/>1UL)<sp/>&gt;<sp/><ref refid="group___c_m_s_i_s___sys_tick_1ga265912a7962f0e1abd170336e579b1b1" kindref="member">SysTick_LOAD_RELOAD_Msk</ref>)</highlight></codeline>
<codeline lineno="1841"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1842"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(1UL);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reload<sp/>value<sp/>impossible<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1843"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1844"><highlight class="normal"></highlight></codeline>
<codeline lineno="1845"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de" kindref="member">SysTick</ref>-&gt;LOAD<sp/><sp/>=<sp/>(uint32_t)(ticks<sp/>-<sp/>1UL);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>set<sp/>reload<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1846"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s___core___n_v_i_c_functions_1ga2305cbd44aaad792e3a4e538bdaf14f9" kindref="member">NVIC_SetPriority</ref><sp/>(<ref refid="group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7" kindref="member">SysTick_IRQn</ref>,<sp/>(1UL<sp/>&lt;&lt;<sp/><ref refid="group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460" kindref="member">__NVIC_PRIO_BITS</ref>)<sp/>-<sp/>1UL);<sp/></highlight><highlight class="comment">/*<sp/>set<sp/>Priority<sp/>for<sp/>Systick<sp/>Interrupt<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1847"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de" kindref="member">SysTick</ref>-&gt;VAL<sp/><sp/><sp/>=<sp/>0UL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Load<sp/>the<sp/>SysTick<sp/>Counter<sp/>Value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1848"><highlight class="normal"><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de" kindref="member">SysTick</ref>-&gt;CTRL<sp/><sp/>=<sp/><ref refid="group___c_m_s_i_s___sys_tick_1gaa41d06039797423a46596bd313d57373" kindref="member">SysTick_CTRL_CLKSOURCE_Msk</ref><sp/>|</highlight></codeline>
<codeline lineno="1849"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___c_m_s_i_s___sys_tick_1ga95bb984266ca764024836a870238a027" kindref="member">SysTick_CTRL_TICKINT_Msk</ref><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="1850"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___c_m_s_i_s___sys_tick_1ga16c9fee0ed0235524bdeb38af328fd1f" kindref="member">SysTick_CTRL_ENABLE_Msk</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>SysTick<sp/>IRQ<sp/>and<sp/>SysTick<sp/>Timer<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1851"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(0UL);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Function<sp/>successful<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1852"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1853"><highlight class="normal"></highlight></codeline>
<codeline lineno="1854"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1855"><highlight class="normal"></highlight></codeline>
<codeline lineno="1860"><highlight class="comment">/*<sp/>#####################################<sp/>Debug<sp/>In/Output<sp/>function<sp/>###########################################<sp/>*/</highlight></codeline>
<codeline lineno="1868"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">volatile</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8" kindref="member">ITM_RxBuffer</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1869" refid="group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a" refkind="member"><highlight class="preprocessor">#define<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>ITM_RXBUFFER_EMPTY<sp/><sp/><sp/>0x5AA55AA5U<sp/></highlight></codeline>
<codeline lineno="1880"><highlight class="preprocessor">__STATIC_INLINE<sp/>uint32_t<sp/>ITM_SendChar<sp/>(uint32_t<sp/>ch)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1881"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1882"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(((<ref refid="group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43" kindref="member">ITM</ref>-&gt;TCR<sp/>&amp;<sp/><ref refid="group___c_m_s_i_s___i_t_m_1ga7dd53e3bff24ac09d94e61cb595cb2d9" kindref="member">ITM_TCR_ITMENA_Msk</ref>)<sp/>!=<sp/>0UL)<sp/>&amp;&amp;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>ITM<sp/>enabled<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1883"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>((<ref refid="group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43" kindref="member">ITM</ref>-&gt;TER<sp/>&amp;<sp/>1UL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>)<sp/>!=<sp/>0UL)<sp/><sp/><sp/>)<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>ITM<sp/>Port<sp/>#0<sp/>enabled<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1884"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1885"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(<ref refid="group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43" kindref="member">ITM</ref>-&gt;PORT[0U].u32<sp/>==<sp/>0UL)</highlight></codeline>
<codeline lineno="1886"><highlight class="normal"><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="1887"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___c_m_s_i_s___core___instruction_interface_1gabd585ddc865fb9b7f2493af1eee1a572" kindref="member">__NOP</ref>();</highlight></codeline>
<codeline lineno="1888"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="1889"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43" kindref="member">ITM</ref>-&gt;PORT[0U].u8<sp/>=<sp/>(uint8_t)ch;</highlight></codeline>
<codeline lineno="1890"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1891"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(ch);</highlight></codeline>
<codeline lineno="1892"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1893"><highlight class="normal"></highlight></codeline>
<codeline lineno="1894"><highlight class="normal"></highlight></codeline>
<codeline lineno="1901"><highlight class="normal">__STATIC_INLINE<sp/>int32_t<sp/><ref refid="group___c_m_s_i_s__core___debug_functions_1gac3ee2c30a1ac4ed34c8a866a17decd53" kindref="member">ITM_ReceiveChar</ref><sp/>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="1902"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1903"><highlight class="normal"><sp/><sp/>int32_t<sp/>ch<sp/>=<sp/>-1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>no<sp/>character<sp/>available<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1904"><highlight class="normal"></highlight></codeline>
<codeline lineno="1905"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(ITM_RxBuffer<sp/>!=<sp/><ref refid="group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a" kindref="member">ITM_RXBUFFER_EMPTY</ref>)</highlight></codeline>
<codeline lineno="1906"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1907"><highlight class="normal"><sp/><sp/><sp/><sp/>ch<sp/>=<sp/><ref refid="group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8" kindref="member">ITM_RxBuffer</ref>;</highlight></codeline>
<codeline lineno="1908"><highlight class="normal"><sp/><sp/><sp/><sp/>ITM_RxBuffer<sp/>=<sp/><ref refid="group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a" kindref="member">ITM_RXBUFFER_EMPTY</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>ready<sp/>for<sp/>next<sp/>character<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1909"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1910"><highlight class="normal"></highlight></codeline>
<codeline lineno="1911"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(ch);</highlight></codeline>
<codeline lineno="1912"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1913"><highlight class="normal"></highlight></codeline>
<codeline lineno="1914"><highlight class="normal"></highlight></codeline>
<codeline lineno="1921"><highlight class="normal">__STATIC_INLINE<sp/>int32_t<sp/><ref refid="group___c_m_s_i_s__core___debug_functions_1gae61ce9ca5917735325cd93b0fb21dd29" kindref="member">ITM_CheckChar</ref><sp/>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="1922"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1923"><highlight class="normal"></highlight></codeline>
<codeline lineno="1924"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(ITM_RxBuffer<sp/>==<sp/><ref refid="group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a" kindref="member">ITM_RXBUFFER_EMPTY</ref>)</highlight></codeline>
<codeline lineno="1925"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1926"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(0);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>no<sp/>character<sp/>available<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1927"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1928"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1929"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1930"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(1);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/><sp/><sp/><sp/>character<sp/>available<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1931"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1932"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1933"><highlight class="normal"></highlight></codeline>
<codeline lineno="1939"><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1940"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1941"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1942"><highlight class="normal"></highlight></codeline>
<codeline lineno="1943"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>__CORE_CM4_H_DEPENDANT<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1944"><highlight class="normal"></highlight></codeline>
<codeline lineno="1945"><highlight class="normal"></highlight><highlight class="comment">//<sp/>[ILG]</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1946"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined<sp/>(<sp/>__GNUC__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1947"><highlight class="normal"></highlight><highlight class="preprocessor">#pragma<sp/>GCC<sp/>diagnostic<sp/>pop</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1948"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1949"><highlight class="normal"></highlight></codeline>
<codeline lineno="1950"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>__CMSIS_GENERIC<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm4.h"/>
  </compounddef>
</doxygen>
