$date
	Wed Dec 31 19:18:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ring_counter $end
$var wire 4 ! count_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # set_in $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # set_in $end
$var reg 4 $ count_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5
b1000 !
b1000 $
1"
#10
0"
0#
#15
b1 !
b1 $
1"
#20
0"
#25
b10 !
b10 $
1"
#30
0"
#35
b100 !
b100 $
1"
#40
0"
#45
b1000 !
b1000 $
1"
#50
0"
#55
b1 !
b1 $
1"
#60
0"
1#
#65
b1000 !
b1000 $
1"
#70
0"
0#
#75
b1 !
b1 $
1"
#80
0"
#85
b10 !
b10 $
1"
#90
0"
#95
b100 !
b100 $
1"
#100
0"
#105
b1000 !
b1000 $
1"
#110
0"
