{
  "processor": "PowerPC 620",
  "manufacturer": "Motorola/IBM",
  "year": 1994,
  "schema_version": "1.0",
  "source": "PPC 620 datasheet",
  "instruction_count": 50,
  "instructions": [
    {"mnemonic": "add rD,rA,rB", "opcode": "0x7C000214", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Integer add, 64-bit capable"},
    {"mnemonic": "addi rD,rA,SIMM", "opcode": "0x38000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate"},
    {"mnemonic": "addis rD,rA,SIMM", "opcode": "0x3C000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate shifted"},
    {"mnemonic": "subf rD,rA,rB", "opcode": "0x7C000050", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Subtract from"},
    {"mnemonic": "and rA,rS,rB", "opcode": "0x7C000038", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Logical AND"},
    {"mnemonic": "or rA,rS,rB", "opcode": "0x7C000378", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Logical OR"},
    {"mnemonic": "xor rA,rS,rB", "opcode": "0x7C000278", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Logical XOR"},
    {"mnemonic": "neg rD,rA", "opcode": "0x7C0000D0", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Negate"},
    {"mnemonic": "cmp crfD,rA,rB", "opcode": "0x7C000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CRn", "notes": "Compare signed"},
    {"mnemonic": "cmpi crfD,rA,SIMM", "opcode": "0x2C000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CRn", "notes": "Compare immediate"},
    {"mnemonic": "slw rA,rS,rB", "opcode": "0x7C000030", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Shift left word"},
    {"mnemonic": "sld rA,rS,rB", "opcode": "0x7C000036", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Shift left doubleword (64-bit)"},
    {"mnemonic": "srd rA,rS,rB", "opcode": "0x7C000436", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Shift right doubleword (64-bit)"},
    {"mnemonic": "rlwinm rA,rS,SH,MB,ME", "opcode": "0x54000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CR0_opt", "notes": "Rotate left word immediate then AND mask"},
    {"mnemonic": "rldicl rA,rS,SH,MB", "opcode": "0x78000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CR0_opt", "notes": "Rotate left doubleword (64-bit)"},
    {"mnemonic": "ld rD,ds(rA)", "opcode": "0xE8000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load doubleword, 32KB cache"},
    {"mnemonic": "lwz rD,d(rA)", "opcode": "0x80000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load word and zero"},
    {"mnemonic": "lhz rD,d(rA)", "opcode": "0xA0000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load halfword and zero"},
    {"mnemonic": "lbz rD,d(rA)", "opcode": "0x88000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load byte and zero"},
    {"mnemonic": "std rS,ds(rA)", "opcode": "0xF8000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store doubleword"},
    {"mnemonic": "stw rS,d(rA)", "opcode": "0x90000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "sth rS,d(rA)", "opcode": "0xB0000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "stb rS,d(rA)", "opcode": "0x98000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "lmw rD,d(rA)", "opcode": "0xB8000000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load multiple words"},
    {"mnemonic": "stmw rS,d(rA)", "opcode": "0xBC000000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store multiple words"},
    {"mnemonic": "b target", "opcode": "0x48000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Unconditional branch"},
    {"mnemonic": "bl target", "opcode": "0x48000001", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "LR", "notes": "Branch and link"},
    {"mnemonic": "bc BO,BI,target", "opcode": "0x40000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Conditional branch, dynamic prediction"},
    {"mnemonic": "bclr BO,BI", "opcode": "0x4C000020", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch conditional to LR"},
    {"mnemonic": "bcctr BO,BI", "opcode": "0x4C000420", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch conditional to CTR"},
    {"mnemonic": "sc", "opcode": "0x44000002", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "SRR0,SRR1", "notes": "System call"},
    {"mnemonic": "rfi", "opcode": "0x4C000064", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "MSR", "notes": "Return from interrupt"},
    {"mnemonic": "mulld rD,rA,rB", "opcode": "0x7C0001D2", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Multiply low doubleword (64-bit)"},
    {"mnemonic": "mullw rD,rA,rB", "opcode": "0x7C0001D6", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Multiply low word"},
    {"mnemonic": "mulhw rD,rA,rB", "opcode": "0x7C000096", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Multiply high word"},
    {"mnemonic": "mulli rD,rA,SIMM", "opcode": "0x1C000000", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Multiply low immediate"},
    {"mnemonic": "divd rD,rA,rB", "opcode": "0x7C0003D2", "bytes": 4, "cycles": 12, "category": "divide", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Divide doubleword (64-bit)"},
    {"mnemonic": "divw rD,rA,rB", "opcode": "0x7C0003D6", "bytes": 4, "cycles": 12, "category": "divide", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Divide word"},
    {"mnemonic": "divwu rD,rA,rB", "opcode": "0x7C000396", "bytes": 4, "cycles": 12, "category": "divide", "addressing_mode": "register", "flags_affected": "CR0_opt", "notes": "Divide word unsigned"},
    {"mnemonic": "fadds frD,frA,frB", "opcode": "0xEC00002A", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP add single"},
    {"mnemonic": "fadd frD,frA,frB", "opcode": "0xFC00002A", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP add double"},
    {"mnemonic": "fmuls frD,frA,frC", "opcode": "0xEC000032", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP multiply single"},
    {"mnemonic": "fdivs frD,frA,frB", "opcode": "0xEC000024", "bytes": 4, "cycles": 13, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP divide single"},
    {"mnemonic": "fdiv frD,frA,frB", "opcode": "0xFC000024", "bytes": 4, "cycles": 25, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP divide double"},
    {"mnemonic": "lfs frD,d(rA)", "opcode": "0xC0000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load FP single"},
    {"mnemonic": "stfs frS,d(rA)", "opcode": "0xD0000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store FP single"},
    {"mnemonic": "mtspr SPR,rS", "opcode": "0x7C0003A6", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Move to SPR"},
    {"mnemonic": "mfspr rD,SPR", "opcode": "0x7C0002A6", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Move from SPR"},
    {"mnemonic": "nop", "opcode": "0x60000000", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "dcbf rA,rB", "opcode": "0x7C0000AC", "bytes": 4, "cycles": 3, "category": "memory", "addressing_mode": "register", "flags_affected": "none", "notes": "Data cache block flush"}
  ]
}
