Classic Timing Analyzer report for Contador_v
Fri Oct 23 08:22:47 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 11.288 ns                        ; cuenta_v[6]~reg0 ; cuenta_v[6]      ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 315.26 MHz ( period = 3.172 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 315.26 MHz ( period = 3.172 ns )               ; cuenta_v[1]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.934 ns                ;
; N/A   ; 325.84 MHz ( period = 3.069 ns )               ; cuenta_v[0]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.830 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; cuenta_v[2]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; cuenta_v[3]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; cuenta_v[4]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.473 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[5]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[5]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[5]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[4]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.294 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[4]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.294 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[2]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[2]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.249 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.237 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.237 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[5]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[6]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[4]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[7]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.180 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[7]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.180 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[7]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[2]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[7]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[8]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[6]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[6]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[9]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[9]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[6]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[2]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.904 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[3]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[3]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[9]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[3]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[2]~reg0 ; cuenta_v[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[1]~reg0 ; cuenta_v[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[3]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[3]~reg0 ; cuenta_v[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[4]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.762 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[2]~reg0 ; cuenta_v[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[9]~reg0 ; cuenta_v[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[3]~reg0 ; cuenta_v[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.690 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[4]~reg0 ; cuenta_v[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[2]~reg0 ; cuenta_v[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[8]~reg0 ; cuenta_v[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[8]~reg0 ; cuenta_v[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[5]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[3]~reg0 ; cuenta_v[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.610 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[4]~reg0 ; cuenta_v[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[8]~reg0 ; cuenta_v[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[5]~reg0 ; cuenta_v[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[4]~reg0 ; cuenta_v[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.522 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[6]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[2]~reg0 ; cuenta_v[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.490 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[7]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[5]~reg0 ; cuenta_v[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[3]~reg0 ; cuenta_v[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.436 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[6]~reg0 ; cuenta_v[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.433 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[0]~reg0 ; cuenta_v[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[5]~reg0 ; cuenta_v[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[7]~reg0 ; cuenta_v[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[8]~reg0 ; cuenta_v[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[6]~reg0 ; cuenta_v[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cuenta_v[4]~reg0 ; cuenta_v[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.989 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 11.288 ns  ; cuenta_v[6]~reg0 ; cuenta_v[6] ; clk        ;
; N/A   ; None         ; 9.970 ns   ; cuenta_v[1]~reg0 ; cuenta_v[1] ; clk        ;
; N/A   ; None         ; 9.050 ns   ; cuenta_v[3]~reg0 ; cuenta_v[3] ; clk        ;
; N/A   ; None         ; 8.116 ns   ; cuenta_v[4]~reg0 ; cuenta_v[4] ; clk        ;
; N/A   ; None         ; 7.736 ns   ; cuenta_v[9]~reg0 ; cuenta_v[9] ; clk        ;
; N/A   ; None         ; 7.687 ns   ; cuenta_v[8]~reg0 ; cuenta_v[8] ; clk        ;
; N/A   ; None         ; 7.527 ns   ; cuenta_v[2]~reg0 ; cuenta_v[2] ; clk        ;
; N/A   ; None         ; 7.462 ns   ; cuenta_v[0]~reg0 ; cuenta_v[0] ; clk        ;
; N/A   ; None         ; 7.169 ns   ; cuenta_v[7]~reg0 ; cuenta_v[7] ; clk        ;
; N/A   ; None         ; 6.872 ns   ; cuenta_v[5]~reg0 ; cuenta_v[5] ; clk        ;
+-------+--------------+------------+------------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 23 08:22:47 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Contador_v -c Contador_v --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 315.26 MHz between source register "cuenta_v[1]~reg0" and destination register "cuenta_v[9]~reg0" (period= 3.172 ns)
    Info: + Longest register to register delay is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y1_N17; Fanout = 4; REG Node = 'cuenta_v[1]~reg0'
        Info: 2: + IC(0.600 ns) + CELL(0.495 ns) = 1.095 ns; Loc. = LCCOMB_X10_Y1_N8; Fanout = 2; COMB Node = 'Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.175 ns; Loc. = LCCOMB_X10_Y1_N10; Fanout = 2; COMB Node = 'Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.255 ns; Loc. = LCCOMB_X10_Y1_N12; Fanout = 2; COMB Node = 'Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.429 ns; Loc. = LCCOMB_X10_Y1_N14; Fanout = 2; COMB Node = 'Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.509 ns; Loc. = LCCOMB_X10_Y1_N16; Fanout = 2; COMB Node = 'Add0~11'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.589 ns; Loc. = LCCOMB_X10_Y1_N18; Fanout = 2; COMB Node = 'Add0~13'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.669 ns; Loc. = LCCOMB_X10_Y1_N20; Fanout = 2; COMB Node = 'Add0~15'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.749 ns; Loc. = LCCOMB_X10_Y1_N22; Fanout = 1; COMB Node = 'Add0~17'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 2.207 ns; Loc. = LCCOMB_X10_Y1_N24; Fanout = 1; COMB Node = 'Add0~18'
        Info: 11: + IC(0.309 ns) + CELL(0.322 ns) = 2.838 ns; Loc. = LCCOMB_X10_Y1_N28; Fanout = 1; COMB Node = 'cuenta_v~13'
        Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 2.934 ns; Loc. = LCFF_X10_Y1_N29; Fanout = 3; REG Node = 'cuenta_v[9]~reg0'
        Info: Total cell delay = 2.025 ns ( 69.02 % )
        Info: Total interconnect delay = 0.909 ns ( 30.98 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.871 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X10_Y1_N29; Fanout = 3; REG Node = 'cuenta_v[9]~reg0'
            Info: Total cell delay = 1.628 ns ( 56.70 % )
            Info: Total interconnect delay = 1.243 ns ( 43.30 % )
        Info: - Longest clock path from clock "clk" to source register is 2.870 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 2.870 ns; Loc. = LCFF_X9_Y1_N17; Fanout = 4; REG Node = 'cuenta_v[1]~reg0'
            Info: Total cell delay = 1.628 ns ( 56.72 % )
            Info: Total interconnect delay = 1.242 ns ( 43.28 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tco from clock "clk" to destination pin "cuenta_v[6]" through register "cuenta_v[6]~reg0" is 11.288 ns
    Info: + Longest clock path from clock "clk" to source register is 2.871 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X10_Y1_N19; Fanout = 4; REG Node = 'cuenta_v[6]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.70 % )
        Info: Total interconnect delay = 1.243 ns ( 43.30 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y1_N19; Fanout = 4; REG Node = 'cuenta_v[6]~reg0'
        Info: 2: + IC(5.124 ns) + CELL(3.016 ns) = 8.140 ns; Loc. = PIN_A17; Fanout = 0; PIN Node = 'cuenta_v[6]'
        Info: Total cell delay = 3.016 ns ( 37.05 % )
        Info: Total interconnect delay = 5.124 ns ( 62.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Fri Oct 23 08:22:47 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


