Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Dec  2 00:21:28 2019
| Host         : rootieW running 64-bit Ubuntu 18.10
| Command      : report_timing_summary -max_paths 10 -file risc16System_wrapper_timing_summary_routed.rpt -pb risc16System_wrapper_timing_summary_routed.pb -rpx risc16System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : risc16System_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: BTNU (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: clk_sel[0] (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: clk_sel[1] (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: extern_rst (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: risc16System_i/Clocks/SLOW_DEBUG_CLK/inst/clk_count_reg[9]/Q (HIGH)

 There are 153 register/latch pins with no clock driven by root clock pin: risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/alu_op_code_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/alu_op_code_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_0_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_0_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_0_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_1_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_1_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_1_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/rw_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[7]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 367 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.555        0.000                      0                10604        0.150        0.000                      0                10604        3.000        0.000                       0                  3823  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
risc16System_i/Clocks/CLK_5MHz/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_risc16System_clk_wiz_0_0               {0.000 100.000}      200.000         5.000           
  clkfbout_risc16System_clk_wiz_0_0               {0.000 25.000}       50.000          20.000          
risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_risc16System_clk_wiz_0_1               {0.000 20.000}       40.000          25.000          
  clkfbout_risc16System_clk_wiz_0_1               {0.000 5.000}        10.000          100.000         
sys_clk_pin                                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
risc16System_i/Clocks/CLK_5MHz/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_risc16System_clk_wiz_0_0                   197.243        0.000                      0                   19        0.252        0.000                      0                   19       13.360        0.000                       0                    21  
  clkfbout_risc16System_clk_wiz_0_0                                                                                                                                                                47.845        0.000                       0                     3  
risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_risc16System_clk_wiz_0_1                    34.118        0.000                      0                   98        0.195        0.000                      0                   98       19.500        0.000                       0                    42  
  clkfbout_risc16System_clk_wiz_0_1                                                                                                                                                                 7.845        0.000                       0                     3  
sys_clk_pin                                             0.555        0.000                      0                10487        0.150        0.000                      0                10487        3.750        0.000                       0                  3752  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
  To Clock:  risc16System_i/Clocks/CLK_5MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_risc16System_clk_wiz_0_0
  To Clock:  clk_out1_risc16System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      197.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.243ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 1.578ns (63.745%)  route 0.897ns (36.255%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[5]/Q
                         net (fo=1, routed)           0.897     2.987    risc16System_i/spkr_driver/inst/div_reg_n_0_[5]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.661 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.661    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.775    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.109 r  risc16System_i/spkr_driver/inst/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.109    risc16System_i/spkr_driver/inst/div_reg[12]_i_1_n_6
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.510   201.513    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[13]/C
                         clock pessimism              0.095   201.608    
                         clock uncertainty           -0.318   201.290    
    SLICE_X15Y107        FDRE (Setup_fdre_C_D)        0.062   201.352    risc16System_i/spkr_driver/inst/div_reg[13]
  -------------------------------------------------------------------
                         required time                        201.352    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                197.243    

Slack (MET) :             197.354ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.467ns (62.043%)  route 0.897ns (37.957%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[5]/Q
                         net (fo=1, routed)           0.897     2.987    risc16System_i/spkr_driver/inst/div_reg_n_0_[5]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.661 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.661    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.775    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.998 r  risc16System_i/spkr_driver/inst/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.998    risc16System_i/spkr_driver/inst/div_reg[12]_i_1_n_7
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.510   201.513    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[12]/C
                         clock pessimism              0.095   201.608    
                         clock uncertainty           -0.318   201.290    
    SLICE_X15Y107        FDRE (Setup_fdre_C_D)        0.062   201.352    risc16System_i/spkr_driver/inst/div_reg[12]
  -------------------------------------------------------------------
                         required time                        201.352    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                197.354    

Slack (MET) :             197.358ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.464ns (61.995%)  route 0.897ns (38.005%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[5]/Q
                         net (fo=1, routed)           0.897     2.987    risc16System_i/spkr_driver/inst/div_reg_n_0_[5]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.661 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.661    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.995 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.995    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_6
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.511   201.514    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[9]/C
                         clock pessimism              0.095   201.609    
                         clock uncertainty           -0.318   201.291    
    SLICE_X15Y106        FDRE (Setup_fdre_C_D)        0.062   201.353    risc16System_i/spkr_driver/inst/div_reg[9]
  -------------------------------------------------------------------
                         required time                        201.353    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                197.358    

Slack (MET) :             197.379ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.443ns (61.654%)  route 0.897ns (38.346%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[5]/Q
                         net (fo=1, routed)           0.897     2.987    risc16System_i/spkr_driver/inst/div_reg_n_0_[5]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.661 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.661    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.974 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.974    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_4
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.511   201.514    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[11]/C
                         clock pessimism              0.095   201.609    
                         clock uncertainty           -0.318   201.291    
    SLICE_X15Y106        FDRE (Setup_fdre_C_D)        0.062   201.353    risc16System_i/spkr_driver/inst/div_reg[11]
  -------------------------------------------------------------------
                         required time                        201.353    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                197.379    

Slack (MET) :             197.453ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.369ns (60.402%)  route 0.897ns (39.598%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[5]/Q
                         net (fo=1, routed)           0.897     2.987    risc16System_i/spkr_driver/inst/div_reg_n_0_[5]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.661 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.661    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.900 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.900    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_5
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.511   201.514    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[10]/C
                         clock pessimism              0.095   201.609    
                         clock uncertainty           -0.318   201.291    
    SLICE_X15Y106        FDRE (Setup_fdre_C_D)        0.062   201.353    risc16System_i/spkr_driver/inst/div_reg[10]
  -------------------------------------------------------------------
                         required time                        201.353    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                197.453    

Slack (MET) :             197.469ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.353ns (60.120%)  route 0.897ns (39.880%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[5]/Q
                         net (fo=1, routed)           0.897     2.987    risc16System_i/spkr_driver/inst/div_reg_n_0_[5]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.661 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.661    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.884 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.884    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_7
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.511   201.514    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[8]/C
                         clock pessimism              0.095   201.609    
                         clock uncertainty           -0.318   201.291    
    SLICE_X15Y106        FDRE (Setup_fdre_C_D)        0.062   201.353    risc16System_i/spkr_driver/inst/div_reg[8]
  -------------------------------------------------------------------
                         required time                        201.353    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                197.469    

Slack (MET) :             197.627ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.220ns (57.615%)  route 0.897ns (42.385%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[5]/Q
                         net (fo=1, routed)           0.897     2.987    risc16System_i/spkr_driver/inst/div_reg_n_0_[5]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     3.751 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.751    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_4
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.511   201.514    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[7]/C
                         clock pessimism              0.120   201.634    
                         clock uncertainty           -0.318   201.316    
    SLICE_X15Y105        FDRE (Setup_fdre_C_D)        0.062   201.378    risc16System_i/spkr_driver/inst/div_reg[7]
  -------------------------------------------------------------------
                         required time                        201.378    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                197.627    

Slack (MET) :             197.687ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 1.160ns (56.379%)  route 0.897ns (43.621%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[5]/Q
                         net (fo=1, routed)           0.897     2.987    risc16System_i/spkr_driver/inst/div_reg_n_0_[5]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.691 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.691    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_5
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.511   201.514    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[6]/C
                         clock pessimism              0.120   201.634    
                         clock uncertainty           -0.318   201.316    
    SLICE_X15Y105        FDRE (Setup_fdre_C_D)        0.062   201.378    risc16System_i/spkr_driver/inst/div_reg[6]
  -------------------------------------------------------------------
                         required time                        201.378    
                         arrival time                          -3.691    
  -------------------------------------------------------------------
                         slack                                197.687    

Slack (MET) :             197.775ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y104        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[1]/Q
                         net (fo=1, routed)           0.480     2.570    risc16System_i/spkr_driver/inst/div_reg_n_0_[1]
    SLICE_X15Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.244 r  risc16System_i/spkr_driver/inst/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.244    risc16System_i/spkr_driver/inst/div_reg[0]_i_1_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.578 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.578    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_6
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.511   201.514    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
                         clock pessimism              0.095   201.609    
                         clock uncertainty           -0.318   201.291    
    SLICE_X15Y105        FDRE (Setup_fdre_C_D)        0.062   201.353    risc16System_i/spkr_driver/inst/div_reg[5]
  -------------------------------------------------------------------
                         required time                        201.353    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                197.775    

Slack (MET) :             197.886ns  (required time - arrival time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 201.514 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.632     1.634    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y104        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.456     2.090 r  risc16System_i/spkr_driver/inst/div_reg[1]/Q
                         net (fo=1, routed)           0.480     2.570    risc16System_i/spkr_driver/inst/div_reg_n_0_[1]
    SLICE_X15Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.244 r  risc16System_i/spkr_driver/inst/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.244    risc16System_i/spkr_driver/inst/div_reg[0]_i_1_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.467 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.467    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_7
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.511   201.514    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[4]/C
                         clock pessimism              0.095   201.609    
                         clock uncertainty           -0.318   201.291    
    SLICE_X15Y105        FDRE (Setup_fdre_C_D)        0.062   201.353    risc16System_i/spkr_driver/inst/div_reg[4]
  -------------------------------------------------------------------
                         required time                        201.353    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                197.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.571     0.573    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  risc16System_i/spkr_driver/inst/div_reg[11]/Q
                         net (fo=1, routed)           0.108     0.822    risc16System_i/spkr_driver/inst/div_reg_n_0_[11]
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.930    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_4
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.841     0.843    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[11]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/spkr_driver/inst/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.571     0.573    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y104        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  risc16System_i/spkr_driver/inst/div_reg[3]/Q
                         net (fo=1, routed)           0.108     0.822    risc16System_i/spkr_driver/inst/div_reg_n_0_[3]
    SLICE_X15Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  risc16System_i/spkr_driver/inst/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.930    risc16System_i/spkr_driver/inst/div_reg[0]_i_1_n_4
    SLICE_X15Y104        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.841     0.843    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y104        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[3]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X15Y104        FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/spkr_driver/inst/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.571     0.573    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  risc16System_i/spkr_driver/inst/div_reg[7]/Q
                         net (fo=1, routed)           0.108     0.822    risc16System_i/spkr_driver/inst/div_reg_n_0_[7]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.930    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_4
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.841     0.843    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[7]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X15Y105        FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/spkr_driver/inst/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.571     0.573    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  risc16System_i/spkr_driver/inst/div_reg[4]/Q
                         net (fo=1, routed)           0.105     0.819    risc16System_i/spkr_driver/inst/div_reg_n_0_[4]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.934 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.934    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_7
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.841     0.843    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[4]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X15Y105        FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/spkr_driver/inst/div_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.571     0.573    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  risc16System_i/spkr_driver/inst/div_reg[8]/Q
                         net (fo=1, routed)           0.105     0.819    risc16System_i/spkr_driver/inst/div_reg_n_0_[8]
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.934 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.934    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_7
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.841     0.843    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[8]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/spkr_driver/inst/div_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.570     0.572    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  risc16System_i/spkr_driver/inst/div_reg[12]/Q
                         net (fo=1, routed)           0.105     0.818    risc16System_i/spkr_driver/inst/div_reg_n_0_[12]
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.933 r  risc16System_i/spkr_driver/inst/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.933    risc16System_i/spkr_driver/inst/div_reg[12]_i_1_n_7
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.840     0.842    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[12]/C
                         clock pessimism             -0.271     0.572    
    SLICE_X15Y107        FDRE (Hold_fdre_C_D)         0.105     0.677    risc16System_i/spkr_driver/inst/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.571     0.573    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y104        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  risc16System_i/spkr_driver/inst/div_reg[2]/Q
                         net (fo=1, routed)           0.109     0.823    risc16System_i/spkr_driver/inst/div_reg_n_0_[2]
    SLICE_X15Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.934 r  risc16System_i/spkr_driver/inst/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.934    risc16System_i/spkr_driver/inst/div_reg[0]_i_1_n_5
    SLICE_X15Y104        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.841     0.843    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y104        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[2]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X15Y104        FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/spkr_driver/inst/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.571     0.573    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  risc16System_i/spkr_driver/inst/div_reg[4]/Q
                         net (fo=1, routed)           0.105     0.819    risc16System_i/spkr_driver/inst/div_reg_n_0_[4]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.970 r  risc16System_i/spkr_driver/inst/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.970    risc16System_i/spkr_driver/inst/div_reg[4]_i_1_n_6
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.841     0.843    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y105        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[5]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X15Y105        FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/spkr_driver/inst/div_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.571     0.573    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  risc16System_i/spkr_driver/inst/div_reg[8]/Q
                         net (fo=1, routed)           0.105     0.819    risc16System_i/spkr_driver/inst/div_reg_n_0_[8]
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.970 r  risc16System_i/spkr_driver/inst/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.970    risc16System_i/spkr_driver/inst/div_reg[8]_i_1_n_6
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.841     0.843    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y106        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[9]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/spkr_driver/inst/div_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 risc16System_i/spkr_driver/inst/div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/spkr_driver/inst/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.570     0.572    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  risc16System_i/spkr_driver/inst/div_reg[12]/Q
                         net (fo=1, routed)           0.105     0.818    risc16System_i/spkr_driver/inst/div_reg_n_0_[12]
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.969 r  risc16System_i/spkr_driver/inst/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.969    risc16System_i/spkr_driver/inst/div_reg[12]_i_1_n_6
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.840     0.842    risc16System_i/spkr_driver/inst/spkr_base_freq
    SLICE_X15Y107        FDRE                                         r  risc16System_i/spkr_driver/inst/div_reg[13]/C
                         clock pessimism             -0.271     0.572    
    SLICE_X15Y107        FDRE (Hold_fdre_C_D)         0.105     0.677    risc16System_i/spkr_driver/inst/div_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_risc16System_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X15Y104    risc16System_i/spkr_driver/inst/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X15Y106    risc16System_i/spkr_driver/inst/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X15Y106    risc16System_i/spkr_driver/inst/div_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y104    risc16System_i/spkr_driver/inst/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y104    risc16System_i/spkr_driver/inst/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y106    risc16System_i/spkr_driver/inst/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y106    risc16System_i/spkr_driver/inst/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y106    risc16System_i/spkr_driver/inst/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y106    risc16System_i/spkr_driver/inst/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y104    risc16System_i/spkr_driver/inst/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y104    risc16System_i/spkr_driver/inst/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y104    risc16System_i/spkr_driver/inst/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y104    risc16System_i/spkr_driver/inst/div_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      risc16System_i/Clocks/clk_div_by_5/inst/clk_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_risc16System_clk_wiz_0_0
  To Clock:  clkfbout_risc16System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_risc16System_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    risc16System_i/Clocks/CLK_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
  To Clock:  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_risc16System_clk_wiz_0_1
  To Clock:  clk_out1_risc16System_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.118ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.182ns (22.178%)  route 4.148ns (77.822%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.132     6.304    risc16System_i/vga_0/inst/p_4_in
    SLICE_X43Y142        LUT4 (Prop_lut4_I3_O)        0.124     6.428 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_1/O
                         net (fo=4, routed)           0.525     6.953    risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0
    SLICE_X44Y142        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501    41.504    risc16System_i/vga_0/inst/clk
    SLICE_X44Y142        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
                         clock pessimism              0.093    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X44Y142        FDRE (Setup_fdre_C_R)       -0.429    41.070    risc16System_i/vga_0/inst/horz_l_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.070    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 34.118    

Slack (MET) :             34.118ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.182ns (22.178%)  route 4.148ns (77.822%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.132     6.304    risc16System_i/vga_0/inst/p_4_in
    SLICE_X43Y142        LUT4 (Prop_lut4_I3_O)        0.124     6.428 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_1/O
                         net (fo=4, routed)           0.525     6.953    risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0
    SLICE_X44Y142        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501    41.504    risc16System_i/vga_0/inst/clk
    SLICE_X44Y142        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[1]/C
                         clock pessimism              0.093    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X44Y142        FDRE (Setup_fdre_C_R)       -0.429    41.070    risc16System_i/vga_0/inst/horz_l_count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.070    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 34.118    

Slack (MET) :             34.118ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.182ns (22.178%)  route 4.148ns (77.822%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.132     6.304    risc16System_i/vga_0/inst/p_4_in
    SLICE_X43Y142        LUT4 (Prop_lut4_I3_O)        0.124     6.428 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_1/O
                         net (fo=4, routed)           0.525     6.953    risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0
    SLICE_X44Y142        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501    41.504    risc16System_i/vga_0/inst/clk
    SLICE_X44Y142        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[2]/C
                         clock pessimism              0.093    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X44Y142        FDRE (Setup_fdre_C_R)       -0.429    41.070    risc16System_i/vga_0/inst/horz_l_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.070    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 34.118    

Slack (MET) :             34.118ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.182ns (22.178%)  route 4.148ns (77.822%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.132     6.304    risc16System_i/vga_0/inst/p_4_in
    SLICE_X43Y142        LUT4 (Prop_lut4_I3_O)        0.124     6.428 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_1/O
                         net (fo=4, routed)           0.525     6.953    risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0
    SLICE_X44Y142        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501    41.504    risc16System_i/vga_0/inst/clk
    SLICE_X44Y142        FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[3]/C
                         clock pessimism              0.093    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X44Y142        FDRE (Setup_fdre_C_R)       -0.429    41.070    risc16System_i/vga_0/inst/horz_l_count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.070    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 34.118    

Slack (MET) :             34.383ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_line_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.182ns (23.335%)  route 3.883ns (76.665%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          0.841     6.012    risc16System_i/vga_0/inst/p_4_in
    SLICE_X45Y142        LUT6 (Prop_lut6_I5_O)        0.124     6.136 r  risc16System_i/vga_0/inst/cur_line[4]_i_1/O
                         net (fo=4, routed)           0.552     6.688    risc16System_i/vga_0/inst/cur_line[4]_i_1_n_0
    SLICE_X45Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.502    41.505    risc16System_i/vga_0/inst/clk
    SLICE_X45Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[1]/C
                         clock pessimism              0.093    41.598    
                         clock uncertainty           -0.098    41.500    
    SLICE_X45Y143        FDRE (Setup_fdre_C_R)       -0.429    41.071    risc16System_i/vga_0/inst/cur_line_reg[1]
  -------------------------------------------------------------------
                         required time                         41.071    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 34.383    

Slack (MET) :             34.383ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_line_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.182ns (23.335%)  route 3.883ns (76.665%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          0.841     6.012    risc16System_i/vga_0/inst/p_4_in
    SLICE_X45Y142        LUT6 (Prop_lut6_I5_O)        0.124     6.136 r  risc16System_i/vga_0/inst/cur_line[4]_i_1/O
                         net (fo=4, routed)           0.552     6.688    risc16System_i/vga_0/inst/cur_line[4]_i_1_n_0
    SLICE_X45Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.502    41.505    risc16System_i/vga_0/inst/clk
    SLICE_X45Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[2]/C
                         clock pessimism              0.093    41.598    
                         clock uncertainty           -0.098    41.500    
    SLICE_X45Y143        FDRE (Setup_fdre_C_R)       -0.429    41.071    risc16System_i/vga_0/inst/cur_line_reg[2]
  -------------------------------------------------------------------
                         required time                         41.071    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 34.383    

Slack (MET) :             34.383ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_line_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.182ns (23.335%)  route 3.883ns (76.665%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          0.841     6.012    risc16System_i/vga_0/inst/p_4_in
    SLICE_X45Y142        LUT6 (Prop_lut6_I5_O)        0.124     6.136 r  risc16System_i/vga_0/inst/cur_line[4]_i_1/O
                         net (fo=4, routed)           0.552     6.688    risc16System_i/vga_0/inst/cur_line[4]_i_1_n_0
    SLICE_X45Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.502    41.505    risc16System_i/vga_0/inst/clk
    SLICE_X45Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[3]/C
                         clock pessimism              0.093    41.598    
                         clock uncertainty           -0.098    41.500    
    SLICE_X45Y143        FDRE (Setup_fdre_C_R)       -0.429    41.071    risc16System_i/vga_0/inst/cur_line_reg[3]
  -------------------------------------------------------------------
                         required time                         41.071    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 34.383    

Slack (MET) :             34.383ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_line_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.182ns (23.335%)  route 3.883ns (76.665%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          0.841     6.012    risc16System_i/vga_0/inst/p_4_in
    SLICE_X45Y142        LUT6 (Prop_lut6_I5_O)        0.124     6.136 r  risc16System_i/vga_0/inst/cur_line[4]_i_1/O
                         net (fo=4, routed)           0.552     6.688    risc16System_i/vga_0/inst/cur_line[4]_i_1_n_0
    SLICE_X45Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.502    41.505    risc16System_i/vga_0/inst/clk
    SLICE_X45Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_line_reg[4]/C
                         clock pessimism              0.093    41.598    
                         clock uncertainty           -0.098    41.500    
    SLICE_X45Y143        FDRE (Setup_fdre_C_R)       -0.429    41.071    risc16System_i/vga_0/inst/cur_line_reg[4]
  -------------------------------------------------------------------
                         required time                         41.071    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 34.383    

Slack (MET) :             34.413ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.182ns (23.923%)  route 3.759ns (76.077%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          0.640     5.811    risc16System_i/vga_0/inst/p_4_in
    SLICE_X42Y143        LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  risc16System_i/vga_0/inst/cur_px[4]_i_1/O
                         net (fo=4, routed)           0.629     6.564    risc16System_i/vga_0/inst/cur_px[4]_i_1_n_0
    SLICE_X42Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.502    41.505    risc16System_i/vga_0/inst/clk
    SLICE_X42Y143        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[1]/C
                         clock pessimism              0.093    41.598    
                         clock uncertainty           -0.098    41.500    
    SLICE_X42Y143        FDRE (Setup_fdre_C_R)       -0.524    40.976    risc16System_i/vga_0/inst/cur_px_reg[1]
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 34.413    

Slack (MET) :             34.550ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.182ns (24.612%)  route 3.620ns (75.388%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           1.025     3.104    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y144        LUT4 (Prop_lut4_I0_O)        0.152     3.256 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.965     4.222    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.326     4.548 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.500     5.047    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.171 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          0.640     5.811    risc16System_i/vga_0/inst/p_4_in
    SLICE_X42Y143        LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  risc16System_i/vga_0/inst/cur_px[4]_i_1/O
                         net (fo=4, routed)           0.490     6.425    risc16System_i/vga_0/inst/cur_px[4]_i_1_n_0
    SLICE_X42Y142        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501    41.504    risc16System_i/vga_0/inst/clk
    SLICE_X42Y142        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/C
                         clock pessimism              0.093    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X42Y142        FDRE (Setup_fdre_C_R)       -0.524    40.975    risc16System_i/vga_0/inst/cur_px_reg[2]
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 34.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/cur_px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.778%)  route 0.150ns (44.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.563     0.565    risc16System_i/vga_0/inst/clk
    SLICE_X43Y142        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  risc16System_i/vga_0/inst/cur_px_reg[0]/Q
                         net (fo=38, routed)          0.150     0.856    risc16System_i/vga_0/inst/cur_px_reg[0]_0
    SLICE_X42Y142        LUT4 (Prop_lut4_I2_O)        0.048     0.904 r  risc16System_i/vga_0/inst/cur_px[3]_i_1/O
                         net (fo=1, routed)           0.000     0.904    risc16System_i/vga_0/inst/cur_px[3]_i_1_n_0
    SLICE_X42Y142        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.832     0.834    risc16System_i/vga_0/inst/clk
    SLICE_X42Y142        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[3]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X42Y142        FDRE (Hold_fdre_C_D)         0.131     0.709    risc16System_i/vga_0/inst/cur_px_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/cur_px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.383%)  route 0.150ns (44.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.563     0.565    risc16System_i/vga_0/inst/clk
    SLICE_X43Y142        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  risc16System_i/vga_0/inst/cur_px_reg[0]/Q
                         net (fo=38, routed)          0.150     0.856    risc16System_i/vga_0/inst/cur_px_reg[0]_0
    SLICE_X42Y142        LUT3 (Prop_lut3_I2_O)        0.045     0.901 r  risc16System_i/vga_0/inst/cur_px[2]_i_1/O
                         net (fo=1, routed)           0.000     0.901    risc16System_i/vga_0/inst/cur_px[2]_i_1_n_0
    SLICE_X42Y142        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.832     0.834    risc16System_i/vga_0/inst/clk
    SLICE_X42Y142        FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X42Y142        FDRE (Hold_fdre_C_D)         0.121     0.699    risc16System_i/vga_0/inst/cur_px_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    risc16System_i/vga_0/inst/clk
    SLICE_X44Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  risc16System_i/vga_0/inst/vcount_reg[8]/Q
                         net (fo=7, routed)           0.091     0.784    risc16System_i/vga_0/inst/vcount_reg__0[8]
    SLICE_X44Y144        LUT6 (Prop_lut6_I1_O)        0.099     0.883 r  risc16System_i/vga_0/inst/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.883    risc16System_i/vga_0/inst/vcount[0]_i_1_n_0
    SLICE_X44Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.833     0.835    risc16System_i/vga_0/inst/clk
    SLICE_X44Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[0]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.092     0.658    risc16System_i/vga_0/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    risc16System_i/vga_0/inst/clk
    SLICE_X43Y145        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  risc16System_i/vga_0/inst/vcount_reg[5]/Q
                         net (fo=10, routed)          0.158     0.864    risc16System_i/vga_0/inst/vcount_reg__0[5]
    SLICE_X43Y144        LUT6 (Prop_lut6_I2_O)        0.045     0.909 r  risc16System_i/vga_0/inst/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.909    risc16System_i/vga_0/inst/p_0_in__1[9]
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.833     0.835    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/C
                         clock pessimism             -0.254     0.582    
    SLICE_X43Y144        FDRE (Hold_fdre_C_D)         0.092     0.674    risc16System_i/vga_0/inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.213ns (55.207%)  route 0.173ns (44.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.562     0.564    risc16System_i/vga_0/inst/clk
    SLICE_X46Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y145        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  risc16System_i/vga_0/inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.173     0.901    risc16System_i/vga_0/inst/hcount_reg__0[0]
    SLICE_X45Y145        LUT3 (Prop_lut3_I1_O)        0.049     0.950 r  risc16System_i/vga_0/inst/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.950    risc16System_i/vga_0/inst/p_0_in__0[2]
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.833     0.835    risc16System_i/vga_0/inst/clk
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[2]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X45Y145        FDRE (Hold_fdre_C_D)         0.107     0.709    risc16System_i/vga_0/inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.546%)  route 0.168ns (47.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    risc16System_i/vga_0/inst/clk
    SLICE_X43Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=6, routed)           0.168     0.875    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X43Y145        LUT5 (Prop_lut5_I4_O)        0.045     0.920 r  risc16System_i/vga_0/inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.920    risc16System_i/vga_0/inst/p_0_in__1[4]
    SLICE_X43Y145        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.833     0.835    risc16System_i/vga_0/inst/clk
    SLICE_X43Y145        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
                         clock pessimism             -0.254     0.582    
    SLICE_X43Y145        FDRE (Hold_fdre_C_D)         0.092     0.674    risc16System_i/vga_0/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.738%)  route 0.173ns (45.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.562     0.564    risc16System_i/vga_0/inst/clk
    SLICE_X46Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y145        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  risc16System_i/vga_0/inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.173     0.901    risc16System_i/vga_0/inst/hcount_reg__0[0]
    SLICE_X45Y145        LUT2 (Prop_lut2_I0_O)        0.045     0.946 r  risc16System_i/vga_0/inst/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.946    risc16System_i/vga_0/inst/p_0_in__0[1]
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.833     0.835    risc16System_i/vga_0/inst/clk
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[1]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X45Y145        FDRE (Hold_fdre_C_D)         0.092     0.694    risc16System_i/vga_0/inst/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.232ns (64.240%)  route 0.129ns (35.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    risc16System_i/vga_0/inst/clk
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  risc16System_i/vga_0/inst/hcount_reg[2]/Q
                         net (fo=6, routed)           0.129     0.823    risc16System_i/vga_0/inst/hcount_reg__0[2]
    SLICE_X45Y145        LUT5 (Prop_lut5_I2_O)        0.104     0.927 r  risc16System_i/vga_0/inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.927    risc16System_i/vga_0/inst/p_0_in__0[4]
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.833     0.835    risc16System_i/vga_0/inst/clk
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[4]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X45Y145        FDRE (Hold_fdre_C_D)         0.107     0.673    risc16System_i/vga_0/inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.645%)  route 0.186ns (47.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.562     0.564    risc16System_i/vga_0/inst/clk
    SLICE_X46Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y145        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  risc16System_i/vga_0/inst/hcount_reg[7]/Q
                         net (fo=7, routed)           0.186     0.914    risc16System_i/vga_0/inst/hcount_reg__0[7]
    SLICE_X46Y145        LUT5 (Prop_lut5_I4_O)        0.043     0.957 r  risc16System_i/vga_0/inst/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.957    risc16System_i/vga_0/inst/p_0_in__0[8]
    SLICE_X46Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.832     0.834    risc16System_i/vga_0/inst/clk
    SLICE_X46Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[8]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X46Y145        FDRE (Hold_fdre_C_D)         0.131     0.695    risc16System_i/vga_0/inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.636%)  route 0.129ns (36.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    risc16System_i/vga_0/inst/clk
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  risc16System_i/vga_0/inst/hcount_reg[2]/Q
                         net (fo=6, routed)           0.129     0.823    risc16System_i/vga_0/inst/hcount_reg__0[2]
    SLICE_X45Y145        LUT4 (Prop_lut4_I1_O)        0.098     0.921 r  risc16System_i/vga_0/inst/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.921    risc16System_i/vga_0/inst/p_0_in__0[3]
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.833     0.835    risc16System_i/vga_0/inst/clk
    SLICE_X45Y145        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X45Y145        FDRE (Hold_fdre_C_D)         0.092     0.658    risc16System_i/vga_0/inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_risc16System_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y143    risc16System_i/vga_0/inst/cur_line_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y143    risc16System_i/vga_0/inst/cur_line_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y142    risc16System_i/vga_0/inst/cur_px_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y143    risc16System_i/vga_0/inst/cur_px_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y143    risc16System_i/vga_0/inst/cur_line_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y143    risc16System_i/vga_0/inst/cur_line_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y143    risc16System_i/vga_0/inst/cur_px_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y143    risc16System_i/vga_0/inst/cur_px_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y145    risc16System_i/vga_0/inst/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y145    risc16System_i/vga_0/inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y143    risc16System_i/vga_0/inst/cur_line_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y143    risc16System_i/vga_0/inst/cur_line_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y143    risc16System_i/vga_0/inst/cur_line_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y142    risc16System_i/vga_0/inst/cur_px_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y143    risc16System_i/vga_0/inst/cur_px_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y142    risc16System_i/vga_0/inst/cur_px_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y142    risc16System_i/vga_0/inst/cur_px_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_risc16System_clk_wiz_0_1
  To Clock:  clkfbout_risc16System_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_risc16System_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.085ns  (logic 0.580ns (5.751%)  route 9.505ns (94.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 15.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.699     5.301    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/Q
                         net (fo=129, routed)         2.507     8.265    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[3]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124     8.389 r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_7/O
                         net (fo=672, routed)         6.997    15.386    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/ADDRD3
    SLICE_X6Y104         RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        0.415    15.878    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/WCLK
    SLICE_X6Y104         RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMA/CLK
                         clock pessimism              0.180    16.059    
                         clock uncertainty           -0.035    16.023    
    SLICE_X6Y104         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    15.941    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.085ns  (logic 0.580ns (5.751%)  route 9.505ns (94.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 15.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.699     5.301    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/Q
                         net (fo=129, routed)         2.507     8.265    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[3]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124     8.389 r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_7/O
                         net (fo=672, routed)         6.997    15.386    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/ADDRD3
    SLICE_X6Y104         RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        0.415    15.878    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/WCLK
    SLICE_X6Y104         RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMB/CLK
                         clock pessimism              0.180    16.059    
                         clock uncertainty           -0.035    16.023    
    SLICE_X6Y104         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    15.941    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.085ns  (logic 0.580ns (5.751%)  route 9.505ns (94.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 15.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.699     5.301    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/Q
                         net (fo=129, routed)         2.507     8.265    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[3]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124     8.389 r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_7/O
                         net (fo=672, routed)         6.997    15.386    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/ADDRD3
    SLICE_X6Y104         RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        0.415    15.878    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/WCLK
    SLICE_X6Y104         RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMC/CLK
                         clock pessimism              0.180    16.059    
                         clock uncertainty           -0.035    16.023    
    SLICE_X6Y104         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    15.941    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.085ns  (logic 0.580ns (5.751%)  route 9.505ns (94.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 15.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.699     5.301    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/Q
                         net (fo=129, routed)         2.507     8.265    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[3]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124     8.389 r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_7/O
                         net (fo=672, routed)         6.997    15.386    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/ADDRD3
    SLICE_X6Y104         RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        0.415    15.878    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/WCLK
    SLICE_X6Y104         RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMD/CLK
                         clock pessimism              0.180    16.059    
                         clock uncertainty           -0.035    16.023    
    SLICE_X6Y104         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    15.941    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_320_383_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.332ns  (logic 0.580ns (5.614%)  route 9.752ns (94.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.699     5.301    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/Q
                         net (fo=129, routed)         2.507     8.265    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[3]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124     8.389 r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_7/O
                         net (fo=672, routed)         7.245    15.633    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/ADDRD3
    SLICE_X12Y105        RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        0.839    16.303    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/WCLK
    SLICE_X12Y105        RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMA/CLK
                         clock pessimism              0.180    16.483    
                         clock uncertainty           -0.035    16.448    
    SLICE_X12Y105        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    16.366    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         16.366    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.332ns  (logic 0.580ns (5.614%)  route 9.752ns (94.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.699     5.301    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/Q
                         net (fo=129, routed)         2.507     8.265    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[3]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124     8.389 r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_7/O
                         net (fo=672, routed)         7.245    15.633    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/ADDRD3
    SLICE_X12Y105        RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        0.839    16.303    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/WCLK
    SLICE_X12Y105        RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMB/CLK
                         clock pessimism              0.180    16.483    
                         clock uncertainty           -0.035    16.448    
    SLICE_X12Y105        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    16.366    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         16.366    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.332ns  (logic 0.580ns (5.614%)  route 9.752ns (94.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.699     5.301    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/Q
                         net (fo=129, routed)         2.507     8.265    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[3]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124     8.389 r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_7/O
                         net (fo=672, routed)         7.245    15.633    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/ADDRD3
    SLICE_X12Y105        RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        0.839    16.303    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/WCLK
    SLICE_X12Y105        RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMC/CLK
                         clock pessimism              0.180    16.483    
                         clock uncertainty           -0.035    16.448    
    SLICE_X12Y105        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    16.366    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         16.366    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.332ns  (logic 0.580ns (5.614%)  route 9.752ns (94.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.699     5.301    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/Q
                         net (fo=129, routed)         2.507     8.265    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[3]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124     8.389 r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_7/O
                         net (fo=672, routed)         7.245    15.633    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/ADDRD3
    SLICE_X12Y105        RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        0.839    16.303    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/WCLK
    SLICE_X12Y105        RAMD64E                                      r  risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMD/CLK
                         clock pessimism              0.180    16.483    
                         clock uncertainty           -0.035    16.448    
    SLICE_X12Y105        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    16.366    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         16.366    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 risc16System_i/Memory/Ctrl_Registers/inst/mem_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[38][52]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.456ns (4.791%)  route 9.061ns (95.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.662ns = ( 17.662 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         2.149     5.751    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.124     5.875 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        1.349     7.224    risc16System_i/Memory/Ctrl_Registers/inst/clk
    SLICE_X15Y111        FDRE                                         r  risc16System_i/Memory/Ctrl_Registers/inst/mem_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     7.680 r  risc16System_i/Memory/Ctrl_Registers/inst/mem_reg[1][0]/Q
                         net (fo=3073, routed)        9.061    16.741    risc16System_i/Memory/Video_Buffer_0/inst/clr
    SLICE_X34Y148        FDRE                                         r  risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[38][52]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        2.199    17.662    risc16System_i/Memory/Video_Buffer_0/inst/clk
    SLICE_X34Y148        FDRE                                         r  risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[38][52]/C
                         clock pessimism              0.411    18.074    
                         clock uncertainty           -0.035    18.038    
    SLICE_X34Y148        FDRE (Setup_fdre_C_R)       -0.524    17.514    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[38][52]
  -------------------------------------------------------------------
                         required time                         17.514    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 risc16System_i/Memory/Ctrl_Registers/inst/mem_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[43][52]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.456ns (4.791%)  route 9.061ns (95.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.662ns = ( 17.662 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         2.149     5.751    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.124     5.875 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        1.349     7.224    risc16System_i/Memory/Ctrl_Registers/inst/clk
    SLICE_X15Y111        FDRE                                         r  risc16System_i/Memory/Ctrl_Registers/inst/mem_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     7.680 r  risc16System_i/Memory/Ctrl_Registers/inst/mem_reg[1][0]/Q
                         net (fo=3073, routed)        9.061    16.741    risc16System_i/Memory/Video_Buffer_0/inst/clr
    SLICE_X34Y148        FDRE                                         r  risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[43][52]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.942    15.364    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.100    15.464 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=3647, routed)        2.199    17.662    risc16System_i/Memory/Video_Buffer_0/inst/clk
    SLICE_X34Y148        FDRE                                         r  risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[43][52]/C
                         clock pessimism              0.411    18.074    
                         clock uncertainty           -0.035    18.038    
    SLICE_X34Y148        FDRE (Setup_fdre_C_R)       -0.524    17.514    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[43][52]
  -------------------------------------------------------------------
                         required time                         17.514    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                  0.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X3Y119         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.764    risc16System_i/programer/CPU_Programmer/inst/byte_in[2]
    SLICE_X4Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.024    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.070     1.614    risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.327%)  route 0.123ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.510    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X3Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[3]/Q
                         net (fo=2, routed)           0.123     1.775    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[3]
    SLICE_X5Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.024    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X5Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.066     1.610    risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X5Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[15]/Q
                         net (fo=2, routed)           0.120     1.770    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[15]
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.025    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[15]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.070     1.594    risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X3Y119         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[1]/Q
                         net (fo=1, routed)           0.103     1.754    risc16System_i/programer/CPU_Programmer/inst/byte_in[1]
    SLICE_X3Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.027    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X3Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.047     1.571    risc16System_i/programer/CPU_Programmer/inst/packet_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/Q
                         net (fo=2, routed)           0.129     1.780    risc16System_i/programer/CPU_Programmer/inst/p_0_in[2]
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.025    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[2]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.070     1.594    risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/Q
                         net (fo=2, routed)           0.128     1.778    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[2]
    SLICE_X5Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.024    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X5Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[10]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.070     1.592    risc16System_i/programer/CPU_Programmer/inst/packet_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.770%)  route 0.126ns (47.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/Q
                         net (fo=2, routed)           0.126     1.777    risc16System_i/programer/CPU_Programmer/inst/p_0_in[3]
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.025    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y117         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.066     1.590    risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X5Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/Q
                         net (fo=2, routed)           0.124     1.775    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[11]
    SLICE_X5Y119         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.857     2.023    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X5Y119         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[11]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.066     1.588    risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/mosi_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/spi_slave/inst/rx_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.507    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X3Y121         FDRE                                         r  risc16System_i/programer/spi_slave/inst/mosi_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  risc16System_i/programer/spi_slave/inst/mosi_buff_reg[1]/Q
                         net (fo=1, routed)           0.108     1.757    risc16System_i/programer/spi_slave/inst/mosi_buff[1]
    SLICE_X3Y120         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.025    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X3Y120         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[0]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.046     1.568    risc16System_i/programer/spi_slave/inst/rx_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y118         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[2]/Q
                         net (fo=2, routed)           0.131     1.781    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[2]
    SLICE_X4Y119         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.857     2.023    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X4Y119         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.070     1.592    risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y159   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y125   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][40]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y123   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][41]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y126   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][42]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y123   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][43]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y135   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][44]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y141   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][45]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y141   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][46]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y140   risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg[17][47]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y117    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y117    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y130    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r3_128_191_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y130    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r3_128_191_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y130    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r3_128_191_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y130    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r3_128_191_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_256_319_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_256_319_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_256_319_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_256_319_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y111   risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_15_15/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y111   risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_15_15/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_256_319_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_256_319_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_256_319_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    risc16System_i/Memory/SYS_MEM/inst/mem_reg_r2_256_319_12_14/RAMD/CLK



