{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 2.8000"
  ],
  "cts__clock__skew__hold": 0.384134,
  "cts__clock__skew__hold__post_repair": 0.382966,
  "cts__clock__skew__hold__pre_repair": 0.382966,
  "cts__clock__skew__setup": 0.384135,
  "cts__clock__skew__setup__post_repair": 0.382968,
  "cts__clock__skew__setup__pre_repair": 0.382968,
  "cts__cpu__total": 81.8,
  "cts__design__core__area": 56282.4,
  "cts__design__core__area__post_repair": 56282.4,
  "cts__design__core__area__pre_repair": 56282.4,
  "cts__design__die__area": 57686.4,
  "cts__design__die__area__post_repair": 57686.4,
  "cts__design__die__area__pre_repair": 57686.4,
  "cts__design__instance__area": 31948.7,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 31889.9,
  "cts__design__instance__area__pre_repair": 31889.9,
  "cts__design__instance__area__stdcell": 31948.7,
  "cts__design__instance__area__stdcell__post_repair": 31889.9,
  "cts__design__instance__area__stdcell__pre_repair": 31889.9,
  "cts__design__instance__count": 15847,
  "cts__design__instance__count__hold_buffer": 2,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15812,
  "cts__design__instance__count__pre_repair": 15812,
  "cts__design__instance__count__setup_buffer": 32,
  "cts__design__instance__count__stdcell": 15847,
  "cts__design__instance__count__stdcell__post_repair": 15812,
  "cts__design__instance__count__stdcell__pre_repair": 15812,
  "cts__design__instance__displacement__max": 6.91,
  "cts__design__instance__displacement__mean": 0.012,
  "cts__design__instance__displacement__total": 194.196,
  "cts__design__instance__utilization": 0.56765,
  "cts__design__instance__utilization__post_repair": 0.566606,
  "cts__design__instance__utilization__pre_repair": 0.566606,
  "cts__design__instance__utilization__stdcell": 0.56765,
  "cts__design__instance__utilization__stdcell__post_repair": 0.566606,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.566606,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__mem__peak": 184972.0,
  "cts__power__internal__total": 0.0510406,
  "cts__power__internal__total__post_repair": 0.0510488,
  "cts__power__internal__total__pre_repair": 0.0510488,
  "cts__power__leakage__total": 0.000697431,
  "cts__power__leakage__total__post_repair": 0.000694957,
  "cts__power__leakage__total__pre_repair": 0.000694957,
  "cts__power__switching__total": 0.0388559,
  "cts__power__switching__total__post_repair": 0.0387567,
  "cts__power__switching__total__pre_repair": 0.0387567,
  "cts__power__total": 0.0905939,
  "cts__power__total__post_repair": 0.0905005,
  "cts__power__total__pre_repair": 0.0905005,
  "cts__route__wirelength__estimated": 192853,
  "cts__runtime__total": "1:26.83",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 199,
  "cts__timing__drv__hold_violation_count__pre_repair": 199,
  "cts__timing__drv__max_cap": 1,
  "cts__timing__drv__max_cap__post_repair": 1,
  "cts__timing__drv__max_cap__pre_repair": 1,
  "cts__timing__drv__max_cap_limit": -0.0392681,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0324179,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0324179,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.33079,
  "cts__timing__drv__max_slew_limit__post_repair": 0.333682,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.333682,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 52,
  "cts__timing__drv__setup_violation_count__pre_repair": 52,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -3.30569,
  "cts__timing__setup__tns__pre_repair": -3.30569,
  "cts__timing__setup__ws": 0.00180322,
  "cts__timing__setup__ws__post_repair": -0.115047,
  "cts__timing__setup__ws__pre_repair": -0.115047,
  "design__io__hpwl": 39733368,
  "detailedplace__cpu__total": 16.33,
  "detailedplace__design__core__area": 56282.4,
  "detailedplace__design__die__area": 57686.4,
  "detailedplace__design__instance__area": 30768.8,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 30768.8,
  "detailedplace__design__instance__count": 14969,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 14969,
  "detailedplace__design__instance__displacement__max": 12.675,
  "detailedplace__design__instance__displacement__mean": 1.0825,
  "detailedplace__design__instance__displacement__total": 16204.4,
  "detailedplace__design__instance__utilization": 0.546685,
  "detailedplace__design__instance__utilization__stdcell": 0.546685,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 164404.0,
  "detailedplace__power__internal__total": 0.0482193,
  "detailedplace__power__leakage__total": 0.000669197,
  "detailedplace__power__switching__total": 0.0373133,
  "detailedplace__power__total": 0.0862018,
  "detailedplace__route__wirelength__estimated": 187357,
  "detailedplace__runtime__total": "0:18.17",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 1,
  "detailedplace__timing__drv__max_cap_limit": -0.0324179,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.333683,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0,
  "detailedplace__timing__setup__ws": 0.0770479,
  "detailedroute__cpu__total": 1358.06,
  "detailedroute__mem__peak": 1934332.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 10426,
  "detailedroute__route__drc_errors__iter:2": 1585,
  "detailedroute__route__drc_errors__iter:3": 1277,
  "detailedroute__route__drc_errors__iter:4": 40,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 18238,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 123357,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 123357,
  "detailedroute__route__wirelength": 259663,
  "detailedroute__route__wirelength__iter:1": 262048,
  "detailedroute__route__wirelength__iter:2": 260017,
  "detailedroute__route__wirelength__iter:3": 259605,
  "detailedroute__route__wirelength__iter:4": 259673,
  "detailedroute__route__wirelength__iter:5": 259663,
  "detailedroute__runtime__total": "1:35.35",
  "fillcell__cpu__total": 0.58,
  "fillcell__mem__peak": 112912.0,
  "fillcell__runtime__total": "0:00.78",
  "finish__clock__skew__hold": 0.375351,
  "finish__clock__skew__setup": 0.375351,
  "finish__cpu__total": 47.96,
  "finish__design__core__area": 56282.4,
  "finish__design__die__area": 57686.4,
  "finish__design__instance__area": 32198.5,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 32198.5,
  "finish__design__instance__count": 15890,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 15890,
  "finish__design__instance__utilization": 0.572088,
  "finish__design__instance__utilization__stdcell": 0.572088,
  "finish__design__io": 264,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.287213,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.278091,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.524208,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.53735,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.575792,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.53735,
  "finish__mem__peak": 1257432.0,
  "finish__power__internal__total": 0.0517304,
  "finish__power__leakage__total": 0.000706152,
  "finish__power__switching__total": 0.0414547,
  "finish__power__total": 0.0938913,
  "finish__runtime__total": "0:51.91",
  "finish__timing__drv__hold_violation_count": 114,
  "finish__timing__drv__max_cap": 12,
  "finish__timing__drv__max_cap_limit": -0.0793729,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.305921,
  "finish__timing__drv__setup_violation_count": 18,
  "finish__timing__setup__tns": -0.580661,
  "finish__timing__setup__ws": -0.0518403,
  "finish__timing__wns_percent_delay": -1.673667,
  "finish_merge__cpu__total": 2.99,
  "finish_merge__mem__peak": 360732.0,
  "finish_merge__runtime__total": "0:03.50",
  "floorplan__cpu__total": 4.49,
  "floorplan__design__core__area": 56282.4,
  "floorplan__design__die__area": 57686.4,
  "floorplan__design__instance__area": 27192.1,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 27192.1,
  "floorplan__design__instance__count": 14114,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14114,
  "floorplan__design__instance__utilization": 0.483137,
  "floorplan__design__instance__utilization__stdcell": 0.483137,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 134684.0,
  "floorplan__power__internal__total": 0.0470056,
  "floorplan__power__leakage__total": 0.000537733,
  "floorplan__power__switching__total": 0.0244741,
  "floorplan__power__total": 0.0720174,
  "floorplan__runtime__total": "0:05.38",
  "floorplan__timing__setup__tns": -3666.29,
  "floorplan__timing__setup__ws": -2.59957,
  "floorplan_io__cpu__total": 0.44,
  "floorplan_io__mem__peak": 93532.0,
  "floorplan_io__runtime__total": "0:00.59",
  "floorplan_macro__cpu__total": 0.46,
  "floorplan_macro__mem__peak": 94100.0,
  "floorplan_macro__runtime__total": "0:00.67",
  "floorplan_pdn__cpu__total": 0.53,
  "floorplan_pdn__mem__peak": 95880.0,
  "floorplan_pdn__runtime__total": "0:00.75",
  "floorplan_tap__cpu__total": 0.5,
  "floorplan_tap__mem__peak": 84452.0,
  "floorplan_tap__runtime__total": "0:00.67",
  "floorplan_tdms__cpu__total": 0.52,
  "floorplan_tdms__mem__peak": 92696.0,
  "floorplan_tdms__runtime__total": "0:00.66",
  "globalplace__cpu__total": 60.92,
  "globalplace__design__core__area": 56282.4,
  "globalplace__design__die__area": 57686.4,
  "globalplace__design__instance__area": 27304.6,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 27304.6,
  "globalplace__design__instance__count": 14537,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 14537,
  "globalplace__design__instance__utilization": 0.485136,
  "globalplace__design__instance__utilization__stdcell": 0.485136,
  "globalplace__design__io": 264,
  "globalplace__mem__peak": 250288.0,
  "globalplace__power__internal__total": 0.0489111,
  "globalplace__power__leakage__total": 0.000537733,
  "globalplace__power__switching__total": 0.0335963,
  "globalplace__power__total": 0.0830452,
  "globalplace__runtime__total": "0:50.86",
  "globalplace__timing__setup__tns": -6663.72,
  "globalplace__timing__setup__ws": -4.23525,
  "globalplace_io__cpu__total": 0.45,
  "globalplace_io__mem__peak": 94436.0,
  "globalplace_io__runtime__total": "0:00.61",
  "globalplace_skip_io__cpu__total": 5.58,
  "globalplace_skip_io__mem__peak": 118396.0,
  "globalplace_skip_io__runtime__total": "0:05.81",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.369297,
  "globalroute__clock__skew__setup": 0.369298,
  "globalroute__cpu__total": 112.11,
  "globalroute__design__core__area": 56282.4,
  "globalroute__design__die__area": 57686.4,
  "globalroute__design__instance__area": 32198.5,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 32198.5,
  "globalroute__design__instance__count": 15890,
  "globalroute__design__instance__count__hold_buffer": 1,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 30,
  "globalroute__design__instance__count__stdcell": 15890,
  "globalroute__design__instance__displacement__max": 9.9,
  "globalroute__design__instance__displacement__mean": 0.0155,
  "globalroute__design__instance__displacement__total": 253.96,
  "globalroute__design__instance__utilization": 0.572088,
  "globalroute__design__instance__utilization__stdcell": 0.572088,
  "globalroute__design__io": 264,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 417048.0,
  "globalroute__power__internal__total": 0.0515633,
  "globalroute__power__leakage__total": 0.000706044,
  "globalroute__power__switching__total": 0.0414303,
  "globalroute__power__total": 0.0936996,
  "globalroute__route__wirelength__estimated": 195708,
  "globalroute__runtime__total": "1:59.48",
  "globalroute__timing__clock__slack": -0.031,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 8,
  "globalroute__timing__drv__max_cap_limit": -0.067573,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.342319,
  "globalroute__timing__drv__setup_violation_count": 13,
  "globalroute__timing__setup__tns": -0.214724,
  "globalroute__timing__setup__ws": -0.0307596,
  "placeopt__cpu__total": 18.31,
  "placeopt__design__core__area": 56282.4,
  "placeopt__design__core__area__pre_opt": 56282.4,
  "placeopt__design__die__area": 57686.4,
  "placeopt__design__die__area__pre_opt": 57686.4,
  "placeopt__design__instance__area": 30768.8,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 27304.6,
  "placeopt__design__instance__area__stdcell": 30768.8,
  "placeopt__design__instance__area__stdcell__pre_opt": 27304.6,
  "placeopt__design__instance__count": 14969,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 14537,
  "placeopt__design__instance__count__stdcell": 14969,
  "placeopt__design__instance__count__stdcell__pre_opt": 14537,
  "placeopt__design__instance__utilization": 0.546685,
  "placeopt__design__instance__utilization__pre_opt": 0.485136,
  "placeopt__design__instance__utilization__stdcell": 0.546685,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.485136,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 164660.0,
  "placeopt__power__internal__total": 0.0463419,
  "placeopt__power__internal__total__pre_opt": 0.0489111,
  "placeopt__power__leakage__total": 0.00067261,
  "placeopt__power__leakage__total__pre_opt": 0.000537733,
  "placeopt__power__switching__total": 0.0348896,
  "placeopt__power__switching__total__pre_opt": 0.0335963,
  "placeopt__power__total": 0.0819042,
  "placeopt__power__total__pre_opt": 0.0830452,
  "placeopt__runtime__total": "0:20.69",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.00284698,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.348663,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0,
  "placeopt__timing__setup__tns__pre_opt": -6663.72,
  "placeopt__timing__setup__ws": 0.0791331,
  "placeopt__timing__setup__ws__pre_opt": -4.23525,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2023-12-15 06:05",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11432-gead3236e5",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "a22c222b1b892d56b44e94809dd85da3e8f89bea",
  "run__flow__scripts_commit": "a22c222b1b892d56b44e94809dd85da3e8f89bea",
  "run__flow__uuid": "e00cf0ad-ced5-47d4-92ed-3e47eb348e66",
  "run__flow__variant": "base",
  "synth__cpu__total": 82.22,
  "synth__design__instance__area__stdcell": 28365.176,
  "synth__design__instance__count__stdcell": 15434.0,
  "synth__mem__peak": 222576.0,
  "synth__runtime__total": "1:25.01",
  "total_time": "0:09:07.720000"
}