Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 10 22:30:02 2022
| Host         : RICOLAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file knightrider_control_sets_placed.rpt
| Design       : knightrider
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           19 |
| No           | No                    | Yes                    |             136 |           40 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              56 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | data0[7]_i_1_n_0    |                     |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | data2[7]_i_1_n_0    |                     |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | data1[7]_i_1_n_0    |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | data3[7]_i_1_n_0    |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | data4[7]_i_1_n_0    |                     |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | data5[7]_i_1_n_0    |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | data6[7]_i_1_n_0    |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | data7[7]_i_1_n_0    |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | active              | rst_IBUF            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | del_cnt[14]_i_2_n_0 | del_cnt[14]_i_1_n_0 |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG |                     |                     |               19 |             39 |         2.05 |
|  clk_IBUF_BUFG |                     | rst_IBUF            |               40 |            136 |         3.40 |
+----------------+---------------------+---------------------+------------------+----------------+--------------+


