Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  7 21:41:30 2020
| Host         : DESKTOP-4Q5DVQS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/FSM/video_attack_on_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/sel/DOADO[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 11 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.162     -529.596                     57                  388        0.177        0.000                      0                  388        4.500        0.000                       0                   218  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.162     -529.596                     57                  388        0.177        0.000                      0                  388        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           57  Failing Endpoints,  Worst Slack      -10.162ns,  Total Violation     -529.596ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.162ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.136ns  (logic 10.547ns (52.379%)  route 9.589ns (47.621%))
  Logic Levels:           30  (CARRY4=19 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.831    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.160 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.160    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.693 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.693    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.810 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.125 r  display/FSM/state_divider_reg[16]_i_2__0/O[3]
                         net (fo=1, routed)           0.791    24.916    display/FSM/state_divider1[16]
    SLICE_X13Y8          LUT5 (Prop_lut5_I4_O)        0.307    25.223 r  display/FSM/state_divider[16]_i_1__0/O
                         net (fo=1, routed)           0.000    25.223    display/FSM/state_divider[16]_i_1__0_n_0
    SLICE_X13Y8          FDRE                                         r  display/FSM/state_divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.449    14.790    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  display/FSM/state_divider_reg[16]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y8          FDRE (Setup_fdre_C_D)        0.032    15.061    display/FSM/state_divider_reg[16]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -25.223    
  -------------------------------------------------------------------
                         slack                                -10.162    

Slack (VIOLATED) :        -10.129ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.085ns  (logic 10.008ns (49.829%)  route 10.077ns (50.171%))
  Logic Levels:           28  (CARRY4=17 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.556    22.834    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.163 r  display/FSM/state_divider[8]_i_6__0/O
                         net (fo=1, routed)           0.000    23.163    display/FSM/state_divider[8]_i_6__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.590 r  display/FSM/state_divider_reg[8]_i_2__0/O[1]
                         net (fo=1, routed)           1.276    24.866    display/FSM/state_divider1[6]
    SLICE_X29Y2          LUT5 (Prop_lut5_I4_O)        0.306    25.172 r  display/FSM/state_divider[6]_i_1__0/O
                         net (fo=1, routed)           0.000    25.172    display/FSM/state_divider[6]_i_1__0_n_0
    SLICE_X29Y2          FDRE                                         r  display/FSM/state_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.448    14.789    display/FSM/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  display/FSM/state_divider_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X29Y2          FDRE (Setup_fdre_C_D)        0.029    15.043    display/FSM/state_divider_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -25.172    
  -------------------------------------------------------------------
                         slack                                -10.129    

Slack (VIOLATED) :        -10.129ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.128ns  (logic 10.648ns (52.900%)  route 9.480ns (47.100%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.831    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.160 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.160    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.693 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.693    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.810 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.927 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.927    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.044 r  display/FSM/state_divider_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.044    display/FSM/state_divider_reg[20]_i_2__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.201 f  display/FSM/state_divider_reg[31]_i_2__0/CO[1]
                         net (fo=1, routed)           0.682    24.884    display/FSM/state_divider_reg[31]_i_2__0_n_2
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.332    25.216 r  display/FSM/state_divider[31]_i_1__0/O
                         net (fo=1, routed)           0.000    25.216    display/FSM/state_divider[31]_i_1__0_n_0
    SLICE_X10Y16         FDRE                                         r  display/FSM/state_divider_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.444    14.785    display/FSM/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  display/FSM/state_divider_reg[31]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)        0.077    15.087    display/FSM/state_divider_reg[31]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -25.216    
  -------------------------------------------------------------------
                         slack                                -10.129    

Slack (VIOLATED) :        -10.120ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.090ns  (logic 10.556ns (52.543%)  route 9.534ns (47.457%))
  Logic Levels:           31  (CARRY4=20 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.831    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.160 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.160    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.693 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.693    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.810 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.927 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.927    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.146 r  display/FSM/state_divider_reg[20]_i_2__0/O[0]
                         net (fo=1, routed)           0.736    24.883    display/FSM/state_divider1[17]
    SLICE_X13Y12         LUT5 (Prop_lut5_I4_O)        0.295    25.178 r  display/FSM/state_divider[17]_i_1__0/O
                         net (fo=1, routed)           0.000    25.178    display/FSM/state_divider[17]_i_1__0_n_0
    SLICE_X13Y12         FDRE                                         r  display/FSM/state_divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  display/FSM/state_divider_reg[17]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)        0.032    15.058    display/FSM/state_divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -25.178    
  -------------------------------------------------------------------
                         slack                                -10.120    

Slack (VIOLATED) :        -10.084ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.040ns  (logic 10.647ns (53.129%)  route 9.393ns (46.871%))
  Logic Levels:           31  (CARRY4=20 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    display/FSM/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  display/FSM/state_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  display/FSM/state_divider_reg[1]/Q
                         net (fo=2, routed)           0.428     5.972    display/FSM/state_divider[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.628    display/FSM/state_divider3_carry_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 f  display/FSM/state_divider3_carry__0/O[1]
                         net (fo=11, routed)          0.506     7.468    display/FSM/state_divider3_carry__0_n_6
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.303     7.771 r  display/FSM/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.000     7.771    display/FSM/i__carry__0_i_19__0_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.411 r  display/FSM/i__carry__0_i_10__2/O[3]
                         net (fo=11, routed)          0.905     9.317    display/FSM/state_divider4[8]
    SLICE_X31Y5          LUT6 (Prop_lut6_I4_O)        0.306     9.623 r  display/FSM/i__carry__1_i_11__2/O
                         net (fo=1, routed)           0.593    10.215    display/FSM/i__carry__1_i_11__2_n_0
    SLICE_X31Y4          LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  display/FSM/i__carry__1_i_2__3/O
                         net (fo=4, routed)           0.689    11.028    display/FSM/i__carry__1_i_2__3_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  display/FSM/i__carry__1_i_6__3/O
                         net (fo=1, routed)           0.000    11.152    display/FSM/i__carry__1_i_6__3_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.532 r  display/FSM/state_divider2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.532    display/FSM/state_divider2_inferred__0/i__carry__1_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.855 r  display/FSM/state_divider2_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.642    12.497    display/FSM/state_divider2_inferred__0/i__carry__2_n_6
    SLICE_X31Y6          LUT5 (Prop_lut5_I3_O)        0.306    12.803 r  display/FSM/i___171_carry__1_i_2__0/O
                         net (fo=2, routed)           0.623    13.427    display/FSM/i___171_carry__1_i_2__0_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.551 r  display/FSM/i___171_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    13.551    display/FSM/i___171_carry__1_i_6__0_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.949 r  display/FSM/state_divider2_inferred__0/i___171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.949    display/FSM/state_divider2_inferred__0/i___171_carry__1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  display/FSM/state_divider2_inferred__0/i___171_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.063    display/FSM/state_divider2_inferred__0/i___171_carry__2_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.177 r  display/FSM/state_divider2_inferred__0/i___171_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.177    display/FSM/state_divider2_inferred__0/i___171_carry__3_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.291 r  display/FSM/state_divider2_inferred__0/i___171_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.291    display/FSM/state_divider2_inferred__0/i___171_carry__4_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.604 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/O[3]
                         net (fo=18, routed)          1.069    15.672    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.306    15.978 r  display/FSM/i___257_carry_i_1__0/O
                         net (fo=1, routed)           0.630    16.608    display/FSM/i___257_carry_i_1__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.004 r  display/FSM/state_divider2_inferred__0/i___257_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    display/FSM/state_divider2_inferred__0/i___257_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.223 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/O[0]
                         net (fo=2, routed)           0.529    17.753    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_7
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.295    18.048 r  display/FSM/i___332_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.048    display/FSM/i___332_carry_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.581 r  display/FSM/state_divider2_inferred__0/i___332_carry/CO[3]
                         net (fo=1, routed)           0.000    18.581    display/FSM/state_divider2_inferred__0/i___332_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.904 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/O[1]
                         net (fo=1, routed)           0.784    19.687    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_6
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.306    19.993 r  display/FSM/i___368_carry__2_i_5/O
                         net (fo=1, routed)           0.000    19.993    display/FSM/i___368_carry__2_i_5_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.394 r  display/FSM/state_divider2_inferred__0/i___368_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.394    display/FSM/state_divider2_inferred__0/i___368_carry__2_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.633 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/O[2]
                         net (fo=3, routed)           0.603    21.237    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_5
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    22.089 r  display/FSM/state_divider2_inferred__0/i___430_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.089    display/FSM/state_divider2_inferred__0/i___430_carry__2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.246 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.799    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.128 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.128    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.661 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.661    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.984 r  display/FSM/state_divider_reg[12]_i_2__0/O[1]
                         net (fo=1, routed)           0.838    24.822    display/FSM/state_divider1[10]
    SLICE_X13Y11         LUT5 (Prop_lut5_I4_O)        0.306    25.128 r  display/FSM/state_divider[10]_i_1__0/O
                         net (fo=1, routed)           0.000    25.128    display/FSM/state_divider[10]_i_1__0_n_0
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y11         FDRE (Setup_fdre_C_D)        0.031    15.044    display/FSM/state_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -25.128    
  -------------------------------------------------------------------
                         slack                                -10.084    

Slack (VIOLATED) :        -10.066ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.083ns  (logic 10.554ns (52.553%)  route 9.529ns (47.447%))
  Logic Levels:           30  (CARRY4=19 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.831    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.160 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.160    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.693 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.693    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.810 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.133 r  display/FSM/state_divider_reg[16]_i_2__0/O[1]
                         net (fo=1, routed)           0.731    24.864    display/FSM/state_divider1[14]
    SLICE_X12Y13         LUT5 (Prop_lut5_I4_O)        0.306    25.170 r  display/FSM/state_divider[14]_i_1__0/O
                         net (fo=1, routed)           0.000    25.170    display/FSM/state_divider[14]_i_1__0_n_0
    SLICE_X12Y13         FDRE                                         r  display/FSM/state_divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445    14.786    display/FSM/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  display/FSM/state_divider_reg[14]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.079    15.104    display/FSM/state_divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -25.170    
  -------------------------------------------------------------------
                         slack                                -10.066    

Slack (VIOLATED) :        -10.046ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.006ns  (logic 10.465ns (52.309%)  route 9.541ns (47.691%))
  Logic Levels:           30  (CARRY4=19 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.831    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.160 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.160    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.693 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.693    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.810 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.049 r  display/FSM/state_divider_reg[16]_i_2__0/O[2]
                         net (fo=1, routed)           0.743    24.792    display/FSM/state_divider1[15]
    SLICE_X11Y9          LUT5 (Prop_lut5_I4_O)        0.301    25.093 r  display/FSM/state_divider[15]_i_1__0/O
                         net (fo=1, routed)           0.000    25.093    display/FSM/state_divider[15]_i_1__0_n_0
    SLICE_X11Y9          FDRE                                         r  display/FSM/state_divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.449    14.790    display/FSM/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  display/FSM/state_divider_reg[15]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.032    15.047    display/FSM/state_divider_reg[15]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -25.093    
  -------------------------------------------------------------------
                         slack                                -10.046    

Slack (VIOLATED) :        -10.033ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.054ns  (logic 10.430ns (52.008%)  route 9.624ns (47.992%))
  Logic Levels:           29  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.831    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.160 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.160    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.693 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.693    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.008 r  display/FSM/state_divider_reg[12]_i_2__0/O[3]
                         net (fo=1, routed)           0.826    24.835    display/FSM/state_divider1[12]
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.307    25.142 r  display/FSM/state_divider[12]_i_1__0/O
                         net (fo=1, routed)           0.000    25.142    display/FSM/state_divider[12]_i_1__0_n_0
    SLICE_X14Y6          FDRE                                         r  display/FSM/state_divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.450    14.791    display/FSM/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  display/FSM/state_divider_reg[12]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y6          FDRE (Setup_fdre_C_D)        0.079    15.109    display/FSM/state_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -25.142    
  -------------------------------------------------------------------
                         slack                                -10.033    

Slack (VIOLATED) :        -10.026ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.045ns  (logic 10.322ns (51.494%)  route 9.723ns (48.506%))
  Logic Levels:           29  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.831    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.160 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.160    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.693 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.693    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.912 r  display/FSM/state_divider_reg[12]_i_2__0/O[0]
                         net (fo=1, routed)           0.925    24.837    display/FSM/state_divider1[9]
    SLICE_X14Y7          LUT5 (Prop_lut5_I4_O)        0.295    25.132 r  display/FSM/state_divider[9]_i_1__0/O
                         net (fo=1, routed)           0.000    25.132    display/FSM/state_divider[9]_i_1__0_n_0
    SLICE_X14Y7          FDRE                                         r  display/FSM/state_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.449    14.790    display/FSM/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  display/FSM/state_divider_reg[9]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X14Y7          FDRE (Setup_fdre_C_D)        0.077    15.106    display/FSM/state_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -25.132    
  -------------------------------------------------------------------
                         slack                                -10.026    

Slack (VIOLATED) :        -10.026ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.049ns  (logic 10.673ns (53.234%)  route 9.376ns (46.766%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.566     5.087    display/FSM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  display/FSM/state_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  display/FSM/state_divider_reg[10]/Q
                         net (fo=2, routed)           0.924     6.468    display/FSM/state_divider[10]
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 f  display/FSM/state_divider3_carry__2/O[0]
                         net (fo=10, routed)          0.656     8.020    display/FSM/state_divider3_carry__2_n_7
    SLICE_X29Y6          LUT1 (Prop_lut1_I0_O)        0.299     8.319 r  display/FSM/i__carry__2_i_21/O
                         net (fo=1, routed)           0.000     8.319    display/FSM/i__carry__2_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.851 r  display/FSM/i__carry__2_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.851    display/FSM/i__carry__2_i_10__2_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.164 r  display/FSM/i__carry__3_i_10__0/O[3]
                         net (fo=11, routed)          1.194    10.358    display/FSM/state_divider4[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.306    10.664 r  display/FSM/i__carry__4_i_13__0/O
                         net (fo=1, routed)           0.283    10.947    display/FSM/i__carry__4_i_13__0_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  display/FSM/i__carry__4_i_4/O
                         net (fo=4, routed)           0.619    11.689    display/FSM/i__carry__4_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  display/FSM/i___71_carry__4_i_4/O
                         net (fo=1, routed)           0.000    11.813    display/FSM/i___71_carry__4_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  display/FSM/state_divider2_inferred__0/i___71_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.345    display/FSM/state_divider2_inferred__0/i___71_carry__4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  display/FSM/state_divider2_inferred__0/i___71_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.459    display/FSM/state_divider2_inferred__0/i___71_carry__5_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  display/FSM/state_divider2_inferred__0/i___71_carry__6/O[1]
                         net (fo=3, routed)           0.453    13.246    display/FSM/state_divider2_inferred__0/i___71_carry__6_n_6
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.303    13.549 r  display/FSM/i___171_carry__6_i_1__0/O
                         net (fo=1, routed)           0.625    14.174    display/FSM/i___171_carry__6_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.559 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.559    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=13, routed)          1.111    16.005    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.303    16.308 r  display/FSM/i___257_carry__0_i_3__0/O
                         net (fo=1, routed)           0.482    16.790    display/FSM/i___257_carry__0_i_3__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.310 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.310    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.633 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.529    18.161    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306    18.467 r  display/FSM/i___332_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    18.467    display/FSM/i___332_carry__0_i_2__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.847 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.847    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.170 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.784    19.954    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.306    20.260 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.260    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.661 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.661    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.900 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.585    21.485    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.302    21.787 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    21.787    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.278 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.553    22.831    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    23.160 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.160    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.693 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.693    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.810 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.927 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.927    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.044 r  display/FSM/state_divider_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.044    display/FSM/state_divider_reg[20]_i_2__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.263 r  display/FSM/state_divider_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.578    24.841    display/FSM/state_divider1[21]
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.295    25.136 r  display/FSM/state_divider[21]_i_1__0/O
                         net (fo=1, routed)           0.000    25.136    display/FSM/state_divider[21]_i_1__0_n_0
    SLICE_X7Y11          FDRE                                         r  display/FSM/state_divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.514    14.855    display/FSM/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  display/FSM/state_divider_reg[21]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.031    15.111    display/FSM/state_divider_reg[21]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -25.136    
  -------------------------------------------------------------------
                         slack                                -10.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  tx_data_reg[1]/Q
                         net (fo=1, routed)           0.097     1.713    uart_transmitter/Q[1]
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  uart_transmitter/tx_i_2/O
                         net (fo=1, routed)           0.000     1.758    uart_transmitter/tx_i_2_n_0
    SLICE_X3Y12          FDRE                                         r  uart_transmitter/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.862     1.989    uart_transmitter/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  uart_transmitter/tx_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     1.581    uart_transmitter/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.392%)  route 0.135ns (41.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.557     1.440    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  display/vsync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  display/vsync_unit/v_count_reg_reg[3]/Q
                         net (fo=18, routed)          0.135     1.716    display/vsync_unit/y[3]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.048     1.764 r  display/vsync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.764    display/vsync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  display/vsync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.825     1.952    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  display/vsync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.133     1.586    display/vsync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.778%)  route 0.154ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.581     1.464    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  display/vsync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 f  display/vsync_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.154     1.759    display/vsync_unit/Q[8]
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  display/vsync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.804    display/vsync_unit/hsync_next
    SLICE_X6Y22          FDRE                                         r  display/vsync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.851     1.978    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  display/vsync_unit/hsync_reg_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120     1.599    display/vsync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display/FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.020%)  route 0.167ns (46.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.591     1.474    display/FSM/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  display/FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  display/FSM/state_reg[0]/Q
                         net (fo=6, routed)           0.167     1.783    display/FSM/state_reg_n_0_[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.048     1.831 r  display/FSM/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    display/FSM/state[2]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  display/FSM/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.859     1.986    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  display/FSM/state_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.131     1.618    display/FSM/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 display/FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.622%)  route 0.167ns (47.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.591     1.474    display/FSM/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  display/FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  display/FSM/state_reg[0]/Q
                         net (fo=6, routed)           0.167     1.783    display/FSM/state_reg_n_0_[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  display/FSM/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    display/FSM/state[1]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  display/FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.859     1.986    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  display/FSM/state_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.607    display/FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/attack_screen/fight_screen/movable_bar_1/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/fight_screen/movable_bar_1/stop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.591     1.474    display/attack_screen/fight_screen/movable_bar_1/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display/attack_screen/fight_screen/movable_bar_1/stop_reg/Q
                         net (fo=2, routed)           0.175     1.813    uart_receiver/stop_reg_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  uart_receiver/stop_i_1/O
                         net (fo=1, routed)           0.000     1.858    display/attack_screen/fight_screen/movable_bar_1/stop_reg_1
    SLICE_X2Y13          FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.861     1.988    display/attack_screen/fight_screen/movable_bar_1/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/stop_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.120     1.594    display/attack_screen/fight_screen/movable_bar_1/stop_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.630%)  route 0.135ns (37.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.581     1.464    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  display/vsync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.128     1.592 r  display/vsync_unit/h_count_reg_reg[7]/Q
                         net (fo=23, routed)          0.135     1.727    display/vsync_unit/Q[7]
    SLICE_X7Y23          LUT6 (Prop_lut6_I4_O)        0.098     1.825 r  display/vsync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.825    display/vsync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  display/vsync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  display/vsync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.092     1.556    display/vsync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.630%)  route 0.135ns (37.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.581     1.464    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  display/vsync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.128     1.592 r  display/vsync_unit/h_count_reg_reg[7]/Q
                         net (fo=23, routed)          0.135     1.727    display/vsync_unit/Q[7]
    SLICE_X7Y23          LUT6 (Prop_lut6_I5_O)        0.098     1.825 r  display/vsync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.825    display/vsync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X7Y23          FDRE                                         r  display/vsync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  display/vsync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.092     1.556    display/vsync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/attack_screen/fight_screen/movable_bar_1/is_going_left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/fight_screen/movable_bar_1/is_going_left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    display/attack_screen/fight_screen/movable_bar_1/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/is_going_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  display/attack_screen/fight_screen/movable_bar_1/is_going_left_reg/Q
                         net (fo=5, routed)           0.186     1.796    display/fight_screen/in
    SLICE_X8Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.841 r  display/is_going_left_i_1/O
                         net (fo=1, routed)           0.000     1.841    display/attack_screen/fight_screen/movable_bar_1/is_going_left_reg_1
    SLICE_X8Y15          FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/is_going_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    display/attack_screen/fight_screen/movable_bar_1/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/is_going_left_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.120     1.565    display/attack_screen/fight_screen/movable_bar_1/is_going_left_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uart_transmitter/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.589     1.472    uart_transmitter/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  uart_transmitter/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_transmitter/state_reg[3]/Q
                         net (fo=9, routed)           0.185     1.798    uart_transmitter/state_reg_n_0_[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  uart_transmitter/state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    uart_transmitter/state[3]_i_1__0_n_0
    SLICE_X4Y14          FDRE                                         r  uart_transmitter/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.859     1.986    uart_transmitter/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  uart_transmitter/state_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.092     1.564    uart_transmitter/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   display/attack_screen/flame_monster_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2     display/attack_screen/fight_screen/movable_bar_1/move_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y17   display/rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y21    display/rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y21    display/rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y17    display/rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y22    display/rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y22    display/rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y19    display/rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   display/FSM/state_divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   display/FSM/state_divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13   display/FSM/state_divider_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y12   display/FSM/state_divider_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y35   display/attack_screen/atk_FSM/state_divider_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35   display/attack_screen/atk_FSM/state_divider_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y21    display/rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y21    display/rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y17    display/rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y22    display/rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2     display/attack_screen/fight_screen/movable_bar_1/move_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y22    display/rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y22    display/rgb_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y18    display/rgb_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y22    display/rgb_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y16   display/attack_screen/fight_screen/movable_bar_1/rgb_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    display/vsync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y23    display/vsync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y23    display/vsync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y23    display/vsync_unit/h_count_reg_reg[4]/C



