Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/University/Study/2022fall/co/P_7/p7p7/mips_txt_isim_beh.exe -prj D:/University/Study/2022fall/co/P_7/p7p7/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CU.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/W.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/SU.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/NPC.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/MDU.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/M.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/IFU.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/GRF.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/EXT.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/E.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/DATAEXT.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/D.V" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CP0.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CMP.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/ALU.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/TC.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" into library work
WARNING:HDLCompiler:35 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 261: <E_MDUbusy> is already implicitly declared earlier.
WARNING:HDLCompiler:35 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 466: <W_RFDst> is already implicitly declared earlier.
WARNING:HDLCompiler:35 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 468: <W_RFWE> is already implicitly declared earlier.
WARNING:HDLCompiler:35 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 477: <W_FWD> is already implicitly declared earlier.
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/Bridge.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/mips.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/mips_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 105: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 215: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 321: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 470: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/SU.v" Line 13: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/SU.v" Line 40: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/SU.v" Line 59: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:189 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 186: Size mismatch in connection of port <EN>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 288: Size mismatch in connection of port <WE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/University/Study/2022fall/co/P_7/p7p7/../P7_pipeline_cpu/CPU.v" Line 444: Size mismatch in connection of port <EN>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module CU
Compiling module SU
Compiling module IFU
Compiling module D
Compiling module GRF
Compiling module EXT
Compiling module CMP
Compiling module NPC
Compiling module E
Compiling module ALU
Compiling module MDU
Compiling module M
Compiling module DATAEXT
Compiling module CP0
Compiling module W
Compiling module CPU
Compiling module Bridge
Compiling module TC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 21 Verilog Units
Built simulation executable D:/University/Study/2022fall/co/P_7/p7p7/mips_txt_isim_beh.exe
Fuse Memory Usage: 34004 KB
Fuse CPU Usage: 656 ms
