# Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/modeltech64_10.5/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:13 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:39:13 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:13 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:39:13 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:13 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:39:13 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:13 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:39:14 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:14 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:39:14 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:14 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 13:39:14 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:14 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# 
# Top level modules:
# 	MCUbus
# End time: 13:39:14 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:15 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt 
# -- Compiling module AD7606_CTRL
# 
# Top level modules:
# 	AD7606_CTRL
# End time: 13:39:15 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:15 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt 
# -- Compiling module DDS_CTRL
# 
# Top level modules:
# 	DDS_CTRL
# End time: 13:39:15 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:39:15 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt 
# -- Compiling module MCUbus_vlg_tst
# 
# Top level modules:
# 	MCUbus_vlg_tst
# End time: 13:39:15 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  MCUbus_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" MCUbus_vlg_tst 
# Start time: 13:39:15 on Dec 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "AD7606_CTRL(fast)".
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2685) [TFMPC] - Too few port connections for 'ad_ctrl_inst'.  Expected 23, found 14.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'state'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch8'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch7'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch6'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch5'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch4'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch3'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch2'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch1'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2685) [TFMPC] - Too few port connections for 'i2'.  Expected 23, found 1.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch8'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch7'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch6'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch5'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch4'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch3'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch2'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch1'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_range'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_stby'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_convsta'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_convstb'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_reset'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_rd'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_cs'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_os'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'data_ad_os'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_first_data'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_busy'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_data'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'clk'.
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): [PCDPC] - Port size (4) does not match connection size (1) for port 'state'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt(31).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i2 File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(106)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 106
do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:00 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:40:00 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:01 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:40:01 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:01 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:40:01 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:01 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:40:01 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:02 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:40:02 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:02 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 13:40:02 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 22186@XUYIJUN.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:02 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# 
# Top level modules:
# 	MCUbus
# End time: 13:40:02 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:02 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt 
# -- Compiling module AD7606_CTRL
# 
# Top level modules:
# 	AD7606_CTRL
# End time: 13:40:02 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:02 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt 
# -- Compiling module DDS_CTRL
# 
# Top level modules:
# 	DDS_CTRL
# End time: 13:40:02 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:02 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt 
# -- Compiling module MCUbus_vlg_tst
# 
# Top level modules:
# 	MCUbus_vlg_tst
# End time: 13:40:02 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  MCUbus_vlg_tst
# End time: 13:40:09 on Dec 06,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 36
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" MCUbus_vlg_tst 
# Start time: 13:40:09 on Dec 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2685) [TFMPC] - Too few port connections for 'i2'.  Expected 23, found 1.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch8'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch7'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch6'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch5'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch4'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch3'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch2'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch1'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_range'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_stby'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_convsta'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_convstb'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_reset'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_rd'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_cs'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_os'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'data_ad_os'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_first_data'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_busy'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'ad_data'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(79): (vopt-2718) [TFMPC] - Missing connection for port 'clk'.
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(106)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 106
do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:53 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:40:53 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:53 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:40:53 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:53 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:40:53 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:53 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:40:54 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:54 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:40:54 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:54 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 13:40:54 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 22186@XUYIJUN.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:55 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# 
# Top level modules:
# 	MCUbus
# End time: 13:40:55 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:55 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt 
# -- Compiling module AD7606_CTRL
# 
# Top level modules:
# 	AD7606_CTRL
# End time: 13:40:55 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:55 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt 
# -- Compiling module DDS_CTRL
# 
# Top level modules:
# 	DDS_CTRL
# End time: 13:40:55 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:40:55 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt 
# -- Compiling module MCUbus_vlg_tst
# 
# Top level modules:
# 	MCUbus_vlg_tst
# End time: 13:40:55 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  MCUbus_vlg_tst
# End time: 13:40:57 on Dec 06,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 25
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" MCUbus_vlg_tst 
# Start time: 13:40:57 on Dec 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "AD7606_CTRL(fast)".
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2685) [TFMPC] - Too few port connections for 'ad_ctrl_inst'.  Expected 22, found 14.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch8'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch7'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch6'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch5'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch4'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch3'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch2'.
# ** Warning: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(55): (vopt-2718) [TFMPC] - Missing connection for port 'ad_ch1'.
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(102)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 102
add wave -position insertpoint  \
sim:/MCUbus_vlg_tst/i1/ad_ctrl_inst/state
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(102)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 102
run -all
do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:36 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:43:36 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:36 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:43:37 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:37 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:43:37 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:37 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:43:37 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:37 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:43:38 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:38 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 13:43:38 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 22186@XUYIJUN.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:38 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# 
# Top level modules:
# 	MCUbus
# End time: 13:43:38 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:38 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt 
# -- Compiling module AD7606_CTRL
# 
# Top level modules:
# 	AD7606_CTRL
# End time: 13:43:38 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:38 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt 
# -- Compiling module DDS_CTRL
# 
# Top level modules:
# 	DDS_CTRL
# End time: 13:43:38 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:43:38 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt 
# -- Compiling module MCUbus_vlg_tst
# 
# Top level modules:
# 	MCUbus_vlg_tst
# End time: 13:43:38 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  MCUbus_vlg_tst
# End time: 13:43:39 on Dec 06,2024, Elapsed time: 0:02:42
# Errors: 0, Warnings: 21
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" MCUbus_vlg_tst 
# Start time: 13:43:39 on Dec 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "AD7606_CTRL(fast)".
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(102)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 102
add wave -position insertpoint  \
sim:/MCUbus_vlg_tst/i1/ad_ctrl_inst/state
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(102)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 102
do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:41 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:48:41 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:42 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:48:42 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:42 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:48:42 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:42 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:48:43 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:43 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:48:43 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:43 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 13:48:43 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 22186@XUYIJUN.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:44 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# 
# Top level modules:
# 	MCUbus
# End time: 13:48:44 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:44 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt 
# -- Compiling module AD7606_CTRL
# 
# Top level modules:
# 	AD7606_CTRL
# End time: 13:48:44 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:44 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt 
# -- Compiling module DDS_CTRL
# 
# Top level modules:
# 	DDS_CTRL
# End time: 13:48:44 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:48:44 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt 
# -- Compiling module MCUbus_vlg_tst
# 
# Top level modules:
# 	MCUbus_vlg_tst
# End time: 13:48:44 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  MCUbus_vlg_tst
# End time: 13:48:44 on Dec 06,2024, Elapsed time: 0:05:05
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" MCUbus_vlg_tst 
# Start time: 13:48:44 on Dec 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "AD7606_CTRL(fast)".
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(102)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 102
do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:55:58 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:55:58 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:55:59 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:55:59 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:55:59 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:55:59 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:55:59 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:55:59 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:56:00 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:56:00 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:56:00 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 13:56:00 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 22186@XUYIJUN.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:56:00 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# 
# Top level modules:
# 	MCUbus
# End time: 13:56:00 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:56:00 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt 
# -- Compiling module AD7606_CTRL
# 
# Top level modules:
# 	AD7606_CTRL
# End time: 13:56:00 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:56:00 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt 
# -- Compiling module DDS_CTRL
# 
# Top level modules:
# 	DDS_CTRL
# End time: 13:56:00 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:56:00 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt 
# -- Compiling module MCUbus_vlg_tst
# 
# Top level modules:
# 	MCUbus_vlg_tst
# End time: 13:56:00 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  MCUbus_vlg_tst
# End time: 13:56:01 on Dec 06,2024, Elapsed time: 0:07:17
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" MCUbus_vlg_tst 
# Start time: 13:56:01 on Dec 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "AD7606_CTRL(fast)".
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(102)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 102
do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:26 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 14:15:26 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:26 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:15:26 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:26 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:15:27 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:27 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 14:15:27 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:27 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 14:15:27 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:27 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 14:15:27 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 22186@XUYIJUN.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:28 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# 
# Top level modules:
# 	MCUbus
# End time: 14:15:28 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:28 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt 
# -- Compiling module AD7606_CTRL
# 
# Top level modules:
# 	AD7606_CTRL
# End time: 14:15:28 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:28 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt 
# -- Compiling module DDS_CTRL
# 
# Top level modules:
# 	DDS_CTRL
# End time: 14:15:28 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:15:28 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt 
# -- Compiling module MCUbus_vlg_tst
# 
# Top level modules:
# 	MCUbus_vlg_tst
# End time: 14:15:28 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  MCUbus_vlg_tst
# End time: 14:15:28 on Dec 06,2024, Elapsed time: 0:19:27
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" MCUbus_vlg_tst 
# Start time: 14:15:29 on Dec 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "AD7606_CTRL(fast)".
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(102)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 102
do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:21:42 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 14:21:42 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:21:42 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:21:42 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:21:43 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:21:43 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:21:43 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 14:21:43 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:21:43 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 14:21:43 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:21:44 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 14:21:44 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 22186@XUYIJUN.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:21:44 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# ** Error (suppressible): C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(80): (vlog-2388) 'ad_ch1' already declared in this scope (MCUbus).
# ** Error (suppressible): C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(81): (vlog-2388) 'ad_ch2' already declared in this scope (MCUbus).
# ** Error (suppressible): C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(82): (vlog-2388) 'ad_ch3' already declared in this scope (MCUbus).
# ** Error (suppressible): C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(83): (vlog-2388) 'ad_ch4' already declared in this scope (MCUbus).
# ** Error (suppressible): C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(84): (vlog-2388) 'ad_ch5' already declared in this scope (MCUbus).
# ** Error (suppressible): C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(85): (vlog-2388) 'ad_ch6' already declared in this scope (MCUbus).
# ** Error (suppressible): C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(86): (vlog-2388) 'ad_ch7' already declared in this scope (MCUbus).
# ** Error (suppressible): C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(87): (vlog-2388) 'ad_ch8' already declared in this scope (MCUbus).
# End time: 14:21:44 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/modeltech64_10.5/win64/vlog failed.
# Error in macro ./MCUbus_run_msim_rtl_verilog.do line 36
# C:/modeltech64_10.5/win64/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/C..."
do MCUbus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:09 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 15:45:09 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:09 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 15:45:09 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:10 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 15:45:10 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:10 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 15:45:10 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:10 on Dec 06,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 15:45:10 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:11 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work maxii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 15:45:11 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 22186@XUYIJUN.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:11 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt 
# -- Compiling module MCUbus
# 
# Top level modules:
# 	MCUbus
# End time: 15:45:11 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:11 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/AD7606_CTRL.vt 
# -- Compiling module AD7606_CTRL
# 
# Top level modules:
# 	AD7606_CTRL
# End time: 15:45:11 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:11 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt 
# -- Compiling module DDS_CTRL
# 
# Top level modules:
# 	DDS_CTRL
# End time: 15:45:11 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim {C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:45:11 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim" C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt 
# -- Compiling module MCUbus_vlg_tst
# 
# Top level modules:
# 	MCUbus_vlg_tst
# End time: 15:45:11 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  MCUbus_vlg_tst
# End time: 15:45:12 on Dec 06,2024, Elapsed time: 1:29:43
# Errors: 3, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" MCUbus_vlg_tst 
# Start time: 15:45:12 on Dec 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "AD7606_CTRL(fast)".
# Loading work.MCUbus_vlg_tst(fast)
# Loading work.MCUbus(fast)
# Loading work.AD7606_CTRL(fast)
# Loading work.DDS_CTRL(fast)
# ** Warning: (vsim-3015) C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/MCUbus.vt(93): [PCDPC] - Port size (8) does not match connection size (9) for port 'sine_out'. The port definition is at: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt(30).
#    Time: 0 ps  Iteration: 0  Instance: /MCUbus_vlg_tst/i1/dds_inst File: C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/RTL/DDS_CTRL.vt
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt(102)
#    Time: 11625 ns  Iteration: 0  Instance: /MCUbus_vlg_tst
# Break in Module MCUbus_vlg_tst at C:/Users/22186/Desktop/My_Project/HOPE_9201/CPLD/CHT9201/simulation/modelsim/MCUbus.vt line 102
