#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000000000108a640 .scope module, "mux_tb" "mux_tb" 2 5;
 .timescale 0 0;
v00000000010f0d10_0 .net "a", 0 0, L_00000000010f1c10;  1 drivers
v00000000010f17b0_0 .net "a1", 0 0, L_00000000010f1cb0;  1 drivers
v00000000010f0a90_0 .net "b", 0 0, L_00000000010f1d50;  1 drivers
v00000000010f18f0_0 .net "b1", 0 0, L_00000000010f09f0;  1 drivers
v00000000010f1850_0 .var "in", 4 0;
v00000000010f1ad0_0 .net "out2gt", 1 0, L_00000000010f3cc0;  1 drivers
v00000000010f08b0_0 .net "outData", 0 0, L_00000000010f3400;  1 drivers
v00000000010f1b70_0 .net "outbh", 0 0, v000000000107d730_0;  1 drivers
v00000000010f0950_0 .net "outgt", 0 0, L_0000000001093aa0;  1 drivers
v00000000010f0ef0_0 .net "s", 0 0, L_00000000010f1df0;  1 drivers
L_00000000010f1c10 .part v00000000010f1850_0, 4, 1;
L_00000000010f1cb0 .part v00000000010f1850_0, 3, 1;
L_00000000010f1d50 .part v00000000010f1850_0, 2, 1;
L_00000000010f09f0 .part v00000000010f1850_0, 1, 1;
L_00000000010f1df0 .part v00000000010f1850_0, 0, 1;
L_00000000010f23c0 .part v00000000010f1850_0, 3, 2;
L_00000000010f2fa0 .part v00000000010f1850_0, 1, 2;
S_000000000108a7d0 .scope module, "Behavioral" "Mux2_1Behavioral" 2 19, 3 13 0, S_000000000108a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v000000000107d550_0 .net "d0", 0 0, L_00000000010f1c10;  alias, 1 drivers
v000000000107d690_0 .net "d1", 0 0, L_00000000010f1d50;  alias, 1 drivers
v000000000107d730_0 .var "out", 0 0;
v000000000107d910_0 .net "sel", 0 0, L_00000000010f1df0;  alias, 1 drivers
E_0000000001080430 .event edge, v000000000107d910_0, v000000000107d690_0, v000000000107d550_0;
S_000000000108a960 .scope module, "DataFlow" "Mux2_1DataFlow" 2 20, 4 12 0, S_000000000108a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v000000000107daf0_0 .net "d0", 0 0, L_00000000010f1c10;  alias, 1 drivers
v00000000010f0770_0 .net "d1", 0 0, L_00000000010f1d50;  alias, 1 drivers
v00000000010f0590_0 .net "out", 0 0, L_00000000010f3400;  alias, 1 drivers
v00000000010f01d0_0 .net "sel", 0 0, L_00000000010f1df0;  alias, 1 drivers
L_00000000010f3400 .functor MUXZ 1, L_00000000010f1c10, L_00000000010f1d50, L_00000000010f1df0, C4<>;
S_000000000119cc10 .scope module, "Gate" "Mux2_1Gate" 2 21, 5 12 0, S_000000000108a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000000001093800 .functor NOT 1, L_00000000010f1df0, C4<0>, C4<0>, C4<0>;
L_0000000001093950 .functor AND 1, L_00000000010f1c10, L_0000000001093800, C4<1>, C4<1>;
L_0000000001093a30 .functor AND 1, L_00000000010f1d50, L_00000000010f1df0, C4<1>, C4<1>;
L_0000000001093aa0 .functor OR 1, L_0000000001093950, L_0000000001093a30, C4<0>, C4<0>;
v00000000010f1e90_0 .net "d0", 0 0, L_00000000010f1c10;  alias, 1 drivers
v00000000010f1530_0 .net "d1", 0 0, L_00000000010f1d50;  alias, 1 drivers
v00000000010f13f0_0 .net "min0", 0 0, L_0000000001093950;  1 drivers
v00000000010f0310_0 .net "min1", 0 0, L_0000000001093a30;  1 drivers
v00000000010f0130_0 .net "nSel", 0 0, L_0000000001093800;  1 drivers
v00000000010f1170_0 .net "out", 0 0, L_0000000001093aa0;  alias, 1 drivers
v00000000010f10d0_0 .net "sel", 0 0, L_00000000010f1df0;  alias, 1 drivers
S_000000000119cda0 .scope module, "Gate2Bit" "Mux2_1_2Gate" 2 18, 6 12 0, S_000000000108a640;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 2 "out";
L_0000000001094360 .functor NOT 1, L_00000000010f1df0, C4<0>, C4<0>, C4<0>;
L_00000000010943d0 .functor AND 1, L_00000000010f0bd0, L_0000000001094360, C4<1>, C4<1>;
L_0000000001094440 .functor AND 1, L_00000000010f0db0, L_0000000001094360, C4<1>, C4<1>;
L_0000000001094520 .functor AND 1, L_00000000010f0f90, L_00000000010f1df0, C4<1>, C4<1>;
L_00000000010944b0 .functor AND 1, L_00000000010f3180, L_00000000010f1df0, C4<1>, C4<1>;
L_00000000010936b0 .functor OR 1, L_00000000010f2780, L_00000000010f37c0, C4<0>, C4<0>;
L_0000000001093790 .functor OR 1, L_00000000010f2d20, L_00000000010f2b40, C4<0>, C4<0>;
v00000000010f1030_0 .net *"_ivl_1", 0 0, L_00000000010943d0;  1 drivers
v00000000010f12b0_0 .net *"_ivl_10", 0 0, L_0000000001094520;  1 drivers
v00000000010f0810_0 .net *"_ivl_13", 0 0, L_00000000010f0f90;  1 drivers
v00000000010f1a30_0 .net *"_ivl_14", 0 0, L_00000000010944b0;  1 drivers
v00000000010f03b0_0 .net *"_ivl_18", 0 0, L_00000000010f3180;  1 drivers
v00000000010f1350_0 .net *"_ivl_19", 0 0, L_00000000010936b0;  1 drivers
v00000000010f1210_0 .net *"_ivl_22", 0 0, L_00000000010f2780;  1 drivers
v00000000010f0270_0 .net *"_ivl_24", 0 0, L_00000000010f37c0;  1 drivers
v00000000010f0090_0 .net *"_ivl_25", 0 0, L_0000000001093790;  1 drivers
v00000000010f0450_0 .net *"_ivl_29", 0 0, L_00000000010f2d20;  1 drivers
v00000000010f1490_0 .net *"_ivl_31", 0 0, L_00000000010f2b40;  1 drivers
v00000000010f0e50_0 .net *"_ivl_4", 0 0, L_00000000010f0bd0;  1 drivers
v00000000010f04f0_0 .net *"_ivl_5", 0 0, L_0000000001094440;  1 drivers
v00000000010f15d0_0 .net *"_ivl_9", 0 0, L_00000000010f0db0;  1 drivers
v00000000010f1670_0 .net "d0", 1 0, L_00000000010f23c0;  1 drivers
v00000000010f1f30_0 .net "d1", 1 0, L_00000000010f2fa0;  1 drivers
v00000000010f0b30_0 .net "min0", 1 0, L_00000000010f0c70;  1 drivers
v00000000010f06d0_0 .net "min1", 1 0, L_00000000010f3ae0;  1 drivers
v00000000010f1990_0 .net "nSel", 0 0, L_0000000001094360;  1 drivers
v00000000010f0630_0 .net "out", 1 0, L_00000000010f3cc0;  alias, 1 drivers
v00000000010f1710_0 .net "sel", 0 0, L_00000000010f1df0;  alias, 1 drivers
L_00000000010f0bd0 .part L_00000000010f23c0, 0, 1;
L_00000000010f0c70 .concat8 [ 1 1 0 0], L_00000000010943d0, L_0000000001094440;
L_00000000010f0db0 .part L_00000000010f23c0, 1, 1;
L_00000000010f0f90 .part L_00000000010f2fa0, 0, 1;
L_00000000010f3ae0 .concat8 [ 1 1 0 0], L_0000000001094520, L_00000000010944b0;
L_00000000010f3180 .part L_00000000010f2fa0, 1, 1;
L_00000000010f2780 .part L_00000000010f0c70, 0, 1;
L_00000000010f37c0 .part L_00000000010f3ae0, 0, 1;
L_00000000010f3cc0 .concat8 [ 1 1 0 0], L_00000000010936b0, L_0000000001093790;
L_00000000010f2d20 .part L_00000000010f0c70, 1, 1;
L_00000000010f2b40 .part L_00000000010f3ae0, 1, 1;
    .scope S_000000000108a7d0;
T_0 ;
    %wait E_0000000001080430;
    %load/vec4 v000000000107d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000000000107d690_0;
    %store/vec4 v000000000107d730_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000107d550_0;
    %store/vec4 v000000000107d730_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000108a640;
T_1 ;
    %vpi_call 2 25 "$dumpfile", "mux_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000010, S_000000000108a640 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000000010f1850_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000108a640;
T_2 ;
    %vpi_call 2 65 "$monitor", "time: %t ; a = %1b; b = %1b; s = %1b; a[2] = %2b; b[2] = %2b; out 2 gate = %2b; out gate = %1b; out beh = %1b; out data = %1b;", $time, v00000000010f0d10_0, v00000000010f0a90_0, v00000000010f0ef0_0, &PV<v00000000010f1850_0, 3, 2>, &PV<v00000000010f1850_0, 1, 2>, v00000000010f1ad0_0, v00000000010f0950_0, v00000000010f1b70_0, v00000000010f08b0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "mux_tb.v";
    "../Mux2_1Behavioral.v";
    "../Mux2_1DataFlow.v";
    "../Mux2_1Gate.v";
    "../Mux2_1_2Gate.v";
