;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 600000
Time = 36.39
CyclesPerSecond = 16488

; Dispatch stage
Dispatch.Uop.nop = 439
Dispatch.Uop.move = 10517
Dispatch.Uop.add = 31380
Dispatch.Uop.sub = 37179
Dispatch.Uop.mult = 106
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 92472
Dispatch.Uop.and = 10561
Dispatch.Uop.or = 493
Dispatch.Uop.xor = 2532
Dispatch.Uop.not = 9
Dispatch.Uop.shift = 1312
Dispatch.Uop.sign = 153
Dispatch.Uop.fmove = 33
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18
Dispatch.Uop.fpop = 16
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 52695
Dispatch.Uop.store = 36309
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 6310
Dispatch.Uop.ret = 5885
Dispatch.Uop.jump = 2202
Dispatch.Uop.branch = 22677
Dispatch.Uop.ibranch = 1079
Dispatch.Uop.syscall = 77
Dispatch.Integer = 171661
Dispatch.Logic = 15060
Dispatch.FloatingPoint = 67
Dispatch.Memory = 89004
Dispatch.Ctrl = 38153
Dispatch.WndSwitch = 12195
Dispatch.Total = 314461
Dispatch.IPC = 0.5241
Dispatch.DutyCycle = 0.131

; Issue stage
Issue.Uop.nop = 359
Issue.Uop.move = 8870
Issue.Uop.add = 28694
Issue.Uop.sub = 33237
Issue.Uop.mult = 99
Issue.Uop.div = 4
Issue.Uop.effaddr = 83159
Issue.Uop.and = 9055
Issue.Uop.or = 391
Issue.Uop.xor = 2068
Issue.Uop.not = 3
Issue.Uop.shift = 1107
Issue.Uop.sign = 125
Issue.Uop.fmove = 30
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17
Issue.Uop.fpop = 15
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 46021
Issue.Uop.store = 29773
Issue.Uop.prefetch = 0
Issue.Uop.call = 5886
Issue.Uop.ret = 5473
Issue.Uop.jump = 2083
Issue.Uop.branch = 19400
Issue.Uop.ibranch = 986
Issue.Uop.syscall = 76
Issue.Integer = 154063
Issue.Logic = 12749
Issue.FloatingPoint = 62
Issue.Memory = 75794
Issue.Ctrl = 33828
Issue.WndSwitch = 11359
Issue.Total = 276931
Issue.IPC = 0.4616
Issue.DutyCycle = 0.1154

; Commit stage
Commit.Uop.nop = 132
Commit.Uop.move = 7772
Commit.Uop.add = 25391
Commit.Uop.sub = 30815
Commit.Uop.mult = 99
Commit.Uop.div = 4
Commit.Uop.effaddr = 75562
Commit.Uop.and = 8713
Commit.Uop.or = 374
Commit.Uop.xor = 1878
Commit.Uop.not = 3
Commit.Uop.shift = 1027
Commit.Uop.sign = 122
Commit.Uop.fmove = 28
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 14
Commit.Uop.fpop = 14
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 43926
Commit.Uop.store = 29773
Commit.Uop.prefetch = 0
Commit.Uop.call = 5376
Commit.Uop.ret = 5368
Commit.Uop.jump = 1711
Commit.Uop.branch = 19125
Commit.Uop.ibranch = 665
Commit.Uop.syscall = 75
Commit.Integer = 139643
Commit.Logic = 12117
Commit.FloatingPoint = 56
Commit.Memory = 73699
Commit.Ctrl = 32245
Commit.WndSwitch = 10744
Commit.Total = 257967
Commit.IPC = 0.4299
Commit.DutyCycle = 0.1075

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 32245
Commit.Squashed = 56494
Commit.Mispred = 4197
Commit.PredAcc = 0.8698


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 61931
fu.IntAdd.Denied = 182
fu.IntAdd.WaitingTime = 0.00457
fu.IntMult.Accesses = 99
fu.IntMult.Denied = 1
fu.IntMult.WaitingTime = 0.0101
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 83159
fu.EffAddr.Denied = 17556
fu.EffAddr.WaitingTime = 0.1987
fu.Logic.Accesses = 12749
fu.Logic.Denied = 158
fu.Logic.WaitingTime = 0.02385
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 175839
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 168552
Reuse Percentage = 95.86%
Trivial Instructions = 64
Trivial Percentage = 0.04%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
    154602 |             sub |         48 |          0 |                x - 0
    157967 |             sub |         48 |          0 |                x - 0
    159497 |             sub |         58 |          0 |                x - 0
    159502 |             sub |         76 |          0 |                x - 0
    159729 |             sub |         26 |          0 |                x - 0
    159812 |             sub |         75 |          0 |                x - 0
    162311 |             sub |          1 |          0 |                x - 0
    165704 |             sub |         61 |          0 |                x - 0
    166859 |             sub |         50 |          0 |                x - 0
    168796 |             add |         62 |          0 |                x + 0
    171729 |             sub |          0 |          0 |                x - 0
    176858 |             sub |         49 |          0 |                x - 0
    180501 |             sub |         27 |          0 |                x - 0
    181328 |             sub |          1 |          0 |                x - 0
    185970 |             sub |         61 |          0 |                x - 0
    189574 |             sub |         34 |          0 |                x - 0
    190413 |             sub |         76 |          0 |                x - 0
    191462 |             sub |          4 |          0 |                x - 0
    268800 |             sub |         13 |          0 |                x - 0
    272997 |             add |         14 |          0 |                x + 0
    275812 |             sub |         74 |          0 |                x - 0
    282195 |             add |         36 |          0 |                x + 0
    291980 |             sub |         62 |          0 |                x - 0
    302433 |             add |         40 |          0 |                x + 0
    303463 |             sub |          2 |          0 |                x - 0
    319127 |             sub |         55 |          0 |                x - 0
    324502 |             sub |         44 |          0 |                x - 0
    341642 |             sub |         34 |          0 |                x - 0
    346244 |             sub |         78 |          0 |                x - 0
    348759 |             sub |         60 |          0 |                x - 0
    348760 |             add |         39 |          0 |                x + 0
    350885 |             sub |         74 |          0 |                x - 0
    350994 |             sub |         59 |          0 |                x - 0
    355442 |             sub |          5 |          0 |                x - 0
    355667 |             sub |         38 |          0 |                x - 0
    390780 |             sub |         43 |          0 |                x - 0
    399953 |             sub |         59 |          0 |                x - 0
    417492 |             sub |         66 |          0 |                x - 0
    426228 |             add |         63 |          0 |                x + 0
    434097 |             sub |         36 |          0 |                x - 0
    438605 |             sub |         57 |          0 |                x - 0
    440658 |             sub |         14 |          0 |                x - 0
    443692 |             add |         25 |          0 |                x + 0
    444172 |             add |         51 |          0 |                x + 0
    449689 |            mult |         27 |          0 |                x * 0
    451092 |             sub |         31 |          0 |                x - 0
    452483 |             sub |         79 |          0 |                x - 0
    455143 |             sub |         17 |          0 |                x - 0
    459875 |             sub |         39 |          0 |                x - 0
    462662 |             sub |         26 |          0 |                x - 0
    465907 |             sub |         59 |          0 |                x - 0
    468602 |             sub |         62 |          0 |                x - 0
    485844 |             sub |         56 |          0 |                x - 0
    500058 |             sub |         63 |          0 |                x - 0
    501193 |             sub |         26 |          0 |                x - 0
    510955 |             sub |         61 |          0 |                x - 0
    512595 |             sub |         46 |          0 |                x - 0
    513803 |             sub |          9 |          0 |                x - 0
    516020 |             sub |         38 |          0 |                x - 0
    516023 |             sub |         27 |          0 |                x - 0
    520318 |             sub |         75 |          0 |                x - 0
    522394 |             sub |         25 |          0 |                x - 0
    536163 |             sub |         58 |          0 |                x - 0
    544169 |             sub |         77 |          0 |                x - 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 1068
Correct Predictions: 554
Confident Predictions: 0
Correct Confident Predictions: 554
Overall Accuracy: 51.8727%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 6064
Correct Predictions: 2505
Confident Predictions: 2422
Correct Confident Predictions: 1073
Overall Accuracy: 41.3094%
Confident Predictions Accuracy: 44.3022%


; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 257967
Dispatch.Stall.spec = 56494
Dispatch.Stall.uop_queue = 1441344
Dispatch.Stall.rob = 625112
Dispatch.Stall.iq = 7088
Dispatch.Stall.lsq = 10536
Dispatch.Stall.rename = 892
Dispatch.Stall.ctx = 563

; Dispatch stage
Dispatch.Uop.nop = 439
Dispatch.Uop.move = 10517
Dispatch.Uop.add = 31380
Dispatch.Uop.sub = 37179
Dispatch.Uop.mult = 106
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 92472
Dispatch.Uop.and = 10561
Dispatch.Uop.or = 493
Dispatch.Uop.xor = 2532
Dispatch.Uop.not = 9
Dispatch.Uop.shift = 1312
Dispatch.Uop.sign = 153
Dispatch.Uop.fmove = 33
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18
Dispatch.Uop.fpop = 16
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 52695
Dispatch.Uop.store = 36309
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 6310
Dispatch.Uop.ret = 5885
Dispatch.Uop.jump = 2202
Dispatch.Uop.branch = 22677
Dispatch.Uop.ibranch = 1079
Dispatch.Uop.syscall = 77
Dispatch.Integer = 171661
Dispatch.Logic = 15060
Dispatch.FloatingPoint = 67
Dispatch.Memory = 89004
Dispatch.Ctrl = 38153
Dispatch.WndSwitch = 12195
Dispatch.Total = 314461
Dispatch.IPC = 0.5241
Dispatch.DutyCycle = 0.131

; Issue stage
Issue.Uop.nop = 359
Issue.Uop.move = 8870
Issue.Uop.add = 28694
Issue.Uop.sub = 33237
Issue.Uop.mult = 99
Issue.Uop.div = 4
Issue.Uop.effaddr = 83159
Issue.Uop.and = 9055
Issue.Uop.or = 391
Issue.Uop.xor = 2068
Issue.Uop.not = 3
Issue.Uop.shift = 1107
Issue.Uop.sign = 125
Issue.Uop.fmove = 30
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17
Issue.Uop.fpop = 15
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 46021
Issue.Uop.store = 29773
Issue.Uop.prefetch = 0
Issue.Uop.call = 5886
Issue.Uop.ret = 5473
Issue.Uop.jump = 2083
Issue.Uop.branch = 19400
Issue.Uop.ibranch = 986
Issue.Uop.syscall = 76
Issue.Integer = 154063
Issue.Logic = 12749
Issue.FloatingPoint = 62
Issue.Memory = 75794
Issue.Ctrl = 33828
Issue.WndSwitch = 11359
Issue.Total = 276931
Issue.IPC = 0.4616
Issue.DutyCycle = 0.1154

; Commit stage
Commit.Uop.nop = 132
Commit.Uop.move = 7772
Commit.Uop.add = 25391
Commit.Uop.sub = 30815
Commit.Uop.mult = 99
Commit.Uop.div = 4
Commit.Uop.effaddr = 75562
Commit.Uop.and = 8713
Commit.Uop.or = 374
Commit.Uop.xor = 1878
Commit.Uop.not = 3
Commit.Uop.shift = 1027
Commit.Uop.sign = 122
Commit.Uop.fmove = 28
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 14
Commit.Uop.fpop = 14
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 43926
Commit.Uop.store = 29773
Commit.Uop.prefetch = 0
Commit.Uop.call = 5376
Commit.Uop.ret = 5368
Commit.Uop.jump = 1711
Commit.Uop.branch = 19125
Commit.Uop.ibranch = 665
Commit.Uop.syscall = 75
Commit.Integer = 139643
Commit.Logic = 12117
Commit.FloatingPoint = 56
Commit.Memory = 73699
Commit.Ctrl = 32245
Commit.WndSwitch = 10744
Commit.Total = 257967
Commit.IPC = 0.4299
Commit.DutyCycle = 0.1075

; Committed branches
Commit.Branches = 32245
Commit.Squashed = 56494
Commit.Mispred = 4197
Commit.PredAcc = 0.8698

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 439
Dispatch.Uop.move = 10517
Dispatch.Uop.add = 31380
Dispatch.Uop.sub = 37179
Dispatch.Uop.mult = 106
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 92472
Dispatch.Uop.and = 10561
Dispatch.Uop.or = 493
Dispatch.Uop.xor = 2532
Dispatch.Uop.not = 9
Dispatch.Uop.shift = 1312
Dispatch.Uop.sign = 153
Dispatch.Uop.fmove = 33
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18
Dispatch.Uop.fpop = 16
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 52695
Dispatch.Uop.store = 36309
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 6310
Dispatch.Uop.ret = 5885
Dispatch.Uop.jump = 2202
Dispatch.Uop.branch = 22677
Dispatch.Uop.ibranch = 1079
Dispatch.Uop.syscall = 77
Dispatch.Integer = 171661
Dispatch.Logic = 15060
Dispatch.FloatingPoint = 67
Dispatch.Memory = 89004
Dispatch.Ctrl = 38153
Dispatch.WndSwitch = 12195
Dispatch.Total = 314461
Dispatch.IPC = 0.5241
Dispatch.DutyCycle = 0.131

; Issue stage
Issue.Uop.nop = 359
Issue.Uop.move = 8870
Issue.Uop.add = 28694
Issue.Uop.sub = 33237
Issue.Uop.mult = 99
Issue.Uop.div = 4
Issue.Uop.effaddr = 83159
Issue.Uop.and = 9055
Issue.Uop.or = 391
Issue.Uop.xor = 2068
Issue.Uop.not = 3
Issue.Uop.shift = 1107
Issue.Uop.sign = 125
Issue.Uop.fmove = 30
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17
Issue.Uop.fpop = 15
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 46021
Issue.Uop.store = 29773
Issue.Uop.prefetch = 0
Issue.Uop.call = 5886
Issue.Uop.ret = 5473
Issue.Uop.jump = 2083
Issue.Uop.branch = 19400
Issue.Uop.ibranch = 986
Issue.Uop.syscall = 76
Issue.Integer = 154063
Issue.Logic = 12749
Issue.FloatingPoint = 62
Issue.Memory = 75794
Issue.Ctrl = 33828
Issue.WndSwitch = 11359
Issue.Total = 276931
Issue.IPC = 0.4616
Issue.DutyCycle = 0.1154

; Commit stage
Commit.Uop.nop = 132
Commit.Uop.move = 7772
Commit.Uop.add = 25391
Commit.Uop.sub = 30815
Commit.Uop.mult = 99
Commit.Uop.div = 4
Commit.Uop.effaddr = 75562
Commit.Uop.and = 8713
Commit.Uop.or = 374
Commit.Uop.xor = 1878
Commit.Uop.not = 3
Commit.Uop.shift = 1027
Commit.Uop.sign = 122
Commit.Uop.fmove = 28
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 14
Commit.Uop.fpop = 14
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 43926
Commit.Uop.store = 29773
Commit.Uop.prefetch = 0
Commit.Uop.call = 5376
Commit.Uop.ret = 5368
Commit.Uop.jump = 1711
Commit.Uop.branch = 19125
Commit.Uop.ibranch = 665
Commit.Uop.syscall = 75
Commit.Integer = 139643
Commit.Logic = 12117
Commit.FloatingPoint = 56
Commit.Memory = 73699
Commit.Ctrl = 32245
Commit.WndSwitch = 10744
Commit.Total = 257967
Commit.IPC = 0.4299
Commit.DutyCycle = 0.1075

; Committed branches
Commit.Branches = 32245
Commit.Squashed = 56494
Commit.Mispred = 4197
Commit.PredAcc = 0.8698

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 257967
ROB.Writes = 314461
IQ.Size = 40
IQ.Reads = 201137
IQ.Writes = 225457
LSQ.Size = 20
LSQ.Reads = 75794
LSQ.Writes = 89004
RF_Int.Size = 80
RF_Int.Reads = 313314
RF_Int.Writes = 208964
RF_Fp.Size = 40
RF_Fp.Reads = 15
RF_Fp.Writes = 15
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 358798
RAT.IntWrites = 219354
RAT.FpReads = 16
RAT.FpWrites = 17
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 39183
BTB.Writes = 32245

