
NixieTubeClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059dc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08005a9c  08005a9c  00006a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b54  08005b54  00007860  2**0
                  CONTENTS
  4 .ARM          00000008  08005b54  08005b54  00006b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b5c  08005b5c  00007860  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b5c  08005b5c  00006b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b60  08005b60  00006b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000860  20000000  08005b64  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cac  20000860  080063c4  00007860  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000150c  080063c4  0000850c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007860  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dd81  00000000  00000000  00007888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000417d  00000000  00000000  00025609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000c9e1  00000000  00000000  00029786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001300  00000000  00000000  00036168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000107d  00000000  00000000  00037468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014c00  00000000  00000000  000384e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002097a  00000000  00000000  0004d0e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00077363  00000000  00000000  0006da5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e4dc2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003544  00000000  00000000  000e4e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  000e834c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000860 	.word	0x20000860
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005a84 	.word	0x08005a84

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000864 	.word	0x20000864
 8000104:	08005a84 	.word	0x08005a84

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	0008      	movs	r0, r1
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	@ (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	@ (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f84c 	bl	80004c0 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_lmul>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	46ce      	mov	lr, r9
 8000438:	4699      	mov	r9, r3
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	469c      	mov	ip, r3
 800043e:	0413      	lsls	r3, r2, #16
 8000440:	4647      	mov	r7, r8
 8000442:	0c1b      	lsrs	r3, r3, #16
 8000444:	001d      	movs	r5, r3
 8000446:	000e      	movs	r6, r1
 8000448:	4661      	mov	r1, ip
 800044a:	0404      	lsls	r4, r0, #16
 800044c:	0c24      	lsrs	r4, r4, #16
 800044e:	b580      	push	{r7, lr}
 8000450:	0007      	movs	r7, r0
 8000452:	0c10      	lsrs	r0, r2, #16
 8000454:	434b      	muls	r3, r1
 8000456:	4365      	muls	r5, r4
 8000458:	4341      	muls	r1, r0
 800045a:	4360      	muls	r0, r4
 800045c:	0c2c      	lsrs	r4, r5, #16
 800045e:	18c0      	adds	r0, r0, r3
 8000460:	1824      	adds	r4, r4, r0
 8000462:	468c      	mov	ip, r1
 8000464:	42a3      	cmp	r3, r4
 8000466:	d903      	bls.n	8000470 <__aeabi_lmul+0x3c>
 8000468:	2380      	movs	r3, #128	@ 0x80
 800046a:	025b      	lsls	r3, r3, #9
 800046c:	4698      	mov	r8, r3
 800046e:	44c4      	add	ip, r8
 8000470:	4649      	mov	r1, r9
 8000472:	4379      	muls	r1, r7
 8000474:	4356      	muls	r6, r2
 8000476:	0c23      	lsrs	r3, r4, #16
 8000478:	042d      	lsls	r5, r5, #16
 800047a:	0c2d      	lsrs	r5, r5, #16
 800047c:	1989      	adds	r1, r1, r6
 800047e:	4463      	add	r3, ip
 8000480:	0424      	lsls	r4, r4, #16
 8000482:	1960      	adds	r0, r4, r5
 8000484:	18c9      	adds	r1, r1, r3
 8000486:	bcc0      	pop	{r6, r7}
 8000488:	46b9      	mov	r9, r7
 800048a:	46b0      	mov	r8, r6
 800048c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_f2uiz>:
 8000490:	219e      	movs	r1, #158	@ 0x9e
 8000492:	b510      	push	{r4, lr}
 8000494:	05c9      	lsls	r1, r1, #23
 8000496:	1c04      	adds	r4, r0, #0
 8000498:	f000 ff8a 	bl	80013b0 <__aeabi_fcmpge>
 800049c:	2800      	cmp	r0, #0
 800049e:	d103      	bne.n	80004a8 <__aeabi_f2uiz+0x18>
 80004a0:	1c20      	adds	r0, r4, #0
 80004a2:	f000 fbbb 	bl	8000c1c <__aeabi_f2iz>
 80004a6:	bd10      	pop	{r4, pc}
 80004a8:	219e      	movs	r1, #158	@ 0x9e
 80004aa:	1c20      	adds	r0, r4, #0
 80004ac:	05c9      	lsls	r1, r1, #23
 80004ae:	f000 fa11 	bl	80008d4 <__aeabi_fsub>
 80004b2:	f000 fbb3 	bl	8000c1c <__aeabi_f2iz>
 80004b6:	2380      	movs	r3, #128	@ 0x80
 80004b8:	061b      	lsls	r3, r3, #24
 80004ba:	469c      	mov	ip, r3
 80004bc:	4460      	add	r0, ip
 80004be:	e7f2      	b.n	80004a6 <__aeabi_f2uiz+0x16>

080004c0 <__udivmoddi4>:
 80004c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004c2:	4657      	mov	r7, sl
 80004c4:	464e      	mov	r6, r9
 80004c6:	4645      	mov	r5, r8
 80004c8:	46de      	mov	lr, fp
 80004ca:	b5e0      	push	{r5, r6, r7, lr}
 80004cc:	0004      	movs	r4, r0
 80004ce:	000d      	movs	r5, r1
 80004d0:	4692      	mov	sl, r2
 80004d2:	4699      	mov	r9, r3
 80004d4:	b083      	sub	sp, #12
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d830      	bhi.n	800053c <__udivmoddi4+0x7c>
 80004da:	d02d      	beq.n	8000538 <__udivmoddi4+0x78>
 80004dc:	4649      	mov	r1, r9
 80004de:	4650      	mov	r0, sl
 80004e0:	f000 ff8e 	bl	8001400 <__clzdi2>
 80004e4:	0029      	movs	r1, r5
 80004e6:	0006      	movs	r6, r0
 80004e8:	0020      	movs	r0, r4
 80004ea:	f000 ff89 	bl	8001400 <__clzdi2>
 80004ee:	1a33      	subs	r3, r6, r0
 80004f0:	4698      	mov	r8, r3
 80004f2:	3b20      	subs	r3, #32
 80004f4:	d434      	bmi.n	8000560 <__udivmoddi4+0xa0>
 80004f6:	469b      	mov	fp, r3
 80004f8:	4653      	mov	r3, sl
 80004fa:	465a      	mov	r2, fp
 80004fc:	4093      	lsls	r3, r2
 80004fe:	4642      	mov	r2, r8
 8000500:	001f      	movs	r7, r3
 8000502:	4653      	mov	r3, sl
 8000504:	4093      	lsls	r3, r2
 8000506:	001e      	movs	r6, r3
 8000508:	42af      	cmp	r7, r5
 800050a:	d83b      	bhi.n	8000584 <__udivmoddi4+0xc4>
 800050c:	42af      	cmp	r7, r5
 800050e:	d100      	bne.n	8000512 <__udivmoddi4+0x52>
 8000510:	e079      	b.n	8000606 <__udivmoddi4+0x146>
 8000512:	465b      	mov	r3, fp
 8000514:	1ba4      	subs	r4, r4, r6
 8000516:	41bd      	sbcs	r5, r7
 8000518:	2b00      	cmp	r3, #0
 800051a:	da00      	bge.n	800051e <__udivmoddi4+0x5e>
 800051c:	e076      	b.n	800060c <__udivmoddi4+0x14c>
 800051e:	2200      	movs	r2, #0
 8000520:	2300      	movs	r3, #0
 8000522:	9200      	str	r2, [sp, #0]
 8000524:	9301      	str	r3, [sp, #4]
 8000526:	2301      	movs	r3, #1
 8000528:	465a      	mov	r2, fp
 800052a:	4093      	lsls	r3, r2
 800052c:	9301      	str	r3, [sp, #4]
 800052e:	2301      	movs	r3, #1
 8000530:	4642      	mov	r2, r8
 8000532:	4093      	lsls	r3, r2
 8000534:	9300      	str	r3, [sp, #0]
 8000536:	e029      	b.n	800058c <__udivmoddi4+0xcc>
 8000538:	4282      	cmp	r2, r0
 800053a:	d9cf      	bls.n	80004dc <__udivmoddi4+0x1c>
 800053c:	2200      	movs	r2, #0
 800053e:	2300      	movs	r3, #0
 8000540:	9200      	str	r2, [sp, #0]
 8000542:	9301      	str	r3, [sp, #4]
 8000544:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <__udivmoddi4+0x8e>
 800054a:	601c      	str	r4, [r3, #0]
 800054c:	605d      	str	r5, [r3, #4]
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	b003      	add	sp, #12
 8000554:	bcf0      	pop	{r4, r5, r6, r7}
 8000556:	46bb      	mov	fp, r7
 8000558:	46b2      	mov	sl, r6
 800055a:	46a9      	mov	r9, r5
 800055c:	46a0      	mov	r8, r4
 800055e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000560:	4642      	mov	r2, r8
 8000562:	469b      	mov	fp, r3
 8000564:	2320      	movs	r3, #32
 8000566:	1a9b      	subs	r3, r3, r2
 8000568:	4652      	mov	r2, sl
 800056a:	40da      	lsrs	r2, r3
 800056c:	4641      	mov	r1, r8
 800056e:	0013      	movs	r3, r2
 8000570:	464a      	mov	r2, r9
 8000572:	408a      	lsls	r2, r1
 8000574:	0017      	movs	r7, r2
 8000576:	4642      	mov	r2, r8
 8000578:	431f      	orrs	r7, r3
 800057a:	4653      	mov	r3, sl
 800057c:	4093      	lsls	r3, r2
 800057e:	001e      	movs	r6, r3
 8000580:	42af      	cmp	r7, r5
 8000582:	d9c3      	bls.n	800050c <__udivmoddi4+0x4c>
 8000584:	2200      	movs	r2, #0
 8000586:	2300      	movs	r3, #0
 8000588:	9200      	str	r2, [sp, #0]
 800058a:	9301      	str	r3, [sp, #4]
 800058c:	4643      	mov	r3, r8
 800058e:	2b00      	cmp	r3, #0
 8000590:	d0d8      	beq.n	8000544 <__udivmoddi4+0x84>
 8000592:	07fb      	lsls	r3, r7, #31
 8000594:	0872      	lsrs	r2, r6, #1
 8000596:	431a      	orrs	r2, r3
 8000598:	4646      	mov	r6, r8
 800059a:	087b      	lsrs	r3, r7, #1
 800059c:	e00e      	b.n	80005bc <__udivmoddi4+0xfc>
 800059e:	42ab      	cmp	r3, r5
 80005a0:	d101      	bne.n	80005a6 <__udivmoddi4+0xe6>
 80005a2:	42a2      	cmp	r2, r4
 80005a4:	d80c      	bhi.n	80005c0 <__udivmoddi4+0x100>
 80005a6:	1aa4      	subs	r4, r4, r2
 80005a8:	419d      	sbcs	r5, r3
 80005aa:	2001      	movs	r0, #1
 80005ac:	1924      	adds	r4, r4, r4
 80005ae:	416d      	adcs	r5, r5
 80005b0:	2100      	movs	r1, #0
 80005b2:	3e01      	subs	r6, #1
 80005b4:	1824      	adds	r4, r4, r0
 80005b6:	414d      	adcs	r5, r1
 80005b8:	2e00      	cmp	r6, #0
 80005ba:	d006      	beq.n	80005ca <__udivmoddi4+0x10a>
 80005bc:	42ab      	cmp	r3, r5
 80005be:	d9ee      	bls.n	800059e <__udivmoddi4+0xde>
 80005c0:	3e01      	subs	r6, #1
 80005c2:	1924      	adds	r4, r4, r4
 80005c4:	416d      	adcs	r5, r5
 80005c6:	2e00      	cmp	r6, #0
 80005c8:	d1f8      	bne.n	80005bc <__udivmoddi4+0xfc>
 80005ca:	9800      	ldr	r0, [sp, #0]
 80005cc:	9901      	ldr	r1, [sp, #4]
 80005ce:	465b      	mov	r3, fp
 80005d0:	1900      	adds	r0, r0, r4
 80005d2:	4169      	adcs	r1, r5
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	db24      	blt.n	8000622 <__udivmoddi4+0x162>
 80005d8:	002b      	movs	r3, r5
 80005da:	465a      	mov	r2, fp
 80005dc:	4644      	mov	r4, r8
 80005de:	40d3      	lsrs	r3, r2
 80005e0:	002a      	movs	r2, r5
 80005e2:	40e2      	lsrs	r2, r4
 80005e4:	001c      	movs	r4, r3
 80005e6:	465b      	mov	r3, fp
 80005e8:	0015      	movs	r5, r2
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	db2a      	blt.n	8000644 <__udivmoddi4+0x184>
 80005ee:	0026      	movs	r6, r4
 80005f0:	409e      	lsls	r6, r3
 80005f2:	0033      	movs	r3, r6
 80005f4:	0026      	movs	r6, r4
 80005f6:	4647      	mov	r7, r8
 80005f8:	40be      	lsls	r6, r7
 80005fa:	0032      	movs	r2, r6
 80005fc:	1a80      	subs	r0, r0, r2
 80005fe:	4199      	sbcs	r1, r3
 8000600:	9000      	str	r0, [sp, #0]
 8000602:	9101      	str	r1, [sp, #4]
 8000604:	e79e      	b.n	8000544 <__udivmoddi4+0x84>
 8000606:	42a3      	cmp	r3, r4
 8000608:	d8bc      	bhi.n	8000584 <__udivmoddi4+0xc4>
 800060a:	e782      	b.n	8000512 <__udivmoddi4+0x52>
 800060c:	4642      	mov	r2, r8
 800060e:	2320      	movs	r3, #32
 8000610:	2100      	movs	r1, #0
 8000612:	1a9b      	subs	r3, r3, r2
 8000614:	2200      	movs	r2, #0
 8000616:	9100      	str	r1, [sp, #0]
 8000618:	9201      	str	r2, [sp, #4]
 800061a:	2201      	movs	r2, #1
 800061c:	40da      	lsrs	r2, r3
 800061e:	9201      	str	r2, [sp, #4]
 8000620:	e785      	b.n	800052e <__udivmoddi4+0x6e>
 8000622:	4642      	mov	r2, r8
 8000624:	2320      	movs	r3, #32
 8000626:	1a9b      	subs	r3, r3, r2
 8000628:	002a      	movs	r2, r5
 800062a:	4646      	mov	r6, r8
 800062c:	409a      	lsls	r2, r3
 800062e:	0023      	movs	r3, r4
 8000630:	40f3      	lsrs	r3, r6
 8000632:	4644      	mov	r4, r8
 8000634:	4313      	orrs	r3, r2
 8000636:	002a      	movs	r2, r5
 8000638:	40e2      	lsrs	r2, r4
 800063a:	001c      	movs	r4, r3
 800063c:	465b      	mov	r3, fp
 800063e:	0015      	movs	r5, r2
 8000640:	2b00      	cmp	r3, #0
 8000642:	dad4      	bge.n	80005ee <__udivmoddi4+0x12e>
 8000644:	4642      	mov	r2, r8
 8000646:	002f      	movs	r7, r5
 8000648:	2320      	movs	r3, #32
 800064a:	0026      	movs	r6, r4
 800064c:	4097      	lsls	r7, r2
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	40de      	lsrs	r6, r3
 8000652:	003b      	movs	r3, r7
 8000654:	4333      	orrs	r3, r6
 8000656:	e7cd      	b.n	80005f4 <__udivmoddi4+0x134>

08000658 <__aeabi_fmul>:
 8000658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800065a:	464f      	mov	r7, r9
 800065c:	4646      	mov	r6, r8
 800065e:	46d6      	mov	lr, sl
 8000660:	0243      	lsls	r3, r0, #9
 8000662:	0a5b      	lsrs	r3, r3, #9
 8000664:	0045      	lsls	r5, r0, #1
 8000666:	b5c0      	push	{r6, r7, lr}
 8000668:	4699      	mov	r9, r3
 800066a:	1c0f      	adds	r7, r1, #0
 800066c:	0e2d      	lsrs	r5, r5, #24
 800066e:	0fc6      	lsrs	r6, r0, #31
 8000670:	2d00      	cmp	r5, #0
 8000672:	d100      	bne.n	8000676 <__aeabi_fmul+0x1e>
 8000674:	e088      	b.n	8000788 <__aeabi_fmul+0x130>
 8000676:	2dff      	cmp	r5, #255	@ 0xff
 8000678:	d100      	bne.n	800067c <__aeabi_fmul+0x24>
 800067a:	e08d      	b.n	8000798 <__aeabi_fmul+0x140>
 800067c:	2280      	movs	r2, #128	@ 0x80
 800067e:	00db      	lsls	r3, r3, #3
 8000680:	04d2      	lsls	r2, r2, #19
 8000682:	431a      	orrs	r2, r3
 8000684:	2300      	movs	r3, #0
 8000686:	4691      	mov	r9, r2
 8000688:	4698      	mov	r8, r3
 800068a:	469a      	mov	sl, r3
 800068c:	3d7f      	subs	r5, #127	@ 0x7f
 800068e:	027c      	lsls	r4, r7, #9
 8000690:	007b      	lsls	r3, r7, #1
 8000692:	0a64      	lsrs	r4, r4, #9
 8000694:	0e1b      	lsrs	r3, r3, #24
 8000696:	0fff      	lsrs	r7, r7, #31
 8000698:	2b00      	cmp	r3, #0
 800069a:	d068      	beq.n	800076e <__aeabi_fmul+0x116>
 800069c:	2bff      	cmp	r3, #255	@ 0xff
 800069e:	d021      	beq.n	80006e4 <__aeabi_fmul+0x8c>
 80006a0:	2280      	movs	r2, #128	@ 0x80
 80006a2:	00e4      	lsls	r4, r4, #3
 80006a4:	04d2      	lsls	r2, r2, #19
 80006a6:	4314      	orrs	r4, r2
 80006a8:	4642      	mov	r2, r8
 80006aa:	3b7f      	subs	r3, #127	@ 0x7f
 80006ac:	195b      	adds	r3, r3, r5
 80006ae:	2100      	movs	r1, #0
 80006b0:	1c5d      	adds	r5, r3, #1
 80006b2:	2a0a      	cmp	r2, #10
 80006b4:	dc2e      	bgt.n	8000714 <__aeabi_fmul+0xbc>
 80006b6:	407e      	eors	r6, r7
 80006b8:	4642      	mov	r2, r8
 80006ba:	2a02      	cmp	r2, #2
 80006bc:	dc23      	bgt.n	8000706 <__aeabi_fmul+0xae>
 80006be:	3a01      	subs	r2, #1
 80006c0:	2a01      	cmp	r2, #1
 80006c2:	d900      	bls.n	80006c6 <__aeabi_fmul+0x6e>
 80006c4:	e0bd      	b.n	8000842 <__aeabi_fmul+0x1ea>
 80006c6:	2902      	cmp	r1, #2
 80006c8:	d06e      	beq.n	80007a8 <__aeabi_fmul+0x150>
 80006ca:	2901      	cmp	r1, #1
 80006cc:	d12c      	bne.n	8000728 <__aeabi_fmul+0xd0>
 80006ce:	2000      	movs	r0, #0
 80006d0:	2200      	movs	r2, #0
 80006d2:	05c0      	lsls	r0, r0, #23
 80006d4:	07f6      	lsls	r6, r6, #31
 80006d6:	4310      	orrs	r0, r2
 80006d8:	4330      	orrs	r0, r6
 80006da:	bce0      	pop	{r5, r6, r7}
 80006dc:	46ba      	mov	sl, r7
 80006de:	46b1      	mov	r9, r6
 80006e0:	46a8      	mov	r8, r5
 80006e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e4:	002b      	movs	r3, r5
 80006e6:	33ff      	adds	r3, #255	@ 0xff
 80006e8:	2c00      	cmp	r4, #0
 80006ea:	d065      	beq.n	80007b8 <__aeabi_fmul+0x160>
 80006ec:	2203      	movs	r2, #3
 80006ee:	4641      	mov	r1, r8
 80006f0:	4311      	orrs	r1, r2
 80006f2:	0032      	movs	r2, r6
 80006f4:	3501      	adds	r5, #1
 80006f6:	4688      	mov	r8, r1
 80006f8:	407a      	eors	r2, r7
 80006fa:	35ff      	adds	r5, #255	@ 0xff
 80006fc:	290a      	cmp	r1, #10
 80006fe:	dd00      	ble.n	8000702 <__aeabi_fmul+0xaa>
 8000700:	e0d8      	b.n	80008b4 <__aeabi_fmul+0x25c>
 8000702:	0016      	movs	r6, r2
 8000704:	2103      	movs	r1, #3
 8000706:	4640      	mov	r0, r8
 8000708:	2201      	movs	r2, #1
 800070a:	4082      	lsls	r2, r0
 800070c:	20a6      	movs	r0, #166	@ 0xa6
 800070e:	00c0      	lsls	r0, r0, #3
 8000710:	4202      	tst	r2, r0
 8000712:	d020      	beq.n	8000756 <__aeabi_fmul+0xfe>
 8000714:	4653      	mov	r3, sl
 8000716:	2b02      	cmp	r3, #2
 8000718:	d046      	beq.n	80007a8 <__aeabi_fmul+0x150>
 800071a:	2b03      	cmp	r3, #3
 800071c:	d100      	bne.n	8000720 <__aeabi_fmul+0xc8>
 800071e:	e0bb      	b.n	8000898 <__aeabi_fmul+0x240>
 8000720:	4651      	mov	r1, sl
 8000722:	464c      	mov	r4, r9
 8000724:	2901      	cmp	r1, #1
 8000726:	d0d2      	beq.n	80006ce <__aeabi_fmul+0x76>
 8000728:	002b      	movs	r3, r5
 800072a:	337f      	adds	r3, #127	@ 0x7f
 800072c:	2b00      	cmp	r3, #0
 800072e:	dd70      	ble.n	8000812 <__aeabi_fmul+0x1ba>
 8000730:	0762      	lsls	r2, r4, #29
 8000732:	d004      	beq.n	800073e <__aeabi_fmul+0xe6>
 8000734:	220f      	movs	r2, #15
 8000736:	4022      	ands	r2, r4
 8000738:	2a04      	cmp	r2, #4
 800073a:	d000      	beq.n	800073e <__aeabi_fmul+0xe6>
 800073c:	3404      	adds	r4, #4
 800073e:	0122      	lsls	r2, r4, #4
 8000740:	d503      	bpl.n	800074a <__aeabi_fmul+0xf2>
 8000742:	4b63      	ldr	r3, [pc, #396]	@ (80008d0 <__aeabi_fmul+0x278>)
 8000744:	401c      	ands	r4, r3
 8000746:	002b      	movs	r3, r5
 8000748:	3380      	adds	r3, #128	@ 0x80
 800074a:	2bfe      	cmp	r3, #254	@ 0xfe
 800074c:	dc2c      	bgt.n	80007a8 <__aeabi_fmul+0x150>
 800074e:	01a2      	lsls	r2, r4, #6
 8000750:	0a52      	lsrs	r2, r2, #9
 8000752:	b2d8      	uxtb	r0, r3
 8000754:	e7bd      	b.n	80006d2 <__aeabi_fmul+0x7a>
 8000756:	2090      	movs	r0, #144	@ 0x90
 8000758:	0080      	lsls	r0, r0, #2
 800075a:	4202      	tst	r2, r0
 800075c:	d127      	bne.n	80007ae <__aeabi_fmul+0x156>
 800075e:	38b9      	subs	r0, #185	@ 0xb9
 8000760:	38ff      	subs	r0, #255	@ 0xff
 8000762:	4210      	tst	r0, r2
 8000764:	d06d      	beq.n	8000842 <__aeabi_fmul+0x1ea>
 8000766:	003e      	movs	r6, r7
 8000768:	46a1      	mov	r9, r4
 800076a:	468a      	mov	sl, r1
 800076c:	e7d2      	b.n	8000714 <__aeabi_fmul+0xbc>
 800076e:	2c00      	cmp	r4, #0
 8000770:	d141      	bne.n	80007f6 <__aeabi_fmul+0x19e>
 8000772:	2301      	movs	r3, #1
 8000774:	4642      	mov	r2, r8
 8000776:	431a      	orrs	r2, r3
 8000778:	4690      	mov	r8, r2
 800077a:	002b      	movs	r3, r5
 800077c:	4642      	mov	r2, r8
 800077e:	2101      	movs	r1, #1
 8000780:	1c5d      	adds	r5, r3, #1
 8000782:	2a0a      	cmp	r2, #10
 8000784:	dd97      	ble.n	80006b6 <__aeabi_fmul+0x5e>
 8000786:	e7c5      	b.n	8000714 <__aeabi_fmul+0xbc>
 8000788:	2b00      	cmp	r3, #0
 800078a:	d126      	bne.n	80007da <__aeabi_fmul+0x182>
 800078c:	2304      	movs	r3, #4
 800078e:	4698      	mov	r8, r3
 8000790:	3b03      	subs	r3, #3
 8000792:	2500      	movs	r5, #0
 8000794:	469a      	mov	sl, r3
 8000796:	e77a      	b.n	800068e <__aeabi_fmul+0x36>
 8000798:	2b00      	cmp	r3, #0
 800079a:	d118      	bne.n	80007ce <__aeabi_fmul+0x176>
 800079c:	2308      	movs	r3, #8
 800079e:	4698      	mov	r8, r3
 80007a0:	3b06      	subs	r3, #6
 80007a2:	25ff      	movs	r5, #255	@ 0xff
 80007a4:	469a      	mov	sl, r3
 80007a6:	e772      	b.n	800068e <__aeabi_fmul+0x36>
 80007a8:	20ff      	movs	r0, #255	@ 0xff
 80007aa:	2200      	movs	r2, #0
 80007ac:	e791      	b.n	80006d2 <__aeabi_fmul+0x7a>
 80007ae:	2280      	movs	r2, #128	@ 0x80
 80007b0:	2600      	movs	r6, #0
 80007b2:	20ff      	movs	r0, #255	@ 0xff
 80007b4:	03d2      	lsls	r2, r2, #15
 80007b6:	e78c      	b.n	80006d2 <__aeabi_fmul+0x7a>
 80007b8:	4641      	mov	r1, r8
 80007ba:	2202      	movs	r2, #2
 80007bc:	3501      	adds	r5, #1
 80007be:	4311      	orrs	r1, r2
 80007c0:	4688      	mov	r8, r1
 80007c2:	35ff      	adds	r5, #255	@ 0xff
 80007c4:	290a      	cmp	r1, #10
 80007c6:	dca5      	bgt.n	8000714 <__aeabi_fmul+0xbc>
 80007c8:	2102      	movs	r1, #2
 80007ca:	407e      	eors	r6, r7
 80007cc:	e774      	b.n	80006b8 <__aeabi_fmul+0x60>
 80007ce:	230c      	movs	r3, #12
 80007d0:	4698      	mov	r8, r3
 80007d2:	3b09      	subs	r3, #9
 80007d4:	25ff      	movs	r5, #255	@ 0xff
 80007d6:	469a      	mov	sl, r3
 80007d8:	e759      	b.n	800068e <__aeabi_fmul+0x36>
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 fdf2 	bl	80013c4 <__clzsi2>
 80007e0:	464a      	mov	r2, r9
 80007e2:	1f43      	subs	r3, r0, #5
 80007e4:	2576      	movs	r5, #118	@ 0x76
 80007e6:	409a      	lsls	r2, r3
 80007e8:	2300      	movs	r3, #0
 80007ea:	426d      	negs	r5, r5
 80007ec:	4691      	mov	r9, r2
 80007ee:	4698      	mov	r8, r3
 80007f0:	469a      	mov	sl, r3
 80007f2:	1a2d      	subs	r5, r5, r0
 80007f4:	e74b      	b.n	800068e <__aeabi_fmul+0x36>
 80007f6:	0020      	movs	r0, r4
 80007f8:	f000 fde4 	bl	80013c4 <__clzsi2>
 80007fc:	4642      	mov	r2, r8
 80007fe:	1f43      	subs	r3, r0, #5
 8000800:	409c      	lsls	r4, r3
 8000802:	1a2b      	subs	r3, r5, r0
 8000804:	3b76      	subs	r3, #118	@ 0x76
 8000806:	2100      	movs	r1, #0
 8000808:	1c5d      	adds	r5, r3, #1
 800080a:	2a0a      	cmp	r2, #10
 800080c:	dc00      	bgt.n	8000810 <__aeabi_fmul+0x1b8>
 800080e:	e752      	b.n	80006b6 <__aeabi_fmul+0x5e>
 8000810:	e780      	b.n	8000714 <__aeabi_fmul+0xbc>
 8000812:	2201      	movs	r2, #1
 8000814:	1ad3      	subs	r3, r2, r3
 8000816:	2b1b      	cmp	r3, #27
 8000818:	dd00      	ble.n	800081c <__aeabi_fmul+0x1c4>
 800081a:	e758      	b.n	80006ce <__aeabi_fmul+0x76>
 800081c:	359e      	adds	r5, #158	@ 0x9e
 800081e:	0022      	movs	r2, r4
 8000820:	40ac      	lsls	r4, r5
 8000822:	40da      	lsrs	r2, r3
 8000824:	1e63      	subs	r3, r4, #1
 8000826:	419c      	sbcs	r4, r3
 8000828:	4322      	orrs	r2, r4
 800082a:	0753      	lsls	r3, r2, #29
 800082c:	d004      	beq.n	8000838 <__aeabi_fmul+0x1e0>
 800082e:	230f      	movs	r3, #15
 8000830:	4013      	ands	r3, r2
 8000832:	2b04      	cmp	r3, #4
 8000834:	d000      	beq.n	8000838 <__aeabi_fmul+0x1e0>
 8000836:	3204      	adds	r2, #4
 8000838:	0153      	lsls	r3, r2, #5
 800083a:	d537      	bpl.n	80008ac <__aeabi_fmul+0x254>
 800083c:	2001      	movs	r0, #1
 800083e:	2200      	movs	r2, #0
 8000840:	e747      	b.n	80006d2 <__aeabi_fmul+0x7a>
 8000842:	0c21      	lsrs	r1, r4, #16
 8000844:	464a      	mov	r2, r9
 8000846:	0424      	lsls	r4, r4, #16
 8000848:	0c24      	lsrs	r4, r4, #16
 800084a:	0027      	movs	r7, r4
 800084c:	0c10      	lsrs	r0, r2, #16
 800084e:	0412      	lsls	r2, r2, #16
 8000850:	0c12      	lsrs	r2, r2, #16
 8000852:	4344      	muls	r4, r0
 8000854:	4357      	muls	r7, r2
 8000856:	4348      	muls	r0, r1
 8000858:	4351      	muls	r1, r2
 800085a:	0c3a      	lsrs	r2, r7, #16
 800085c:	1909      	adds	r1, r1, r4
 800085e:	1852      	adds	r2, r2, r1
 8000860:	4294      	cmp	r4, r2
 8000862:	d903      	bls.n	800086c <__aeabi_fmul+0x214>
 8000864:	2180      	movs	r1, #128	@ 0x80
 8000866:	0249      	lsls	r1, r1, #9
 8000868:	468c      	mov	ip, r1
 800086a:	4460      	add	r0, ip
 800086c:	043f      	lsls	r7, r7, #16
 800086e:	0411      	lsls	r1, r2, #16
 8000870:	0c3f      	lsrs	r7, r7, #16
 8000872:	19c9      	adds	r1, r1, r7
 8000874:	018c      	lsls	r4, r1, #6
 8000876:	1e67      	subs	r7, r4, #1
 8000878:	41bc      	sbcs	r4, r7
 800087a:	0c12      	lsrs	r2, r2, #16
 800087c:	0e89      	lsrs	r1, r1, #26
 800087e:	1812      	adds	r2, r2, r0
 8000880:	430c      	orrs	r4, r1
 8000882:	0192      	lsls	r2, r2, #6
 8000884:	4314      	orrs	r4, r2
 8000886:	0112      	lsls	r2, r2, #4
 8000888:	d50e      	bpl.n	80008a8 <__aeabi_fmul+0x250>
 800088a:	2301      	movs	r3, #1
 800088c:	0862      	lsrs	r2, r4, #1
 800088e:	401c      	ands	r4, r3
 8000890:	4314      	orrs	r4, r2
 8000892:	e749      	b.n	8000728 <__aeabi_fmul+0xd0>
 8000894:	003e      	movs	r6, r7
 8000896:	46a1      	mov	r9, r4
 8000898:	2280      	movs	r2, #128	@ 0x80
 800089a:	464b      	mov	r3, r9
 800089c:	03d2      	lsls	r2, r2, #15
 800089e:	431a      	orrs	r2, r3
 80008a0:	0252      	lsls	r2, r2, #9
 80008a2:	20ff      	movs	r0, #255	@ 0xff
 80008a4:	0a52      	lsrs	r2, r2, #9
 80008a6:	e714      	b.n	80006d2 <__aeabi_fmul+0x7a>
 80008a8:	001d      	movs	r5, r3
 80008aa:	e73d      	b.n	8000728 <__aeabi_fmul+0xd0>
 80008ac:	0192      	lsls	r2, r2, #6
 80008ae:	2000      	movs	r0, #0
 80008b0:	0a52      	lsrs	r2, r2, #9
 80008b2:	e70e      	b.n	80006d2 <__aeabi_fmul+0x7a>
 80008b4:	290f      	cmp	r1, #15
 80008b6:	d1ed      	bne.n	8000894 <__aeabi_fmul+0x23c>
 80008b8:	2280      	movs	r2, #128	@ 0x80
 80008ba:	464b      	mov	r3, r9
 80008bc:	03d2      	lsls	r2, r2, #15
 80008be:	4213      	tst	r3, r2
 80008c0:	d0ea      	beq.n	8000898 <__aeabi_fmul+0x240>
 80008c2:	4214      	tst	r4, r2
 80008c4:	d1e8      	bne.n	8000898 <__aeabi_fmul+0x240>
 80008c6:	003e      	movs	r6, r7
 80008c8:	20ff      	movs	r0, #255	@ 0xff
 80008ca:	4322      	orrs	r2, r4
 80008cc:	e701      	b.n	80006d2 <__aeabi_fmul+0x7a>
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	f7ffffff 	.word	0xf7ffffff

080008d4 <__aeabi_fsub>:
 80008d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008d6:	4647      	mov	r7, r8
 80008d8:	46ce      	mov	lr, r9
 80008da:	024e      	lsls	r6, r1, #9
 80008dc:	0243      	lsls	r3, r0, #9
 80008de:	0045      	lsls	r5, r0, #1
 80008e0:	0a72      	lsrs	r2, r6, #9
 80008e2:	0fc4      	lsrs	r4, r0, #31
 80008e4:	0048      	lsls	r0, r1, #1
 80008e6:	b580      	push	{r7, lr}
 80008e8:	4694      	mov	ip, r2
 80008ea:	0a5f      	lsrs	r7, r3, #9
 80008ec:	0e2d      	lsrs	r5, r5, #24
 80008ee:	099b      	lsrs	r3, r3, #6
 80008f0:	0e00      	lsrs	r0, r0, #24
 80008f2:	0fc9      	lsrs	r1, r1, #31
 80008f4:	09b6      	lsrs	r6, r6, #6
 80008f6:	28ff      	cmp	r0, #255	@ 0xff
 80008f8:	d024      	beq.n	8000944 <__aeabi_fsub+0x70>
 80008fa:	2201      	movs	r2, #1
 80008fc:	4051      	eors	r1, r2
 80008fe:	1a2a      	subs	r2, r5, r0
 8000900:	428c      	cmp	r4, r1
 8000902:	d00f      	beq.n	8000924 <__aeabi_fsub+0x50>
 8000904:	2a00      	cmp	r2, #0
 8000906:	dc00      	bgt.n	800090a <__aeabi_fsub+0x36>
 8000908:	e16a      	b.n	8000be0 <__aeabi_fsub+0x30c>
 800090a:	2800      	cmp	r0, #0
 800090c:	d135      	bne.n	800097a <__aeabi_fsub+0xa6>
 800090e:	2e00      	cmp	r6, #0
 8000910:	d100      	bne.n	8000914 <__aeabi_fsub+0x40>
 8000912:	e0a2      	b.n	8000a5a <__aeabi_fsub+0x186>
 8000914:	1e51      	subs	r1, r2, #1
 8000916:	2a01      	cmp	r2, #1
 8000918:	d100      	bne.n	800091c <__aeabi_fsub+0x48>
 800091a:	e124      	b.n	8000b66 <__aeabi_fsub+0x292>
 800091c:	2aff      	cmp	r2, #255	@ 0xff
 800091e:	d021      	beq.n	8000964 <__aeabi_fsub+0x90>
 8000920:	000a      	movs	r2, r1
 8000922:	e02f      	b.n	8000984 <__aeabi_fsub+0xb0>
 8000924:	2a00      	cmp	r2, #0
 8000926:	dc00      	bgt.n	800092a <__aeabi_fsub+0x56>
 8000928:	e167      	b.n	8000bfa <__aeabi_fsub+0x326>
 800092a:	2800      	cmp	r0, #0
 800092c:	d05e      	beq.n	80009ec <__aeabi_fsub+0x118>
 800092e:	2dff      	cmp	r5, #255	@ 0xff
 8000930:	d018      	beq.n	8000964 <__aeabi_fsub+0x90>
 8000932:	2180      	movs	r1, #128	@ 0x80
 8000934:	04c9      	lsls	r1, r1, #19
 8000936:	430e      	orrs	r6, r1
 8000938:	2a1b      	cmp	r2, #27
 800093a:	dc00      	bgt.n	800093e <__aeabi_fsub+0x6a>
 800093c:	e076      	b.n	8000a2c <__aeabi_fsub+0x158>
 800093e:	002a      	movs	r2, r5
 8000940:	3301      	adds	r3, #1
 8000942:	e032      	b.n	80009aa <__aeabi_fsub+0xd6>
 8000944:	002a      	movs	r2, r5
 8000946:	3aff      	subs	r2, #255	@ 0xff
 8000948:	4691      	mov	r9, r2
 800094a:	2e00      	cmp	r6, #0
 800094c:	d042      	beq.n	80009d4 <__aeabi_fsub+0x100>
 800094e:	428c      	cmp	r4, r1
 8000950:	d055      	beq.n	80009fe <__aeabi_fsub+0x12a>
 8000952:	464a      	mov	r2, r9
 8000954:	2a00      	cmp	r2, #0
 8000956:	d100      	bne.n	800095a <__aeabi_fsub+0x86>
 8000958:	e09c      	b.n	8000a94 <__aeabi_fsub+0x1c0>
 800095a:	2d00      	cmp	r5, #0
 800095c:	d100      	bne.n	8000960 <__aeabi_fsub+0x8c>
 800095e:	e077      	b.n	8000a50 <__aeabi_fsub+0x17c>
 8000960:	000c      	movs	r4, r1
 8000962:	0033      	movs	r3, r6
 8000964:	08db      	lsrs	r3, r3, #3
 8000966:	2b00      	cmp	r3, #0
 8000968:	d100      	bne.n	800096c <__aeabi_fsub+0x98>
 800096a:	e06e      	b.n	8000a4a <__aeabi_fsub+0x176>
 800096c:	2280      	movs	r2, #128	@ 0x80
 800096e:	03d2      	lsls	r2, r2, #15
 8000970:	4313      	orrs	r3, r2
 8000972:	025b      	lsls	r3, r3, #9
 8000974:	20ff      	movs	r0, #255	@ 0xff
 8000976:	0a5b      	lsrs	r3, r3, #9
 8000978:	e024      	b.n	80009c4 <__aeabi_fsub+0xf0>
 800097a:	2dff      	cmp	r5, #255	@ 0xff
 800097c:	d0f2      	beq.n	8000964 <__aeabi_fsub+0x90>
 800097e:	2180      	movs	r1, #128	@ 0x80
 8000980:	04c9      	lsls	r1, r1, #19
 8000982:	430e      	orrs	r6, r1
 8000984:	2101      	movs	r1, #1
 8000986:	2a1b      	cmp	r2, #27
 8000988:	dc08      	bgt.n	800099c <__aeabi_fsub+0xc8>
 800098a:	0031      	movs	r1, r6
 800098c:	2020      	movs	r0, #32
 800098e:	40d1      	lsrs	r1, r2
 8000990:	1a82      	subs	r2, r0, r2
 8000992:	4096      	lsls	r6, r2
 8000994:	0032      	movs	r2, r6
 8000996:	1e50      	subs	r0, r2, #1
 8000998:	4182      	sbcs	r2, r0
 800099a:	4311      	orrs	r1, r2
 800099c:	1a5b      	subs	r3, r3, r1
 800099e:	015a      	lsls	r2, r3, #5
 80009a0:	d460      	bmi.n	8000a64 <__aeabi_fsub+0x190>
 80009a2:	2107      	movs	r1, #7
 80009a4:	002a      	movs	r2, r5
 80009a6:	4019      	ands	r1, r3
 80009a8:	d057      	beq.n	8000a5a <__aeabi_fsub+0x186>
 80009aa:	210f      	movs	r1, #15
 80009ac:	4019      	ands	r1, r3
 80009ae:	2904      	cmp	r1, #4
 80009b0:	d000      	beq.n	80009b4 <__aeabi_fsub+0xe0>
 80009b2:	3304      	adds	r3, #4
 80009b4:	0159      	lsls	r1, r3, #5
 80009b6:	d550      	bpl.n	8000a5a <__aeabi_fsub+0x186>
 80009b8:	1c50      	adds	r0, r2, #1
 80009ba:	2afe      	cmp	r2, #254	@ 0xfe
 80009bc:	d045      	beq.n	8000a4a <__aeabi_fsub+0x176>
 80009be:	019b      	lsls	r3, r3, #6
 80009c0:	b2c0      	uxtb	r0, r0
 80009c2:	0a5b      	lsrs	r3, r3, #9
 80009c4:	05c0      	lsls	r0, r0, #23
 80009c6:	4318      	orrs	r0, r3
 80009c8:	07e4      	lsls	r4, r4, #31
 80009ca:	4320      	orrs	r0, r4
 80009cc:	bcc0      	pop	{r6, r7}
 80009ce:	46b9      	mov	r9, r7
 80009d0:	46b0      	mov	r8, r6
 80009d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009d4:	2201      	movs	r2, #1
 80009d6:	4051      	eors	r1, r2
 80009d8:	428c      	cmp	r4, r1
 80009da:	d1ba      	bne.n	8000952 <__aeabi_fsub+0x7e>
 80009dc:	464a      	mov	r2, r9
 80009de:	2a00      	cmp	r2, #0
 80009e0:	d010      	beq.n	8000a04 <__aeabi_fsub+0x130>
 80009e2:	2d00      	cmp	r5, #0
 80009e4:	d100      	bne.n	80009e8 <__aeabi_fsub+0x114>
 80009e6:	e098      	b.n	8000b1a <__aeabi_fsub+0x246>
 80009e8:	2300      	movs	r3, #0
 80009ea:	e7bb      	b.n	8000964 <__aeabi_fsub+0x90>
 80009ec:	2e00      	cmp	r6, #0
 80009ee:	d034      	beq.n	8000a5a <__aeabi_fsub+0x186>
 80009f0:	1e51      	subs	r1, r2, #1
 80009f2:	2a01      	cmp	r2, #1
 80009f4:	d06e      	beq.n	8000ad4 <__aeabi_fsub+0x200>
 80009f6:	2aff      	cmp	r2, #255	@ 0xff
 80009f8:	d0b4      	beq.n	8000964 <__aeabi_fsub+0x90>
 80009fa:	000a      	movs	r2, r1
 80009fc:	e79c      	b.n	8000938 <__aeabi_fsub+0x64>
 80009fe:	2a00      	cmp	r2, #0
 8000a00:	d000      	beq.n	8000a04 <__aeabi_fsub+0x130>
 8000a02:	e088      	b.n	8000b16 <__aeabi_fsub+0x242>
 8000a04:	20fe      	movs	r0, #254	@ 0xfe
 8000a06:	1c6a      	adds	r2, r5, #1
 8000a08:	4210      	tst	r0, r2
 8000a0a:	d000      	beq.n	8000a0e <__aeabi_fsub+0x13a>
 8000a0c:	e092      	b.n	8000b34 <__aeabi_fsub+0x260>
 8000a0e:	2d00      	cmp	r5, #0
 8000a10:	d000      	beq.n	8000a14 <__aeabi_fsub+0x140>
 8000a12:	e0a4      	b.n	8000b5e <__aeabi_fsub+0x28a>
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d100      	bne.n	8000a1a <__aeabi_fsub+0x146>
 8000a18:	e0cb      	b.n	8000bb2 <__aeabi_fsub+0x2de>
 8000a1a:	2e00      	cmp	r6, #0
 8000a1c:	d000      	beq.n	8000a20 <__aeabi_fsub+0x14c>
 8000a1e:	e0ca      	b.n	8000bb6 <__aeabi_fsub+0x2e2>
 8000a20:	2200      	movs	r2, #0
 8000a22:	08db      	lsrs	r3, r3, #3
 8000a24:	025b      	lsls	r3, r3, #9
 8000a26:	0a5b      	lsrs	r3, r3, #9
 8000a28:	b2d0      	uxtb	r0, r2
 8000a2a:	e7cb      	b.n	80009c4 <__aeabi_fsub+0xf0>
 8000a2c:	0031      	movs	r1, r6
 8000a2e:	2020      	movs	r0, #32
 8000a30:	40d1      	lsrs	r1, r2
 8000a32:	1a82      	subs	r2, r0, r2
 8000a34:	4096      	lsls	r6, r2
 8000a36:	0032      	movs	r2, r6
 8000a38:	1e50      	subs	r0, r2, #1
 8000a3a:	4182      	sbcs	r2, r0
 8000a3c:	430a      	orrs	r2, r1
 8000a3e:	189b      	adds	r3, r3, r2
 8000a40:	015a      	lsls	r2, r3, #5
 8000a42:	d5ae      	bpl.n	80009a2 <__aeabi_fsub+0xce>
 8000a44:	1c6a      	adds	r2, r5, #1
 8000a46:	2dfe      	cmp	r5, #254	@ 0xfe
 8000a48:	d14a      	bne.n	8000ae0 <__aeabi_fsub+0x20c>
 8000a4a:	20ff      	movs	r0, #255	@ 0xff
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	e7b9      	b.n	80009c4 <__aeabi_fsub+0xf0>
 8000a50:	22ff      	movs	r2, #255	@ 0xff
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d14b      	bne.n	8000aee <__aeabi_fsub+0x21a>
 8000a56:	000c      	movs	r4, r1
 8000a58:	0033      	movs	r3, r6
 8000a5a:	08db      	lsrs	r3, r3, #3
 8000a5c:	2aff      	cmp	r2, #255	@ 0xff
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_fsub+0x18e>
 8000a60:	e781      	b.n	8000966 <__aeabi_fsub+0x92>
 8000a62:	e7df      	b.n	8000a24 <__aeabi_fsub+0x150>
 8000a64:	019f      	lsls	r7, r3, #6
 8000a66:	09bf      	lsrs	r7, r7, #6
 8000a68:	0038      	movs	r0, r7
 8000a6a:	f000 fcab 	bl	80013c4 <__clzsi2>
 8000a6e:	3805      	subs	r0, #5
 8000a70:	4087      	lsls	r7, r0
 8000a72:	4285      	cmp	r5, r0
 8000a74:	dc21      	bgt.n	8000aba <__aeabi_fsub+0x1e6>
 8000a76:	003b      	movs	r3, r7
 8000a78:	2120      	movs	r1, #32
 8000a7a:	1b42      	subs	r2, r0, r5
 8000a7c:	3201      	adds	r2, #1
 8000a7e:	40d3      	lsrs	r3, r2
 8000a80:	1a8a      	subs	r2, r1, r2
 8000a82:	4097      	lsls	r7, r2
 8000a84:	1e7a      	subs	r2, r7, #1
 8000a86:	4197      	sbcs	r7, r2
 8000a88:	2200      	movs	r2, #0
 8000a8a:	433b      	orrs	r3, r7
 8000a8c:	0759      	lsls	r1, r3, #29
 8000a8e:	d000      	beq.n	8000a92 <__aeabi_fsub+0x1be>
 8000a90:	e78b      	b.n	80009aa <__aeabi_fsub+0xd6>
 8000a92:	e78f      	b.n	80009b4 <__aeabi_fsub+0xe0>
 8000a94:	20fe      	movs	r0, #254	@ 0xfe
 8000a96:	1c6a      	adds	r2, r5, #1
 8000a98:	4210      	tst	r0, r2
 8000a9a:	d112      	bne.n	8000ac2 <__aeabi_fsub+0x1ee>
 8000a9c:	2d00      	cmp	r5, #0
 8000a9e:	d152      	bne.n	8000b46 <__aeabi_fsub+0x272>
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d07c      	beq.n	8000b9e <__aeabi_fsub+0x2ca>
 8000aa4:	2e00      	cmp	r6, #0
 8000aa6:	d0bb      	beq.n	8000a20 <__aeabi_fsub+0x14c>
 8000aa8:	1b9a      	subs	r2, r3, r6
 8000aaa:	0150      	lsls	r0, r2, #5
 8000aac:	d400      	bmi.n	8000ab0 <__aeabi_fsub+0x1dc>
 8000aae:	e08b      	b.n	8000bc8 <__aeabi_fsub+0x2f4>
 8000ab0:	2401      	movs	r4, #1
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	1af3      	subs	r3, r6, r3
 8000ab6:	400c      	ands	r4, r1
 8000ab8:	e7e8      	b.n	8000a8c <__aeabi_fsub+0x1b8>
 8000aba:	4b56      	ldr	r3, [pc, #344]	@ (8000c14 <__aeabi_fsub+0x340>)
 8000abc:	1a2a      	subs	r2, r5, r0
 8000abe:	403b      	ands	r3, r7
 8000ac0:	e7e4      	b.n	8000a8c <__aeabi_fsub+0x1b8>
 8000ac2:	1b9f      	subs	r7, r3, r6
 8000ac4:	017a      	lsls	r2, r7, #5
 8000ac6:	d446      	bmi.n	8000b56 <__aeabi_fsub+0x282>
 8000ac8:	2f00      	cmp	r7, #0
 8000aca:	d1cd      	bne.n	8000a68 <__aeabi_fsub+0x194>
 8000acc:	2400      	movs	r4, #0
 8000ace:	2000      	movs	r0, #0
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	e777      	b.n	80009c4 <__aeabi_fsub+0xf0>
 8000ad4:	199b      	adds	r3, r3, r6
 8000ad6:	2501      	movs	r5, #1
 8000ad8:	3201      	adds	r2, #1
 8000ada:	0159      	lsls	r1, r3, #5
 8000adc:	d400      	bmi.n	8000ae0 <__aeabi_fsub+0x20c>
 8000ade:	e760      	b.n	80009a2 <__aeabi_fsub+0xce>
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	484d      	ldr	r0, [pc, #308]	@ (8000c18 <__aeabi_fsub+0x344>)
 8000ae4:	4019      	ands	r1, r3
 8000ae6:	085b      	lsrs	r3, r3, #1
 8000ae8:	4003      	ands	r3, r0
 8000aea:	430b      	orrs	r3, r1
 8000aec:	e7ce      	b.n	8000a8c <__aeabi_fsub+0x1b8>
 8000aee:	1e57      	subs	r7, r2, #1
 8000af0:	2a01      	cmp	r2, #1
 8000af2:	d05a      	beq.n	8000baa <__aeabi_fsub+0x2d6>
 8000af4:	000c      	movs	r4, r1
 8000af6:	2aff      	cmp	r2, #255	@ 0xff
 8000af8:	d033      	beq.n	8000b62 <__aeabi_fsub+0x28e>
 8000afa:	2201      	movs	r2, #1
 8000afc:	2f1b      	cmp	r7, #27
 8000afe:	dc07      	bgt.n	8000b10 <__aeabi_fsub+0x23c>
 8000b00:	2120      	movs	r1, #32
 8000b02:	1bc9      	subs	r1, r1, r7
 8000b04:	001a      	movs	r2, r3
 8000b06:	408b      	lsls	r3, r1
 8000b08:	40fa      	lsrs	r2, r7
 8000b0a:	1e59      	subs	r1, r3, #1
 8000b0c:	418b      	sbcs	r3, r1
 8000b0e:	431a      	orrs	r2, r3
 8000b10:	0005      	movs	r5, r0
 8000b12:	1ab3      	subs	r3, r6, r2
 8000b14:	e743      	b.n	800099e <__aeabi_fsub+0xca>
 8000b16:	2d00      	cmp	r5, #0
 8000b18:	d123      	bne.n	8000b62 <__aeabi_fsub+0x28e>
 8000b1a:	22ff      	movs	r2, #255	@ 0xff
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d09b      	beq.n	8000a58 <__aeabi_fsub+0x184>
 8000b20:	1e51      	subs	r1, r2, #1
 8000b22:	2a01      	cmp	r2, #1
 8000b24:	d0d6      	beq.n	8000ad4 <__aeabi_fsub+0x200>
 8000b26:	2aff      	cmp	r2, #255	@ 0xff
 8000b28:	d01b      	beq.n	8000b62 <__aeabi_fsub+0x28e>
 8000b2a:	291b      	cmp	r1, #27
 8000b2c:	dd2c      	ble.n	8000b88 <__aeabi_fsub+0x2b4>
 8000b2e:	0002      	movs	r2, r0
 8000b30:	1c73      	adds	r3, r6, #1
 8000b32:	e73a      	b.n	80009aa <__aeabi_fsub+0xd6>
 8000b34:	2aff      	cmp	r2, #255	@ 0xff
 8000b36:	d088      	beq.n	8000a4a <__aeabi_fsub+0x176>
 8000b38:	199b      	adds	r3, r3, r6
 8000b3a:	085b      	lsrs	r3, r3, #1
 8000b3c:	0759      	lsls	r1, r3, #29
 8000b3e:	d000      	beq.n	8000b42 <__aeabi_fsub+0x26e>
 8000b40:	e733      	b.n	80009aa <__aeabi_fsub+0xd6>
 8000b42:	08db      	lsrs	r3, r3, #3
 8000b44:	e76e      	b.n	8000a24 <__aeabi_fsub+0x150>
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d110      	bne.n	8000b6c <__aeabi_fsub+0x298>
 8000b4a:	2e00      	cmp	r6, #0
 8000b4c:	d043      	beq.n	8000bd6 <__aeabi_fsub+0x302>
 8000b4e:	2401      	movs	r4, #1
 8000b50:	0033      	movs	r3, r6
 8000b52:	400c      	ands	r4, r1
 8000b54:	e706      	b.n	8000964 <__aeabi_fsub+0x90>
 8000b56:	2401      	movs	r4, #1
 8000b58:	1af7      	subs	r7, r6, r3
 8000b5a:	400c      	ands	r4, r1
 8000b5c:	e784      	b.n	8000a68 <__aeabi_fsub+0x194>
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d104      	bne.n	8000b6c <__aeabi_fsub+0x298>
 8000b62:	0033      	movs	r3, r6
 8000b64:	e6fe      	b.n	8000964 <__aeabi_fsub+0x90>
 8000b66:	2501      	movs	r5, #1
 8000b68:	1b9b      	subs	r3, r3, r6
 8000b6a:	e718      	b.n	800099e <__aeabi_fsub+0xca>
 8000b6c:	2e00      	cmp	r6, #0
 8000b6e:	d100      	bne.n	8000b72 <__aeabi_fsub+0x29e>
 8000b70:	e6f8      	b.n	8000964 <__aeabi_fsub+0x90>
 8000b72:	2280      	movs	r2, #128	@ 0x80
 8000b74:	03d2      	lsls	r2, r2, #15
 8000b76:	4297      	cmp	r7, r2
 8000b78:	d304      	bcc.n	8000b84 <__aeabi_fsub+0x2b0>
 8000b7a:	4594      	cmp	ip, r2
 8000b7c:	d202      	bcs.n	8000b84 <__aeabi_fsub+0x2b0>
 8000b7e:	2401      	movs	r4, #1
 8000b80:	0033      	movs	r3, r6
 8000b82:	400c      	ands	r4, r1
 8000b84:	08db      	lsrs	r3, r3, #3
 8000b86:	e6f1      	b.n	800096c <__aeabi_fsub+0x98>
 8000b88:	001a      	movs	r2, r3
 8000b8a:	2520      	movs	r5, #32
 8000b8c:	40ca      	lsrs	r2, r1
 8000b8e:	1a69      	subs	r1, r5, r1
 8000b90:	408b      	lsls	r3, r1
 8000b92:	1e59      	subs	r1, r3, #1
 8000b94:	418b      	sbcs	r3, r1
 8000b96:	4313      	orrs	r3, r2
 8000b98:	0005      	movs	r5, r0
 8000b9a:	199b      	adds	r3, r3, r6
 8000b9c:	e750      	b.n	8000a40 <__aeabi_fsub+0x16c>
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	d094      	beq.n	8000acc <__aeabi_fsub+0x1f8>
 8000ba2:	2401      	movs	r4, #1
 8000ba4:	0033      	movs	r3, r6
 8000ba6:	400c      	ands	r4, r1
 8000ba8:	e73a      	b.n	8000a20 <__aeabi_fsub+0x14c>
 8000baa:	000c      	movs	r4, r1
 8000bac:	2501      	movs	r5, #1
 8000bae:	1af3      	subs	r3, r6, r3
 8000bb0:	e6f5      	b.n	800099e <__aeabi_fsub+0xca>
 8000bb2:	0033      	movs	r3, r6
 8000bb4:	e734      	b.n	8000a20 <__aeabi_fsub+0x14c>
 8000bb6:	199b      	adds	r3, r3, r6
 8000bb8:	2200      	movs	r2, #0
 8000bba:	0159      	lsls	r1, r3, #5
 8000bbc:	d5c1      	bpl.n	8000b42 <__aeabi_fsub+0x26e>
 8000bbe:	4a15      	ldr	r2, [pc, #84]	@ (8000c14 <__aeabi_fsub+0x340>)
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	08db      	lsrs	r3, r3, #3
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	e72d      	b.n	8000a24 <__aeabi_fsub+0x150>
 8000bc8:	2a00      	cmp	r2, #0
 8000bca:	d100      	bne.n	8000bce <__aeabi_fsub+0x2fa>
 8000bcc:	e77e      	b.n	8000acc <__aeabi_fsub+0x1f8>
 8000bce:	0013      	movs	r3, r2
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	08db      	lsrs	r3, r3, #3
 8000bd4:	e726      	b.n	8000a24 <__aeabi_fsub+0x150>
 8000bd6:	2380      	movs	r3, #128	@ 0x80
 8000bd8:	2400      	movs	r4, #0
 8000bda:	20ff      	movs	r0, #255	@ 0xff
 8000bdc:	03db      	lsls	r3, r3, #15
 8000bde:	e6f1      	b.n	80009c4 <__aeabi_fsub+0xf0>
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	d100      	bne.n	8000be6 <__aeabi_fsub+0x312>
 8000be4:	e756      	b.n	8000a94 <__aeabi_fsub+0x1c0>
 8000be6:	1b47      	subs	r7, r0, r5
 8000be8:	003a      	movs	r2, r7
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d100      	bne.n	8000bf0 <__aeabi_fsub+0x31c>
 8000bee:	e730      	b.n	8000a52 <__aeabi_fsub+0x17e>
 8000bf0:	2280      	movs	r2, #128	@ 0x80
 8000bf2:	04d2      	lsls	r2, r2, #19
 8000bf4:	000c      	movs	r4, r1
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	e77f      	b.n	8000afa <__aeabi_fsub+0x226>
 8000bfa:	2a00      	cmp	r2, #0
 8000bfc:	d100      	bne.n	8000c00 <__aeabi_fsub+0x32c>
 8000bfe:	e701      	b.n	8000a04 <__aeabi_fsub+0x130>
 8000c00:	1b41      	subs	r1, r0, r5
 8000c02:	2d00      	cmp	r5, #0
 8000c04:	d101      	bne.n	8000c0a <__aeabi_fsub+0x336>
 8000c06:	000a      	movs	r2, r1
 8000c08:	e788      	b.n	8000b1c <__aeabi_fsub+0x248>
 8000c0a:	2280      	movs	r2, #128	@ 0x80
 8000c0c:	04d2      	lsls	r2, r2, #19
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	e78b      	b.n	8000b2a <__aeabi_fsub+0x256>
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	fbffffff 	.word	0xfbffffff
 8000c18:	7dffffff 	.word	0x7dffffff

08000c1c <__aeabi_f2iz>:
 8000c1c:	0241      	lsls	r1, r0, #9
 8000c1e:	0042      	lsls	r2, r0, #1
 8000c20:	0fc3      	lsrs	r3, r0, #31
 8000c22:	0a49      	lsrs	r1, r1, #9
 8000c24:	2000      	movs	r0, #0
 8000c26:	0e12      	lsrs	r2, r2, #24
 8000c28:	2a7e      	cmp	r2, #126	@ 0x7e
 8000c2a:	dd03      	ble.n	8000c34 <__aeabi_f2iz+0x18>
 8000c2c:	2a9d      	cmp	r2, #157	@ 0x9d
 8000c2e:	dd02      	ble.n	8000c36 <__aeabi_f2iz+0x1a>
 8000c30:	4a09      	ldr	r2, [pc, #36]	@ (8000c58 <__aeabi_f2iz+0x3c>)
 8000c32:	1898      	adds	r0, r3, r2
 8000c34:	4770      	bx	lr
 8000c36:	2080      	movs	r0, #128	@ 0x80
 8000c38:	0400      	lsls	r0, r0, #16
 8000c3a:	4301      	orrs	r1, r0
 8000c3c:	2a95      	cmp	r2, #149	@ 0x95
 8000c3e:	dc07      	bgt.n	8000c50 <__aeabi_f2iz+0x34>
 8000c40:	2096      	movs	r0, #150	@ 0x96
 8000c42:	1a82      	subs	r2, r0, r2
 8000c44:	40d1      	lsrs	r1, r2
 8000c46:	4248      	negs	r0, r1
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d1f3      	bne.n	8000c34 <__aeabi_f2iz+0x18>
 8000c4c:	0008      	movs	r0, r1
 8000c4e:	e7f1      	b.n	8000c34 <__aeabi_f2iz+0x18>
 8000c50:	3a96      	subs	r2, #150	@ 0x96
 8000c52:	4091      	lsls	r1, r2
 8000c54:	e7f7      	b.n	8000c46 <__aeabi_f2iz+0x2a>
 8000c56:	46c0      	nop			@ (mov r8, r8)
 8000c58:	7fffffff 	.word	0x7fffffff

08000c5c <__aeabi_dmul>:
 8000c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c5e:	4657      	mov	r7, sl
 8000c60:	46de      	mov	lr, fp
 8000c62:	464e      	mov	r6, r9
 8000c64:	4645      	mov	r5, r8
 8000c66:	b5e0      	push	{r5, r6, r7, lr}
 8000c68:	001f      	movs	r7, r3
 8000c6a:	030b      	lsls	r3, r1, #12
 8000c6c:	0b1b      	lsrs	r3, r3, #12
 8000c6e:	0016      	movs	r6, r2
 8000c70:	469a      	mov	sl, r3
 8000c72:	0fca      	lsrs	r2, r1, #31
 8000c74:	004b      	lsls	r3, r1, #1
 8000c76:	0004      	movs	r4, r0
 8000c78:	4693      	mov	fp, r2
 8000c7a:	b087      	sub	sp, #28
 8000c7c:	0d5b      	lsrs	r3, r3, #21
 8000c7e:	d100      	bne.n	8000c82 <__aeabi_dmul+0x26>
 8000c80:	e0d5      	b.n	8000e2e <__aeabi_dmul+0x1d2>
 8000c82:	4abb      	ldr	r2, [pc, #748]	@ (8000f70 <__aeabi_dmul+0x314>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d100      	bne.n	8000c8a <__aeabi_dmul+0x2e>
 8000c88:	e0f8      	b.n	8000e7c <__aeabi_dmul+0x220>
 8000c8a:	4651      	mov	r1, sl
 8000c8c:	0f42      	lsrs	r2, r0, #29
 8000c8e:	00c9      	lsls	r1, r1, #3
 8000c90:	430a      	orrs	r2, r1
 8000c92:	2180      	movs	r1, #128	@ 0x80
 8000c94:	0409      	lsls	r1, r1, #16
 8000c96:	4311      	orrs	r1, r2
 8000c98:	00c2      	lsls	r2, r0, #3
 8000c9a:	4691      	mov	r9, r2
 8000c9c:	4ab5      	ldr	r2, [pc, #724]	@ (8000f74 <__aeabi_dmul+0x318>)
 8000c9e:	468a      	mov	sl, r1
 8000ca0:	189d      	adds	r5, r3, r2
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	4698      	mov	r8, r3
 8000ca6:	9302      	str	r3, [sp, #8]
 8000ca8:	033c      	lsls	r4, r7, #12
 8000caa:	007b      	lsls	r3, r7, #1
 8000cac:	0ffa      	lsrs	r2, r7, #31
 8000cae:	0030      	movs	r0, r6
 8000cb0:	0b24      	lsrs	r4, r4, #12
 8000cb2:	0d5b      	lsrs	r3, r3, #21
 8000cb4:	9200      	str	r2, [sp, #0]
 8000cb6:	d100      	bne.n	8000cba <__aeabi_dmul+0x5e>
 8000cb8:	e096      	b.n	8000de8 <__aeabi_dmul+0x18c>
 8000cba:	4aad      	ldr	r2, [pc, #692]	@ (8000f70 <__aeabi_dmul+0x314>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d031      	beq.n	8000d24 <__aeabi_dmul+0xc8>
 8000cc0:	0f72      	lsrs	r2, r6, #29
 8000cc2:	00e4      	lsls	r4, r4, #3
 8000cc4:	4322      	orrs	r2, r4
 8000cc6:	2480      	movs	r4, #128	@ 0x80
 8000cc8:	0424      	lsls	r4, r4, #16
 8000cca:	4314      	orrs	r4, r2
 8000ccc:	4aa9      	ldr	r2, [pc, #676]	@ (8000f74 <__aeabi_dmul+0x318>)
 8000cce:	00f0      	lsls	r0, r6, #3
 8000cd0:	4694      	mov	ip, r2
 8000cd2:	4463      	add	r3, ip
 8000cd4:	195b      	adds	r3, r3, r5
 8000cd6:	1c5a      	adds	r2, r3, #1
 8000cd8:	9201      	str	r2, [sp, #4]
 8000cda:	4642      	mov	r2, r8
 8000cdc:	2600      	movs	r6, #0
 8000cde:	2a0a      	cmp	r2, #10
 8000ce0:	dc42      	bgt.n	8000d68 <__aeabi_dmul+0x10c>
 8000ce2:	465a      	mov	r2, fp
 8000ce4:	9900      	ldr	r1, [sp, #0]
 8000ce6:	404a      	eors	r2, r1
 8000ce8:	4693      	mov	fp, r2
 8000cea:	4642      	mov	r2, r8
 8000cec:	2a02      	cmp	r2, #2
 8000cee:	dc32      	bgt.n	8000d56 <__aeabi_dmul+0xfa>
 8000cf0:	3a01      	subs	r2, #1
 8000cf2:	2a01      	cmp	r2, #1
 8000cf4:	d900      	bls.n	8000cf8 <__aeabi_dmul+0x9c>
 8000cf6:	e149      	b.n	8000f8c <__aeabi_dmul+0x330>
 8000cf8:	2e02      	cmp	r6, #2
 8000cfa:	d100      	bne.n	8000cfe <__aeabi_dmul+0xa2>
 8000cfc:	e0ca      	b.n	8000e94 <__aeabi_dmul+0x238>
 8000cfe:	2e01      	cmp	r6, #1
 8000d00:	d13d      	bne.n	8000d7e <__aeabi_dmul+0x122>
 8000d02:	2300      	movs	r3, #0
 8000d04:	2400      	movs	r4, #0
 8000d06:	2200      	movs	r2, #0
 8000d08:	0010      	movs	r0, r2
 8000d0a:	465a      	mov	r2, fp
 8000d0c:	051b      	lsls	r3, r3, #20
 8000d0e:	4323      	orrs	r3, r4
 8000d10:	07d2      	lsls	r2, r2, #31
 8000d12:	4313      	orrs	r3, r2
 8000d14:	0019      	movs	r1, r3
 8000d16:	b007      	add	sp, #28
 8000d18:	bcf0      	pop	{r4, r5, r6, r7}
 8000d1a:	46bb      	mov	fp, r7
 8000d1c:	46b2      	mov	sl, r6
 8000d1e:	46a9      	mov	r9, r5
 8000d20:	46a0      	mov	r8, r4
 8000d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d24:	4b92      	ldr	r3, [pc, #584]	@ (8000f70 <__aeabi_dmul+0x314>)
 8000d26:	4326      	orrs	r6, r4
 8000d28:	18eb      	adds	r3, r5, r3
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_dmul+0xd4>
 8000d2e:	e0bb      	b.n	8000ea8 <__aeabi_dmul+0x24c>
 8000d30:	2203      	movs	r2, #3
 8000d32:	4641      	mov	r1, r8
 8000d34:	4311      	orrs	r1, r2
 8000d36:	465a      	mov	r2, fp
 8000d38:	4688      	mov	r8, r1
 8000d3a:	9900      	ldr	r1, [sp, #0]
 8000d3c:	404a      	eors	r2, r1
 8000d3e:	2180      	movs	r1, #128	@ 0x80
 8000d40:	0109      	lsls	r1, r1, #4
 8000d42:	468c      	mov	ip, r1
 8000d44:	0029      	movs	r1, r5
 8000d46:	4461      	add	r1, ip
 8000d48:	9101      	str	r1, [sp, #4]
 8000d4a:	4641      	mov	r1, r8
 8000d4c:	290a      	cmp	r1, #10
 8000d4e:	dd00      	ble.n	8000d52 <__aeabi_dmul+0xf6>
 8000d50:	e233      	b.n	80011ba <__aeabi_dmul+0x55e>
 8000d52:	4693      	mov	fp, r2
 8000d54:	2603      	movs	r6, #3
 8000d56:	4642      	mov	r2, r8
 8000d58:	2701      	movs	r7, #1
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	21a6      	movs	r1, #166	@ 0xa6
 8000d5e:	003a      	movs	r2, r7
 8000d60:	00c9      	lsls	r1, r1, #3
 8000d62:	400a      	ands	r2, r1
 8000d64:	420f      	tst	r7, r1
 8000d66:	d031      	beq.n	8000dcc <__aeabi_dmul+0x170>
 8000d68:	9e02      	ldr	r6, [sp, #8]
 8000d6a:	2e02      	cmp	r6, #2
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_dmul+0x114>
 8000d6e:	e235      	b.n	80011dc <__aeabi_dmul+0x580>
 8000d70:	2e03      	cmp	r6, #3
 8000d72:	d100      	bne.n	8000d76 <__aeabi_dmul+0x11a>
 8000d74:	e1d2      	b.n	800111c <__aeabi_dmul+0x4c0>
 8000d76:	4654      	mov	r4, sl
 8000d78:	4648      	mov	r0, r9
 8000d7a:	2e01      	cmp	r6, #1
 8000d7c:	d0c1      	beq.n	8000d02 <__aeabi_dmul+0xa6>
 8000d7e:	9a01      	ldr	r2, [sp, #4]
 8000d80:	4b7d      	ldr	r3, [pc, #500]	@ (8000f78 <__aeabi_dmul+0x31c>)
 8000d82:	4694      	mov	ip, r2
 8000d84:	4463      	add	r3, ip
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	dc00      	bgt.n	8000d8c <__aeabi_dmul+0x130>
 8000d8a:	e0c0      	b.n	8000f0e <__aeabi_dmul+0x2b2>
 8000d8c:	0742      	lsls	r2, r0, #29
 8000d8e:	d009      	beq.n	8000da4 <__aeabi_dmul+0x148>
 8000d90:	220f      	movs	r2, #15
 8000d92:	4002      	ands	r2, r0
 8000d94:	2a04      	cmp	r2, #4
 8000d96:	d005      	beq.n	8000da4 <__aeabi_dmul+0x148>
 8000d98:	1d02      	adds	r2, r0, #4
 8000d9a:	4282      	cmp	r2, r0
 8000d9c:	4180      	sbcs	r0, r0
 8000d9e:	4240      	negs	r0, r0
 8000da0:	1824      	adds	r4, r4, r0
 8000da2:	0010      	movs	r0, r2
 8000da4:	01e2      	lsls	r2, r4, #7
 8000da6:	d506      	bpl.n	8000db6 <__aeabi_dmul+0x15a>
 8000da8:	4b74      	ldr	r3, [pc, #464]	@ (8000f7c <__aeabi_dmul+0x320>)
 8000daa:	9a01      	ldr	r2, [sp, #4]
 8000dac:	401c      	ands	r4, r3
 8000dae:	2380      	movs	r3, #128	@ 0x80
 8000db0:	4694      	mov	ip, r2
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	4463      	add	r3, ip
 8000db6:	4a72      	ldr	r2, [pc, #456]	@ (8000f80 <__aeabi_dmul+0x324>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	dc6b      	bgt.n	8000e94 <__aeabi_dmul+0x238>
 8000dbc:	0762      	lsls	r2, r4, #29
 8000dbe:	08c0      	lsrs	r0, r0, #3
 8000dc0:	0264      	lsls	r4, r4, #9
 8000dc2:	055b      	lsls	r3, r3, #21
 8000dc4:	4302      	orrs	r2, r0
 8000dc6:	0b24      	lsrs	r4, r4, #12
 8000dc8:	0d5b      	lsrs	r3, r3, #21
 8000dca:	e79d      	b.n	8000d08 <__aeabi_dmul+0xac>
 8000dcc:	2190      	movs	r1, #144	@ 0x90
 8000dce:	0089      	lsls	r1, r1, #2
 8000dd0:	420f      	tst	r7, r1
 8000dd2:	d163      	bne.n	8000e9c <__aeabi_dmul+0x240>
 8000dd4:	2288      	movs	r2, #136	@ 0x88
 8000dd6:	423a      	tst	r2, r7
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_dmul+0x180>
 8000dda:	e0d7      	b.n	8000f8c <__aeabi_dmul+0x330>
 8000ddc:	9b00      	ldr	r3, [sp, #0]
 8000dde:	46a2      	mov	sl, r4
 8000de0:	469b      	mov	fp, r3
 8000de2:	4681      	mov	r9, r0
 8000de4:	9602      	str	r6, [sp, #8]
 8000de6:	e7bf      	b.n	8000d68 <__aeabi_dmul+0x10c>
 8000de8:	0023      	movs	r3, r4
 8000dea:	4333      	orrs	r3, r6
 8000dec:	d100      	bne.n	8000df0 <__aeabi_dmul+0x194>
 8000dee:	e07f      	b.n	8000ef0 <__aeabi_dmul+0x294>
 8000df0:	2c00      	cmp	r4, #0
 8000df2:	d100      	bne.n	8000df6 <__aeabi_dmul+0x19a>
 8000df4:	e1ad      	b.n	8001152 <__aeabi_dmul+0x4f6>
 8000df6:	0020      	movs	r0, r4
 8000df8:	f000 fae4 	bl	80013c4 <__clzsi2>
 8000dfc:	0002      	movs	r2, r0
 8000dfe:	0003      	movs	r3, r0
 8000e00:	3a0b      	subs	r2, #11
 8000e02:	201d      	movs	r0, #29
 8000e04:	0019      	movs	r1, r3
 8000e06:	1a82      	subs	r2, r0, r2
 8000e08:	0030      	movs	r0, r6
 8000e0a:	3908      	subs	r1, #8
 8000e0c:	40d0      	lsrs	r0, r2
 8000e0e:	408c      	lsls	r4, r1
 8000e10:	4304      	orrs	r4, r0
 8000e12:	0030      	movs	r0, r6
 8000e14:	4088      	lsls	r0, r1
 8000e16:	4a5b      	ldr	r2, [pc, #364]	@ (8000f84 <__aeabi_dmul+0x328>)
 8000e18:	1aeb      	subs	r3, r5, r3
 8000e1a:	4694      	mov	ip, r2
 8000e1c:	4463      	add	r3, ip
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	9201      	str	r2, [sp, #4]
 8000e22:	4642      	mov	r2, r8
 8000e24:	2600      	movs	r6, #0
 8000e26:	2a0a      	cmp	r2, #10
 8000e28:	dc00      	bgt.n	8000e2c <__aeabi_dmul+0x1d0>
 8000e2a:	e75a      	b.n	8000ce2 <__aeabi_dmul+0x86>
 8000e2c:	e79c      	b.n	8000d68 <__aeabi_dmul+0x10c>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4303      	orrs	r3, r0
 8000e32:	4699      	mov	r9, r3
 8000e34:	d054      	beq.n	8000ee0 <__aeabi_dmul+0x284>
 8000e36:	4653      	mov	r3, sl
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d100      	bne.n	8000e3e <__aeabi_dmul+0x1e2>
 8000e3c:	e177      	b.n	800112e <__aeabi_dmul+0x4d2>
 8000e3e:	4650      	mov	r0, sl
 8000e40:	f000 fac0 	bl	80013c4 <__clzsi2>
 8000e44:	230b      	movs	r3, #11
 8000e46:	425b      	negs	r3, r3
 8000e48:	469c      	mov	ip, r3
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	4484      	add	ip, r0
 8000e4e:	0011      	movs	r1, r2
 8000e50:	4650      	mov	r0, sl
 8000e52:	3908      	subs	r1, #8
 8000e54:	4088      	lsls	r0, r1
 8000e56:	231d      	movs	r3, #29
 8000e58:	4680      	mov	r8, r0
 8000e5a:	4660      	mov	r0, ip
 8000e5c:	1a1b      	subs	r3, r3, r0
 8000e5e:	0020      	movs	r0, r4
 8000e60:	40d8      	lsrs	r0, r3
 8000e62:	0003      	movs	r3, r0
 8000e64:	4640      	mov	r0, r8
 8000e66:	4303      	orrs	r3, r0
 8000e68:	469a      	mov	sl, r3
 8000e6a:	0023      	movs	r3, r4
 8000e6c:	408b      	lsls	r3, r1
 8000e6e:	4699      	mov	r9, r3
 8000e70:	2300      	movs	r3, #0
 8000e72:	4d44      	ldr	r5, [pc, #272]	@ (8000f84 <__aeabi_dmul+0x328>)
 8000e74:	4698      	mov	r8, r3
 8000e76:	1aad      	subs	r5, r5, r2
 8000e78:	9302      	str	r3, [sp, #8]
 8000e7a:	e715      	b.n	8000ca8 <__aeabi_dmul+0x4c>
 8000e7c:	4652      	mov	r2, sl
 8000e7e:	4302      	orrs	r2, r0
 8000e80:	4691      	mov	r9, r2
 8000e82:	d126      	bne.n	8000ed2 <__aeabi_dmul+0x276>
 8000e84:	2200      	movs	r2, #0
 8000e86:	001d      	movs	r5, r3
 8000e88:	2302      	movs	r3, #2
 8000e8a:	4692      	mov	sl, r2
 8000e8c:	3208      	adds	r2, #8
 8000e8e:	4690      	mov	r8, r2
 8000e90:	9302      	str	r3, [sp, #8]
 8000e92:	e709      	b.n	8000ca8 <__aeabi_dmul+0x4c>
 8000e94:	2400      	movs	r4, #0
 8000e96:	2200      	movs	r2, #0
 8000e98:	4b35      	ldr	r3, [pc, #212]	@ (8000f70 <__aeabi_dmul+0x314>)
 8000e9a:	e735      	b.n	8000d08 <__aeabi_dmul+0xac>
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	2480      	movs	r4, #128	@ 0x80
 8000ea0:	469b      	mov	fp, r3
 8000ea2:	0324      	lsls	r4, r4, #12
 8000ea4:	4b32      	ldr	r3, [pc, #200]	@ (8000f70 <__aeabi_dmul+0x314>)
 8000ea6:	e72f      	b.n	8000d08 <__aeabi_dmul+0xac>
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	4641      	mov	r1, r8
 8000eac:	4311      	orrs	r1, r2
 8000eae:	2280      	movs	r2, #128	@ 0x80
 8000eb0:	0112      	lsls	r2, r2, #4
 8000eb2:	4694      	mov	ip, r2
 8000eb4:	002a      	movs	r2, r5
 8000eb6:	4462      	add	r2, ip
 8000eb8:	4688      	mov	r8, r1
 8000eba:	9201      	str	r2, [sp, #4]
 8000ebc:	290a      	cmp	r1, #10
 8000ebe:	dd00      	ble.n	8000ec2 <__aeabi_dmul+0x266>
 8000ec0:	e752      	b.n	8000d68 <__aeabi_dmul+0x10c>
 8000ec2:	465a      	mov	r2, fp
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	9900      	ldr	r1, [sp, #0]
 8000ec8:	0004      	movs	r4, r0
 8000eca:	404a      	eors	r2, r1
 8000ecc:	4693      	mov	fp, r2
 8000ece:	2602      	movs	r6, #2
 8000ed0:	e70b      	b.n	8000cea <__aeabi_dmul+0x8e>
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	001d      	movs	r5, r3
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	4681      	mov	r9, r0
 8000eda:	4690      	mov	r8, r2
 8000edc:	9302      	str	r3, [sp, #8]
 8000ede:	e6e3      	b.n	8000ca8 <__aeabi_dmul+0x4c>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	469a      	mov	sl, r3
 8000ee4:	3304      	adds	r3, #4
 8000ee6:	4698      	mov	r8, r3
 8000ee8:	3b03      	subs	r3, #3
 8000eea:	2500      	movs	r5, #0
 8000eec:	9302      	str	r3, [sp, #8]
 8000eee:	e6db      	b.n	8000ca8 <__aeabi_dmul+0x4c>
 8000ef0:	4642      	mov	r2, r8
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	431a      	orrs	r2, r3
 8000ef6:	002b      	movs	r3, r5
 8000ef8:	4690      	mov	r8, r2
 8000efa:	1c5a      	adds	r2, r3, #1
 8000efc:	9201      	str	r2, [sp, #4]
 8000efe:	4642      	mov	r2, r8
 8000f00:	2400      	movs	r4, #0
 8000f02:	2000      	movs	r0, #0
 8000f04:	2601      	movs	r6, #1
 8000f06:	2a0a      	cmp	r2, #10
 8000f08:	dc00      	bgt.n	8000f0c <__aeabi_dmul+0x2b0>
 8000f0a:	e6ea      	b.n	8000ce2 <__aeabi_dmul+0x86>
 8000f0c:	e72c      	b.n	8000d68 <__aeabi_dmul+0x10c>
 8000f0e:	2201      	movs	r2, #1
 8000f10:	1ad2      	subs	r2, r2, r3
 8000f12:	2a38      	cmp	r2, #56	@ 0x38
 8000f14:	dd00      	ble.n	8000f18 <__aeabi_dmul+0x2bc>
 8000f16:	e6f4      	b.n	8000d02 <__aeabi_dmul+0xa6>
 8000f18:	2a1f      	cmp	r2, #31
 8000f1a:	dc00      	bgt.n	8000f1e <__aeabi_dmul+0x2c2>
 8000f1c:	e12a      	b.n	8001174 <__aeabi_dmul+0x518>
 8000f1e:	211f      	movs	r1, #31
 8000f20:	4249      	negs	r1, r1
 8000f22:	1acb      	subs	r3, r1, r3
 8000f24:	0021      	movs	r1, r4
 8000f26:	40d9      	lsrs	r1, r3
 8000f28:	000b      	movs	r3, r1
 8000f2a:	2a20      	cmp	r2, #32
 8000f2c:	d005      	beq.n	8000f3a <__aeabi_dmul+0x2de>
 8000f2e:	4a16      	ldr	r2, [pc, #88]	@ (8000f88 <__aeabi_dmul+0x32c>)
 8000f30:	9d01      	ldr	r5, [sp, #4]
 8000f32:	4694      	mov	ip, r2
 8000f34:	4465      	add	r5, ip
 8000f36:	40ac      	lsls	r4, r5
 8000f38:	4320      	orrs	r0, r4
 8000f3a:	1e42      	subs	r2, r0, #1
 8000f3c:	4190      	sbcs	r0, r2
 8000f3e:	4318      	orrs	r0, r3
 8000f40:	2307      	movs	r3, #7
 8000f42:	0019      	movs	r1, r3
 8000f44:	2400      	movs	r4, #0
 8000f46:	4001      	ands	r1, r0
 8000f48:	4203      	tst	r3, r0
 8000f4a:	d00c      	beq.n	8000f66 <__aeabi_dmul+0x30a>
 8000f4c:	230f      	movs	r3, #15
 8000f4e:	4003      	ands	r3, r0
 8000f50:	2b04      	cmp	r3, #4
 8000f52:	d100      	bne.n	8000f56 <__aeabi_dmul+0x2fa>
 8000f54:	e140      	b.n	80011d8 <__aeabi_dmul+0x57c>
 8000f56:	1d03      	adds	r3, r0, #4
 8000f58:	4283      	cmp	r3, r0
 8000f5a:	41a4      	sbcs	r4, r4
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	4264      	negs	r4, r4
 8000f60:	0761      	lsls	r1, r4, #29
 8000f62:	0264      	lsls	r4, r4, #9
 8000f64:	0b24      	lsrs	r4, r4, #12
 8000f66:	08c2      	lsrs	r2, r0, #3
 8000f68:	2300      	movs	r3, #0
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	e6cc      	b.n	8000d08 <__aeabi_dmul+0xac>
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	000007ff 	.word	0x000007ff
 8000f74:	fffffc01 	.word	0xfffffc01
 8000f78:	000003ff 	.word	0x000003ff
 8000f7c:	feffffff 	.word	0xfeffffff
 8000f80:	000007fe 	.word	0x000007fe
 8000f84:	fffffc0d 	.word	0xfffffc0d
 8000f88:	0000043e 	.word	0x0000043e
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	464a      	mov	r2, r9
 8000f90:	0409      	lsls	r1, r1, #16
 8000f92:	0c09      	lsrs	r1, r1, #16
 8000f94:	000d      	movs	r5, r1
 8000f96:	0c16      	lsrs	r6, r2, #16
 8000f98:	0c02      	lsrs	r2, r0, #16
 8000f9a:	0400      	lsls	r0, r0, #16
 8000f9c:	0c00      	lsrs	r0, r0, #16
 8000f9e:	4345      	muls	r5, r0
 8000fa0:	46ac      	mov	ip, r5
 8000fa2:	0005      	movs	r5, r0
 8000fa4:	4375      	muls	r5, r6
 8000fa6:	46a8      	mov	r8, r5
 8000fa8:	0015      	movs	r5, r2
 8000faa:	000f      	movs	r7, r1
 8000fac:	4375      	muls	r5, r6
 8000fae:	9200      	str	r2, [sp, #0]
 8000fb0:	9502      	str	r5, [sp, #8]
 8000fb2:	002a      	movs	r2, r5
 8000fb4:	9d00      	ldr	r5, [sp, #0]
 8000fb6:	436f      	muls	r7, r5
 8000fb8:	4665      	mov	r5, ip
 8000fba:	0c2d      	lsrs	r5, r5, #16
 8000fbc:	46a9      	mov	r9, r5
 8000fbe:	4447      	add	r7, r8
 8000fc0:	444f      	add	r7, r9
 8000fc2:	45b8      	cmp	r8, r7
 8000fc4:	d905      	bls.n	8000fd2 <__aeabi_dmul+0x376>
 8000fc6:	0015      	movs	r5, r2
 8000fc8:	2280      	movs	r2, #128	@ 0x80
 8000fca:	0252      	lsls	r2, r2, #9
 8000fcc:	4690      	mov	r8, r2
 8000fce:	4445      	add	r5, r8
 8000fd0:	9502      	str	r5, [sp, #8]
 8000fd2:	0c3d      	lsrs	r5, r7, #16
 8000fd4:	9503      	str	r5, [sp, #12]
 8000fd6:	4665      	mov	r5, ip
 8000fd8:	042d      	lsls	r5, r5, #16
 8000fda:	043f      	lsls	r7, r7, #16
 8000fdc:	0c2d      	lsrs	r5, r5, #16
 8000fde:	46ac      	mov	ip, r5
 8000fe0:	003d      	movs	r5, r7
 8000fe2:	4465      	add	r5, ip
 8000fe4:	9504      	str	r5, [sp, #16]
 8000fe6:	0c25      	lsrs	r5, r4, #16
 8000fe8:	0424      	lsls	r4, r4, #16
 8000fea:	0c24      	lsrs	r4, r4, #16
 8000fec:	46ac      	mov	ip, r5
 8000fee:	0025      	movs	r5, r4
 8000ff0:	4375      	muls	r5, r6
 8000ff2:	46a8      	mov	r8, r5
 8000ff4:	4665      	mov	r5, ip
 8000ff6:	000f      	movs	r7, r1
 8000ff8:	4369      	muls	r1, r5
 8000ffa:	4441      	add	r1, r8
 8000ffc:	4689      	mov	r9, r1
 8000ffe:	4367      	muls	r7, r4
 8001000:	0c39      	lsrs	r1, r7, #16
 8001002:	4449      	add	r1, r9
 8001004:	436e      	muls	r6, r5
 8001006:	4588      	cmp	r8, r1
 8001008:	d903      	bls.n	8001012 <__aeabi_dmul+0x3b6>
 800100a:	2280      	movs	r2, #128	@ 0x80
 800100c:	0252      	lsls	r2, r2, #9
 800100e:	4690      	mov	r8, r2
 8001010:	4446      	add	r6, r8
 8001012:	0c0d      	lsrs	r5, r1, #16
 8001014:	46a8      	mov	r8, r5
 8001016:	0035      	movs	r5, r6
 8001018:	4445      	add	r5, r8
 800101a:	9505      	str	r5, [sp, #20]
 800101c:	9d03      	ldr	r5, [sp, #12]
 800101e:	043f      	lsls	r7, r7, #16
 8001020:	46a8      	mov	r8, r5
 8001022:	0c3f      	lsrs	r7, r7, #16
 8001024:	0409      	lsls	r1, r1, #16
 8001026:	19c9      	adds	r1, r1, r7
 8001028:	4488      	add	r8, r1
 800102a:	4645      	mov	r5, r8
 800102c:	9503      	str	r5, [sp, #12]
 800102e:	4655      	mov	r5, sl
 8001030:	042e      	lsls	r6, r5, #16
 8001032:	0c36      	lsrs	r6, r6, #16
 8001034:	0c2f      	lsrs	r7, r5, #16
 8001036:	0035      	movs	r5, r6
 8001038:	4345      	muls	r5, r0
 800103a:	4378      	muls	r0, r7
 800103c:	4681      	mov	r9, r0
 800103e:	0038      	movs	r0, r7
 8001040:	46a8      	mov	r8, r5
 8001042:	0c2d      	lsrs	r5, r5, #16
 8001044:	46aa      	mov	sl, r5
 8001046:	9a00      	ldr	r2, [sp, #0]
 8001048:	4350      	muls	r0, r2
 800104a:	4372      	muls	r2, r6
 800104c:	444a      	add	r2, r9
 800104e:	4452      	add	r2, sl
 8001050:	4591      	cmp	r9, r2
 8001052:	d903      	bls.n	800105c <__aeabi_dmul+0x400>
 8001054:	2580      	movs	r5, #128	@ 0x80
 8001056:	026d      	lsls	r5, r5, #9
 8001058:	46a9      	mov	r9, r5
 800105a:	4448      	add	r0, r9
 800105c:	0c15      	lsrs	r5, r2, #16
 800105e:	46a9      	mov	r9, r5
 8001060:	4645      	mov	r5, r8
 8001062:	042d      	lsls	r5, r5, #16
 8001064:	0c2d      	lsrs	r5, r5, #16
 8001066:	46a8      	mov	r8, r5
 8001068:	4665      	mov	r5, ip
 800106a:	437d      	muls	r5, r7
 800106c:	0412      	lsls	r2, r2, #16
 800106e:	4448      	add	r0, r9
 8001070:	4490      	add	r8, r2
 8001072:	46a9      	mov	r9, r5
 8001074:	0032      	movs	r2, r6
 8001076:	4665      	mov	r5, ip
 8001078:	4362      	muls	r2, r4
 800107a:	436e      	muls	r6, r5
 800107c:	437c      	muls	r4, r7
 800107e:	0c17      	lsrs	r7, r2, #16
 8001080:	1936      	adds	r6, r6, r4
 8001082:	19bf      	adds	r7, r7, r6
 8001084:	42bc      	cmp	r4, r7
 8001086:	d903      	bls.n	8001090 <__aeabi_dmul+0x434>
 8001088:	2480      	movs	r4, #128	@ 0x80
 800108a:	0264      	lsls	r4, r4, #9
 800108c:	46a4      	mov	ip, r4
 800108e:	44e1      	add	r9, ip
 8001090:	9c02      	ldr	r4, [sp, #8]
 8001092:	9e03      	ldr	r6, [sp, #12]
 8001094:	46a4      	mov	ip, r4
 8001096:	9d05      	ldr	r5, [sp, #20]
 8001098:	4466      	add	r6, ip
 800109a:	428e      	cmp	r6, r1
 800109c:	4189      	sbcs	r1, r1
 800109e:	46ac      	mov	ip, r5
 80010a0:	0412      	lsls	r2, r2, #16
 80010a2:	043c      	lsls	r4, r7, #16
 80010a4:	0c12      	lsrs	r2, r2, #16
 80010a6:	18a2      	adds	r2, r4, r2
 80010a8:	4462      	add	r2, ip
 80010aa:	4249      	negs	r1, r1
 80010ac:	1854      	adds	r4, r2, r1
 80010ae:	4446      	add	r6, r8
 80010b0:	46a4      	mov	ip, r4
 80010b2:	4546      	cmp	r6, r8
 80010b4:	41a4      	sbcs	r4, r4
 80010b6:	4682      	mov	sl, r0
 80010b8:	4264      	negs	r4, r4
 80010ba:	46a0      	mov	r8, r4
 80010bc:	42aa      	cmp	r2, r5
 80010be:	4192      	sbcs	r2, r2
 80010c0:	458c      	cmp	ip, r1
 80010c2:	4189      	sbcs	r1, r1
 80010c4:	44e2      	add	sl, ip
 80010c6:	44d0      	add	r8, sl
 80010c8:	4249      	negs	r1, r1
 80010ca:	4252      	negs	r2, r2
 80010cc:	430a      	orrs	r2, r1
 80010ce:	45a0      	cmp	r8, r4
 80010d0:	41a4      	sbcs	r4, r4
 80010d2:	4582      	cmp	sl, r0
 80010d4:	4189      	sbcs	r1, r1
 80010d6:	4264      	negs	r4, r4
 80010d8:	4249      	negs	r1, r1
 80010da:	430c      	orrs	r4, r1
 80010dc:	4641      	mov	r1, r8
 80010de:	0c3f      	lsrs	r7, r7, #16
 80010e0:	19d2      	adds	r2, r2, r7
 80010e2:	1912      	adds	r2, r2, r4
 80010e4:	0dcc      	lsrs	r4, r1, #23
 80010e6:	9904      	ldr	r1, [sp, #16]
 80010e8:	0270      	lsls	r0, r6, #9
 80010ea:	4308      	orrs	r0, r1
 80010ec:	1e41      	subs	r1, r0, #1
 80010ee:	4188      	sbcs	r0, r1
 80010f0:	4641      	mov	r1, r8
 80010f2:	444a      	add	r2, r9
 80010f4:	0df6      	lsrs	r6, r6, #23
 80010f6:	0252      	lsls	r2, r2, #9
 80010f8:	4330      	orrs	r0, r6
 80010fa:	0249      	lsls	r1, r1, #9
 80010fc:	4314      	orrs	r4, r2
 80010fe:	4308      	orrs	r0, r1
 8001100:	01d2      	lsls	r2, r2, #7
 8001102:	d535      	bpl.n	8001170 <__aeabi_dmul+0x514>
 8001104:	2201      	movs	r2, #1
 8001106:	0843      	lsrs	r3, r0, #1
 8001108:	4002      	ands	r2, r0
 800110a:	4313      	orrs	r3, r2
 800110c:	07e0      	lsls	r0, r4, #31
 800110e:	4318      	orrs	r0, r3
 8001110:	0864      	lsrs	r4, r4, #1
 8001112:	e634      	b.n	8000d7e <__aeabi_dmul+0x122>
 8001114:	9b00      	ldr	r3, [sp, #0]
 8001116:	46a2      	mov	sl, r4
 8001118:	469b      	mov	fp, r3
 800111a:	4681      	mov	r9, r0
 800111c:	2480      	movs	r4, #128	@ 0x80
 800111e:	4653      	mov	r3, sl
 8001120:	0324      	lsls	r4, r4, #12
 8001122:	431c      	orrs	r4, r3
 8001124:	0324      	lsls	r4, r4, #12
 8001126:	464a      	mov	r2, r9
 8001128:	4b2e      	ldr	r3, [pc, #184]	@ (80011e4 <__aeabi_dmul+0x588>)
 800112a:	0b24      	lsrs	r4, r4, #12
 800112c:	e5ec      	b.n	8000d08 <__aeabi_dmul+0xac>
 800112e:	f000 f949 	bl	80013c4 <__clzsi2>
 8001132:	2315      	movs	r3, #21
 8001134:	469c      	mov	ip, r3
 8001136:	4484      	add	ip, r0
 8001138:	0002      	movs	r2, r0
 800113a:	4663      	mov	r3, ip
 800113c:	3220      	adds	r2, #32
 800113e:	2b1c      	cmp	r3, #28
 8001140:	dc00      	bgt.n	8001144 <__aeabi_dmul+0x4e8>
 8001142:	e684      	b.n	8000e4e <__aeabi_dmul+0x1f2>
 8001144:	2300      	movs	r3, #0
 8001146:	4699      	mov	r9, r3
 8001148:	0023      	movs	r3, r4
 800114a:	3808      	subs	r0, #8
 800114c:	4083      	lsls	r3, r0
 800114e:	469a      	mov	sl, r3
 8001150:	e68e      	b.n	8000e70 <__aeabi_dmul+0x214>
 8001152:	f000 f937 	bl	80013c4 <__clzsi2>
 8001156:	0002      	movs	r2, r0
 8001158:	0003      	movs	r3, r0
 800115a:	3215      	adds	r2, #21
 800115c:	3320      	adds	r3, #32
 800115e:	2a1c      	cmp	r2, #28
 8001160:	dc00      	bgt.n	8001164 <__aeabi_dmul+0x508>
 8001162:	e64e      	b.n	8000e02 <__aeabi_dmul+0x1a6>
 8001164:	0002      	movs	r2, r0
 8001166:	0034      	movs	r4, r6
 8001168:	3a08      	subs	r2, #8
 800116a:	2000      	movs	r0, #0
 800116c:	4094      	lsls	r4, r2
 800116e:	e652      	b.n	8000e16 <__aeabi_dmul+0x1ba>
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	e604      	b.n	8000d7e <__aeabi_dmul+0x122>
 8001174:	4b1c      	ldr	r3, [pc, #112]	@ (80011e8 <__aeabi_dmul+0x58c>)
 8001176:	0021      	movs	r1, r4
 8001178:	469c      	mov	ip, r3
 800117a:	0003      	movs	r3, r0
 800117c:	9d01      	ldr	r5, [sp, #4]
 800117e:	40d3      	lsrs	r3, r2
 8001180:	4465      	add	r5, ip
 8001182:	40a9      	lsls	r1, r5
 8001184:	4319      	orrs	r1, r3
 8001186:	0003      	movs	r3, r0
 8001188:	40ab      	lsls	r3, r5
 800118a:	1e58      	subs	r0, r3, #1
 800118c:	4183      	sbcs	r3, r0
 800118e:	4319      	orrs	r1, r3
 8001190:	0008      	movs	r0, r1
 8001192:	40d4      	lsrs	r4, r2
 8001194:	074b      	lsls	r3, r1, #29
 8001196:	d009      	beq.n	80011ac <__aeabi_dmul+0x550>
 8001198:	230f      	movs	r3, #15
 800119a:	400b      	ands	r3, r1
 800119c:	2b04      	cmp	r3, #4
 800119e:	d005      	beq.n	80011ac <__aeabi_dmul+0x550>
 80011a0:	1d0b      	adds	r3, r1, #4
 80011a2:	428b      	cmp	r3, r1
 80011a4:	4180      	sbcs	r0, r0
 80011a6:	4240      	negs	r0, r0
 80011a8:	1824      	adds	r4, r4, r0
 80011aa:	0018      	movs	r0, r3
 80011ac:	0223      	lsls	r3, r4, #8
 80011ae:	d400      	bmi.n	80011b2 <__aeabi_dmul+0x556>
 80011b0:	e6d6      	b.n	8000f60 <__aeabi_dmul+0x304>
 80011b2:	2301      	movs	r3, #1
 80011b4:	2400      	movs	r4, #0
 80011b6:	2200      	movs	r2, #0
 80011b8:	e5a6      	b.n	8000d08 <__aeabi_dmul+0xac>
 80011ba:	290f      	cmp	r1, #15
 80011bc:	d1aa      	bne.n	8001114 <__aeabi_dmul+0x4b8>
 80011be:	2380      	movs	r3, #128	@ 0x80
 80011c0:	4652      	mov	r2, sl
 80011c2:	031b      	lsls	r3, r3, #12
 80011c4:	421a      	tst	r2, r3
 80011c6:	d0a9      	beq.n	800111c <__aeabi_dmul+0x4c0>
 80011c8:	421c      	tst	r4, r3
 80011ca:	d1a7      	bne.n	800111c <__aeabi_dmul+0x4c0>
 80011cc:	431c      	orrs	r4, r3
 80011ce:	9b00      	ldr	r3, [sp, #0]
 80011d0:	0002      	movs	r2, r0
 80011d2:	469b      	mov	fp, r3
 80011d4:	4b03      	ldr	r3, [pc, #12]	@ (80011e4 <__aeabi_dmul+0x588>)
 80011d6:	e597      	b.n	8000d08 <__aeabi_dmul+0xac>
 80011d8:	2400      	movs	r4, #0
 80011da:	e6c1      	b.n	8000f60 <__aeabi_dmul+0x304>
 80011dc:	2400      	movs	r4, #0
 80011de:	4b01      	ldr	r3, [pc, #4]	@ (80011e4 <__aeabi_dmul+0x588>)
 80011e0:	0022      	movs	r2, r4
 80011e2:	e591      	b.n	8000d08 <__aeabi_dmul+0xac>
 80011e4:	000007ff 	.word	0x000007ff
 80011e8:	0000041e 	.word	0x0000041e

080011ec <__aeabi_i2d>:
 80011ec:	b570      	push	{r4, r5, r6, lr}
 80011ee:	2800      	cmp	r0, #0
 80011f0:	d016      	beq.n	8001220 <__aeabi_i2d+0x34>
 80011f2:	17c3      	asrs	r3, r0, #31
 80011f4:	18c5      	adds	r5, r0, r3
 80011f6:	405d      	eors	r5, r3
 80011f8:	0fc4      	lsrs	r4, r0, #31
 80011fa:	0028      	movs	r0, r5
 80011fc:	f000 f8e2 	bl	80013c4 <__clzsi2>
 8001200:	4b10      	ldr	r3, [pc, #64]	@ (8001244 <__aeabi_i2d+0x58>)
 8001202:	1a1b      	subs	r3, r3, r0
 8001204:	055b      	lsls	r3, r3, #21
 8001206:	0d5b      	lsrs	r3, r3, #21
 8001208:	280a      	cmp	r0, #10
 800120a:	dc14      	bgt.n	8001236 <__aeabi_i2d+0x4a>
 800120c:	0002      	movs	r2, r0
 800120e:	002e      	movs	r6, r5
 8001210:	3215      	adds	r2, #21
 8001212:	4096      	lsls	r6, r2
 8001214:	220b      	movs	r2, #11
 8001216:	1a12      	subs	r2, r2, r0
 8001218:	40d5      	lsrs	r5, r2
 800121a:	032d      	lsls	r5, r5, #12
 800121c:	0b2d      	lsrs	r5, r5, #12
 800121e:	e003      	b.n	8001228 <__aeabi_i2d+0x3c>
 8001220:	2400      	movs	r4, #0
 8001222:	2300      	movs	r3, #0
 8001224:	2500      	movs	r5, #0
 8001226:	2600      	movs	r6, #0
 8001228:	051b      	lsls	r3, r3, #20
 800122a:	432b      	orrs	r3, r5
 800122c:	07e4      	lsls	r4, r4, #31
 800122e:	4323      	orrs	r3, r4
 8001230:	0030      	movs	r0, r6
 8001232:	0019      	movs	r1, r3
 8001234:	bd70      	pop	{r4, r5, r6, pc}
 8001236:	380b      	subs	r0, #11
 8001238:	4085      	lsls	r5, r0
 800123a:	032d      	lsls	r5, r5, #12
 800123c:	2600      	movs	r6, #0
 800123e:	0b2d      	lsrs	r5, r5, #12
 8001240:	e7f2      	b.n	8001228 <__aeabi_i2d+0x3c>
 8001242:	46c0      	nop			@ (mov r8, r8)
 8001244:	0000041e 	.word	0x0000041e

08001248 <__aeabi_d2f>:
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124a:	004b      	lsls	r3, r1, #1
 800124c:	030f      	lsls	r7, r1, #12
 800124e:	0d5b      	lsrs	r3, r3, #21
 8001250:	4c3b      	ldr	r4, [pc, #236]	@ (8001340 <__aeabi_d2f+0xf8>)
 8001252:	0f45      	lsrs	r5, r0, #29
 8001254:	b083      	sub	sp, #12
 8001256:	0a7f      	lsrs	r7, r7, #9
 8001258:	1c5e      	adds	r6, r3, #1
 800125a:	432f      	orrs	r7, r5
 800125c:	9000      	str	r0, [sp, #0]
 800125e:	9101      	str	r1, [sp, #4]
 8001260:	0fca      	lsrs	r2, r1, #31
 8001262:	00c5      	lsls	r5, r0, #3
 8001264:	4226      	tst	r6, r4
 8001266:	d00b      	beq.n	8001280 <__aeabi_d2f+0x38>
 8001268:	4936      	ldr	r1, [pc, #216]	@ (8001344 <__aeabi_d2f+0xfc>)
 800126a:	185c      	adds	r4, r3, r1
 800126c:	2cfe      	cmp	r4, #254	@ 0xfe
 800126e:	dd13      	ble.n	8001298 <__aeabi_d2f+0x50>
 8001270:	20ff      	movs	r0, #255	@ 0xff
 8001272:	2300      	movs	r3, #0
 8001274:	05c0      	lsls	r0, r0, #23
 8001276:	4318      	orrs	r0, r3
 8001278:	07d2      	lsls	r2, r2, #31
 800127a:	4310      	orrs	r0, r2
 800127c:	b003      	add	sp, #12
 800127e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001280:	2b00      	cmp	r3, #0
 8001282:	d102      	bne.n	800128a <__aeabi_d2f+0x42>
 8001284:	2000      	movs	r0, #0
 8001286:	2300      	movs	r3, #0
 8001288:	e7f4      	b.n	8001274 <__aeabi_d2f+0x2c>
 800128a:	433d      	orrs	r5, r7
 800128c:	d0f0      	beq.n	8001270 <__aeabi_d2f+0x28>
 800128e:	2380      	movs	r3, #128	@ 0x80
 8001290:	03db      	lsls	r3, r3, #15
 8001292:	20ff      	movs	r0, #255	@ 0xff
 8001294:	433b      	orrs	r3, r7
 8001296:	e7ed      	b.n	8001274 <__aeabi_d2f+0x2c>
 8001298:	2c00      	cmp	r4, #0
 800129a:	dd14      	ble.n	80012c6 <__aeabi_d2f+0x7e>
 800129c:	9b00      	ldr	r3, [sp, #0]
 800129e:	00ff      	lsls	r7, r7, #3
 80012a0:	019b      	lsls	r3, r3, #6
 80012a2:	1e58      	subs	r0, r3, #1
 80012a4:	4183      	sbcs	r3, r0
 80012a6:	0f69      	lsrs	r1, r5, #29
 80012a8:	433b      	orrs	r3, r7
 80012aa:	430b      	orrs	r3, r1
 80012ac:	0759      	lsls	r1, r3, #29
 80012ae:	d041      	beq.n	8001334 <__aeabi_d2f+0xec>
 80012b0:	210f      	movs	r1, #15
 80012b2:	4019      	ands	r1, r3
 80012b4:	2904      	cmp	r1, #4
 80012b6:	d028      	beq.n	800130a <__aeabi_d2f+0xc2>
 80012b8:	3304      	adds	r3, #4
 80012ba:	0159      	lsls	r1, r3, #5
 80012bc:	d525      	bpl.n	800130a <__aeabi_d2f+0xc2>
 80012be:	3401      	adds	r4, #1
 80012c0:	2300      	movs	r3, #0
 80012c2:	b2e0      	uxtb	r0, r4
 80012c4:	e7d6      	b.n	8001274 <__aeabi_d2f+0x2c>
 80012c6:	0021      	movs	r1, r4
 80012c8:	3117      	adds	r1, #23
 80012ca:	dbdb      	blt.n	8001284 <__aeabi_d2f+0x3c>
 80012cc:	2180      	movs	r1, #128	@ 0x80
 80012ce:	201e      	movs	r0, #30
 80012d0:	0409      	lsls	r1, r1, #16
 80012d2:	4339      	orrs	r1, r7
 80012d4:	1b00      	subs	r0, r0, r4
 80012d6:	281f      	cmp	r0, #31
 80012d8:	dd1b      	ble.n	8001312 <__aeabi_d2f+0xca>
 80012da:	2602      	movs	r6, #2
 80012dc:	4276      	negs	r6, r6
 80012de:	1b34      	subs	r4, r6, r4
 80012e0:	000e      	movs	r6, r1
 80012e2:	40e6      	lsrs	r6, r4
 80012e4:	0034      	movs	r4, r6
 80012e6:	2820      	cmp	r0, #32
 80012e8:	d004      	beq.n	80012f4 <__aeabi_d2f+0xac>
 80012ea:	4817      	ldr	r0, [pc, #92]	@ (8001348 <__aeabi_d2f+0x100>)
 80012ec:	4684      	mov	ip, r0
 80012ee:	4463      	add	r3, ip
 80012f0:	4099      	lsls	r1, r3
 80012f2:	430d      	orrs	r5, r1
 80012f4:	002b      	movs	r3, r5
 80012f6:	1e59      	subs	r1, r3, #1
 80012f8:	418b      	sbcs	r3, r1
 80012fa:	4323      	orrs	r3, r4
 80012fc:	0759      	lsls	r1, r3, #29
 80012fe:	d015      	beq.n	800132c <__aeabi_d2f+0xe4>
 8001300:	210f      	movs	r1, #15
 8001302:	2400      	movs	r4, #0
 8001304:	4019      	ands	r1, r3
 8001306:	2904      	cmp	r1, #4
 8001308:	d117      	bne.n	800133a <__aeabi_d2f+0xf2>
 800130a:	019b      	lsls	r3, r3, #6
 800130c:	0a5b      	lsrs	r3, r3, #9
 800130e:	b2e0      	uxtb	r0, r4
 8001310:	e7b0      	b.n	8001274 <__aeabi_d2f+0x2c>
 8001312:	4c0e      	ldr	r4, [pc, #56]	@ (800134c <__aeabi_d2f+0x104>)
 8001314:	191c      	adds	r4, r3, r4
 8001316:	002b      	movs	r3, r5
 8001318:	40a5      	lsls	r5, r4
 800131a:	40c3      	lsrs	r3, r0
 800131c:	40a1      	lsls	r1, r4
 800131e:	1e68      	subs	r0, r5, #1
 8001320:	4185      	sbcs	r5, r0
 8001322:	4329      	orrs	r1, r5
 8001324:	430b      	orrs	r3, r1
 8001326:	2400      	movs	r4, #0
 8001328:	0759      	lsls	r1, r3, #29
 800132a:	d1c1      	bne.n	80012b0 <__aeabi_d2f+0x68>
 800132c:	019b      	lsls	r3, r3, #6
 800132e:	2000      	movs	r0, #0
 8001330:	0a5b      	lsrs	r3, r3, #9
 8001332:	e79f      	b.n	8001274 <__aeabi_d2f+0x2c>
 8001334:	08db      	lsrs	r3, r3, #3
 8001336:	b2e0      	uxtb	r0, r4
 8001338:	e79c      	b.n	8001274 <__aeabi_d2f+0x2c>
 800133a:	3304      	adds	r3, #4
 800133c:	e7e5      	b.n	800130a <__aeabi_d2f+0xc2>
 800133e:	46c0      	nop			@ (mov r8, r8)
 8001340:	000007fe 	.word	0x000007fe
 8001344:	fffffc80 	.word	0xfffffc80
 8001348:	fffffca2 	.word	0xfffffca2
 800134c:	fffffc82 	.word	0xfffffc82

08001350 <__aeabi_cfrcmple>:
 8001350:	4684      	mov	ip, r0
 8001352:	0008      	movs	r0, r1
 8001354:	4661      	mov	r1, ip
 8001356:	e7ff      	b.n	8001358 <__aeabi_cfcmpeq>

08001358 <__aeabi_cfcmpeq>:
 8001358:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800135a:	f000 f8d5 	bl	8001508 <__lesf2>
 800135e:	2800      	cmp	r0, #0
 8001360:	d401      	bmi.n	8001366 <__aeabi_cfcmpeq+0xe>
 8001362:	2100      	movs	r1, #0
 8001364:	42c8      	cmn	r0, r1
 8001366:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001368 <__aeabi_fcmpeq>:
 8001368:	b510      	push	{r4, lr}
 800136a:	f000 f855 	bl	8001418 <__eqsf2>
 800136e:	4240      	negs	r0, r0
 8001370:	3001      	adds	r0, #1
 8001372:	bd10      	pop	{r4, pc}

08001374 <__aeabi_fcmplt>:
 8001374:	b510      	push	{r4, lr}
 8001376:	f000 f8c7 	bl	8001508 <__lesf2>
 800137a:	2800      	cmp	r0, #0
 800137c:	db01      	blt.n	8001382 <__aeabi_fcmplt+0xe>
 800137e:	2000      	movs	r0, #0
 8001380:	bd10      	pop	{r4, pc}
 8001382:	2001      	movs	r0, #1
 8001384:	bd10      	pop	{r4, pc}
 8001386:	46c0      	nop			@ (mov r8, r8)

08001388 <__aeabi_fcmple>:
 8001388:	b510      	push	{r4, lr}
 800138a:	f000 f8bd 	bl	8001508 <__lesf2>
 800138e:	2800      	cmp	r0, #0
 8001390:	dd01      	ble.n	8001396 <__aeabi_fcmple+0xe>
 8001392:	2000      	movs	r0, #0
 8001394:	bd10      	pop	{r4, pc}
 8001396:	2001      	movs	r0, #1
 8001398:	bd10      	pop	{r4, pc}
 800139a:	46c0      	nop			@ (mov r8, r8)

0800139c <__aeabi_fcmpgt>:
 800139c:	b510      	push	{r4, lr}
 800139e:	f000 f863 	bl	8001468 <__gesf2>
 80013a2:	2800      	cmp	r0, #0
 80013a4:	dc01      	bgt.n	80013aa <__aeabi_fcmpgt+0xe>
 80013a6:	2000      	movs	r0, #0
 80013a8:	bd10      	pop	{r4, pc}
 80013aa:	2001      	movs	r0, #1
 80013ac:	bd10      	pop	{r4, pc}
 80013ae:	46c0      	nop			@ (mov r8, r8)

080013b0 <__aeabi_fcmpge>:
 80013b0:	b510      	push	{r4, lr}
 80013b2:	f000 f859 	bl	8001468 <__gesf2>
 80013b6:	2800      	cmp	r0, #0
 80013b8:	da01      	bge.n	80013be <__aeabi_fcmpge+0xe>
 80013ba:	2000      	movs	r0, #0
 80013bc:	bd10      	pop	{r4, pc}
 80013be:	2001      	movs	r0, #1
 80013c0:	bd10      	pop	{r4, pc}
 80013c2:	46c0      	nop			@ (mov r8, r8)

080013c4 <__clzsi2>:
 80013c4:	211c      	movs	r1, #28
 80013c6:	2301      	movs	r3, #1
 80013c8:	041b      	lsls	r3, r3, #16
 80013ca:	4298      	cmp	r0, r3
 80013cc:	d301      	bcc.n	80013d2 <__clzsi2+0xe>
 80013ce:	0c00      	lsrs	r0, r0, #16
 80013d0:	3910      	subs	r1, #16
 80013d2:	0a1b      	lsrs	r3, r3, #8
 80013d4:	4298      	cmp	r0, r3
 80013d6:	d301      	bcc.n	80013dc <__clzsi2+0x18>
 80013d8:	0a00      	lsrs	r0, r0, #8
 80013da:	3908      	subs	r1, #8
 80013dc:	091b      	lsrs	r3, r3, #4
 80013de:	4298      	cmp	r0, r3
 80013e0:	d301      	bcc.n	80013e6 <__clzsi2+0x22>
 80013e2:	0900      	lsrs	r0, r0, #4
 80013e4:	3904      	subs	r1, #4
 80013e6:	a202      	add	r2, pc, #8	@ (adr r2, 80013f0 <__clzsi2+0x2c>)
 80013e8:	5c10      	ldrb	r0, [r2, r0]
 80013ea:	1840      	adds	r0, r0, r1
 80013ec:	4770      	bx	lr
 80013ee:	46c0      	nop			@ (mov r8, r8)
 80013f0:	02020304 	.word	0x02020304
 80013f4:	01010101 	.word	0x01010101
	...

08001400 <__clzdi2>:
 8001400:	b510      	push	{r4, lr}
 8001402:	2900      	cmp	r1, #0
 8001404:	d103      	bne.n	800140e <__clzdi2+0xe>
 8001406:	f7ff ffdd 	bl	80013c4 <__clzsi2>
 800140a:	3020      	adds	r0, #32
 800140c:	e002      	b.n	8001414 <__clzdi2+0x14>
 800140e:	0008      	movs	r0, r1
 8001410:	f7ff ffd8 	bl	80013c4 <__clzsi2>
 8001414:	bd10      	pop	{r4, pc}
 8001416:	46c0      	nop			@ (mov r8, r8)

08001418 <__eqsf2>:
 8001418:	b570      	push	{r4, r5, r6, lr}
 800141a:	0042      	lsls	r2, r0, #1
 800141c:	024e      	lsls	r6, r1, #9
 800141e:	004c      	lsls	r4, r1, #1
 8001420:	0245      	lsls	r5, r0, #9
 8001422:	0a6d      	lsrs	r5, r5, #9
 8001424:	0e12      	lsrs	r2, r2, #24
 8001426:	0fc3      	lsrs	r3, r0, #31
 8001428:	0a76      	lsrs	r6, r6, #9
 800142a:	0e24      	lsrs	r4, r4, #24
 800142c:	0fc9      	lsrs	r1, r1, #31
 800142e:	2aff      	cmp	r2, #255	@ 0xff
 8001430:	d010      	beq.n	8001454 <__eqsf2+0x3c>
 8001432:	2cff      	cmp	r4, #255	@ 0xff
 8001434:	d00c      	beq.n	8001450 <__eqsf2+0x38>
 8001436:	2001      	movs	r0, #1
 8001438:	42a2      	cmp	r2, r4
 800143a:	d10a      	bne.n	8001452 <__eqsf2+0x3a>
 800143c:	42b5      	cmp	r5, r6
 800143e:	d108      	bne.n	8001452 <__eqsf2+0x3a>
 8001440:	428b      	cmp	r3, r1
 8001442:	d00f      	beq.n	8001464 <__eqsf2+0x4c>
 8001444:	2a00      	cmp	r2, #0
 8001446:	d104      	bne.n	8001452 <__eqsf2+0x3a>
 8001448:	0028      	movs	r0, r5
 800144a:	1e43      	subs	r3, r0, #1
 800144c:	4198      	sbcs	r0, r3
 800144e:	e000      	b.n	8001452 <__eqsf2+0x3a>
 8001450:	2001      	movs	r0, #1
 8001452:	bd70      	pop	{r4, r5, r6, pc}
 8001454:	2001      	movs	r0, #1
 8001456:	2cff      	cmp	r4, #255	@ 0xff
 8001458:	d1fb      	bne.n	8001452 <__eqsf2+0x3a>
 800145a:	4335      	orrs	r5, r6
 800145c:	d1f9      	bne.n	8001452 <__eqsf2+0x3a>
 800145e:	404b      	eors	r3, r1
 8001460:	0018      	movs	r0, r3
 8001462:	e7f6      	b.n	8001452 <__eqsf2+0x3a>
 8001464:	2000      	movs	r0, #0
 8001466:	e7f4      	b.n	8001452 <__eqsf2+0x3a>

08001468 <__gesf2>:
 8001468:	b530      	push	{r4, r5, lr}
 800146a:	0042      	lsls	r2, r0, #1
 800146c:	0244      	lsls	r4, r0, #9
 800146e:	024d      	lsls	r5, r1, #9
 8001470:	0fc3      	lsrs	r3, r0, #31
 8001472:	0048      	lsls	r0, r1, #1
 8001474:	0a64      	lsrs	r4, r4, #9
 8001476:	0e12      	lsrs	r2, r2, #24
 8001478:	0a6d      	lsrs	r5, r5, #9
 800147a:	0e00      	lsrs	r0, r0, #24
 800147c:	0fc9      	lsrs	r1, r1, #31
 800147e:	2aff      	cmp	r2, #255	@ 0xff
 8001480:	d019      	beq.n	80014b6 <__gesf2+0x4e>
 8001482:	28ff      	cmp	r0, #255	@ 0xff
 8001484:	d00b      	beq.n	800149e <__gesf2+0x36>
 8001486:	2a00      	cmp	r2, #0
 8001488:	d11e      	bne.n	80014c8 <__gesf2+0x60>
 800148a:	2800      	cmp	r0, #0
 800148c:	d10b      	bne.n	80014a6 <__gesf2+0x3e>
 800148e:	2d00      	cmp	r5, #0
 8001490:	d027      	beq.n	80014e2 <__gesf2+0x7a>
 8001492:	2c00      	cmp	r4, #0
 8001494:	d134      	bne.n	8001500 <__gesf2+0x98>
 8001496:	2900      	cmp	r1, #0
 8001498:	d02f      	beq.n	80014fa <__gesf2+0x92>
 800149a:	0008      	movs	r0, r1
 800149c:	bd30      	pop	{r4, r5, pc}
 800149e:	2d00      	cmp	r5, #0
 80014a0:	d128      	bne.n	80014f4 <__gesf2+0x8c>
 80014a2:	2a00      	cmp	r2, #0
 80014a4:	d101      	bne.n	80014aa <__gesf2+0x42>
 80014a6:	2c00      	cmp	r4, #0
 80014a8:	d0f5      	beq.n	8001496 <__gesf2+0x2e>
 80014aa:	428b      	cmp	r3, r1
 80014ac:	d107      	bne.n	80014be <__gesf2+0x56>
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d023      	beq.n	80014fa <__gesf2+0x92>
 80014b2:	0018      	movs	r0, r3
 80014b4:	e7f2      	b.n	800149c <__gesf2+0x34>
 80014b6:	2c00      	cmp	r4, #0
 80014b8:	d11c      	bne.n	80014f4 <__gesf2+0x8c>
 80014ba:	28ff      	cmp	r0, #255	@ 0xff
 80014bc:	d014      	beq.n	80014e8 <__gesf2+0x80>
 80014be:	1e58      	subs	r0, r3, #1
 80014c0:	2302      	movs	r3, #2
 80014c2:	4018      	ands	r0, r3
 80014c4:	3801      	subs	r0, #1
 80014c6:	e7e9      	b.n	800149c <__gesf2+0x34>
 80014c8:	2800      	cmp	r0, #0
 80014ca:	d0f8      	beq.n	80014be <__gesf2+0x56>
 80014cc:	428b      	cmp	r3, r1
 80014ce:	d1f6      	bne.n	80014be <__gesf2+0x56>
 80014d0:	4282      	cmp	r2, r0
 80014d2:	dcf4      	bgt.n	80014be <__gesf2+0x56>
 80014d4:	dbeb      	blt.n	80014ae <__gesf2+0x46>
 80014d6:	42ac      	cmp	r4, r5
 80014d8:	d8f1      	bhi.n	80014be <__gesf2+0x56>
 80014da:	2000      	movs	r0, #0
 80014dc:	42ac      	cmp	r4, r5
 80014de:	d2dd      	bcs.n	800149c <__gesf2+0x34>
 80014e0:	e7e5      	b.n	80014ae <__gesf2+0x46>
 80014e2:	2c00      	cmp	r4, #0
 80014e4:	d0da      	beq.n	800149c <__gesf2+0x34>
 80014e6:	e7ea      	b.n	80014be <__gesf2+0x56>
 80014e8:	2d00      	cmp	r5, #0
 80014ea:	d103      	bne.n	80014f4 <__gesf2+0x8c>
 80014ec:	428b      	cmp	r3, r1
 80014ee:	d1e6      	bne.n	80014be <__gesf2+0x56>
 80014f0:	2000      	movs	r0, #0
 80014f2:	e7d3      	b.n	800149c <__gesf2+0x34>
 80014f4:	2002      	movs	r0, #2
 80014f6:	4240      	negs	r0, r0
 80014f8:	e7d0      	b.n	800149c <__gesf2+0x34>
 80014fa:	2001      	movs	r0, #1
 80014fc:	4240      	negs	r0, r0
 80014fe:	e7cd      	b.n	800149c <__gesf2+0x34>
 8001500:	428b      	cmp	r3, r1
 8001502:	d0e8      	beq.n	80014d6 <__gesf2+0x6e>
 8001504:	e7db      	b.n	80014be <__gesf2+0x56>
 8001506:	46c0      	nop			@ (mov r8, r8)

08001508 <__lesf2>:
 8001508:	b530      	push	{r4, r5, lr}
 800150a:	0042      	lsls	r2, r0, #1
 800150c:	0244      	lsls	r4, r0, #9
 800150e:	024d      	lsls	r5, r1, #9
 8001510:	0fc3      	lsrs	r3, r0, #31
 8001512:	0048      	lsls	r0, r1, #1
 8001514:	0a64      	lsrs	r4, r4, #9
 8001516:	0e12      	lsrs	r2, r2, #24
 8001518:	0a6d      	lsrs	r5, r5, #9
 800151a:	0e00      	lsrs	r0, r0, #24
 800151c:	0fc9      	lsrs	r1, r1, #31
 800151e:	2aff      	cmp	r2, #255	@ 0xff
 8001520:	d01a      	beq.n	8001558 <__lesf2+0x50>
 8001522:	28ff      	cmp	r0, #255	@ 0xff
 8001524:	d00e      	beq.n	8001544 <__lesf2+0x3c>
 8001526:	2a00      	cmp	r2, #0
 8001528:	d11e      	bne.n	8001568 <__lesf2+0x60>
 800152a:	2800      	cmp	r0, #0
 800152c:	d10e      	bne.n	800154c <__lesf2+0x44>
 800152e:	2d00      	cmp	r5, #0
 8001530:	d02a      	beq.n	8001588 <__lesf2+0x80>
 8001532:	2c00      	cmp	r4, #0
 8001534:	d00c      	beq.n	8001550 <__lesf2+0x48>
 8001536:	428b      	cmp	r3, r1
 8001538:	d01d      	beq.n	8001576 <__lesf2+0x6e>
 800153a:	1e58      	subs	r0, r3, #1
 800153c:	2302      	movs	r3, #2
 800153e:	4018      	ands	r0, r3
 8001540:	3801      	subs	r0, #1
 8001542:	e010      	b.n	8001566 <__lesf2+0x5e>
 8001544:	2d00      	cmp	r5, #0
 8001546:	d10d      	bne.n	8001564 <__lesf2+0x5c>
 8001548:	2a00      	cmp	r2, #0
 800154a:	d120      	bne.n	800158e <__lesf2+0x86>
 800154c:	2c00      	cmp	r4, #0
 800154e:	d11e      	bne.n	800158e <__lesf2+0x86>
 8001550:	2900      	cmp	r1, #0
 8001552:	d023      	beq.n	800159c <__lesf2+0x94>
 8001554:	0008      	movs	r0, r1
 8001556:	e006      	b.n	8001566 <__lesf2+0x5e>
 8001558:	2c00      	cmp	r4, #0
 800155a:	d103      	bne.n	8001564 <__lesf2+0x5c>
 800155c:	28ff      	cmp	r0, #255	@ 0xff
 800155e:	d1ec      	bne.n	800153a <__lesf2+0x32>
 8001560:	2d00      	cmp	r5, #0
 8001562:	d017      	beq.n	8001594 <__lesf2+0x8c>
 8001564:	2002      	movs	r0, #2
 8001566:	bd30      	pop	{r4, r5, pc}
 8001568:	2800      	cmp	r0, #0
 800156a:	d0e6      	beq.n	800153a <__lesf2+0x32>
 800156c:	428b      	cmp	r3, r1
 800156e:	d1e4      	bne.n	800153a <__lesf2+0x32>
 8001570:	4282      	cmp	r2, r0
 8001572:	dce2      	bgt.n	800153a <__lesf2+0x32>
 8001574:	db04      	blt.n	8001580 <__lesf2+0x78>
 8001576:	42ac      	cmp	r4, r5
 8001578:	d8df      	bhi.n	800153a <__lesf2+0x32>
 800157a:	2000      	movs	r0, #0
 800157c:	42ac      	cmp	r4, r5
 800157e:	d2f2      	bcs.n	8001566 <__lesf2+0x5e>
 8001580:	2b00      	cmp	r3, #0
 8001582:	d00b      	beq.n	800159c <__lesf2+0x94>
 8001584:	0018      	movs	r0, r3
 8001586:	e7ee      	b.n	8001566 <__lesf2+0x5e>
 8001588:	2c00      	cmp	r4, #0
 800158a:	d0ec      	beq.n	8001566 <__lesf2+0x5e>
 800158c:	e7d5      	b.n	800153a <__lesf2+0x32>
 800158e:	428b      	cmp	r3, r1
 8001590:	d1d3      	bne.n	800153a <__lesf2+0x32>
 8001592:	e7f5      	b.n	8001580 <__lesf2+0x78>
 8001594:	2000      	movs	r0, #0
 8001596:	428b      	cmp	r3, r1
 8001598:	d0e5      	beq.n	8001566 <__lesf2+0x5e>
 800159a:	e7ce      	b.n	800153a <__lesf2+0x32>
 800159c:	2001      	movs	r0, #1
 800159e:	4240      	negs	r0, r0
 80015a0:	e7e1      	b.n	8001566 <__lesf2+0x5e>
 80015a2:	46c0      	nop			@ (mov r8, r8)

080015a4 <IN12_set>:

//void IN12_set_digit_pairs(uint16_t first_number, uint16_t second_number) {
//	IN12_set(first_number/10, first_number%10, second_number/10, second_number%10);
//}

void IN12_set(void) {
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	46d6      	mov	lr, sl
 80015a8:	464f      	mov	r7, r9
 80015aa:	4646      	mov	r6, r8
 80015ac:	b5c0      	push	{r6, r7, lr}
	OUTPUT_DISABLE();
 80015ae:	20a0      	movs	r0, #160	@ 0xa0
 80015b0:	2201      	movs	r2, #1
 80015b2:	2180      	movs	r1, #128	@ 0x80
 80015b4:	05c0      	lsls	r0, r0, #23
 80015b6:	f001 fe7f 	bl	80032b8 <HAL_GPIO_WritePin>

//	shift_reg_send(clock_data.bitmask.tube[3]);
//	shift_reg_send(clock_data.bitmask.tube[2]);
//	shift_reg_send(clock_data.bitmask.tube[1]);
//	shift_reg_send(clock_data.bitmask.tube[0]);
	shift_reg_send(clock_data.bitmask.fused);
 80015ba:	4b20      	ldr	r3, [pc, #128]	@ (800163c <IN12_set+0x98>)
 80015bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015be:	4691      	mov	r9, r2
 80015c0:	6b5f      	ldr	r7, [r3, #52]	@ 0x34
 80015c2:	243f      	movs	r4, #63	@ 0x3f
		DATA_SET((data >> bit) & 1);
 80015c4:	2320      	movs	r3, #32
 80015c6:	4698      	mov	r8, r3
 80015c8:	2501      	movs	r5, #1
 80015ca:	23a0      	movs	r3, #160	@ 0xa0
 80015cc:	05db      	lsls	r3, r3, #23
 80015ce:	469a      	mov	sl, r3
 80015d0:	e019      	b.n	8001606 <IN12_set+0x62>
 80015d2:	4643      	mov	r3, r8
 80015d4:	1b1b      	subs	r3, r3, r4
 80015d6:	003a      	movs	r2, r7
 80015d8:	409a      	lsls	r2, r3
 80015da:	0013      	movs	r3, r2
 80015dc:	464a      	mov	r2, r9
 80015de:	40e2      	lsrs	r2, r4
 80015e0:	431a      	orrs	r2, r3
 80015e2:	402a      	ands	r2, r5
 80015e4:	2140      	movs	r1, #64	@ 0x40
 80015e6:	4650      	mov	r0, sl
 80015e8:	f001 fe66 	bl	80032b8 <HAL_GPIO_WritePin>
	SHIFT_REG_SET(1);
 80015ec:	4e14      	ldr	r6, [pc, #80]	@ (8001640 <IN12_set+0x9c>)
 80015ee:	002a      	movs	r2, r5
 80015f0:	2102      	movs	r1, #2
 80015f2:	0030      	movs	r0, r6
 80015f4:	f001 fe60 	bl	80032b8 <HAL_GPIO_WritePin>
	SHIFT_REG_SET(0);
 80015f8:	2200      	movs	r2, #0
 80015fa:	2102      	movs	r1, #2
 80015fc:	0030      	movs	r0, r6
 80015fe:	f001 fe5b 	bl	80032b8 <HAL_GPIO_WritePin>
	for (int8_t bit = 63; bit >= 0; --bit) {	// Send least significant bit first
 8001602:	3c01      	subs	r4, #1
 8001604:	d305      	bcc.n	8001612 <IN12_set+0x6e>
		DATA_SET((data >> bit) & 1);
 8001606:	0023      	movs	r3, r4
 8001608:	3b20      	subs	r3, #32
 800160a:	d4e2      	bmi.n	80015d2 <IN12_set+0x2e>
 800160c:	003a      	movs	r2, r7
 800160e:	40da      	lsrs	r2, r3
 8001610:	e7e7      	b.n	80015e2 <IN12_set+0x3e>
	STORAGE_REG_SET(1);
 8001612:	2201      	movs	r2, #1
 8001614:	2101      	movs	r1, #1
 8001616:	0030      	movs	r0, r6
 8001618:	f001 fe4e 	bl	80032b8 <HAL_GPIO_WritePin>
	STORAGE_REG_SET(0);
 800161c:	2200      	movs	r2, #0
 800161e:	2101      	movs	r1, #1
 8001620:	0030      	movs	r0, r6
 8001622:	f001 fe49 	bl	80032b8 <HAL_GPIO_WritePin>
	/*
	 * Toggle latch
	 */
	shift_reg_pulse_rclk(PULSE_DURATION_MS);

	OUTPUT_ENABLE();
 8001626:	20a0      	movs	r0, #160	@ 0xa0
 8001628:	2200      	movs	r2, #0
 800162a:	2180      	movs	r1, #128	@ 0x80
 800162c:	05c0      	lsls	r0, r0, #23
 800162e:	f001 fe43 	bl	80032b8 <HAL_GPIO_WritePin>
}
 8001632:	bce0      	pop	{r5, r6, r7}
 8001634:	46ba      	mov	sl, r7
 8001636:	46b1      	mov	r9, r6
 8001638:	46a8      	mov	r8, r5
 800163a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800163c:	20000880 	.word	0x20000880
 8001640:	50000400 	.word	0x50000400

08001644 <bitmask_set>:

void bitmask_set(void) {
 8001644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001646:	46c6      	mov	lr, r8
 8001648:	b500      	push	{lr}
	memset(clock_data.is_digit_on, 0, sizeof(bool)*NUM_OF_TUBES*NUM_OF_DIGITS);
 800164a:	4c23      	ldr	r4, [pc, #140]	@ (80016d8 <bitmask_set+0x94>)
 800164c:	2228      	movs	r2, #40	@ 0x28
 800164e:	2100      	movs	r1, #0
 8001650:	0020      	movs	r0, r4
 8001652:	f004 f9e3 	bl	8005a1c <memset>
	clock_data.bitmask.fused = 0;
 8001656:	0026      	movs	r6, r4
 8001658:	3e08      	subs	r6, #8
 800165a:	2200      	movs	r2, #0
 800165c:	2300      	movs	r3, #0
 800165e:	6332      	str	r2, [r6, #48]	@ 0x30
 8001660:	6373      	str	r3, [r6, #52]	@ 0x34
//	digit[4] = {
//			*clock_data.first_number,
//			*clock_data.first_number,
//	};

	clock_data.is_digit_on[0][GET_MOST_SIGNIFICANT_DIGIT(*clock_data.first_number)] 	= true;
 8001662:	6837      	ldr	r7, [r6, #0]
 8001664:	8838      	ldrh	r0, [r7, #0]
 8001666:	210a      	movs	r1, #10
 8001668:	f7fe fd4e 	bl	8000108 <__udivsi3>
 800166c:	b2c3      	uxtb	r3, r0
 800166e:	18f3      	adds	r3, r6, r3
 8001670:	2501      	movs	r5, #1
 8001672:	721d      	strb	r5, [r3, #8]
	clock_data.is_digit_on[1][GET_LEAST_SIGNIFICANT_DIGIT(*clock_data.first_number)] 	= true;
 8001674:	8838      	ldrh	r0, [r7, #0]
 8001676:	210a      	movs	r1, #10
 8001678:	f7fe fdcc 	bl	8000214 <__aeabi_uidivmod>
 800167c:	b2cb      	uxtb	r3, r1
 800167e:	18f3      	adds	r3, r6, r3
 8001680:	749d      	strb	r5, [r3, #18]
	clock_data.is_digit_on[2][GET_MOST_SIGNIFICANT_DIGIT(*clock_data.second_number)] 	= true;
 8001682:	6877      	ldr	r7, [r6, #4]
 8001684:	8838      	ldrh	r0, [r7, #0]
 8001686:	210a      	movs	r1, #10
 8001688:	f7fe fd3e 	bl	8000108 <__udivsi3>
 800168c:	b2c3      	uxtb	r3, r0
 800168e:	18f3      	adds	r3, r6, r3
 8001690:	771d      	strb	r5, [r3, #28]
	clock_data.is_digit_on[3][GET_LEAST_SIGNIFICANT_DIGIT(*clock_data.second_number)] 	= true;
 8001692:	8838      	ldrh	r0, [r7, #0]
 8001694:	210a      	movs	r1, #10
 8001696:	f7fe fdbd 	bl	8000214 <__aeabi_uidivmod>
 800169a:	b2cb      	uxtb	r3, r1
 800169c:	18f3      	adds	r3, r6, r3
 800169e:	3326      	adds	r3, #38	@ 0x26
 80016a0:	701d      	strb	r5, [r3, #0]

	for (int t = 0; t < NUM_OF_TUBES; ++t) {
 80016a2:	0027      	movs	r7, r4
 80016a4:	46a4      	mov	ip, r4
		for (int d = 0; d < NUM_OF_DIGITS; ++d) {
 80016a6:	46b0      	mov	r8, r6
 80016a8:	8e32      	ldrh	r2, [r6, #48]	@ 0x30
 80016aa:	4b0c      	ldr	r3, [pc, #48]	@ (80016dc <bitmask_set+0x98>)
 80016ac:	001d      	movs	r5, r3
 80016ae:	3514      	adds	r5, #20
void bitmask_set(void) {
 80016b0:	0038      	movs	r0, r7
			clock_data.bitmask.tube[t] |= digit_bitmask[d]*clock_data.is_digit_on[t][d];
 80016b2:	7801      	ldrb	r1, [r0, #0]
 80016b4:	881c      	ldrh	r4, [r3, #0]
 80016b6:	4361      	muls	r1, r4
 80016b8:	430a      	orrs	r2, r1
 80016ba:	b292      	uxth	r2, r2
		for (int d = 0; d < NUM_OF_DIGITS; ++d) {
 80016bc:	3302      	adds	r3, #2
 80016be:	3001      	adds	r0, #1
 80016c0:	42ab      	cmp	r3, r5
 80016c2:	d1f6      	bne.n	80016b2 <bitmask_set+0x6e>
 80016c4:	4643      	mov	r3, r8
 80016c6:	861a      	strh	r2, [r3, #48]	@ 0x30
	for (int t = 0; t < NUM_OF_TUBES; ++t) {
 80016c8:	3602      	adds	r6, #2
 80016ca:	370a      	adds	r7, #10
 80016cc:	4566      	cmp	r6, ip
 80016ce:	d1ea      	bne.n	80016a6 <bitmask_set+0x62>
		}
	}
}
 80016d0:	bc80      	pop	{r7}
 80016d2:	46b8      	mov	r8, r7
 80016d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d6:	46c0      	nop			@ (mov r8, r8)
 80016d8:	20000888 	.word	0x20000888
 80016dc:	08005a9c 	.word	0x08005a9c

080016e0 <time_update>:

void time_update(void) {
 80016e0:	b510      	push	{r4, lr}
	// Need to stop PWM first so there is no flickering
	rtc_time.Hours 		= DS3231_GetHour();
 80016e2:	f001 f9db 	bl	8002a9c <DS3231_GetHour>
 80016e6:	4c04      	ldr	r4, [pc, #16]	@ (80016f8 <time_update+0x18>)
 80016e8:	7020      	strb	r0, [r4, #0]
	rtc_time.Minutes 	= DS3231_GetMinute();
 80016ea:	f001 f9de 	bl	8002aaa <DS3231_GetMinute>
 80016ee:	7060      	strb	r0, [r4, #1]
	rtc_time.Seconds 	= DS3231_GetSecond();
 80016f0:	f001 f9e2 	bl	8002ab8 <DS3231_GetSecond>
 80016f4:	70a0      	strb	r0, [r4, #2]


}
 80016f6:	bd10      	pop	{r4, pc}
 80016f8:	200008c8 	.word	0x200008c8

080016fc <IN12_init>:
	rtc_date.Month 		= DS3231_GetMonth();
	rtc_date.Date 		= DS3231_GetDate();
	rtc_date.WeekDay 	= DS3231_GetDayOfWeek();
}

void IN12_init(void) {
 80016fc:	b510      	push	{r4, lr}
	if(DS3231_IsOscillatorStopped()) {
 80016fe:	f001 f991 	bl	8002a24 <DS3231_IsOscillatorStopped>
 8001702:	2800      	cmp	r0, #0
 8001704:	d10f      	bne.n	8001726 <IN12_init+0x2a>
		// todo: go to the "time set mode" automaticaly
		DS3231_SetFullTime(12, 34, 56);
		DS3231_EnableOscillator(DS3231_ENABLED);
	}

	time_update();
 8001706:	f7ff ffeb 	bl	80016e0 <time_update>
	rtc_date.Year 		= DS3231_GetYear();
 800170a:	f001 f9b2 	bl	8002a72 <DS3231_GetYear>
 800170e:	4c0a      	ldr	r4, [pc, #40]	@ (8001738 <IN12_init+0x3c>)
 8001710:	70e0      	strb	r0, [r4, #3]
	rtc_date.Month 		= DS3231_GetMonth();
 8001712:	f001 f9a5 	bl	8002a60 <DS3231_GetMonth>
 8001716:	7060      	strb	r0, [r4, #1]
	rtc_date.Date 		= DS3231_GetDate();
 8001718:	f001 f99b 	bl	8002a52 <DS3231_GetDate>
 800171c:	70a0      	strb	r0, [r4, #2]
	rtc_date.WeekDay 	= DS3231_GetDayOfWeek();
 800171e:	f001 f991 	bl	8002a44 <DS3231_GetDayOfWeek>
 8001722:	7020      	strb	r0, [r4, #0]
	date_update();
}
 8001724:	bd10      	pop	{r4, pc}
		DS3231_SetFullTime(12, 34, 56);
 8001726:	2238      	movs	r2, #56	@ 0x38
 8001728:	2122      	movs	r1, #34	@ 0x22
 800172a:	200c      	movs	r0, #12
 800172c:	f001 fa2e 	bl	8002b8c <DS3231_SetFullTime>
		DS3231_EnableOscillator(DS3231_ENABLED);
 8001730:	2001      	movs	r0, #1
 8001732:	f001 f919 	bl	8002968 <DS3231_EnableOscillator>
 8001736:	e7e6      	b.n	8001706 <IN12_init+0xa>
 8001738:	200008c4 	.word	0x200008c4

0800173c <tubes_data_source_set>:

void tubes_data_source_set(uint16_t* first_number_src, uint16_t* second_number_src) {
	clock_data.first_number = first_number_src;
 800173c:	4b01      	ldr	r3, [pc, #4]	@ (8001744 <tubes_data_source_set+0x8>)
 800173e:	6018      	str	r0, [r3, #0]
	clock_data.second_number = second_number_src;
 8001740:	6059      	str	r1, [r3, #4]
}
 8001742:	4770      	bx	lr
 8001744:	20000880 	.word	0x20000880

08001748 <btns_init>:


/*
 * @brief	Set defaults, add timer handle and start it
 */
HAL_StatusTypeDef btns_init(Buttons_HandleTypeDef *hbtns, Button_InitTypeDef user_buttons[], uint8_t num_of_buttons, TIM_HandleTypeDef *htim, State_TypeDef default_state) {
 8001748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800174a:	46d6      	mov	lr, sl
 800174c:	464f      	mov	r7, r9
 800174e:	4646      	mov	r6, r8
 8001750:	b5c0      	push	{r6, r7, lr}
 8001752:	4680      	mov	r8, r0
 8001754:	000d      	movs	r5, r1
 8001756:	0017      	movs	r7, r2
 8001758:	aa08      	add	r2, sp, #32
 800175a:	7812      	ldrb	r2, [r2, #0]
 800175c:	4692      	mov	sl, r2
	assert_param(hbtns 			== NULL);
	assert_param(user_buttons 	== NULL);
	assert_param(htim 			== NULL);

	if(num_of_buttons > MAX_NUMBER_OF_BUTTONS)
 800175e:	2f0f      	cmp	r7, #15
 8001760:	d859      	bhi.n	8001816 <btns_init+0xce>
		return HAL_ERROR;

	hbtns->num_of_buttons	= num_of_buttons;
 8001762:	22f0      	movs	r2, #240	@ 0xf0
 8001764:	0052      	lsls	r2, r2, #1
 8001766:	5487      	strb	r7, [r0, r2]
	hbtns->htim 			= htim;										// Set dedicated to buttons timer
 8001768:	3208      	adds	r2, #8
 800176a:	5083      	str	r3, [r0, r2]

	/*
	 * Register button parameters and fill additional fields
	 */
	for(int id = 0; id < num_of_buttons; ++id) {
 800176c:	2f00      	cmp	r7, #0
 800176e:	d019      	beq.n	80017a4 <btns_init+0x5c>
 8001770:	0004      	movs	r4, r0
 8001772:	2600      	movs	r6, #0
		strcpy(hbtns->list[id].name, user_buttons[id].name);		// Copy name
		hbtns->list[id].mask			= 1 << id;					// Create unique bitmask
 8001774:	2301      	movs	r3, #1
 8001776:	4699      	mov	r9, r3
		strcpy(hbtns->list[id].name, user_buttons[id].name);		// Copy name
 8001778:	0029      	movs	r1, r5
 800177a:	0020      	movs	r0, r4
 800177c:	f004 f97a 	bl	8005a74 <strcpy>
		hbtns->list[id].mask			= 1 << id;					// Create unique bitmask
 8001780:	464b      	mov	r3, r9
 8001782:	40b3      	lsls	r3, r6
 8001784:	82a3      	strh	r3, [r4, #20]
		hbtns->list[id].port 			= user_buttons[id].port;
 8001786:	696b      	ldr	r3, [r5, #20]
 8001788:	61a3      	str	r3, [r4, #24]
		hbtns->list[id].pin 			= user_buttons[id].pin;
 800178a:	8b2b      	ldrh	r3, [r5, #24]
 800178c:	83a3      	strh	r3, [r4, #28]
		hbtns->list[id].state_active 	= user_buttons[id].state_active;
 800178e:	7eab      	ldrb	r3, [r5, #26]
 8001790:	77a3      	strb	r3, [r4, #30]
		hbtns->list[id].state 			= user_buttons[id].state_active == GPIO_PIN_SET ? GPIO_PIN_RESET : GPIO_PIN_SET; // By default lvl_en is opposite of active
 8001792:	3b01      	subs	r3, #1
 8001794:	1e5a      	subs	r2, r3, #1
 8001796:	4193      	sbcs	r3, r2
 8001798:	77e3      	strb	r3, [r4, #31]
	for(int id = 0; id < num_of_buttons; ++id) {
 800179a:	3601      	adds	r6, #1
 800179c:	3420      	adds	r4, #32
 800179e:	351c      	adds	r5, #28
 80017a0:	42be      	cmp	r6, r7
 80017a2:	dbe9      	blt.n	8001778 <btns_init+0x30>
	hbtns->pressed_btns_mask	= 0; 			// Reset buttons mask
 80017a4:	23f1      	movs	r3, #241	@ 0xf1
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	2200      	movs	r2, #0
 80017aa:	4641      	mov	r1, r8
 80017ac:	52ca      	strh	r2, [r1, r3]
	hbtns->state_current		= new_state;
 80017ae:	3302      	adds	r3, #2
 80017b0:	4642      	mov	r2, r8
 80017b2:	4651      	mov	r1, sl
 80017b4:	54d1      	strb	r1, [r2, r3]
	hbtns->state_previous		= new_state;
 80017b6:	23e6      	movs	r3, #230	@ 0xe6
 80017b8:	33ff      	adds	r3, #255	@ 0xff
 80017ba:	54d1      	strb	r1, [r2, r3]
	hbtns->hold_s		= 0;
 80017bc:	2200      	movs	r2, #0
 80017be:	3301      	adds	r3, #1
 80017c0:	4641      	mov	r1, r8
 80017c2:	54ca      	strb	r2, [r1, r3]
	btns_state_set(hbtns, default_state);

	/*
	 * Set max count for long presses, e.g. 1000ms/50ms = 20
	 */
	hold_1s_cnt 	= 1000/hbtns->htim->Init.Period;
 80017c4:	3302      	adds	r3, #2
 80017c6:	58cd      	ldr	r5, [r1, r3]
 80017c8:	4c14      	ldr	r4, [pc, #80]	@ (800181c <btns_init+0xd4>)
 80017ca:	68e9      	ldr	r1, [r5, #12]
 80017cc:	20fa      	movs	r0, #250	@ 0xfa
 80017ce:	0080      	lsls	r0, r0, #2
 80017d0:	f7fe fc9a 	bl	8000108 <__udivsi3>
 80017d4:	7020      	strb	r0, [r4, #0]
	HAL_TIM_StateTypeDef timer_status = HAL_TIM_Base_GetState(hbtns->htim);
 80017d6:	0028      	movs	r0, r5
 80017d8:	f003 fced 	bl	80051b6 <HAL_TIM_Base_GetState>
	if (timer_status == HAL_TIM_STATE_READY) {
 80017dc:	2801      	cmp	r0, #1
 80017de:	d004      	beq.n	80017ea <btns_init+0xa2>

	/*
	 * Start the timer
	 */
	return btns_timer_start(hbtns);
}
 80017e0:	bce0      	pop	{r5, r6, r7}
 80017e2:	46ba      	mov	sl, r7
 80017e4:	46b1      	mov	r9, r6
 80017e6:	46a8      	mov	r8, r5
 80017e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		FIX_TIMER_TRIGGER(hbtns->htim);
 80017ea:	25f4      	movs	r5, #244	@ 0xf4
 80017ec:	006d      	lsls	r5, r5, #1
 80017ee:	4643      	mov	r3, r8
 80017f0:	595b      	ldr	r3, [r3, r5]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2202      	movs	r2, #2
 80017f6:	4252      	negs	r2, r2
 80017f8:	611a      	str	r2, [r3, #16]
		timer_status += HAL_TIM_Base_Start_IT(hbtns->htim);
 80017fa:	4643      	mov	r3, r8
 80017fc:	5958      	ldr	r0, [r3, r5]
 80017fe:	f003 f883 	bl	8004908 <HAL_TIM_Base_Start_IT>
 8001802:	0004      	movs	r4, r0
		timer_status += HAL_TIM_OC_Start_IT(hbtns->htim, TIM_CHANNEL_1);
 8001804:	4643      	mov	r3, r8
 8001806:	5958      	ldr	r0, [r3, r5]
 8001808:	2100      	movs	r1, #0
 800180a:	f003 f8ad 	bl	8004968 <HAL_TIM_OC_Start_IT>
 800180e:	1820      	adds	r0, r4, r0
 8001810:	3001      	adds	r0, #1
 8001812:	b2c0      	uxtb	r0, r0
 8001814:	e7e4      	b.n	80017e0 <btns_init+0x98>
		return HAL_ERROR;
 8001816:	2001      	movs	r0, #1
 8001818:	e7e2      	b.n	80017e0 <btns_init+0x98>
 800181a:	46c0      	nop			@ (mov r8, r8)
 800181c:	200008e8 	.word	0x200008e8

08001820 <btns_check>:
void btns_check(Buttons_HandleTypeDef *hbtns) {
 8001820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001822:	46ce      	mov	lr, r9
 8001824:	4647      	mov	r7, r8
 8001826:	b580      	push	{r7, lr}
 8001828:	0005      	movs	r5, r0
	hbtns->state_current = RELEASED;
 800182a:	23f2      	movs	r3, #242	@ 0xf2
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	2200      	movs	r2, #0
 8001830:	54c2      	strb	r2, [r0, r3]
	for(int i = 0; i < hbtns->num_of_buttons; ++i) {
 8001832:	3b04      	subs	r3, #4
 8001834:	5cc3      	ldrb	r3, [r0, r3]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d100      	bne.n	800183c <btns_check+0x1c>
 800183a:	e071      	b.n	8001920 <btns_check+0x100>
 800183c:	0004      	movs	r4, r0
 800183e:	3414      	adds	r4, #20
 8001840:	2600      	movs	r6, #0
			hbtns->pressed_btns_mask |= hbtns->list[i].mask;
 8001842:	27f1      	movs	r7, #241	@ 0xf1
 8001844:	007f      	lsls	r7, r7, #1
			hbtns->state_current = PRESSED;
 8001846:	23f2      	movs	r3, #242	@ 0xf2
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	4699      	mov	r9, r3
 800184c:	3be4      	subs	r3, #228	@ 0xe4
 800184e:	3bff      	subs	r3, #255	@ 0xff
 8001850:	4698      	mov	r8, r3
 8001852:	e00d      	b.n	8001870 <btns_check+0x50>
			hbtns->pressed_btns_mask |= hbtns->list[i].mask;
 8001854:	5beb      	ldrh	r3, [r5, r7]
 8001856:	8822      	ldrh	r2, [r4, #0]
 8001858:	4313      	orrs	r3, r2
 800185a:	53eb      	strh	r3, [r5, r7]
			hbtns->state_current = PRESSED;
 800185c:	464b      	mov	r3, r9
 800185e:	4642      	mov	r2, r8
 8001860:	54ea      	strb	r2, [r5, r3]
	for(int i = 0; i < hbtns->num_of_buttons; ++i) {
 8001862:	3601      	adds	r6, #1
 8001864:	3420      	adds	r4, #32
 8001866:	23f0      	movs	r3, #240	@ 0xf0
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	5ceb      	ldrb	r3, [r5, r3]
 800186c:	429e      	cmp	r6, r3
 800186e:	da07      	bge.n	8001880 <btns_check+0x60>
		gpio_state = HAL_GPIO_ReadPin(hbtns->list[i].port, hbtns->list[i].pin);
 8001870:	8921      	ldrh	r1, [r4, #8]
 8001872:	6860      	ldr	r0, [r4, #4]
 8001874:	f001 fd1a 	bl	80032ac <HAL_GPIO_ReadPin>
		if(gpio_state == hbtns->list[i].state_active) {
 8001878:	7aa3      	ldrb	r3, [r4, #10]
 800187a:	4283      	cmp	r3, r0
 800187c:	d1f1      	bne.n	8001862 <btns_check+0x42>
 800187e:	e7e9      	b.n	8001854 <btns_check+0x34>
	if (hbtns->state_current != hbtns->state_previous) {
 8001880:	23f2      	movs	r3, #242	@ 0xf2
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	5ceb      	ldrb	r3, [r5, r3]
 8001886:	22e6      	movs	r2, #230	@ 0xe6
 8001888:	32ff      	adds	r2, #255	@ 0xff
 800188a:	5caa      	ldrb	r2, [r5, r2]
 800188c:	4293      	cmp	r3, r2
 800188e:	d02e      	beq.n	80018ee <btns_check+0xce>
		if (hbtns->state_current == PRESSED) {
 8001890:	2b01      	cmp	r3, #1
 8001892:	d016      	beq.n	80018c2 <btns_check+0xa2>
			if (hbtns->hold_s < 2) {
 8001894:	23f3      	movs	r3, #243	@ 0xf3
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	5ce9      	ldrb	r1, [r5, r3]
 800189a:	2901      	cmp	r1, #1
 800189c:	d922      	bls.n	80018e4 <btns_check+0xc4>
	hbtns->pressed_btns_mask	= 0; 			// Reset buttons mask
 800189e:	23f1      	movs	r3, #241	@ 0xf1
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	2200      	movs	r2, #0
 80018a4:	52ea      	strh	r2, [r5, r3]
	hbtns->state_current		= new_state;
 80018a6:	2300      	movs	r3, #0
 80018a8:	2100      	movs	r1, #0
 80018aa:	32e5      	adds	r2, #229	@ 0xe5
 80018ac:	32ff      	adds	r2, #255	@ 0xff
 80018ae:	54a9      	strb	r1, [r5, r2]
	hbtns->state_previous		= new_state;
 80018b0:	22e6      	movs	r2, #230	@ 0xe6
 80018b2:	32ff      	adds	r2, #255	@ 0xff
 80018b4:	54ab      	strb	r3, [r5, r2]
	hbtns->hold_s		= 0;
 80018b6:	3201      	adds	r2, #1
 80018b8:	54ab      	strb	r3, [r5, r2]
}
 80018ba:	bcc0      	pop	{r6, r7}
 80018bc:	46b9      	mov	r9, r7
 80018be:	46b0      	mov	r8, r6
 80018c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	hbtns->pressed_btns_mask	= 0; 			// Reset buttons mask
 80018c2:	33e2      	adds	r3, #226	@ 0xe2
 80018c4:	33ff      	adds	r3, #255	@ 0xff
 80018c6:	2200      	movs	r2, #0
 80018c8:	52ea      	strh	r2, [r5, r3]
	hbtns->state_current		= new_state;
 80018ca:	3be2      	subs	r3, #226	@ 0xe2
 80018cc:	3bff      	subs	r3, #255	@ 0xff
 80018ce:	32e5      	adds	r2, #229	@ 0xe5
 80018d0:	32ff      	adds	r2, #255	@ 0xff
 80018d2:	54ab      	strb	r3, [r5, r2]
	hbtns->state_previous		= new_state;
 80018d4:	22e6      	movs	r2, #230	@ 0xe6
 80018d6:	32ff      	adds	r2, #255	@ 0xff
 80018d8:	54ab      	strb	r3, [r5, r2]
	hbtns->hold_s		= 0;
 80018da:	2200      	movs	r2, #0
 80018dc:	33e6      	adds	r3, #230	@ 0xe6
 80018de:	33ff      	adds	r3, #255	@ 0xff
 80018e0:	54ea      	strb	r2, [r5, r3]
}
 80018e2:	e7ea      	b.n	80018ba <btns_check+0x9a>
				btns_callback(hbtns->pressed_btns_mask, hbtns->hold_s);
 80018e4:	3b04      	subs	r3, #4
 80018e6:	5ae8      	ldrh	r0, [r5, r3]
 80018e8:	f000 f824 	bl	8001934 <btns_callback>
 80018ec:	e7d7      	b.n	800189e <btns_check+0x7e>
		if(hbtns->state_previous == PRESSED) {
 80018ee:	2a01      	cmp	r2, #1
 80018f0:	d1e3      	bne.n	80018ba <btns_check+0x9a>
			if(++cnt > hold_1s_cnt) {
 80018f2:	4a0e      	ldr	r2, [pc, #56]	@ (800192c <btns_check+0x10c>)
 80018f4:	7813      	ldrb	r3, [r2, #0]
 80018f6:	3301      	adds	r3, #1
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	7013      	strb	r3, [r2, #0]
 80018fc:	4a0c      	ldr	r2, [pc, #48]	@ (8001930 <btns_check+0x110>)
 80018fe:	7812      	ldrb	r2, [r2, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d2da      	bcs.n	80018ba <btns_check+0x9a>
				cnt = 0;
 8001904:	4b09      	ldr	r3, [pc, #36]	@ (800192c <btns_check+0x10c>)
 8001906:	2200      	movs	r2, #0
 8001908:	701a      	strb	r2, [r3, #0]
				++hbtns->hold_s;
 800190a:	23f3      	movs	r3, #243	@ 0xf3
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	5ce9      	ldrb	r1, [r5, r3]
 8001910:	3101      	adds	r1, #1
 8001912:	b2c9      	uxtb	r1, r1
 8001914:	54e9      	strb	r1, [r5, r3]
				btns_callback(hbtns->pressed_btns_mask, hbtns->hold_s);
 8001916:	3b04      	subs	r3, #4
 8001918:	5ae8      	ldrh	r0, [r5, r3]
 800191a:	f000 f80b 	bl	8001934 <btns_callback>
}
 800191e:	e7cc      	b.n	80018ba <btns_check+0x9a>
	if (hbtns->state_current != hbtns->state_previous) {
 8001920:	23e6      	movs	r3, #230	@ 0xe6
 8001922:	33ff      	adds	r3, #255	@ 0xff
 8001924:	5cc3      	ldrb	r3, [r0, r3]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1b4      	bne.n	8001894 <btns_check+0x74>
 800192a:	e7c6      	b.n	80018ba <btns_check+0x9a>
 800192c:	200008dc 	.word	0x200008dc
 8001930:	200008e8 	.word	0x200008e8

08001934 <btns_callback>:

extern uint8_t duty_cycles[4];


void btns_callback(uint16_t mask, PressType_TypeDef press_type) {
	shared_mask 		= mask;
 8001934:	4b02      	ldr	r3, [pc, #8]	@ (8001940 <btns_callback+0xc>)
 8001936:	6018      	str	r0, [r3, #0]
	shared_press_type 	= press_type;
 8001938:	4b02      	ldr	r3, [pc, #8]	@ (8001944 <btns_callback+0x10>)
 800193a:	6019      	str	r1, [r3, #0]
}
 800193c:	4770      	bx	lr
 800193e:	46c0      	nop			@ (mov r8, r8)
 8001940:	200008e4 	.word	0x200008e4
 8001944:	200008e0 	.word	0x200008e0

08001948 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001948:	b510      	push	{r4, lr}
 800194a:	0004      	movs	r4, r0
	static uint32_t count_50_ms = 0;
	if(htim == &htim2) {
 800194c:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800194e:	4298      	cmp	r0, r3
 8001950:	d003      	beq.n	800195a <HAL_TIM_PeriodElapsedCallback+0x12>
		bitmask_set(); // restore values
		if(!flag_upd_tubes)
			flag_upd_tubes = 1;
	}

	if(htim == &htim21) {
 8001952:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001954:	429c      	cmp	r4, r3
 8001956:	d00a      	beq.n	800196e <HAL_TIM_PeriodElapsedCallback+0x26>
		}
		if (count_50_ms % 1000 == 0) {
		}
		btns_check(&hbtns);
	}
}
 8001958:	bd10      	pop	{r4, pc}
		bitmask_set(); // restore values
 800195a:	f7ff fe73 	bl	8001644 <bitmask_set>
		if(!flag_upd_tubes)
 800195e:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f5      	bne.n	8001952 <HAL_TIM_PeriodElapsedCallback+0xa>
			flag_upd_tubes = 1;
 8001966:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001968:	2201      	movs	r2, #1
 800196a:	701a      	strb	r2, [r3, #0]
 800196c:	e7f1      	b.n	8001952 <HAL_TIM_PeriodElapsedCallback+0xa>
		++count_50_ms;
 800196e:	4a0c      	ldr	r2, [pc, #48]	@ (80019a0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001970:	6813      	ldr	r3, [r2, #0]
 8001972:	3301      	adds	r3, #1
 8001974:	6013      	str	r3, [r2, #0]
		if (count_50_ms >= 20) {
 8001976:	2b13      	cmp	r3, #19
 8001978:	d907      	bls.n	800198a <HAL_TIM_PeriodElapsedCallback+0x42>
			flag_upd_time = 1;
 800197a:	4b0a      	ldr	r3, [pc, #40]	@ (80019a4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800197c:	2201      	movs	r2, #1
 800197e:	701a      	strb	r2, [r3, #0]
			flag_upd_dots = 1;
 8001980:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001982:	701a      	strb	r2, [r3, #0]
			count_50_ms = 0;
 8001984:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
		btns_check(&hbtns);
 800198a:	4808      	ldr	r0, [pc, #32]	@ (80019ac <HAL_TIM_PeriodElapsedCallback+0x64>)
 800198c:	f7ff ff48 	bl	8001820 <btns_check>
}
 8001990:	e7e2      	b.n	8001958 <HAL_TIM_PeriodElapsedCallback+0x10>
 8001992:	46c0      	nop			@ (mov r8, r8)
 8001994:	20000c48 	.word	0x20000c48
 8001998:	20000c08 	.word	0x20000c08
 800199c:	200008c2 	.word	0x200008c2
 80019a0:	200008ec 	.word	0x200008ec
 80019a4:	200008c1 	.word	0x200008c1
 80019a8:	200008c0 	.word	0x200008c0
 80019ac:	200008f4 	.word	0x200008f4

080019b0 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
	if(htim == &htim2) {
 80019b0:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80019b2:	4283      	cmp	r3, r0
 80019b4:	d000      	beq.n	80019b8 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
			default: break;
		}
		if(!flag_upd_tubes)
			flag_upd_tubes = 1;
	}
}
 80019b6:	4770      	bx	lr
		switch (htim->Channel) {
 80019b8:	7e1b      	ldrb	r3, [r3, #24]
 80019ba:	2b04      	cmp	r3, #4
 80019bc:	d019      	beq.n	80019f2 <HAL_TIM_PWM_PulseFinishedCallback+0x42>
 80019be:	d807      	bhi.n	80019d0 <HAL_TIM_PWM_PulseFinishedCallback+0x20>
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d00b      	beq.n	80019dc <HAL_TIM_PWM_PulseFinishedCallback+0x2c>
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d10c      	bne.n	80019e2 <HAL_TIM_PWM_PulseFinishedCallback+0x32>
			case HAL_TIM_ACTIVE_CHANNEL_2: clock_data.bitmask.tube[1] = 0; break;
 80019c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001a00 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	865a      	strh	r2, [r3, #50]	@ 0x32
 80019ce:	e008      	b.n	80019e2 <HAL_TIM_PWM_PulseFinishedCallback+0x32>
		switch (htim->Channel) {
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	d106      	bne.n	80019e2 <HAL_TIM_PWM_PulseFinishedCallback+0x32>
			case HAL_TIM_ACTIVE_CHANNEL_4: clock_data.bitmask.tube[3] = 0; break;
 80019d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80019da:	e002      	b.n	80019e2 <HAL_TIM_PWM_PulseFinishedCallback+0x32>
			case HAL_TIM_ACTIVE_CHANNEL_1: clock_data.bitmask.tube[0] = 0; break;// E.g. "if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {...}"
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80019de:	2200      	movs	r2, #0
 80019e0:	861a      	strh	r2, [r3, #48]	@ 0x30
		if(!flag_upd_tubes)
 80019e2:	4b08      	ldr	r3, [pc, #32]	@ (8001a04 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1e5      	bne.n	80019b6 <HAL_TIM_PWM_PulseFinishedCallback+0x6>
			flag_upd_tubes = 1;
 80019ea:	4b06      	ldr	r3, [pc, #24]	@ (8001a04 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	701a      	strb	r2, [r3, #0]
}
 80019f0:	e7e1      	b.n	80019b6 <HAL_TIM_PWM_PulseFinishedCallback+0x6>
			case HAL_TIM_ACTIVE_CHANNEL_3: clock_data.bitmask.tube[2] = 0; break;
 80019f2:	4b03      	ldr	r3, [pc, #12]	@ (8001a00 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	869a      	strh	r2, [r3, #52]	@ 0x34
 80019f8:	e7f3      	b.n	80019e2 <HAL_TIM_PWM_PulseFinishedCallback+0x32>
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	20000c48 	.word	0x20000c48
 8001a00:	20000880 	.word	0x20000880
 8001a04:	200008c2 	.word	0x200008c2

08001a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a08:	b500      	push	{lr}
 8001a0a:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a0c:	2234      	movs	r2, #52	@ 0x34
 8001a0e:	2100      	movs	r1, #0
 8001a10:	a80b      	add	r0, sp, #44	@ 0x2c
 8001a12:	f004 f803 	bl	8005a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a16:	2214      	movs	r2, #20
 8001a18:	2100      	movs	r1, #0
 8001a1a:	a806      	add	r0, sp, #24
 8001a1c:	f003 fffe 	bl	8005a1c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a20:	2218      	movs	r2, #24
 8001a22:	2100      	movs	r1, #0
 8001a24:	4668      	mov	r0, sp
 8001a26:	f003 fff9 	bl	8005a1c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a2a:	4921      	ldr	r1, [pc, #132]	@ (8001ab0 <SystemClock_Config+0xa8>)
 8001a2c:	680a      	ldr	r2, [r1, #0]
 8001a2e:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <SystemClock_Config+0xac>)
 8001a30:	401a      	ands	r2, r3
 8001a32:	2380      	movs	r3, #128	@ 0x80
 8001a34:	011b      	lsls	r3, r3, #4
 8001a36:	4313      	orrs	r3, r2
 8001a38:	600b      	str	r3, [r1, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001a3a:	230a      	movs	r3, #10
 8001a3c:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a3e:	3b09      	subs	r3, #9
 8001a40:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a42:	2210      	movs	r2, #16
 8001a44:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a46:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a48:	3301      	adds	r3, #1
 8001a4a:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	9315      	str	r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8001a50:	2380      	movs	r3, #128	@ 0x80
 8001a52:	02db      	lsls	r3, r3, #11
 8001a54:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001a56:	2380      	movs	r3, #128	@ 0x80
 8001a58:	03db      	lsls	r3, r3, #15
 8001a5a:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a5c:	a80b      	add	r0, sp, #44	@ 0x2c
 8001a5e:	f002 f94b 	bl	8003cf8 <HAL_RCC_OscConfig>
 8001a62:	2800      	cmp	r0, #0
 8001a64:	d11d      	bne.n	8001aa2 <SystemClock_Config+0x9a>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a66:	230f      	movs	r3, #15
 8001a68:	9306      	str	r3, [sp, #24]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a6a:	3b0c      	subs	r3, #12
 8001a6c:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a72:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a74:	930a      	str	r3, [sp, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a76:	2101      	movs	r1, #1
 8001a78:	a806      	add	r0, sp, #24
 8001a7a:	f002 fbff 	bl	800427c <HAL_RCC_ClockConfig>
 8001a7e:	2800      	cmp	r0, #0
 8001a80:	d111      	bne.n	8001aa6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1
 8001a82:	232e      	movs	r3, #46	@ 0x2e
 8001a84:	9300      	str	r3, [sp, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a86:	2300      	movs	r3, #0
 8001a88:	9302      	str	r3, [sp, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a8a:	9303      	str	r3, [sp, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001a8c:	9304      	str	r3, [sp, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a8e:	2380      	movs	r3, #128	@ 0x80
 8001a90:	029b      	lsls	r3, r3, #10
 8001a92:	9301      	str	r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a94:	4668      	mov	r0, sp
 8001a96:	f002 fd11 	bl	80044bc <HAL_RCCEx_PeriphCLKConfig>
 8001a9a:	2800      	cmp	r0, #0
 8001a9c:	d105      	bne.n	8001aaa <SystemClock_Config+0xa2>
  {
    Error_Handler();
  }
}
 8001a9e:	b019      	add	sp, #100	@ 0x64
 8001aa0:	bd00      	pop	{pc}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <SystemClock_Config+0x9c>
 8001aa6:	b672      	cpsid	i
 8001aa8:	e7fe      	b.n	8001aa8 <SystemClock_Config+0xa0>
 8001aaa:	b672      	cpsid	i
 8001aac:	e7fe      	b.n	8001aac <SystemClock_Config+0xa4>
 8001aae:	46c0      	nop			@ (mov r8, r8)
 8001ab0:	40007000 	.word	0x40007000
 8001ab4:	ffffe7ff 	.word	0xffffe7ff

08001ab8 <main>:
{
 8001ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aba:	46d6      	mov	lr, sl
 8001abc:	464f      	mov	r7, r9
 8001abe:	4646      	mov	r6, r8
 8001ac0:	b5c0      	push	{r6, r7, lr}
 8001ac2:	b092      	sub	sp, #72	@ 0x48
  HAL_Init();
 8001ac4:	f001 f894 	bl	8002bf0 <HAL_Init>
  SystemClock_Config();
 8001ac8:	f7ff ff9e 	bl	8001a08 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	2214      	movs	r2, #20
 8001ace:	2100      	movs	r1, #0
 8001ad0:	a80d      	add	r0, sp, #52	@ 0x34
 8001ad2:	f003 ffa3 	bl	8005a1c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ad6:	4ddd      	ldr	r5, [pc, #884]	@ (8001e4c <main+0x394>)
 8001ad8:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 8001ada:	2304      	movs	r3, #4
 8001adc:	431a      	orrs	r2, r3
 8001ade:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8001ae0:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	9304      	str	r3, [sp, #16]
 8001ae6:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8001aea:	2601      	movs	r6, #1
 8001aec:	4333      	orrs	r3, r6
 8001aee:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8001af0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8001af2:	4033      	ands	r3, r6
 8001af4:	9305      	str	r3, [sp, #20]
 8001af6:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8001afa:	2202      	movs	r2, #2
 8001afc:	4690      	mov	r8, r2
 8001afe:	4313      	orrs	r3, r2
 8001b00:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8001b02:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8001b04:	4013      	ands	r3, r2
 8001b06:	9306      	str	r3, [sp, #24]
 8001b08:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, DIMM_LED_1_Pin|DIMM_LED_2_Pin, GPIO_PIN_RESET);
 8001b0a:	24c0      	movs	r4, #192	@ 0xc0
 8001b0c:	0224      	lsls	r4, r4, #8
 8001b0e:	4bd0      	ldr	r3, [pc, #832]	@ (8001e50 <main+0x398>)
 8001b10:	469a      	mov	sl, r3
 8001b12:	2200      	movs	r2, #0
 8001b14:	0021      	movs	r1, r4
 8001b16:	0018      	movs	r0, r3
 8001b18:	f001 fbce 	bl	80032b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TXS_OE_GPIO_Port, TXS_OE_Pin, GPIO_PIN_SET);
 8001b1c:	27a0      	movs	r7, #160	@ 0xa0
 8001b1e:	05ff      	lsls	r7, r7, #23
 8001b20:	2201      	movs	r2, #1
 8001b22:	2102      	movs	r1, #2
 8001b24:	0038      	movs	r0, r7
 8001b26:	f001 fbc7 	bl	80032b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SHDN_170V_3V3_Pin|INS_EN_3V3_Pin|DIN_3V3_Pin|OE_3V3_Pin, GPIO_PIN_RESET);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	21f0      	movs	r1, #240	@ 0xf0
 8001b2e:	0038      	movs	r0, r7
 8001b30:	f001 fbc2 	bl	80032b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RCK_3V3_Pin|SCK_3V3_Pin, GPIO_PIN_RESET);
 8001b34:	4bc7      	ldr	r3, [pc, #796]	@ (8001e54 <main+0x39c>)
 8001b36:	4699      	mov	r9, r3
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2103      	movs	r1, #3
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f001 fbbb 	bl	80032b8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = DIMM_LED_1_Pin|DIMM_LED_2_Pin;
 8001b42:	940d      	str	r4, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b44:	960e      	str	r6, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2400      	movs	r4, #0
 8001b48:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4a:	9410      	str	r4, [sp, #64]	@ 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b4c:	a90d      	add	r1, sp, #52	@ 0x34
 8001b4e:	4650      	mov	r0, sl
 8001b50:	f001 fac4 	bl	80030dc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BTN_4_Pin|INT_SQW_Pin|INT_OPT_Pin|JDY_STAT_Pin
 8001b54:	4bc0      	ldr	r3, [pc, #768]	@ (8001e58 <main+0x3a0>)
 8001b56:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b58:	940e      	str	r4, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	940f      	str	r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5c:	a90d      	add	r1, sp, #52	@ 0x34
 8001b5e:	0038      	movs	r0, r7
 8001b60:	f001 fabc 	bl	80030dc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TXS_OE_Pin;
 8001b64:	4643      	mov	r3, r8
 8001b66:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b68:	960e      	str	r6, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b6a:	960f      	str	r6, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6c:	9410      	str	r4, [sp, #64]	@ 0x40
  HAL_GPIO_Init(TXS_OE_GPIO_Port, &GPIO_InitStruct);
 8001b6e:	a90d      	add	r1, sp, #52	@ 0x34
 8001b70:	0038      	movs	r0, r7
 8001b72:	f001 fab3 	bl	80030dc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SHDN_170V_3V3_Pin;
 8001b76:	2310      	movs	r3, #16
 8001b78:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7a:	960e      	str	r6, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b7c:	4643      	mov	r3, r8
 8001b7e:	930f      	str	r3, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b80:	9410      	str	r4, [sp, #64]	@ 0x40
  HAL_GPIO_Init(SHDN_170V_3V3_GPIO_Port, &GPIO_InitStruct);
 8001b82:	a90d      	add	r1, sp, #52	@ 0x34
 8001b84:	0038      	movs	r0, r7
 8001b86:	f001 faa9 	bl	80030dc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = INS_EN_3V3_Pin|DIN_3V3_Pin|OE_3V3_Pin;
 8001b8a:	23e0      	movs	r3, #224	@ 0xe0
 8001b8c:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8e:	960e      	str	r6, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b92:	3bdd      	subs	r3, #221	@ 0xdd
 8001b94:	4698      	mov	r8, r3
 8001b96:	9310      	str	r3, [sp, #64]	@ 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	a90d      	add	r1, sp, #52	@ 0x34
 8001b9a:	0038      	movs	r0, r7
 8001b9c:	f001 fa9e 	bl	80030dc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RCK_3V3_Pin|SCK_3V3_Pin;
 8001ba0:	4643      	mov	r3, r8
 8001ba2:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba4:	960e      	str	r6, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba8:	9310      	str	r3, [sp, #64]	@ 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001baa:	a90d      	add	r1, sp, #52	@ 0x34
 8001bac:	4648      	mov	r0, r9
 8001bae:	f001 fa95 	bl	80030dc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BTN_3_Pin|BTN_2_Pin|BTN_1_Pin;
 8001bb2:	2338      	movs	r3, #56	@ 0x38
 8001bb4:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bb6:	940e      	str	r4, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	940f      	str	r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bba:	a90d      	add	r1, sp, #52	@ 0x34
 8001bbc:	4648      	mov	r0, r9
 8001bbe:	f001 fa8d 	bl	80030dc <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bc2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001bc4:	4333      	orrs	r3, r6
 8001bc6:	632b      	str	r3, [r5, #48]	@ 0x30
 8001bc8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001bca:	4033      	ands	r3, r6
 8001bcc:	9303      	str	r3, [sp, #12]
 8001bce:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2102      	movs	r1, #2
 8001bd4:	2009      	movs	r0, #9
 8001bd6:	f001 f831 	bl	8002c3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001bda:	2009      	movs	r0, #9
 8001bdc:	f001 f860 	bl	8002ca0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 2, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2102      	movs	r1, #2
 8001be4:	200a      	movs	r0, #10
 8001be6:	f001 f829 	bl	8002c3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001bea:	200a      	movs	r0, #10
 8001bec:	f001 f858 	bl	8002ca0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 2, 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2102      	movs	r1, #2
 8001bf4:	200b      	movs	r0, #11
 8001bf6:	f001 f821 	bl	8002c3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8001bfa:	200b      	movs	r0, #11
 8001bfc:	f001 f850 	bl	8002ca0 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8001c00:	4896      	ldr	r0, [pc, #600]	@ (8001e5c <main+0x3a4>)
 8001c02:	4b97      	ldr	r3, [pc, #604]	@ (8001e60 <main+0x3a8>)
 8001c04:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001c06:	4b97      	ldr	r3, [pc, #604]	@ (8001e64 <main+0x3ac>)
 8001c08:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c0a:	6084      	str	r4, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c0c:	60c6      	str	r6, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c0e:	6104      	str	r4, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c10:	6144      	str	r4, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c12:	6184      	str	r4, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c14:	61c4      	str	r4, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c16:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c18:	f001 fd18 	bl	800364c <HAL_I2C_Init>
 8001c1c:	2800      	cmp	r0, #0
 8001c1e:	d000      	beq.n	8001c22 <main+0x16a>
 8001c20:	e0f2      	b.n	8001e08 <main+0x350>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c22:	488e      	ldr	r0, [pc, #568]	@ (8001e5c <main+0x3a4>)
 8001c24:	2100      	movs	r1, #0
 8001c26:	f001 ffb5 	bl	8003b94 <HAL_I2CEx_ConfigAnalogFilter>
 8001c2a:	2800      	cmp	r0, #0
 8001c2c:	d000      	beq.n	8001c30 <main+0x178>
 8001c2e:	e0ed      	b.n	8001e0c <main+0x354>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c30:	488a      	ldr	r0, [pc, #552]	@ (8001e5c <main+0x3a4>)
 8001c32:	2100      	movs	r1, #0
 8001c34:	f001 ffda 	bl	8003bec <HAL_I2CEx_ConfigDigitalFilter>
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	d000      	beq.n	8001c3e <main+0x186>
 8001c3c:	e0e8      	b.n	8001e10 <main+0x358>
  hlpuart1.Instance = LPUART1;
 8001c3e:	488a      	ldr	r0, [pc, #552]	@ (8001e68 <main+0x3b0>)
 8001c40:	4b8a      	ldr	r3, [pc, #552]	@ (8001e6c <main+0x3b4>)
 8001c42:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 209700;
 8001c44:	4b8a      	ldr	r3, [pc, #552]	@ (8001e70 <main+0x3b8>)
 8001c46:	6043      	str	r3, [r0, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8001c48:	2380      	movs	r3, #128	@ 0x80
 8001c4a:	055b      	lsls	r3, r3, #21
 8001c4c:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001c52:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001c54:	220c      	movs	r2, #12
 8001c56:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c58:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c5a:	6203      	str	r3, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c5c:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001c5e:	f003 fd5d 	bl	800571c <HAL_UART_Init>
 8001c62:	2800      	cmp	r0, #0
 8001c64:	d000      	beq.n	8001c68 <main+0x1b0>
 8001c66:	e0d5      	b.n	8001e14 <main+0x35c>
  huart2.Instance = USART2;
 8001c68:	4882      	ldr	r0, [pc, #520]	@ (8001e74 <main+0x3bc>)
 8001c6a:	4b83      	ldr	r3, [pc, #524]	@ (8001e78 <main+0x3c0>)
 8001c6c:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8001c6e:	23e1      	movs	r3, #225	@ 0xe1
 8001c70:	025b      	lsls	r3, r3, #9
 8001c72:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c74:	2300      	movs	r3, #0
 8001c76:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c78:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c7a:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c7c:	220c      	movs	r2, #12
 8001c7e:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c80:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c82:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c84:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c86:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c88:	f003 fd48 	bl	800571c <HAL_UART_Init>
 8001c8c:	2800      	cmp	r0, #0
 8001c8e:	d000      	beq.n	8001c92 <main+0x1da>
 8001c90:	e0c2      	b.n	8001e18 <main+0x360>
  hrtc.Instance = RTC;
 8001c92:	487a      	ldr	r0, [pc, #488]	@ (8001e7c <main+0x3c4>)
 8001c94:	4b7a      	ldr	r3, [pc, #488]	@ (8001e80 <main+0x3c8>)
 8001c96:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001c9c:	227f      	movs	r2, #127	@ 0x7f
 8001c9e:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ca0:	3280      	adds	r2, #128	@ 0x80
 8001ca2:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ca4:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001ca6:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ca8:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001caa:	61c3      	str	r3, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001cac:	f002 fd42 	bl	8004734 <HAL_RTC_Init>
 8001cb0:	2800      	cmp	r0, #0
 8001cb2:	d000      	beq.n	8001cb6 <main+0x1fe>
 8001cb4:	e0b2      	b.n	8001e1c <main+0x364>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb6:	2210      	movs	r2, #16
 8001cb8:	2100      	movs	r1, #0
 8001cba:	a80d      	add	r0, sp, #52	@ 0x34
 8001cbc:	f003 feae 	bl	8005a1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc0:	2208      	movs	r2, #8
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	a809      	add	r0, sp, #36	@ 0x24
 8001cc6:	f003 fea9 	bl	8005a1c <memset>
  htim21.Instance = TIM21;
 8001cca:	486e      	ldr	r0, [pc, #440]	@ (8001e84 <main+0x3cc>)
 8001ccc:	4b6e      	ldr	r3, [pc, #440]	@ (8001e88 <main+0x3d0>)
 8001cce:	6003      	str	r3, [r0, #0]
  htim21.Init.Prescaler = 32000-1;
 8001cd0:	4b6e      	ldr	r3, [pc, #440]	@ (8001e8c <main+0x3d4>)
 8001cd2:	6043      	str	r3, [r0, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	6083      	str	r3, [r0, #8]
  htim21.Init.Period = 50-1;
 8001cd8:	2231      	movs	r2, #49	@ 0x31
 8001cda:	60c2      	str	r2, [r0, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cdc:	6103      	str	r3, [r0, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cde:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8001ce0:	f002 fded 	bl	80048be <HAL_TIM_Base_Init>
 8001ce4:	2800      	cmp	r0, #0
 8001ce6:	d000      	beq.n	8001cea <main+0x232>
 8001ce8:	e09a      	b.n	8001e20 <main+0x368>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	015b      	lsls	r3, r3, #5
 8001cee:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8001cf0:	4864      	ldr	r0, [pc, #400]	@ (8001e84 <main+0x3cc>)
 8001cf2:	a90d      	add	r1, sp, #52	@ 0x34
 8001cf4:	f003 f878 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	d000      	beq.n	8001cfe <main+0x246>
 8001cfc:	e092      	b.n	8001e24 <main+0x36c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	9309      	str	r3, [sp, #36]	@ 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d02:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8001d04:	485f      	ldr	r0, [pc, #380]	@ (8001e84 <main+0x3cc>)
 8001d06:	a909      	add	r1, sp, #36	@ 0x24
 8001d08:	f003 fa5a 	bl	80051c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d0c:	2800      	cmp	r0, #0
 8001d0e:	d000      	beq.n	8001d12 <main+0x25a>
 8001d10:	e08a      	b.n	8001e28 <main+0x370>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d12:	2210      	movs	r2, #16
 8001d14:	2100      	movs	r1, #0
 8001d16:	a809      	add	r0, sp, #36	@ 0x24
 8001d18:	f003 fe80 	bl	8005a1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d1c:	2208      	movs	r2, #8
 8001d1e:	2100      	movs	r1, #0
 8001d20:	a807      	add	r0, sp, #28
 8001d22:	f003 fe7b 	bl	8005a1c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d26:	2210      	movs	r2, #16
 8001d28:	2100      	movs	r1, #0
 8001d2a:	a80d      	add	r0, sp, #52	@ 0x34
 8001d2c:	f003 fe76 	bl	8005a1c <memset>
  htim2.Instance = TIM2;
 8001d30:	4857      	ldr	r0, [pc, #348]	@ (8001e90 <main+0x3d8>)
 8001d32:	2380      	movs	r3, #128	@ 0x80
 8001d34:	05db      	lsls	r3, r3, #23
 8001d36:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 3200-1;
 8001d38:	4b56      	ldr	r3, [pc, #344]	@ (8001e94 <main+0x3dc>)
 8001d3a:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 100-1;
 8001d40:	2263      	movs	r2, #99	@ 0x63
 8001d42:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d44:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d46:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d48:	f002 fdb9 	bl	80048be <HAL_TIM_Base_Init>
 8001d4c:	2800      	cmp	r0, #0
 8001d4e:	d16d      	bne.n	8001e2c <main+0x374>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d50:	2380      	movs	r3, #128	@ 0x80
 8001d52:	015b      	lsls	r3, r3, #5
 8001d54:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d56:	484e      	ldr	r0, [pc, #312]	@ (8001e90 <main+0x3d8>)
 8001d58:	a909      	add	r1, sp, #36	@ 0x24
 8001d5a:	f003 f845 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 8001d5e:	2800      	cmp	r0, #0
 8001d60:	d166      	bne.n	8001e30 <main+0x378>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d62:	484b      	ldr	r0, [pc, #300]	@ (8001e90 <main+0x3d8>)
 8001d64:	f002 fe77 	bl	8004a56 <HAL_TIM_PWM_Init>
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	d163      	bne.n	8001e34 <main+0x37c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d70:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d72:	4847      	ldr	r0, [pc, #284]	@ (8001e90 <main+0x3d8>)
 8001d74:	a907      	add	r1, sp, #28
 8001d76:	f003 fa23 	bl	80051c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d7a:	2800      	cmp	r0, #0
 8001d7c:	d15c      	bne.n	8001e38 <main+0x380>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d7e:	2360      	movs	r3, #96	@ 0x60
 8001d80:	930d      	str	r3, [sp, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d86:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d88:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d8a:	4841      	ldr	r0, [pc, #260]	@ (8001e90 <main+0x3d8>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	a90d      	add	r1, sp, #52	@ 0x34
 8001d90:	f002 ff86 	bl	8004ca0 <HAL_TIM_PWM_ConfigChannel>
 8001d94:	2800      	cmp	r0, #0
 8001d96:	d151      	bne.n	8001e3c <main+0x384>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d98:	483d      	ldr	r0, [pc, #244]	@ (8001e90 <main+0x3d8>)
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	a90d      	add	r1, sp, #52	@ 0x34
 8001d9e:	f002 ff7f 	bl	8004ca0 <HAL_TIM_PWM_ConfigChannel>
 8001da2:	2800      	cmp	r0, #0
 8001da4:	d14c      	bne.n	8001e40 <main+0x388>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001da6:	483a      	ldr	r0, [pc, #232]	@ (8001e90 <main+0x3d8>)
 8001da8:	2208      	movs	r2, #8
 8001daa:	a90d      	add	r1, sp, #52	@ 0x34
 8001dac:	f002 ff78 	bl	8004ca0 <HAL_TIM_PWM_ConfigChannel>
 8001db0:	2800      	cmp	r0, #0
 8001db2:	d147      	bne.n	8001e44 <main+0x38c>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001db4:	4836      	ldr	r0, [pc, #216]	@ (8001e90 <main+0x3d8>)
 8001db6:	220c      	movs	r2, #12
 8001db8:	a90d      	add	r1, sp, #52	@ 0x34
 8001dba:	f002 ff71 	bl	8004ca0 <HAL_TIM_PWM_ConfigChannel>
 8001dbe:	2800      	cmp	r0, #0
 8001dc0:	d142      	bne.n	8001e48 <main+0x390>
  settings_init(s_ptr, settings_size);
 8001dc2:	4b35      	ldr	r3, [pc, #212]	@ (8001e98 <main+0x3e0>)
 8001dc4:	8819      	ldrh	r1, [r3, #0]
 8001dc6:	4835      	ldr	r0, [pc, #212]	@ (8001e9c <main+0x3e4>)
 8001dc8:	f003 fdaa 	bl	8005920 <settings_init>
  IN12_init();
 8001dcc:	f7ff fc96 	bl	80016fc <IN12_init>
  DS3231_Init(&hi2c1);
 8001dd0:	4c22      	ldr	r4, [pc, #136]	@ (8001e5c <main+0x3a4>)
 8001dd2:	0020      	movs	r0, r4
 8001dd4:	f000 fe12 	bl	80029fc <DS3231_Init>
  init_menu_items(&hmenu, items_list, NUM_OF_MENUS, NUM_OF_ITEMS);
 8001dd8:	4931      	ldr	r1, [pc, #196]	@ (8001ea0 <main+0x3e8>)
 8001dda:	4832      	ldr	r0, [pc, #200]	@ (8001ea4 <main+0x3ec>)
 8001ddc:	2309      	movs	r3, #9
 8001dde:	2203      	movs	r2, #3
 8001de0:	f000 fafe 	bl	80023e0 <init_menu_items>
  btns_init(&hbtns, btns_list, num_of_btns, &htim21, PRESSED);
 8001de4:	4b27      	ldr	r3, [pc, #156]	@ (8001e84 <main+0x3cc>)
 8001de6:	4a30      	ldr	r2, [pc, #192]	@ (8001ea8 <main+0x3f0>)
 8001de8:	7812      	ldrb	r2, [r2, #0]
 8001dea:	4930      	ldr	r1, [pc, #192]	@ (8001eac <main+0x3f4>)
 8001dec:	4830      	ldr	r0, [pc, #192]	@ (8001eb0 <main+0x3f8>)
 8001dee:	2501      	movs	r5, #1
 8001df0:	9500      	str	r5, [sp, #0]
 8001df2:	f7ff fca9 	bl	8001748 <btns_init>
  Tmp75_Init(&hi2c1);
 8001df6:	0020      	movs	r0, r4
 8001df8:	f000 fcfe 	bl	80027f8 <Tmp75_Init>
	  if(flag_upd_time) {
 8001dfc:	4e2d      	ldr	r6, [pc, #180]	@ (8001eb4 <main+0x3fc>)
	  if(flag_upd_tubes) {
 8001dfe:	4b2e      	ldr	r3, [pc, #184]	@ (8001eb8 <main+0x400>)
 8001e00:	4699      	mov	r9, r3
		  items_list[TEMPERATURE].numbers[1] = ((int)(t*100))%100;
 8001e02:	4b2e      	ldr	r3, [pc, #184]	@ (8001ebc <main+0x404>)
 8001e04:	4698      	mov	r8, r3
 8001e06:	e0ca      	b.n	8001f9e <main+0x4e6>
 8001e08:	b672      	cpsid	i
  while (1)
 8001e0a:	e7fe      	b.n	8001e0a <main+0x352>
 8001e0c:	b672      	cpsid	i
 8001e0e:	e7fe      	b.n	8001e0e <main+0x356>
 8001e10:	b672      	cpsid	i
 8001e12:	e7fe      	b.n	8001e12 <main+0x35a>
 8001e14:	b672      	cpsid	i
 8001e16:	e7fe      	b.n	8001e16 <main+0x35e>
 8001e18:	b672      	cpsid	i
 8001e1a:	e7fe      	b.n	8001e1a <main+0x362>
 8001e1c:	b672      	cpsid	i
 8001e1e:	e7fe      	b.n	8001e1e <main+0x366>
 8001e20:	b672      	cpsid	i
 8001e22:	e7fe      	b.n	8001e22 <main+0x36a>
 8001e24:	b672      	cpsid	i
 8001e26:	e7fe      	b.n	8001e26 <main+0x36e>
 8001e28:	b672      	cpsid	i
 8001e2a:	e7fe      	b.n	8001e2a <main+0x372>
 8001e2c:	b672      	cpsid	i
 8001e2e:	e7fe      	b.n	8001e2e <main+0x376>
 8001e30:	b672      	cpsid	i
 8001e32:	e7fe      	b.n	8001e32 <main+0x37a>
 8001e34:	b672      	cpsid	i
 8001e36:	e7fe      	b.n	8001e36 <main+0x37e>
 8001e38:	b672      	cpsid	i
 8001e3a:	e7fe      	b.n	8001e3a <main+0x382>
 8001e3c:	b672      	cpsid	i
 8001e3e:	e7fe      	b.n	8001e3e <main+0x386>
 8001e40:	b672      	cpsid	i
 8001e42:	e7fe      	b.n	8001e42 <main+0x38a>
 8001e44:	b672      	cpsid	i
 8001e46:	e7fe      	b.n	8001e46 <main+0x38e>
 8001e48:	b672      	cpsid	i
 8001e4a:	e7fe      	b.n	8001e4a <main+0x392>
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	50000800 	.word	0x50000800
 8001e54:	50000400 	.word	0x50000400
 8001e58:	00009901 	.word	0x00009901
 8001e5c:	20000dbc 	.word	0x20000dbc
 8001e60:	40005400 	.word	0x40005400
 8001e64:	00707cbb 	.word	0x00707cbb
 8001e68:	20000d34 	.word	0x20000d34
 8001e6c:	40004800 	.word	0x40004800
 8001e70:	00033324 	.word	0x00033324
 8001e74:	20000cac 	.word	0x20000cac
 8001e78:	40004400 	.word	0x40004400
 8001e7c:	20000c88 	.word	0x20000c88
 8001e80:	40002800 	.word	0x40002800
 8001e84:	20000c08 	.word	0x20000c08
 8001e88:	40010800 	.word	0x40010800
 8001e8c:	00007cff 	.word	0x00007cff
 8001e90:	20000c48 	.word	0x20000c48
 8001e94:	00000c7f 	.word	0x00000c7f
 8001e98:	20000002 	.word	0x20000002
 8001e9c:	2000079c 	.word	0x2000079c
 8001ea0:	20000004 	.word	0x20000004
 8001ea4:	20000ae0 	.word	0x20000ae0
 8001ea8:	20000000 	.word	0x20000000
 8001eac:	200007fc 	.word	0x200007fc
 8001eb0:	200008f4 	.word	0x200008f4
 8001eb4:	200008c1 	.word	0x200008c1
 8001eb8:	200008c2 	.word	0x200008c2
 8001ebc:	42c80000 	.word	0x42c80000
		  time_update();
 8001ec0:	f7ff fc0e 	bl	80016e0 <time_update>
		  items_list[YEAR].numbers[0] = 20;
 8001ec4:	4940      	ldr	r1, [pc, #256]	@ (8001fc8 <main+0x510>)
 8001ec6:	23e2      	movs	r3, #226	@ 0xe2
 8001ec8:	2214      	movs	r2, #20
 8001eca:	000d      	movs	r5, r1
 8001ecc:	52ca      	strh	r2, [r1, r3]
		  items_list[YEAR].numbers[1] = DS3231_GetYear() - 2000;
 8001ece:	f000 fdd0 	bl	8002a72 <DS3231_GetYear>
 8001ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8001fcc <main+0x514>)
 8001ed4:	469c      	mov	ip, r3
 8001ed6:	4460      	add	r0, ip
 8001ed8:	23e4      	movs	r3, #228	@ 0xe4
 8001eda:	52e8      	strh	r0, [r5, r3]
		  items_list[DAY_MONTH].numbers[0] = DS3231_GetDate();
 8001edc:	f000 fdb9 	bl	8002a52 <DS3231_GetDate>
 8001ee0:	23dd      	movs	r3, #221	@ 0xdd
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	52e8      	strh	r0, [r5, r3]
		  items_list[DAY_MONTH].numbers[1] = DS3231_GetMonth();
 8001ee6:	f000 fdbb 	bl	8002a60 <DS3231_GetMonth>
 8001eea:	23de      	movs	r3, #222	@ 0xde
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	52e8      	strh	r0, [r5, r3]
		  items_list[HOURS_MINUTES].numbers[0] = DS3231_GetHour();
 8001ef0:	f000 fdd4 	bl	8002a9c <DS3231_GetHour>
 8001ef4:	4b36      	ldr	r3, [pc, #216]	@ (8001fd0 <main+0x518>)
 8001ef6:	52e8      	strh	r0, [r5, r3]
		  items_list[HOURS_MINUTES].numbers[1] = DS3231_GetMinute();
 8001ef8:	f000 fdd7 	bl	8002aaa <DS3231_GetMinute>
 8001efc:	23a5      	movs	r3, #165	@ 0xa5
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	52e8      	strh	r0, [r5, r3]
		  items_list[MINUTES_SECONDS].numbers[0] = items_list[HOURS_MINUTES].numbers[1];
 8001f02:	4b34      	ldr	r3, [pc, #208]	@ (8001fd4 <main+0x51c>)
 8001f04:	52e8      	strh	r0, [r5, r3]
		  items_list[MINUTES_SECONDS].numbers[1] = DS3231_GetSecond();
 8001f06:	f000 fdd7 	bl	8002ab8 <DS3231_GetSecond>
 8001f0a:	23db      	movs	r3, #219	@ 0xdb
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	52e8      	strh	r0, [r5, r3]
		  Read_TempCelsius(&t);
 8001f10:	4f31      	ldr	r7, [pc, #196]	@ (8001fd8 <main+0x520>)
 8001f12:	0038      	movs	r0, r7
 8001f14:	f000 fca4 	bl	8002860 <Read_TempCelsius>
		  items_list[TEMPERATURE].numbers[0] = t;
 8001f18:	6838      	ldr	r0, [r7, #0]
 8001f1a:	f7fe fab9 	bl	8000490 <__aeabi_f2uiz>
 8001f1e:	4b2f      	ldr	r3, [pc, #188]	@ (8001fdc <main+0x524>)
 8001f20:	52e8      	strh	r0, [r5, r3]
		  items_list[TEMPERATURE].numbers[1] = ((int)(t*100))%100;
 8001f22:	6838      	ldr	r0, [r7, #0]
 8001f24:	4641      	mov	r1, r8
 8001f26:	f7fe fb97 	bl	8000658 <__aeabi_fmul>
 8001f2a:	f7fe fe77 	bl	8000c1c <__aeabi_f2iz>
 8001f2e:	2164      	movs	r1, #100	@ 0x64
 8001f30:	f7fe fa5a 	bl	80003e8 <__aeabi_idivmod>
 8001f34:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe0 <main+0x528>)
 8001f36:	52e9      	strh	r1, [r5, r3]
		  flag_upd_time = 0;
 8001f38:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe4 <main+0x52c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	701a      	strb	r2, [r3, #0]
 8001f3e:	e032      	b.n	8001fa6 <main+0x4ee>
		  IN12_set();
 8001f40:	f7ff fb30 	bl	80015a4 <IN12_set>
		  flag_upd_tubes = 0;
 8001f44:	4b28      	ldr	r3, [pc, #160]	@ (8001fe8 <main+0x530>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	701a      	strb	r2, [r3, #0]
 8001f4a:	e030      	b.n	8001fae <main+0x4f6>
	  if(logic[hmenu.current_item][shared_mask][shared_press_type][hmenu.is_selected] != NULL) {
 8001f4c:	4a27      	ldr	r2, [pc, #156]	@ (8001fec <main+0x534>)
 8001f4e:	4b28      	ldr	r3, [pc, #160]	@ (8001ff0 <main+0x538>)
 8001f50:	6819      	ldr	r1, [r3, #0]
 8001f52:	4b28      	ldr	r3, [pc, #160]	@ (8001ff4 <main+0x53c>)
 8001f54:	681f      	ldr	r7, [r3, #0]
 8001f56:	4b28      	ldr	r3, [pc, #160]	@ (8001ff8 <main+0x540>)
 8001f58:	7958      	ldrb	r0, [r3, #5]
 8001f5a:	791d      	ldrb	r5, [r3, #4]
 8001f5c:	004b      	lsls	r3, r1, #1
 8001f5e:	185b      	adds	r3, r3, r1
 8001f60:	0069      	lsls	r1, r5, #1
 8001f62:	1949      	adds	r1, r1, r5
 8001f64:	0109      	lsls	r1, r1, #4
 8001f66:	185b      	adds	r3, r3, r1
 8001f68:	0079      	lsls	r1, r7, #1
 8001f6a:	19c9      	adds	r1, r1, r7
 8001f6c:	0049      	lsls	r1, r1, #1
 8001f6e:	185b      	adds	r3, r3, r1
 8001f70:	181b      	adds	r3, r3, r0
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	589b      	ldr	r3, [r3, r2]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d012      	beq.n	8001fa0 <main+0x4e8>
		  (*logic[hmenu.current_item][shared_mask][shared_press_type][hmenu.is_selected])();
 8001f7a:	4798      	blx	r3
		  tubes_data_source_set(&(items_list[hmenu.current_item].numbers[0]), &(items_list[hmenu.current_item].numbers[1]));
 8001f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff8 <main+0x540>)
 8001f7e:	791b      	ldrb	r3, [r3, #4]
 8001f80:	20d8      	movs	r0, #216	@ 0xd8
 8001f82:	4358      	muls	r0, r3
 8001f84:	0001      	movs	r1, r0
 8001f86:	310c      	adds	r1, #12
 8001f88:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <main+0x510>)
 8001f8a:	18c9      	adds	r1, r1, r3
 8001f8c:	300a      	adds	r0, #10
 8001f8e:	18c0      	adds	r0, r0, r3
 8001f90:	f7ff fbd4 	bl	800173c <tubes_data_source_set>
		  shared_mask = 0;
 8001f94:	4b17      	ldr	r3, [pc, #92]	@ (8001ff4 <main+0x53c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
		  shared_press_type = 0;
 8001f9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ff0 <main+0x538>)
 8001f9c:	601a      	str	r2, [r3, #0]
	  if(flag_upd_dots) {
 8001f9e:	4c17      	ldr	r4, [pc, #92]	@ (8001ffc <main+0x544>)
	  if(flag_upd_time) {
 8001fa0:	7833      	ldrb	r3, [r6, #0]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d18c      	bne.n	8001ec0 <main+0x408>
	  if(flag_upd_tubes) {
 8001fa6:	464b      	mov	r3, r9
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1c8      	bne.n	8001f40 <main+0x488>
	  if(flag_upd_dots) {
 8001fae:	7823      	ldrb	r3, [r4, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0cb      	beq.n	8001f4c <main+0x494>
		  flag_upd_dots = 0;
 8001fb4:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <main+0x544>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(INS_EN_3V3_GPIO_Port, INS_EN_3V3_Pin);
 8001fba:	20a0      	movs	r0, #160	@ 0xa0
 8001fbc:	2120      	movs	r1, #32
 8001fbe:	05c0      	lsls	r0, r0, #23
 8001fc0:	f001 f980 	bl	80032c4 <HAL_GPIO_TogglePin>
 8001fc4:	e7c2      	b.n	8001f4c <main+0x494>
 8001fc6:	46c0      	nop			@ (mov r8, r8)
 8001fc8:	20000004 	.word	0x20000004
 8001fcc:	fffff830 	.word	0xfffff830
 8001fd0:	00000292 	.word	0x00000292
 8001fd4:	0000036a 	.word	0x0000036a
 8001fd8:	200008f0 	.word	0x200008f0
 8001fdc:	00000442 	.word	0x00000442
 8001fe0:	00000444 	.word	0x00000444
 8001fe4:	200008c1 	.word	0x200008c1
 8001fe8:	200008c2 	.word	0x200008c2
 8001fec:	20000e14 	.word	0x20000e14
 8001ff0:	200008e0 	.word	0x200008e0
 8001ff4:	200008e4 	.word	0x200008e4
 8001ff8:	20000ae0 	.word	0x20000ae0
 8001ffc:	200008c0 	.word	0x200008c0

08002000 <Error_Handler>:
 8002000:	b672      	cpsid	i
  while (1)
 8002002:	e7fe      	b.n	8002002 <Error_Handler+0x2>

08002004 <item_goto_prev>:

	 tubes_data_source_set(&(items[menu->current_item].numbers[0]), &(items[menu->current_item].numbers[1]));
}

void item_goto_prev(void) {
	menu->current_item = items[menu->current_item].prev;
 8002004:	4b05      	ldr	r3, [pc, #20]	@ (800201c <item_goto_prev+0x18>)
 8002006:	6819      	ldr	r1, [r3, #0]
 8002008:	7908      	ldrb	r0, [r1, #4]
 800200a:	4b05      	ldr	r3, [pc, #20]	@ (8002020 <item_goto_prev+0x1c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	22d8      	movs	r2, #216	@ 0xd8
 8002010:	4342      	muls	r2, r0
 8002012:	189b      	adds	r3, r3, r2
 8002014:	7a1b      	ldrb	r3, [r3, #8]
 8002016:	710b      	strb	r3, [r1, #4]
}
 8002018:	4770      	bx	lr
 800201a:	46c0      	nop			@ (mov r8, r8)
 800201c:	200014dc 	.word	0x200014dc
 8002020:	200014d8 	.word	0x200014d8

08002024 <item_goto_next>:

void item_goto_next(void) {
	menu->current_item = items[menu->current_item].next;
 8002024:	4b05      	ldr	r3, [pc, #20]	@ (800203c <item_goto_next+0x18>)
 8002026:	6819      	ldr	r1, [r3, #0]
 8002028:	7908      	ldrb	r0, [r1, #4]
 800202a:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <item_goto_next+0x1c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	22d8      	movs	r2, #216	@ 0xd8
 8002030:	4342      	muls	r2, r0
 8002032:	189b      	adds	r3, r3, r2
 8002034:	7a5b      	ldrb	r3, [r3, #9]
 8002036:	710b      	strb	r3, [r1, #4]
}
 8002038:	4770      	bx	lr
 800203a:	46c0      	nop			@ (mov r8, r8)
 800203c:	200014dc 	.word	0x200014dc
 8002040:	200014d8 	.word	0x200014d8

08002044 <item_selection_cycle>:
void item_selection_cycle(void) {
//	menu->is_selected = menu->is_selected < NUM_OF_SELECTIONS-1 ? menu->is_selected + 1 : 0;
	switch (menu->is_selected) {
 8002044:	4b19      	ldr	r3, [pc, #100]	@ (80020ac <item_selection_cycle+0x68>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	7953      	ldrb	r3, [r2, #5]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d01b      	beq.n	8002086 <item_selection_cycle+0x42>
 800204e:	2b02      	cmp	r3, #2
 8002050:	d023      	beq.n	800209a <item_selection_cycle+0x56>
 8002052:	2b00      	cmp	r3, #0
 8002054:	d000      	beq.n	8002058 <item_selection_cycle+0x14>
			duty_cycles[2] = duty_cycles[3] = 90;
			break;
		default:
			break;
	}
}
 8002056:	4770      	bx	lr
			if(menu->current_item == YEAR) {
 8002058:	7913      	ldrb	r3, [r2, #4]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d009      	beq.n	8002072 <item_selection_cycle+0x2e>
				menu->is_selected = SELECTED_FIRST_NUM;
 800205e:	2301      	movs	r3, #1
 8002060:	7153      	strb	r3, [r2, #5]
				duty_cycles[0] = duty_cycles[1] = 90;
 8002062:	4b13      	ldr	r3, [pc, #76]	@ (80020b0 <item_selection_cycle+0x6c>)
 8002064:	225a      	movs	r2, #90	@ 0x5a
 8002066:	705a      	strb	r2, [r3, #1]
 8002068:	701a      	strb	r2, [r3, #0]
				duty_cycles[2] = duty_cycles[3] = 30;
 800206a:	3a3c      	subs	r2, #60	@ 0x3c
 800206c:	70da      	strb	r2, [r3, #3]
 800206e:	709a      	strb	r2, [r3, #2]
			break;
 8002070:	e7f1      	b.n	8002056 <item_selection_cycle+0x12>
				menu->is_selected = SELECTED_SECOND_NUM;
 8002072:	3301      	adds	r3, #1
 8002074:	7153      	strb	r3, [r2, #5]
				duty_cycles[0] = duty_cycles[1] = 30;
 8002076:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <item_selection_cycle+0x6c>)
 8002078:	221e      	movs	r2, #30
 800207a:	705a      	strb	r2, [r3, #1]
 800207c:	701a      	strb	r2, [r3, #0]
				duty_cycles[2] = duty_cycles[3] = 90;
 800207e:	323c      	adds	r2, #60	@ 0x3c
 8002080:	70da      	strb	r2, [r3, #3]
 8002082:	709a      	strb	r2, [r3, #2]
				break;
 8002084:	e7e7      	b.n	8002056 <item_selection_cycle+0x12>
			menu->is_selected = SELECTED_SECOND_NUM;
 8002086:	2302      	movs	r3, #2
 8002088:	7153      	strb	r3, [r2, #5]
			duty_cycles[0] = duty_cycles[1] = 30;
 800208a:	4b09      	ldr	r3, [pc, #36]	@ (80020b0 <item_selection_cycle+0x6c>)
 800208c:	221e      	movs	r2, #30
 800208e:	705a      	strb	r2, [r3, #1]
 8002090:	701a      	strb	r2, [r3, #0]
			duty_cycles[2] = duty_cycles[3] = 90;
 8002092:	323c      	adds	r2, #60	@ 0x3c
 8002094:	70da      	strb	r2, [r3, #3]
 8002096:	709a      	strb	r2, [r3, #2]
			break;
 8002098:	e7dd      	b.n	8002056 <item_selection_cycle+0x12>
			menu->is_selected = DESELECTED;
 800209a:	2300      	movs	r3, #0
 800209c:	7153      	strb	r3, [r2, #5]
			duty_cycles[0] = duty_cycles[1] = 90;
 800209e:	4b04      	ldr	r3, [pc, #16]	@ (80020b0 <item_selection_cycle+0x6c>)
 80020a0:	225a      	movs	r2, #90	@ 0x5a
 80020a2:	705a      	strb	r2, [r3, #1]
 80020a4:	701a      	strb	r2, [r3, #0]
			duty_cycles[2] = duty_cycles[3] = 90;
 80020a6:	70da      	strb	r2, [r3, #3]
 80020a8:	709a      	strb	r2, [r3, #2]
}
 80020aa:	e7d4      	b.n	8002056 <item_selection_cycle+0x12>
 80020ac:	200014dc 	.word	0x200014dc
 80020b0:	20000850 	.word	0x20000850

080020b4 <year_decrease>:

void year_decrease(void) {
 80020b4:	b510      	push	{r4, lr}
	items[YEAR].numbers[1] = items[YEAR].numbers[1] > 0 ? items[YEAR].numbers[1] - 1 : 99;
 80020b6:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <year_decrease+0x2c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	001a      	movs	r2, r3
 80020bc:	32d8      	adds	r2, #216	@ 0xd8
 80020be:	8991      	ldrh	r1, [r2, #12]
 80020c0:	2263      	movs	r2, #99	@ 0x63
 80020c2:	2900      	cmp	r1, #0
 80020c4:	d001      	beq.n	80020ca <year_decrease+0x16>
 80020c6:	3901      	subs	r1, #1
 80020c8:	b28a      	uxth	r2, r1
 80020ca:	33d8      	adds	r3, #216	@ 0xd8
 80020cc:	819a      	strh	r2, [r3, #12]
	DS3231_SetYear(2000 + (uint8_t)items[YEAR].numbers[1]);
 80020ce:	20ff      	movs	r0, #255	@ 0xff
 80020d0:	4010      	ands	r0, r2
 80020d2:	23fa      	movs	r3, #250	@ 0xfa
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	469c      	mov	ip, r3
 80020d8:	4460      	add	r0, ip
 80020da:	f000 fd1a 	bl	8002b12 <DS3231_SetYear>
}
 80020de:	bd10      	pop	{r4, pc}
 80020e0:	200014d8 	.word	0x200014d8

080020e4 <year_increase>:
void year_increase(void) {
 80020e4:	b510      	push	{r4, lr}
	items[YEAR].numbers[1] = items[YEAR].numbers[1] < 99 ? items[YEAR].numbers[1] + 1 : 0;
 80020e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002110 <year_increase+0x2c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	001a      	movs	r2, r3
 80020ec:	32d8      	adds	r2, #216	@ 0xd8
 80020ee:	8992      	ldrh	r2, [r2, #12]
 80020f0:	2000      	movs	r0, #0
 80020f2:	2a62      	cmp	r2, #98	@ 0x62
 80020f4:	d801      	bhi.n	80020fa <year_increase+0x16>
 80020f6:	3201      	adds	r2, #1
 80020f8:	b290      	uxth	r0, r2
 80020fa:	33d8      	adds	r3, #216	@ 0xd8
 80020fc:	8198      	strh	r0, [r3, #12]
	DS3231_SetYear(2000 + (uint8_t)items[YEAR].numbers[1]);
 80020fe:	23fa      	movs	r3, #250	@ 0xfa
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	469c      	mov	ip, r3
 8002104:	4460      	add	r0, ip
 8002106:	b280      	uxth	r0, r0
 8002108:	f000 fd03 	bl	8002b12 <DS3231_SetYear>
}
 800210c:	bd10      	pop	{r4, pc}
 800210e:	46c0      	nop			@ (mov r8, r8)
 8002110:	200014d8 	.word	0x200014d8

08002114 <month_decrease>:
	} else {
		day_max = 31;
	}
}

void month_decrease(void) {
 8002114:	b510      	push	{r4, lr}
	items[DAY_MONTH].numbers[1] = items[DAY_MONTH].numbers[1] > 1 ? items[DAY_MONTH].numbers[1] - 1 : 12;
 8002116:	4b09      	ldr	r3, [pc, #36]	@ (800213c <month_decrease+0x28>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	001a      	movs	r2, r3
 800211c:	32b1      	adds	r2, #177	@ 0xb1
 800211e:	32ff      	adds	r2, #255	@ 0xff
 8002120:	8992      	ldrh	r2, [r2, #12]
 8002122:	200c      	movs	r0, #12
 8002124:	2a01      	cmp	r2, #1
 8002126:	d901      	bls.n	800212c <month_decrease+0x18>
 8002128:	3a01      	subs	r2, #1
 800212a:	b290      	uxth	r0, r2
 800212c:	33b1      	adds	r3, #177	@ 0xb1
 800212e:	33ff      	adds	r3, #255	@ 0xff
 8002130:	8198      	strh	r0, [r3, #12]
	DS3231_SetMonth((uint8_t)items[DAY_MONTH].numbers[1]);
 8002132:	b2c0      	uxtb	r0, r0
 8002134:	f000 fcdc 	bl	8002af0 <DS3231_SetMonth>
}
 8002138:	bd10      	pop	{r4, pc}
 800213a:	46c0      	nop			@ (mov r8, r8)
 800213c:	200014d8 	.word	0x200014d8

08002140 <month_increase>:
void month_increase(void) {
 8002140:	b510      	push	{r4, lr}
	items[DAY_MONTH].numbers[1] = items[DAY_MONTH].numbers[1] < 11 ? items[DAY_MONTH].numbers[1] + 1 : 1;
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <month_increase+0x28>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	001a      	movs	r2, r3
 8002148:	32b1      	adds	r2, #177	@ 0xb1
 800214a:	32ff      	adds	r2, #255	@ 0xff
 800214c:	8992      	ldrh	r2, [r2, #12]
 800214e:	2001      	movs	r0, #1
 8002150:	2a0a      	cmp	r2, #10
 8002152:	d801      	bhi.n	8002158 <month_increase+0x18>
 8002154:	3201      	adds	r2, #1
 8002156:	b290      	uxth	r0, r2
 8002158:	33b1      	adds	r3, #177	@ 0xb1
 800215a:	33ff      	adds	r3, #255	@ 0xff
 800215c:	8198      	strh	r0, [r3, #12]
	DS3231_SetMonth((uint8_t)items[DAY_MONTH].numbers[1]);
 800215e:	b2c0      	uxtb	r0, r0
 8002160:	f000 fcc6 	bl	8002af0 <DS3231_SetMonth>
}
 8002164:	bd10      	pop	{r4, pc}
 8002166:	46c0      	nop			@ (mov r8, r8)
 8002168:	200014d8 	.word	0x200014d8

0800216c <check_max_date>:
static uint8_t check_max_date() {
 800216c:	b510      	push	{r4, lr}
	uint8_t year = DS3231_GetYear();
 800216e:	f000 fc80 	bl	8002a72 <DS3231_GetYear>
 8002172:	0004      	movs	r4, r0
	if(DS3231_GetMonth()%2 == 0) {
 8002174:	f000 fc74 	bl	8002a60 <DS3231_GetMonth>
 8002178:	211f      	movs	r1, #31
 800217a:	07c0      	lsls	r0, r0, #31
 800217c:	d502      	bpl.n	8002184 <check_max_date+0x18>
			day_max = 30;
 800217e:	4b0a      	ldr	r3, [pc, #40]	@ (80021a8 <check_max_date+0x3c>)
 8002180:	7019      	strb	r1, [r3, #0]
}
 8002182:	bd10      	pop	{r4, pc}
		if(DS3231_GetMonth() == 2) {	// If February
 8002184:	f000 fc6c 	bl	8002a60 <DS3231_GetMonth>
 8002188:	211e      	movs	r1, #30
 800218a:	2802      	cmp	r0, #2
 800218c:	d1f7      	bne.n	800217e <check_max_date+0x12>
	uint8_t year = DS3231_GetYear();
 800218e:	b2e0      	uxtb	r0, r4
			day_max = (year%4 == 0) && (year%100 != 0) ? 29 : 28; // Check for leap year
 8002190:	3902      	subs	r1, #2
 8002192:	07a4      	lsls	r4, r4, #30
 8002194:	d1f3      	bne.n	800217e <check_max_date+0x12>
 8002196:	3148      	adds	r1, #72	@ 0x48
 8002198:	f7fe f83c 	bl	8000214 <__aeabi_uidivmod>
 800219c:	b2c9      	uxtb	r1, r1
 800219e:	1e4b      	subs	r3, r1, #1
 80021a0:	4199      	sbcs	r1, r3
 80021a2:	311c      	adds	r1, #28
 80021a4:	e7eb      	b.n	800217e <check_max_date+0x12>
 80021a6:	46c0      	nop			@ (mov r8, r8)
 80021a8:	200014d4 	.word	0x200014d4

080021ac <days_decrease>:

void days_decrease(void) {
 80021ac:	b510      	push	{r4, lr}
	check_max_date();
 80021ae:	f7ff ffdd 	bl	800216c <check_max_date>
	items[DAY_MONTH].numbers[0] = items[DAY_MONTH].numbers[0] > 1 ? items[DAY_MONTH].numbers[0] - 1 : day_max;
 80021b2:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <days_decrease+0x30>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	001a      	movs	r2, r3
 80021b8:	32b1      	adds	r2, #177	@ 0xb1
 80021ba:	32ff      	adds	r2, #255	@ 0xff
 80021bc:	8950      	ldrh	r0, [r2, #10]
 80021be:	2801      	cmp	r0, #1
 80021c0:	d908      	bls.n	80021d4 <days_decrease+0x28>
 80021c2:	3801      	subs	r0, #1
 80021c4:	b280      	uxth	r0, r0
 80021c6:	33b1      	adds	r3, #177	@ 0xb1
 80021c8:	33ff      	adds	r3, #255	@ 0xff
 80021ca:	8158      	strh	r0, [r3, #10]
	DS3231_SetDate((uint8_t)items[DAY_MONTH].numbers[0]);
 80021cc:	b2c0      	uxtb	r0, r0
 80021ce:	f000 fc87 	bl	8002ae0 <DS3231_SetDate>
}
 80021d2:	bd10      	pop	{r4, pc}
	items[DAY_MONTH].numbers[0] = items[DAY_MONTH].numbers[0] > 1 ? items[DAY_MONTH].numbers[0] - 1 : day_max;
 80021d4:	4a02      	ldr	r2, [pc, #8]	@ (80021e0 <days_decrease+0x34>)
 80021d6:	7810      	ldrb	r0, [r2, #0]
 80021d8:	e7f5      	b.n	80021c6 <days_decrease+0x1a>
 80021da:	46c0      	nop			@ (mov r8, r8)
 80021dc:	200014d8 	.word	0x200014d8
 80021e0:	200014d4 	.word	0x200014d4

080021e4 <days_increase>:
void days_increase(void) {
 80021e4:	b510      	push	{r4, lr}
	check_max_date();
 80021e6:	f7ff ffc1 	bl	800216c <check_max_date>
	items[DAY_MONTH].numbers[0] = items[DAY_MONTH].numbers[0] < day_max ? items[DAY_MONTH].numbers[0] + 1 : 1;
 80021ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002214 <days_increase+0x30>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	001a      	movs	r2, r3
 80021f0:	32b1      	adds	r2, #177	@ 0xb1
 80021f2:	32ff      	adds	r2, #255	@ 0xff
 80021f4:	8952      	ldrh	r2, [r2, #10]
 80021f6:	4908      	ldr	r1, [pc, #32]	@ (8002218 <days_increase+0x34>)
 80021f8:	7809      	ldrb	r1, [r1, #0]
 80021fa:	2001      	movs	r0, #1
 80021fc:	4291      	cmp	r1, r2
 80021fe:	d901      	bls.n	8002204 <days_increase+0x20>
 8002200:	3201      	adds	r2, #1
 8002202:	b290      	uxth	r0, r2
 8002204:	33b1      	adds	r3, #177	@ 0xb1
 8002206:	33ff      	adds	r3, #255	@ 0xff
 8002208:	8158      	strh	r0, [r3, #10]
	DS3231_SetDate((uint8_t)items[DAY_MONTH].numbers[0]);
 800220a:	b2c0      	uxtb	r0, r0
 800220c:	f000 fc68 	bl	8002ae0 <DS3231_SetDate>
}
 8002210:	bd10      	pop	{r4, pc}
 8002212:	46c0      	nop			@ (mov r8, r8)
 8002214:	200014d8 	.word	0x200014d8
 8002218:	200014d4 	.word	0x200014d4

0800221c <hours_decrease>:

void hours_decrease(void) {
 800221c:	b510      	push	{r4, lr}
	items[HOURS_MINUTES].numbers[0] = items[HOURS_MINUTES].numbers[0] > 0 ? items[HOURS_MINUTES].numbers[0] - 1 : 23;
 800221e:	4b0a      	ldr	r3, [pc, #40]	@ (8002248 <hours_decrease+0x2c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	22a2      	movs	r2, #162	@ 0xa2
 8002224:	0092      	lsls	r2, r2, #2
 8002226:	189a      	adds	r2, r3, r2
 8002228:	8952      	ldrh	r2, [r2, #10]
 800222a:	2017      	movs	r0, #23
 800222c:	2a00      	cmp	r2, #0
 800222e:	d001      	beq.n	8002234 <hours_decrease+0x18>
 8002230:	3a01      	subs	r2, #1
 8002232:	b290      	uxth	r0, r2
 8002234:	22a2      	movs	r2, #162	@ 0xa2
 8002236:	0092      	lsls	r2, r2, #2
 8002238:	4694      	mov	ip, r2
 800223a:	4463      	add	r3, ip
 800223c:	8158      	strh	r0, [r3, #10]
	DS3231_SetHour((uint8_t)items[HOURS_MINUTES].numbers[0]);
 800223e:	b2c0      	uxtb	r0, r0
 8002240:	f000 fc8a 	bl	8002b58 <DS3231_SetHour>
}
 8002244:	bd10      	pop	{r4, pc}
 8002246:	46c0      	nop			@ (mov r8, r8)
 8002248:	200014d8 	.word	0x200014d8

0800224c <hours_increase>:
void hours_increase(void) {
 800224c:	b510      	push	{r4, lr}
	items[HOURS_MINUTES].numbers[0] = items[HOURS_MINUTES].numbers[0] < 23 ? items[HOURS_MINUTES].numbers[0] + 1 : 0;
 800224e:	4b0a      	ldr	r3, [pc, #40]	@ (8002278 <hours_increase+0x2c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	22a2      	movs	r2, #162	@ 0xa2
 8002254:	0092      	lsls	r2, r2, #2
 8002256:	189a      	adds	r2, r3, r2
 8002258:	8952      	ldrh	r2, [r2, #10]
 800225a:	2000      	movs	r0, #0
 800225c:	2a16      	cmp	r2, #22
 800225e:	d801      	bhi.n	8002264 <hours_increase+0x18>
 8002260:	3201      	adds	r2, #1
 8002262:	b290      	uxth	r0, r2
 8002264:	22a2      	movs	r2, #162	@ 0xa2
 8002266:	0092      	lsls	r2, r2, #2
 8002268:	4694      	mov	ip, r2
 800226a:	4463      	add	r3, ip
 800226c:	8158      	strh	r0, [r3, #10]
	DS3231_SetHour((uint8_t)items[HOURS_MINUTES].numbers[0]);
 800226e:	b2c0      	uxtb	r0, r0
 8002270:	f000 fc72 	bl	8002b58 <DS3231_SetHour>
}
 8002274:	bd10      	pop	{r4, pc}
 8002276:	46c0      	nop			@ (mov r8, r8)
 8002278:	200014d8 	.word	0x200014d8

0800227c <minutes_decrease>:
void minutes_decrease(void) {
 800227c:	b510      	push	{r4, lr}
	items[HOURS_MINUTES].numbers[1] = items[HOURS_MINUTES].numbers[1] > 0 ? items[HOURS_MINUTES].numbers[1] - 1 : 59;
 800227e:	4b0b      	ldr	r3, [pc, #44]	@ (80022ac <minutes_decrease+0x30>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	22a2      	movs	r2, #162	@ 0xa2
 8002284:	0092      	lsls	r2, r2, #2
 8002286:	189a      	adds	r2, r3, r2
 8002288:	8992      	ldrh	r2, [r2, #12]
 800228a:	203b      	movs	r0, #59	@ 0x3b
 800228c:	2a00      	cmp	r2, #0
 800228e:	d001      	beq.n	8002294 <minutes_decrease+0x18>
 8002290:	3a01      	subs	r2, #1
 8002292:	b290      	uxth	r0, r2
 8002294:	22a2      	movs	r2, #162	@ 0xa2
 8002296:	0092      	lsls	r2, r2, #2
 8002298:	4694      	mov	ip, r2
 800229a:	4463      	add	r3, ip
 800229c:	8198      	strh	r0, [r3, #12]
	DS3231_SetMinute((uint8_t)items[HOURS_MINUTES].numbers[1]);
 800229e:	b2c0      	uxtb	r0, r0
 80022a0:	f000 fc64 	bl	8002b6c <DS3231_SetMinute>
	DS3231_SetSecond(0);
 80022a4:	2000      	movs	r0, #0
 80022a6:	f000 fc69 	bl	8002b7c <DS3231_SetSecond>
}
 80022aa:	bd10      	pop	{r4, pc}
 80022ac:	200014d8 	.word	0x200014d8

080022b0 <minutes_increase>:
void minutes_increase(void) {
 80022b0:	b510      	push	{r4, lr}
	items[HOURS_MINUTES].numbers[1] = items[HOURS_MINUTES].numbers[1] < 59 ? items[HOURS_MINUTES].numbers[1] + 1 : 0;
 80022b2:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <minutes_increase+0x30>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	22a2      	movs	r2, #162	@ 0xa2
 80022b8:	0092      	lsls	r2, r2, #2
 80022ba:	189a      	adds	r2, r3, r2
 80022bc:	8992      	ldrh	r2, [r2, #12]
 80022be:	2000      	movs	r0, #0
 80022c0:	2a3a      	cmp	r2, #58	@ 0x3a
 80022c2:	d801      	bhi.n	80022c8 <minutes_increase+0x18>
 80022c4:	3201      	adds	r2, #1
 80022c6:	b290      	uxth	r0, r2
 80022c8:	22a2      	movs	r2, #162	@ 0xa2
 80022ca:	0092      	lsls	r2, r2, #2
 80022cc:	4694      	mov	ip, r2
 80022ce:	4463      	add	r3, ip
 80022d0:	8198      	strh	r0, [r3, #12]
	DS3231_SetMinute((uint8_t)items[HOURS_MINUTES].numbers[1]);
 80022d2:	b2c0      	uxtb	r0, r0
 80022d4:	f000 fc4a 	bl	8002b6c <DS3231_SetMinute>
	DS3231_SetSecond(0);
 80022d8:	2000      	movs	r0, #0
 80022da:	f000 fc4f 	bl	8002b7c <DS3231_SetSecond>
}
 80022de:	bd10      	pop	{r4, pc}
 80022e0:	200014d8 	.word	0x200014d8

080022e4 <numbers_on_off>:

static void numbers_hide(void) {
	HAL_GPIO_WritePin(SHDN_170V_3V3_GPIO_Port, SHDN_170V_3V3_Pin, GPIO_PIN_SET);
}

static void numbers_on_off(void) {
 80022e4:	b510      	push	{r4, lr}
	static int status = 0;

	if(status == 0) {
 80022e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002318 <numbers_on_off+0x34>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d109      	bne.n	8002302 <numbers_on_off+0x1e>
		status = 1;
 80022ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002318 <numbers_on_off+0x34>)
 80022f0:	2201      	movs	r2, #1
 80022f2:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(SHDN_170V_3V3_GPIO_Port, SHDN_170V_3V3_Pin, GPIO_PIN_RESET);
 80022f4:	20a0      	movs	r0, #160	@ 0xa0
 80022f6:	2200      	movs	r2, #0
 80022f8:	2110      	movs	r1, #16
 80022fa:	05c0      	lsls	r0, r0, #23
 80022fc:	f000 ffdc 	bl	80032b8 <HAL_GPIO_WritePin>
		status = 0;
		numbers_hide();
	}

//	TOGGLE_170V();
}
 8002300:	bd10      	pop	{r4, pc}
		status = 0;
 8002302:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <numbers_on_off+0x34>)
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(SHDN_170V_3V3_GPIO_Port, SHDN_170V_3V3_Pin, GPIO_PIN_SET);
 8002308:	20a0      	movs	r0, #160	@ 0xa0
 800230a:	3201      	adds	r2, #1
 800230c:	2110      	movs	r1, #16
 800230e:	05c0      	lsls	r0, r0, #23
 8002310:	f000 ffd2 	bl	80032b8 <HAL_GPIO_WritePin>
}
 8002314:	e7f4      	b.n	8002300 <numbers_on_off+0x1c>
 8002316:	46c0      	nop			@ (mov r8, r8)
 8002318:	20000e10 	.word	0x20000e10

0800231c <init_menu_functions>:

static menu_toggle(void) {

}

void init_menu_functions(void) {
 800231c:	b5f0      	push	{r4, r5, r6, r7, lr}
	for(int item = 0; item < NUM_OF_ITEMS; ++item) {
 800231e:	4821      	ldr	r0, [pc, #132]	@ (80023a4 <init_menu_functions+0x88>)
 8002320:	0001      	movs	r1, r0
 8002322:	31c0      	adds	r1, #192	@ 0xc0
 8002324:	23d8      	movs	r3, #216	@ 0xd8
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	469c      	mov	ip, r3
 800232a:	4484      	add	ip, r0
		for(int mask = 0; mask < NUM_OF_BTN_COMBINATIONS; ++mask) {
			for(int press = 0; press < NUM_OF_PRESS_TYPES; ++press) {
				for(int selection = 0; selection < NUM_OF_SELECTIONS; ++selection) {
					logic[item][mask][press][selection] 	= NULL;
 800232c:	2200      	movs	r2, #0
				}
			}
		}
		logic[item][MASK_ENTER]	[CLICK][DESELECTED] = numbers_on_off; //item_selection_cycle;
 800232e:	4f1e      	ldr	r7, [pc, #120]	@ (80023a8 <init_menu_functions+0x8c>)
		logic[item][MASK_ENTER]	[HOLD][DESELECTED] = item_selection_cycle;
 8002330:	4c1e      	ldr	r4, [pc, #120]	@ (80023ac <init_menu_functions+0x90>)

		logic[item][MASK_LEFT]	[CLICK][DESELECTED] = item_goto_prev; // Goes to a previous item when "is_selected == 0" and decreases parameter
 8002332:	4e1f      	ldr	r6, [pc, #124]	@ (80023b0 <init_menu_functions+0x94>)
		logic[item][MASK_RIGHT]	[CLICK][DESELECTED] = item_goto_next; // Goes to a previous item when "is_selected == 0" and decreases parameter
 8002334:	4d1f      	ldr	r5, [pc, #124]	@ (80023b4 <init_menu_functions+0x98>)
 8002336:	e009      	b.n	800234c <init_menu_functions+0x30>
		logic[item][MASK_ENTER]	[CLICK][DESELECTED] = numbers_on_off; //item_selection_cycle;
 8002338:	6307      	str	r7, [r0, #48]	@ 0x30
		logic[item][MASK_ENTER]	[HOLD][DESELECTED] = item_selection_cycle;
 800233a:	63c4      	str	r4, [r0, #60]	@ 0x3c
		logic[item][MASK_LEFT]	[CLICK][DESELECTED] = item_goto_prev; // Goes to a previous item when "is_selected == 0" and decreases parameter
 800233c:	6186      	str	r6, [r0, #24]
		logic[item][MASK_RIGHT]	[CLICK][DESELECTED] = item_goto_next; // Goes to a previous item when "is_selected == 0" and decreases parameter
 800233e:	6605      	str	r5, [r0, #96]	@ 0x60
		logic[item][MASK_ENTER]	[CLICK][SELECTED_FIRST_NUM] = item_selection_cycle;
 8002340:	6344      	str	r4, [r0, #52]	@ 0x34
		logic[item][MASK_ENTER]	[CLICK][SELECTED_SECOND_NUM] = item_selection_cycle;
 8002342:	6384      	str	r4, [r0, #56]	@ 0x38
	for(int item = 0; item < NUM_OF_ITEMS; ++item) {
 8002344:	30c0      	adds	r0, #192	@ 0xc0
 8002346:	31c0      	adds	r1, #192	@ 0xc0
 8002348:	4560      	cmp	r0, ip
 800234a:	d00a      	beq.n	8002362 <init_menu_functions+0x46>
void init_menu_functions(void) {
 800234c:	0003      	movs	r3, r0
					logic[item][mask][press][selection] 	= NULL;
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	611a      	str	r2, [r3, #16]
 8002358:	615a      	str	r2, [r3, #20]
		for(int mask = 0; mask < NUM_OF_BTN_COMBINATIONS; ++mask) {
 800235a:	3318      	adds	r3, #24
 800235c:	4299      	cmp	r1, r3
 800235e:	d1f6      	bne.n	800234e <init_menu_functions+0x32>
 8002360:	e7ea      	b.n	8002338 <init_menu_functions+0x1c>
//		logic[item][MASK_ENTER]	[HOLD] 	= confirm_parameter_value;
	}

	logic[YEAR][MASK_LEFT]	[CLICK][SELECTED_SECOND_NUM] = year_decrease; // Goes to a previous item when "is_selected == 0" and decreases parameter
 8002362:	4b10      	ldr	r3, [pc, #64]	@ (80023a4 <init_menu_functions+0x88>)
 8002364:	4a14      	ldr	r2, [pc, #80]	@ (80023b8 <init_menu_functions+0x9c>)
 8002366:	21e0      	movs	r1, #224	@ 0xe0
 8002368:	505a      	str	r2, [r3, r1]
	logic[YEAR][MASK_RIGHT][CLICK][SELECTED_SECOND_NUM] = year_increase;
 800236a:	4a14      	ldr	r2, [pc, #80]	@ (80023bc <init_menu_functions+0xa0>)
 800236c:	3148      	adds	r1, #72	@ 0x48
 800236e:	505a      	str	r2, [r3, r1]

	logic[DAY_MONTH][MASK_LEFT]	[CLICK][SELECTED_FIRST_NUM] = days_decrease; // Goes to a previous item when "is_selected == 0" and decreases parameter
 8002370:	4a13      	ldr	r2, [pc, #76]	@ (80023c0 <init_menu_functions+0xa4>)
 8002372:	3174      	adds	r1, #116	@ 0x74
 8002374:	505a      	str	r2, [r3, r1]
	logic[DAY_MONTH][MASK_RIGHT][CLICK][SELECTED_FIRST_NUM] = days_increase;
 8002376:	4a13      	ldr	r2, [pc, #76]	@ (80023c4 <init_menu_functions+0xa8>)
 8002378:	3148      	adds	r1, #72	@ 0x48
 800237a:	505a      	str	r2, [r3, r1]
	logic[DAY_MONTH][MASK_LEFT]	[CLICK][SELECTED_SECOND_NUM] = month_decrease; // Goes to a previous item when "is_selected == 0" and decreases parameter
 800237c:	4a12      	ldr	r2, [pc, #72]	@ (80023c8 <init_menu_functions+0xac>)
 800237e:	3944      	subs	r1, #68	@ 0x44
 8002380:	505a      	str	r2, [r3, r1]
	logic[DAY_MONTH][MASK_RIGHT][CLICK][SELECTED_SECOND_NUM] = month_increase;
 8002382:	4a12      	ldr	r2, [pc, #72]	@ (80023cc <init_menu_functions+0xb0>)
 8002384:	3148      	adds	r1, #72	@ 0x48
 8002386:	505a      	str	r2, [r3, r1]

	logic[HOURS_MINUTES][MASK_LEFT]	[CLICK][SELECTED_FIRST_NUM] = hours_decrease; // Goes to a previous item when "is_selected == 0" and decreases parameter
 8002388:	4a11      	ldr	r2, [pc, #68]	@ (80023d0 <init_menu_functions+0xb4>)
 800238a:	3174      	adds	r1, #116	@ 0x74
 800238c:	505a      	str	r2, [r3, r1]
	logic[HOURS_MINUTES][MASK_RIGHT][CLICK][SELECTED_FIRST_NUM] = hours_increase;
 800238e:	4a11      	ldr	r2, [pc, #68]	@ (80023d4 <init_menu_functions+0xb8>)
 8002390:	3148      	adds	r1, #72	@ 0x48
 8002392:	505a      	str	r2, [r3, r1]
	logic[HOURS_MINUTES][MASK_LEFT]	[CLICK][SELECTED_SECOND_NUM] = minutes_decrease; // Goes to a previous item when "is_selected == 0" and decreases parameter
 8002394:	4a10      	ldr	r2, [pc, #64]	@ (80023d8 <init_menu_functions+0xbc>)
 8002396:	3944      	subs	r1, #68	@ 0x44
 8002398:	505a      	str	r2, [r3, r1]
	logic[HOURS_MINUTES][MASK_RIGHT][CLICK][SELECTED_SECOND_NUM] = minutes_increase;
 800239a:	4a10      	ldr	r2, [pc, #64]	@ (80023dc <init_menu_functions+0xc0>)
 800239c:	3148      	adds	r1, #72	@ 0x48
 800239e:	505a      	str	r2, [r3, r1]
}
 80023a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023a2:	46c0      	nop			@ (mov r8, r8)
 80023a4:	20000e14 	.word	0x20000e14
 80023a8:	080022e5 	.word	0x080022e5
 80023ac:	08002045 	.word	0x08002045
 80023b0:	08002005 	.word	0x08002005
 80023b4:	08002025 	.word	0x08002025
 80023b8:	080020b5 	.word	0x080020b5
 80023bc:	080020e5 	.word	0x080020e5
 80023c0:	080021ad 	.word	0x080021ad
 80023c4:	080021e5 	.word	0x080021e5
 80023c8:	08002115 	.word	0x08002115
 80023cc:	08002141 	.word	0x08002141
 80023d0:	0800221d 	.word	0x0800221d
 80023d4:	0800224d 	.word	0x0800224d
 80023d8:	0800227d 	.word	0x0800227d
 80023dc:	080022b1 	.word	0x080022b1

080023e0 <init_menu_items>:
void init_menu_items(Menu_HandleTypeDef* user_menu, Item_TypeDef* user_items, uint16_t number_of_menus, uint16_t number_of_items) {
 80023e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023e2:	b083      	sub	sp, #12
 80023e4:	000c      	movs	r4, r1
	menu 				= user_menu;
 80023e6:	4b39      	ldr	r3, [pc, #228]	@ (80024cc <init_menu_items+0xec>)
 80023e8:	6018      	str	r0, [r3, #0]
	items 				= user_items;
 80023ea:	4b39      	ldr	r3, [pc, #228]	@ (80024d0 <init_menu_items+0xf0>)
 80023ec:	6019      	str	r1, [r3, #0]
	ItemType selected 	= 1;
 80023ee:	2001      	movs	r0, #1
	for(MenuType target_menu = 0; target_menu < NUM_OF_MENUS; ++target_menu) {
 80023f0:	2500      	movs	r5, #0
				items[selected].next = i;
 80023f2:	27d8      	movs	r7, #216	@ 0xd8
 80023f4:	e018      	b.n	8002428 <init_menu_items+0x48>
 80023f6:	001e      	movs	r6, r3
 80023f8:	0018      	movs	r0, r3
		for(ItemType i = 0; i < NUM_OF_ITEMS; ++i) {
 80023fa:	3301      	adds	r3, #1
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	32d8      	adds	r2, #216	@ 0xd8
 8002400:	2b09      	cmp	r3, #9
 8002402:	d009      	beq.n	8002418 <init_menu_items+0x38>
			if(items[i].menu == target_menu) {
 8002404:	7811      	ldrb	r1, [r2, #0]
 8002406:	42a9      	cmp	r1, r5
 8002408:	d1f7      	bne.n	80023fa <init_menu_items+0x1a>
				if(first_item == 0) {
 800240a:	2e00      	cmp	r6, #0
 800240c:	d0f3      	beq.n	80023f6 <init_menu_items+0x16>
				items[selected].next = i;
 800240e:	4378      	muls	r0, r7
 8002410:	1820      	adds	r0, r4, r0
 8002412:	7243      	strb	r3, [r0, #9]
 8002414:	0018      	movs	r0, r3
 8002416:	e7f0      	b.n	80023fa <init_menu_items+0x1a>
		items[selected].next = first_item;
 8002418:	4378      	muls	r0, r7
 800241a:	1820      	adds	r0, r4, r0
 800241c:	7246      	strb	r6, [r0, #9]
	for(MenuType target_menu = 0; target_menu < NUM_OF_MENUS; ++target_menu) {
 800241e:	3501      	adds	r5, #1
 8002420:	b2ed      	uxtb	r5, r5
		selected = first_item = 0;
 8002422:	2000      	movs	r0, #0
	for(MenuType target_menu = 0; target_menu < NUM_OF_MENUS; ++target_menu) {
 8002424:	2d03      	cmp	r5, #3
 8002426:	d003      	beq.n	8002430 <init_menu_items+0x50>
		for(ItemType i = 0; i < NUM_OF_ITEMS; ++i) {
 8002428:	0022      	movs	r2, r4
void init_menu_items(Menu_HandleTypeDef* user_menu, Item_TypeDef* user_items, uint16_t number_of_menus, uint16_t number_of_items) {
 800242a:	2600      	movs	r6, #0
		for(ItemType i = 0; i < NUM_OF_ITEMS; ++i) {
 800242c:	2300      	movs	r3, #0
 800242e:	e7e9      	b.n	8002404 <init_menu_items+0x24>
 8002430:	0025      	movs	r5, r4
 8002432:	35e0      	adds	r5, #224	@ 0xe0
	for(int current = 1; current < NUM_OF_ITEMS; ++current) {
 8002434:	2101      	movs	r1, #1
 8002436:	e00c      	b.n	8002452 <init_menu_items+0x72>
		for(int prev = 1; prev < NUM_OF_ITEMS; ++prev) {
 8002438:	3301      	adds	r3, #1
 800243a:	32d8      	adds	r2, #216	@ 0xd8
 800243c:	2b09      	cmp	r3, #9
 800243e:	d004      	beq.n	800244a <init_menu_items+0x6a>
			if(items[prev].next == current)
 8002440:	7810      	ldrb	r0, [r2, #0]
 8002442:	4288      	cmp	r0, r1
 8002444:	d1f8      	bne.n	8002438 <init_menu_items+0x58>
				items[current].prev = prev;
 8002446:	702b      	strb	r3, [r5, #0]
 8002448:	e7f6      	b.n	8002438 <init_menu_items+0x58>
	for(int current = 1; current < NUM_OF_ITEMS; ++current) {
 800244a:	3101      	adds	r1, #1
 800244c:	35d8      	adds	r5, #216	@ 0xd8
 800244e:	2909      	cmp	r1, #9
 8002450:	d003      	beq.n	800245a <init_menu_items+0x7a>
		for(int prev = 1; prev < NUM_OF_ITEMS; ++prev) {
 8002452:	0022      	movs	r2, r4
 8002454:	32e1      	adds	r2, #225	@ 0xe1
 8002456:	2301      	movs	r3, #1
 8002458:	e7f2      	b.n	8002440 <init_menu_items+0x60>
	init_menu_functions();
 800245a:	f7ff ff5f 	bl	800231c <init_menu_functions>
	volatile HAL_StatusTypeDef status = 0;
 800245e:	466b      	mov	r3, sp
 8002460:	1dde      	adds	r6, r3, #7
 8002462:	2300      	movs	r3, #0
 8002464:	7033      	strb	r3, [r6, #0]
	status = HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)&duty_cycles[0], 1);
 8002466:	4c1b      	ldr	r4, [pc, #108]	@ (80024d4 <init_menu_items+0xf4>)
 8002468:	4d1b      	ldr	r5, [pc, #108]	@ (80024d8 <init_menu_items+0xf8>)
 800246a:	3301      	adds	r3, #1
 800246c:	0022      	movs	r2, r4
 800246e:	2100      	movs	r1, #0
 8002470:	0028      	movs	r0, r5
 8002472:	f002 fb15 	bl	8004aa0 <HAL_TIM_PWM_Start_DMA>
 8002476:	7030      	strb	r0, [r6, #0]
	status = HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_2, (uint32_t *)&duty_cycles[1], 1);
 8002478:	1c62      	adds	r2, r4, #1
 800247a:	2301      	movs	r3, #1
 800247c:	2104      	movs	r1, #4
 800247e:	0028      	movs	r0, r5
 8002480:	f002 fb0e 	bl	8004aa0 <HAL_TIM_PWM_Start_DMA>
 8002484:	7030      	strb	r0, [r6, #0]
	status = HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, (uint32_t *)&duty_cycles[2], 1);
 8002486:	1ca2      	adds	r2, r4, #2
 8002488:	2301      	movs	r3, #1
 800248a:	2108      	movs	r1, #8
 800248c:	0028      	movs	r0, r5
 800248e:	f002 fb07 	bl	8004aa0 <HAL_TIM_PWM_Start_DMA>
 8002492:	7030      	strb	r0, [r6, #0]
	status = HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_4, (uint32_t *)&duty_cycles[3], 1);
 8002494:	1ce2      	adds	r2, r4, #3
 8002496:	2301      	movs	r3, #1
 8002498:	210c      	movs	r1, #12
 800249a:	0028      	movs	r0, r5
 800249c:	f002 fb00 	bl	8004aa0 <HAL_TIM_PWM_Start_DMA>
 80024a0:	7030      	strb	r0, [r6, #0]
	status = HAL_TIM_Base_Start_IT(&htim2);
 80024a2:	0028      	movs	r0, r5
 80024a4:	f002 fa30 	bl	8004908 <HAL_TIM_Base_Start_IT>
 80024a8:	7030      	strb	r0, [r6, #0]
	menu->current_item = HOURS_MINUTES;
 80024aa:	4b08      	ldr	r3, [pc, #32]	@ (80024cc <init_menu_items+0xec>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2203      	movs	r2, #3
 80024b0:	711a      	strb	r2, [r3, #4]
	 tubes_data_source_set(&(items[menu->current_item].numbers[0]), &(items[menu->current_item].numbers[1]));
 80024b2:	4b07      	ldr	r3, [pc, #28]	@ (80024d0 <init_menu_items+0xf0>)
 80024b4:	6818      	ldr	r0, [r3, #0]
 80024b6:	23a5      	movs	r3, #165	@ 0xa5
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	18c1      	adds	r1, r0, r3
 80024bc:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <init_menu_items+0xfc>)
 80024be:	469c      	mov	ip, r3
 80024c0:	4460      	add	r0, ip
 80024c2:	f7ff f93b 	bl	800173c <tubes_data_source_set>
}
 80024c6:	b003      	add	sp, #12
 80024c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ca:	46c0      	nop			@ (mov r8, r8)
 80024cc:	200014dc 	.word	0x200014dc
 80024d0:	200014d8 	.word	0x200014d8
 80024d4:	20000850 	.word	0x20000850
 80024d8:	20000c48 	.word	0x20000c48
 80024dc:	00000292 	.word	0x00000292

080024e0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024e0:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <HAL_MspInit+0x18>)
 80024e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024e4:	2101      	movs	r1, #1
 80024e6:	430a      	orrs	r2, r1
 80024e8:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ea:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80024ec:	2280      	movs	r2, #128	@ 0x80
 80024ee:	0552      	lsls	r2, r2, #21
 80024f0:	430a      	orrs	r2, r1
 80024f2:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024f4:	4770      	bx	lr
 80024f6:	46c0      	nop			@ (mov r8, r8)
 80024f8:	40021000 	.word	0x40021000

080024fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024fc:	b510      	push	{r4, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002502:	2214      	movs	r2, #20
 8002504:	2100      	movs	r1, #0
 8002506:	a801      	add	r0, sp, #4
 8002508:	f003 fa88 	bl	8005a1c <memset>
  if(hi2c->Instance==I2C1)
 800250c:	4b10      	ldr	r3, [pc, #64]	@ (8002550 <HAL_I2C_MspInit+0x54>)
 800250e:	6822      	ldr	r2, [r4, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002514:	b006      	add	sp, #24
 8002516:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002518:	4c0e      	ldr	r4, [pc, #56]	@ (8002554 <HAL_I2C_MspInit+0x58>)
 800251a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800251c:	2301      	movs	r3, #1
 800251e:	431a      	orrs	r2, r3
 8002520:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8002522:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002524:	401a      	ands	r2, r3
 8002526:	9200      	str	r2, [sp, #0]
 8002528:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800252a:	22c0      	movs	r2, #192	@ 0xc0
 800252c:	00d2      	lsls	r2, r2, #3
 800252e:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002530:	2212      	movs	r2, #18
 8002532:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002534:	3a0f      	subs	r2, #15
 8002536:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002538:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253a:	20a0      	movs	r0, #160	@ 0xa0
 800253c:	a901      	add	r1, sp, #4
 800253e:	05c0      	lsls	r0, r0, #23
 8002540:	f000 fdcc 	bl	80030dc <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002544:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002546:	2380      	movs	r3, #128	@ 0x80
 8002548:	039b      	lsls	r3, r3, #14
 800254a:	4313      	orrs	r3, r2
 800254c:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 800254e:	e7e1      	b.n	8002514 <HAL_I2C_MspInit+0x18>
 8002550:	40005400 	.word	0x40005400
 8002554:	40021000 	.word	0x40021000

08002558 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002558:	b510      	push	{r4, lr}
 800255a:	b088      	sub	sp, #32
 800255c:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800255e:	2214      	movs	r2, #20
 8002560:	2100      	movs	r1, #0
 8002562:	a803      	add	r0, sp, #12
 8002564:	f003 fa5a 	bl	8005a1c <memset>
  if(huart->Instance==LPUART1)
 8002568:	6823      	ldr	r3, [r4, #0]
 800256a:	4a1e      	ldr	r2, [pc, #120]	@ (80025e4 <HAL_UART_MspInit+0x8c>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d004      	beq.n	800257a <HAL_UART_MspInit+0x22>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8002570:	4a1d      	ldr	r2, [pc, #116]	@ (80025e8 <HAL_UART_MspInit+0x90>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d01d      	beq.n	80025b2 <HAL_UART_MspInit+0x5a>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002576:	b008      	add	sp, #32
 8002578:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800257a:	4b1c      	ldr	r3, [pc, #112]	@ (80025ec <HAL_UART_MspInit+0x94>)
 800257c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800257e:	2280      	movs	r2, #128	@ 0x80
 8002580:	02d2      	lsls	r2, r2, #11
 8002582:	430a      	orrs	r2, r1
 8002584:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002586:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002588:	2201      	movs	r2, #1
 800258a:	4311      	orrs	r1, r2
 800258c:	62d9      	str	r1, [r3, #44]	@ 0x2c
 800258e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002590:	401a      	ands	r2, r3
 8002592:	9201      	str	r2, [sp, #4]
 8002594:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002596:	230c      	movs	r3, #12
 8002598:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800259a:	3b0a      	subs	r3, #10
 800259c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800259e:	3301      	adds	r3, #1
 80025a0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80025a2:	3303      	adds	r3, #3
 80025a4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a6:	20a0      	movs	r0, #160	@ 0xa0
 80025a8:	a903      	add	r1, sp, #12
 80025aa:	05c0      	lsls	r0, r0, #23
 80025ac:	f000 fd96 	bl	80030dc <HAL_GPIO_Init>
 80025b0:	e7e1      	b.n	8002576 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80025b2:	4b0e      	ldr	r3, [pc, #56]	@ (80025ec <HAL_UART_MspInit+0x94>)
 80025b4:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80025b6:	2280      	movs	r2, #128	@ 0x80
 80025b8:	0292      	lsls	r2, r2, #10
 80025ba:	430a      	orrs	r2, r1
 80025bc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025c0:	2202      	movs	r2, #2
 80025c2:	4311      	orrs	r1, r2
 80025c4:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80025c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c8:	4013      	ands	r3, r2
 80025ca:	9302      	str	r3, [sp, #8]
 80025cc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025ce:	23c0      	movs	r3, #192	@ 0xc0
 80025d0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d2:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d4:	3bbd      	subs	r3, #189	@ 0xbd
 80025d6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d8:	a903      	add	r1, sp, #12
 80025da:	4805      	ldr	r0, [pc, #20]	@ (80025f0 <HAL_UART_MspInit+0x98>)
 80025dc:	f000 fd7e 	bl	80030dc <HAL_GPIO_Init>
}
 80025e0:	e7c9      	b.n	8002576 <HAL_UART_MspInit+0x1e>
 80025e2:	46c0      	nop			@ (mov r8, r8)
 80025e4:	40004800 	.word	0x40004800
 80025e8:	40004400 	.word	0x40004400
 80025ec:	40021000 	.word	0x40021000
 80025f0:	50000400 	.word	0x50000400

080025f4 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 80025f4:	4b05      	ldr	r3, [pc, #20]	@ (800260c <HAL_RTC_MspInit+0x18>)
 80025f6:	6802      	ldr	r2, [r0, #0]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d000      	beq.n	80025fe <HAL_RTC_MspInit+0xa>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80025fc:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 80025fe:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <HAL_RTC_MspInit+0x1c>)
 8002600:	6d11      	ldr	r1, [r2, #80]	@ 0x50
 8002602:	2380      	movs	r3, #128	@ 0x80
 8002604:	02db      	lsls	r3, r3, #11
 8002606:	430b      	orrs	r3, r1
 8002608:	6513      	str	r3, [r2, #80]	@ 0x50
}
 800260a:	e7f7      	b.n	80025fc <HAL_RTC_MspInit+0x8>
 800260c:	40002800 	.word	0x40002800
 8002610:	40021000 	.word	0x40021000

08002614 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002614:	b510      	push	{r4, lr}
 8002616:	0004      	movs	r4, r0
  if(htim_base->Instance==TIM2)
 8002618:	6803      	ldr	r3, [r0, #0]
 800261a:	2280      	movs	r2, #128	@ 0x80
 800261c:	05d2      	lsls	r2, r2, #23
 800261e:	4293      	cmp	r3, r2
 8002620:	d004      	beq.n	800262c <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM21)
 8002622:	4a46      	ldr	r2, [pc, #280]	@ (800273c <HAL_TIM_Base_MspInit+0x128>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d100      	bne.n	800262a <HAL_TIM_Base_MspInit+0x16>
 8002628:	e07a      	b.n	8002720 <HAL_TIM_Base_MspInit+0x10c>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 800262a:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 800262c:	4a44      	ldr	r2, [pc, #272]	@ (8002740 <HAL_TIM_Base_MspInit+0x12c>)
 800262e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8002630:	2101      	movs	r1, #1
 8002632:	430b      	orrs	r3, r1
 8002634:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002636:	4843      	ldr	r0, [pc, #268]	@ (8002744 <HAL_TIM_Base_MspInit+0x130>)
 8002638:	4b43      	ldr	r3, [pc, #268]	@ (8002748 <HAL_TIM_Base_MspInit+0x134>)
 800263a:	6003      	str	r3, [r0, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_8;
 800263c:	2308      	movs	r3, #8
 800263e:	6043      	str	r3, [r0, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002640:	3308      	adds	r3, #8
 8002642:	6083      	str	r3, [r0, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002644:	2300      	movs	r3, #0
 8002646:	60c3      	str	r3, [r0, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 8002648:	6103      	str	r3, [r0, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800264a:	2280      	movs	r2, #128	@ 0x80
 800264c:	0052      	lsls	r2, r2, #1
 800264e:	6142      	str	r2, [r0, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002650:	6183      	str	r3, [r0, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002652:	3ae0      	subs	r2, #224	@ 0xe0
 8002654:	61c2      	str	r2, [r0, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002656:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002658:	f000 fb4a 	bl	8002cf0 <HAL_DMA_Init>
 800265c:	2800      	cmp	r0, #0
 800265e:	d153      	bne.n	8002708 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002660:	4b38      	ldr	r3, [pc, #224]	@ (8002744 <HAL_TIM_Base_MspInit+0x130>)
 8002662:	6223      	str	r3, [r4, #32]
 8002664:	629c      	str	r4, [r3, #40]	@ 0x28
    hdma_tim2_ch2.Instance = DMA1_Channel3;
 8002666:	4839      	ldr	r0, [pc, #228]	@ (800274c <HAL_TIM_Base_MspInit+0x138>)
 8002668:	4b39      	ldr	r3, [pc, #228]	@ (8002750 <HAL_TIM_Base_MspInit+0x13c>)
 800266a:	6003      	str	r3, [r0, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_8;
 800266c:	2308      	movs	r3, #8
 800266e:	6043      	str	r3, [r0, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002670:	3308      	adds	r3, #8
 8002672:	6083      	str	r3, [r0, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002674:	2300      	movs	r3, #0
 8002676:	60c3      	str	r3, [r0, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_DISABLE;
 8002678:	6103      	str	r3, [r0, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800267a:	2280      	movs	r2, #128	@ 0x80
 800267c:	0052      	lsls	r2, r2, #1
 800267e:	6142      	str	r2, [r0, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002680:	6183      	str	r3, [r0, #24]
    hdma_tim2_ch2.Init.Mode = DMA_CIRCULAR;
 8002682:	3ae0      	subs	r2, #224	@ 0xe0
 8002684:	61c2      	str	r2, [r0, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002686:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 8002688:	f000 fb32 	bl	8002cf0 <HAL_DMA_Init>
 800268c:	2800      	cmp	r0, #0
 800268e:	d13e      	bne.n	800270e <HAL_TIM_Base_MspInit+0xfa>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 8002690:	4b2e      	ldr	r3, [pc, #184]	@ (800274c <HAL_TIM_Base_MspInit+0x138>)
 8002692:	6263      	str	r3, [r4, #36]	@ 0x24
 8002694:	629c      	str	r4, [r3, #40]	@ 0x28
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8002696:	482f      	ldr	r0, [pc, #188]	@ (8002754 <HAL_TIM_Base_MspInit+0x140>)
 8002698:	4b2f      	ldr	r3, [pc, #188]	@ (8002758 <HAL_TIM_Base_MspInit+0x144>)
 800269a:	6003      	str	r3, [r0, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
 800269c:	2308      	movs	r3, #8
 800269e:	6043      	str	r3, [r0, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026a0:	3308      	adds	r3, #8
 80026a2:	6083      	str	r3, [r0, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60c3      	str	r3, [r0, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_DISABLE;
 80026a8:	6103      	str	r3, [r0, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026aa:	2280      	movs	r2, #128	@ 0x80
 80026ac:	0052      	lsls	r2, r2, #1
 80026ae:	6142      	str	r2, [r0, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026b0:	6183      	str	r3, [r0, #24]
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 80026b2:	3ae0      	subs	r2, #224	@ 0xe0
 80026b4:	61c2      	str	r2, [r0, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80026b6:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 80026b8:	f000 fb1a 	bl	8002cf0 <HAL_DMA_Init>
 80026bc:	2800      	cmp	r0, #0
 80026be:	d129      	bne.n	8002714 <HAL_TIM_Base_MspInit+0x100>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 80026c0:	4b24      	ldr	r3, [pc, #144]	@ (8002754 <HAL_TIM_Base_MspInit+0x140>)
 80026c2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80026c4:	629c      	str	r4, [r3, #40]	@ 0x28
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 80026c6:	4825      	ldr	r0, [pc, #148]	@ (800275c <HAL_TIM_Base_MspInit+0x148>)
 80026c8:	4b25      	ldr	r3, [pc, #148]	@ (8002760 <HAL_TIM_Base_MspInit+0x14c>)
 80026ca:	6003      	str	r3, [r0, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_8;
 80026cc:	2308      	movs	r3, #8
 80026ce:	6043      	str	r3, [r0, #4]
    hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026d0:	3308      	adds	r3, #8
 80026d2:	6083      	str	r3, [r0, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60c3      	str	r3, [r0, #12]
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 80026d8:	6103      	str	r3, [r0, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026da:	2280      	movs	r2, #128	@ 0x80
 80026dc:	0052      	lsls	r2, r2, #1
 80026de:	6142      	str	r2, [r0, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026e0:	6183      	str	r3, [r0, #24]
    hdma_tim2_ch4.Init.Mode = DMA_CIRCULAR;
 80026e2:	3ae0      	subs	r2, #224	@ 0xe0
 80026e4:	61c2      	str	r2, [r0, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80026e6:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 80026e8:	f000 fb02 	bl	8002cf0 <HAL_DMA_Init>
 80026ec:	2800      	cmp	r0, #0
 80026ee:	d114      	bne.n	800271a <HAL_TIM_Base_MspInit+0x106>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 80026f0:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <HAL_TIM_Base_MspInit+0x148>)
 80026f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80026f4:	629c      	str	r4, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2101      	movs	r1, #1
 80026fa:	200f      	movs	r0, #15
 80026fc:	f000 fa9e 	bl	8002c3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002700:	200f      	movs	r0, #15
 8002702:	f000 facd 	bl	8002ca0 <HAL_NVIC_EnableIRQ>
 8002706:	e790      	b.n	800262a <HAL_TIM_Base_MspInit+0x16>
      Error_Handler();
 8002708:	f7ff fc7a 	bl	8002000 <Error_Handler>
 800270c:	e7a8      	b.n	8002660 <HAL_TIM_Base_MspInit+0x4c>
      Error_Handler();
 800270e:	f7ff fc77 	bl	8002000 <Error_Handler>
 8002712:	e7bd      	b.n	8002690 <HAL_TIM_Base_MspInit+0x7c>
      Error_Handler();
 8002714:	f7ff fc74 	bl	8002000 <Error_Handler>
 8002718:	e7d2      	b.n	80026c0 <HAL_TIM_Base_MspInit+0xac>
      Error_Handler();
 800271a:	f7ff fc71 	bl	8002000 <Error_Handler>
 800271e:	e7e7      	b.n	80026f0 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8002720:	4a07      	ldr	r2, [pc, #28]	@ (8002740 <HAL_TIM_Base_MspInit+0x12c>)
 8002722:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002724:	2104      	movs	r1, #4
 8002726:	430b      	orrs	r3, r1
 8002728:	6353      	str	r3, [r2, #52]	@ 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 3, 0);
 800272a:	2200      	movs	r2, #0
 800272c:	3901      	subs	r1, #1
 800272e:	2014      	movs	r0, #20
 8002730:	f000 fa84 	bl	8002c3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8002734:	2014      	movs	r0, #20
 8002736:	f000 fab3 	bl	8002ca0 <HAL_NVIC_EnableIRQ>
}
 800273a:	e776      	b.n	800262a <HAL_TIM_Base_MspInit+0x16>
 800273c:	40010800 	.word	0x40010800
 8002740:	40021000 	.word	0x40021000
 8002744:	20000bc0 	.word	0x20000bc0
 8002748:	40020058 	.word	0x40020058
 800274c:	20000b78 	.word	0x20000b78
 8002750:	40020030 	.word	0x40020030
 8002754:	20000b30 	.word	0x20000b30
 8002758:	40020008 	.word	0x40020008
 800275c:	20000ae8 	.word	0x20000ae8
 8002760:	40020044 	.word	0x40020044

08002764 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002764:	e7fe      	b.n	8002764 <NMI_Handler>

08002766 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002766:	e7fe      	b.n	8002766 <HardFault_Handler>

08002768 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002768:	4770      	bx	lr

0800276a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800276a:	4770      	bx	lr

0800276c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800276c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800276e:	f000 fa53 	bl	8002c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002772:	bd10      	pop	{r4, pc}

08002774 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002774:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8002776:	4802      	ldr	r0, [pc, #8]	@ (8002780 <DMA1_Channel1_IRQHandler+0xc>)
 8002778:	f000 fb4f 	bl	8002e1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800277c:	bd10      	pop	{r4, pc}
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	20000b30 	.word	0x20000b30

08002784 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002784:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 8002786:	4802      	ldr	r0, [pc, #8]	@ (8002790 <DMA1_Channel2_3_IRQHandler+0xc>)
 8002788:	f000 fb47 	bl	8002e1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800278c:	bd10      	pop	{r4, pc}
 800278e:	46c0      	nop			@ (mov r8, r8)
 8002790:	20000b78 	.word	0x20000b78

08002794 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8002794:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 8002796:	4803      	ldr	r0, [pc, #12]	@ (80027a4 <DMA1_Channel4_5_6_7_IRQHandler+0x10>)
 8002798:	f000 fb3f 	bl	8002e1a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800279c:	4802      	ldr	r0, [pc, #8]	@ (80027a8 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 800279e:	f000 fb3c 	bl	8002e1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 80027a2:	bd10      	pop	{r4, pc}
 80027a4:	20000ae8 	.word	0x20000ae8
 80027a8:	20000bc0 	.word	0x20000bc0

080027ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80027ae:	4802      	ldr	r0, [pc, #8]	@ (80027b8 <TIM2_IRQHandler+0xc>)
 80027b0:	f002 fc41 	bl	8005036 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80027b4:	bd10      	pop	{r4, pc}
 80027b6:	46c0      	nop			@ (mov r8, r8)
 80027b8:	20000c48 	.word	0x20000c48

080027bc <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 80027bc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 80027be:	4802      	ldr	r0, [pc, #8]	@ (80027c8 <TIM21_IRQHandler+0xc>)
 80027c0:	f002 fc39 	bl	8005036 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 80027c4:	bd10      	pop	{r4, pc}
 80027c6:	46c0      	nop			@ (mov r8, r8)
 80027c8:	20000c08 	.word	0x20000c08

080027cc <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027cc:	4770      	bx	lr
	...

080027d0 <Write_Register>:
	Write_Register(0x01, 0x2000);


}

void Write_Register(uint8_t register_pointer, uint16_t register_value) {
 80027d0:	b500      	push	{lr}
 80027d2:	b085      	sub	sp, #20
	uint8_t data[3];
	data[0] = register_pointer;     // TMP75_ADDR
 80027d4:	aa03      	add	r2, sp, #12
 80027d6:	7010      	strb	r0, [r2, #0]
	data[1] = register_value >> 8;    // MSB byte of 16bit data
 80027d8:	0a0b      	lsrs	r3, r1, #8
 80027da:	7053      	strb	r3, [r2, #1]
	data[2] = register_value;       // LSB byte of 16bit data
 80027dc:	7091      	strb	r1, [r2, #2]

	HAL_I2C_Master_Transmit(i2c, TMP75_ADDR, data, 3, 100);
 80027de:	4b05      	ldr	r3, [pc, #20]	@ (80027f4 <Write_Register+0x24>)
 80027e0:	6818      	ldr	r0, [r3, #0]
 80027e2:	2364      	movs	r3, #100	@ 0x64
 80027e4:	9300      	str	r3, [sp, #0]
 80027e6:	3b61      	subs	r3, #97	@ 0x61
 80027e8:	2190      	movs	r1, #144	@ 0x90
 80027ea:	f000 ff95 	bl	8003718 <HAL_I2C_Master_Transmit>

}
 80027ee:	b005      	add	sp, #20
 80027f0:	bd00      	pop	{pc}
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	200014e0 	.word	0x200014e0

080027f8 <Tmp75_Init>:
void Tmp75_Init(I2C_HandleTypeDef* handle) {
 80027f8:	b500      	push	{lr}
 80027fa:	b083      	sub	sp, #12
	if(handle != NULL) i2c = handle;
 80027fc:	2800      	cmp	r0, #0
 80027fe:	d001      	beq.n	8002804 <Tmp75_Init+0xc>
 8002800:	4b09      	ldr	r3, [pc, #36]	@ (8002828 <Tmp75_Init+0x30>)
 8002802:	6018      	str	r0, [r3, #0]
	volatile HAL_StatusTypeDef stat = HAL_I2C_IsDeviceReady(i2c, TMP75_ADDR, 3, 100);
 8002804:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <Tmp75_Init+0x30>)
 8002806:	6818      	ldr	r0, [r3, #0]
 8002808:	2364      	movs	r3, #100	@ 0x64
 800280a:	2203      	movs	r2, #3
 800280c:	2190      	movs	r1, #144	@ 0x90
 800280e:	f001 f8ff 	bl	8003a10 <HAL_I2C_IsDeviceReady>
 8002812:	466b      	mov	r3, sp
 8002814:	71d8      	strb	r0, [r3, #7]
	stat = 0;
 8002816:	2200      	movs	r2, #0
 8002818:	71da      	strb	r2, [r3, #7]
	Write_Register(0x01, 0x2000);
 800281a:	2180      	movs	r1, #128	@ 0x80
 800281c:	0189      	lsls	r1, r1, #6
 800281e:	2001      	movs	r0, #1
 8002820:	f7ff ffd6 	bl	80027d0 <Write_Register>
}
 8002824:	b003      	add	sp, #12
 8002826:	bd00      	pop	{pc}
 8002828:	200014e0 	.word	0x200014e0

0800282c <Read_Register>:

void Read_Register(uint8_t register_pointer, uint8_t* receive_buffer) {
 800282c:	b570      	push	{r4, r5, r6, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	000c      	movs	r4, r1
 8002832:	220f      	movs	r2, #15
 8002834:	446a      	add	r2, sp
 8002836:	7010      	strb	r0, [r2, #0]
	// first set the register pointer to the register wanted to be read
	HAL_I2C_Master_Transmit(i2c, TMP75_ADDR, &register_pointer, 1, 100);
 8002838:	4e08      	ldr	r6, [pc, #32]	@ (800285c <Read_Register+0x30>)
 800283a:	6830      	ldr	r0, [r6, #0]
 800283c:	2564      	movs	r5, #100	@ 0x64
 800283e:	9500      	str	r5, [sp, #0]
 8002840:	2301      	movs	r3, #1
 8002842:	2190      	movs	r1, #144	@ 0x90
 8002844:	f000 ff68 	bl	8003718 <HAL_I2C_Master_Transmit>

	// receive the 2 x 8bit data into the receive buffer
	HAL_I2C_Master_Receive(i2c, TMP75_ADDR, receive_buffer, 2, 100);
 8002848:	6830      	ldr	r0, [r6, #0]
 800284a:	9500      	str	r5, [sp, #0]
 800284c:	2302      	movs	r3, #2
 800284e:	0022      	movs	r2, r4
 8002850:	2190      	movs	r1, #144	@ 0x90
 8002852:	f001 f81f 	bl	8003894 <HAL_I2C_Master_Receive>
}
 8002856:	b004      	add	sp, #16
 8002858:	bd70      	pop	{r4, r5, r6, pc}
 800285a:	46c0      	nop			@ (mov r8, r8)
 800285c:	200014e0 	.word	0x200014e0

08002860 <Read_TempCelsius>:
void One_ShotTemp(void) {
	//One-Shot register = 0x04 and write any value to start aconversion
	Write_Register(0x04, 0x0000);
}

void Read_TempCelsius(float *receive_buffer) {
 8002860:	b510      	push	{r4, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	0004      	movs	r4, r0
	uint8_t buffer[2];
	uint16_t TempSum;
	Read_Register(0x00, buffer);
 8002866:	a901      	add	r1, sp, #4
 8002868:	2000      	movs	r0, #0
 800286a:	f7ff ffdf 	bl	800282c <Read_Register>
	TempSum = (((buffer[0] << 8) | buffer[1]) >> 4);
 800286e:	466b      	mov	r3, sp
 8002870:	7918      	ldrb	r0, [r3, #4]
 8002872:	0200      	lsls	r0, r0, #8
 8002874:	795b      	ldrb	r3, [r3, #5]
 8002876:	4318      	orrs	r0, r3
 8002878:	1100      	asrs	r0, r0, #4
	*receive_buffer = (TempSum * FTMP75_TEMP_AD_STEP);
 800287a:	f7fe fcb7 	bl	80011ec <__aeabi_i2d>
 800287e:	2200      	movs	r2, #0
 8002880:	4b03      	ldr	r3, [pc, #12]	@ (8002890 <Read_TempCelsius+0x30>)
 8002882:	f7fe f9eb 	bl	8000c5c <__aeabi_dmul>
 8002886:	f7fe fcdf 	bl	8001248 <__aeabi_d2f>
 800288a:	6020      	str	r0, [r4, #0]
}
 800288c:	b002      	add	sp, #8
 800288e:	bd10      	pop	{r4, pc}
 8002890:	3fb00000 	.word	0x3fb00000

08002894 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002894:	480d      	ldr	r0, [pc, #52]	@ (80028cc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002896:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002898:	f7ff ff98 	bl	80027cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800289c:	480c      	ldr	r0, [pc, #48]	@ (80028d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800289e:	490d      	ldr	r1, [pc, #52]	@ (80028d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80028a0:	4a0d      	ldr	r2, [pc, #52]	@ (80028d8 <LoopForever+0xe>)
  movs r3, #0
 80028a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028a4:	e002      	b.n	80028ac <LoopCopyDataInit>

080028a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028aa:	3304      	adds	r3, #4

080028ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028b0:	d3f9      	bcc.n	80028a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028b2:	4a0a      	ldr	r2, [pc, #40]	@ (80028dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80028b4:	4c0a      	ldr	r4, [pc, #40]	@ (80028e0 <LoopForever+0x16>)
  movs r3, #0
 80028b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028b8:	e001      	b.n	80028be <LoopFillZerobss>

080028ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028bc:	3204      	adds	r2, #4

080028be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028c0:	d3fb      	bcc.n	80028ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028c2:	f003 f8b3 	bl	8005a2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028c6:	f7ff f8f7 	bl	8001ab8 <main>

080028ca <LoopForever>:

LoopForever:
    b LoopForever
 80028ca:	e7fe      	b.n	80028ca <LoopForever>
   ldr   r0, =_estack
 80028cc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80028d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028d4:	20000860 	.word	0x20000860
  ldr r2, =_sidata
 80028d8:	08005b64 	.word	0x08005b64
  ldr r2, =_sbss
 80028dc:	20000860 	.word	0x20000860
  ldr r4, =_ebss
 80028e0:	2000150c 	.word	0x2000150c

080028e4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028e4:	e7fe      	b.n	80028e4 <ADC1_COMP_IRQHandler>
	...

080028e8 <DS3231_SetRegByte>:
/**
 * @brief Set the byte in the designated DS3231 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS3231_SetRegByte(uint8_t regAddr, uint8_t val) {
 80028e8:	b500      	push	{lr}
 80028ea:	b085      	sub	sp, #20
	uint8_t bytes[2] = { regAddr, val };
 80028ec:	466b      	mov	r3, sp
 80028ee:	7318      	strb	r0, [r3, #12]
 80028f0:	7359      	strb	r1, [r3, #13]
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, bytes, 2, DS3231_TIMEOUT);
 80028f2:	4b06      	ldr	r3, [pc, #24]	@ (800290c <DS3231_SetRegByte+0x24>)
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	2301      	movs	r3, #1
 80028f8:	425b      	negs	r3, r3
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	3303      	adds	r3, #3
 80028fe:	aa03      	add	r2, sp, #12
 8002900:	21d0      	movs	r1, #208	@ 0xd0
 8002902:	f000 ff09 	bl	8003718 <HAL_I2C_Master_Transmit>
}
 8002906:	b005      	add	sp, #20
 8002908:	bd00      	pop	{pc}
 800290a:	46c0      	nop			@ (mov r8, r8)
 800290c:	200014e4 	.word	0x200014e4

08002910 <DS3231_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS3231 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS3231_GetRegByte(uint8_t regAddr) {
 8002910:	b570      	push	{r4, r5, r6, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	220f      	movs	r2, #15
 8002916:	446a      	add	r2, sp
 8002918:	7010      	strb	r0, [r2, #0]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &regAddr, 1, DS3231_TIMEOUT);
 800291a:	4e0a      	ldr	r6, [pc, #40]	@ (8002944 <DS3231_GetRegByte+0x34>)
 800291c:	6830      	ldr	r0, [r6, #0]
 800291e:	2501      	movs	r5, #1
 8002920:	426d      	negs	r5, r5
 8002922:	9500      	str	r5, [sp, #0]
 8002924:	2301      	movs	r3, #1
 8002926:	21d0      	movs	r1, #208	@ 0xd0
 8002928:	f000 fef6 	bl	8003718 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &val, 1, DS3231_TIMEOUT);
 800292c:	2417      	movs	r4, #23
 800292e:	446c      	add	r4, sp
 8002930:	6830      	ldr	r0, [r6, #0]
 8002932:	9500      	str	r5, [sp, #0]
 8002934:	2301      	movs	r3, #1
 8002936:	0022      	movs	r2, r4
 8002938:	21d0      	movs	r1, #208	@ 0xd0
 800293a:	f000 ffab 	bl	8003894 <HAL_I2C_Master_Receive>
	return val;
 800293e:	7820      	ldrb	r0, [r4, #0]
}
 8002940:	b006      	add	sp, #24
 8002942:	bd70      	pop	{r4, r5, r6, pc}
 8002944:	200014e4 	.word	0x200014e4

08002948 <DS3231_SetInterruptMode>:

/**
 * @brief Set the interrupt mode to either alarm interrupt or square wave interrupt.
 * @param mode Interrupt mode to set, DS3231_ALARM_INTERRUPT or DS3231_SQUARE_WAVE_INTERRUPT.
 */
void DS3231_SetInterruptMode(DS3231_InterruptMode mode){
 8002948:	b510      	push	{r4, lr}
 800294a:	0004      	movs	r4, r0
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 800294c:	200e      	movs	r0, #14
 800294e:	f7ff ffdf 	bl	8002910 <DS3231_GetRegByte>
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfb) | ((mode & 0x01) << DS3231_INTCN));
 8002952:	00a4      	lsls	r4, r4, #2
 8002954:	2104      	movs	r1, #4
 8002956:	4021      	ands	r1, r4
 8002958:	2304      	movs	r3, #4
 800295a:	4398      	bics	r0, r3
 800295c:	4301      	orrs	r1, r0
 800295e:	b2c9      	uxtb	r1, r1
 8002960:	200e      	movs	r0, #14
 8002962:	f7ff ffc1 	bl	80028e8 <DS3231_SetRegByte>
}
 8002966:	bd10      	pop	{r4, pc}

08002968 <DS3231_EnableOscillator>:

/**
 * @brief Enables clock oscillator.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableOscillator(DS3231_State enable){
 8002968:	b510      	push	{r4, lr}
 800296a:	0004      	movs	r4, r0
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 800296c:	200e      	movs	r0, #14
 800296e:	f7ff ffcf 	bl	8002910 <DS3231_GetRegByte>
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0x7f) | ((!enable & 0x01) << DS3231_EOSC));
 8002972:	4263      	negs	r3, r4
 8002974:	415c      	adcs	r4, r3
 8002976:	01e1      	lsls	r1, r4, #7
 8002978:	237f      	movs	r3, #127	@ 0x7f
 800297a:	4003      	ands	r3, r0
 800297c:	4319      	orrs	r1, r3
 800297e:	200e      	movs	r0, #14
 8002980:	f7ff ffb2 	bl	80028e8 <DS3231_SetRegByte>
}
 8002984:	bd10      	pop	{r4, pc}

08002986 <DS3231_EnableAlarm2>:

/**
 * @brief Enables alarm 2.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm2(DS3231_State enable){
 8002986:	b510      	push	{r4, lr}
 8002988:	0004      	movs	r4, r0
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 800298a:	200e      	movs	r0, #14
 800298c:	f7ff ffc0 	bl	8002910 <DS3231_GetRegByte>
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfd) | ((enable & 0x01) << DS3231_A2IE));
 8002990:	0064      	lsls	r4, r4, #1
 8002992:	2102      	movs	r1, #2
 8002994:	4021      	ands	r1, r4
 8002996:	2302      	movs	r3, #2
 8002998:	4398      	bics	r0, r3
 800299a:	4301      	orrs	r1, r0
 800299c:	b2c9      	uxtb	r1, r1
 800299e:	200e      	movs	r0, #14
 80029a0:	f7ff ffa2 	bl	80028e8 <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 80029a4:	2001      	movs	r0, #1
 80029a6:	f7ff ffcf 	bl	8002948 <DS3231_SetInterruptMode>
}
 80029aa:	bd10      	pop	{r4, pc}

080029ac <DS3231_ClearAlarm2Flag>:

/**
 * @brief Clears alarm 2 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm2Flag(){
 80029ac:	b510      	push	{r4, lr}
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfd;
 80029ae:	200f      	movs	r0, #15
 80029b0:	f7ff ffae 	bl	8002910 <DS3231_GetRegByte>
 80029b4:	21fd      	movs	r1, #253	@ 0xfd
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A2F));
 80029b6:	4001      	ands	r1, r0
 80029b8:	200f      	movs	r0, #15
 80029ba:	f7ff ff95 	bl	80028e8 <DS3231_SetRegByte>
}
 80029be:	bd10      	pop	{r4, pc}

080029c0 <DS3231_EnableAlarm1>:

/**
 * @brief Enables alarm 1.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm1(DS3231_State enable){
 80029c0:	b510      	push	{r4, lr}
 80029c2:	0004      	movs	r4, r0
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 80029c4:	200e      	movs	r0, #14
 80029c6:	f7ff ffa3 	bl	8002910 <DS3231_GetRegByte>
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfe) | ((enable & 0x01) << DS3231_A1IE));
 80029ca:	2301      	movs	r3, #1
 80029cc:	0001      	movs	r1, r0
 80029ce:	4399      	bics	r1, r3
 80029d0:	2001      	movs	r0, #1
 80029d2:	4020      	ands	r0, r4
 80029d4:	4301      	orrs	r1, r0
 80029d6:	b2c9      	uxtb	r1, r1
 80029d8:	200e      	movs	r0, #14
 80029da:	f7ff ff85 	bl	80028e8 <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 80029de:	2001      	movs	r0, #1
 80029e0:	f7ff ffb2 	bl	8002948 <DS3231_SetInterruptMode>
}
 80029e4:	bd10      	pop	{r4, pc}

080029e6 <DS3231_ClearAlarm1Flag>:

/**
 * @brief Clears alarm 1 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm1Flag(){
 80029e6:	b510      	push	{r4, lr}
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfe;
 80029e8:	200f      	movs	r0, #15
 80029ea:	f7ff ff91 	bl	8002910 <DS3231_GetRegByte>
 80029ee:	21fe      	movs	r1, #254	@ 0xfe
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A1F));
 80029f0:	4001      	ands	r1, r0
 80029f2:	200f      	movs	r0, #15
 80029f4:	f7ff ff78 	bl	80028e8 <DS3231_SetRegByte>
}
 80029f8:	bd10      	pop	{r4, pc}
	...

080029fc <DS3231_Init>:
void DS3231_Init(I2C_HandleTypeDef *hi2c) {
 80029fc:	b510      	push	{r4, lr}
	_ds3231_ui2c = hi2c;
 80029fe:	4b08      	ldr	r3, [pc, #32]	@ (8002a20 <DS3231_Init+0x24>)
 8002a00:	6018      	str	r0, [r3, #0]
	DS3231_EnableAlarm1(DS3231_DISABLED);
 8002a02:	2000      	movs	r0, #0
 8002a04:	f7ff ffdc 	bl	80029c0 <DS3231_EnableAlarm1>
	DS3231_EnableAlarm2(DS3231_DISABLED);
 8002a08:	2000      	movs	r0, #0
 8002a0a:	f7ff ffbc 	bl	8002986 <DS3231_EnableAlarm2>
	DS3231_ClearAlarm1Flag();
 8002a0e:	f7ff ffea 	bl	80029e6 <DS3231_ClearAlarm1Flag>
	DS3231_ClearAlarm2Flag();
 8002a12:	f7ff ffcb 	bl	80029ac <DS3231_ClearAlarm2Flag>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 8002a16:	2001      	movs	r0, #1
 8002a18:	f7ff ff96 	bl	8002948 <DS3231_SetInterruptMode>
}
 8002a1c:	bd10      	pop	{r4, pc}
 8002a1e:	46c0      	nop			@ (mov r8, r8)
 8002a20:	200014e4 	.word	0x200014e4

08002a24 <DS3231_IsOscillatorStopped>:

/**
 * @brief Check whether the clock oscillator is stopped.
 * @return Oscillator stopped flag (OSF) bit, 0 or 1.
 */
uint8_t DS3231_IsOscillatorStopped(){
 8002a24:	b510      	push	{r4, lr}
	return (DS3231_GetRegByte(DS3231_REG_STATUS) >> DS3231_OSF) & 0x01;
 8002a26:	200f      	movs	r0, #15
 8002a28:	f7ff ff72 	bl	8002910 <DS3231_GetRegByte>
 8002a2c:	09c0      	lsrs	r0, r0, #7
 8002a2e:	b2c0      	uxtb	r0, r0
}
 8002a30:	bd10      	pop	{r4, pc}

08002a32 <DS3231_DecodeBCD>:
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS3231_DecodeBCD(uint8_t bin) {
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 8002a32:	0903      	lsrs	r3, r0, #4
 8002a34:	009a      	lsls	r2, r3, #2
 8002a36:	189b      	adds	r3, r3, r2
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	220f      	movs	r2, #15
 8002a3c:	4010      	ands	r0, r2
 8002a3e:	1818      	adds	r0, r3, r0
 8002a40:	b2c0      	uxtb	r0, r0
}
 8002a42:	4770      	bx	lr

08002a44 <DS3231_GetDayOfWeek>:
uint8_t DS3231_GetDayOfWeek(void) {
 8002a44:	b510      	push	{r4, lr}
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_DOW));
 8002a46:	2003      	movs	r0, #3
 8002a48:	f7ff ff62 	bl	8002910 <DS3231_GetRegByte>
 8002a4c:	f7ff fff1 	bl	8002a32 <DS3231_DecodeBCD>
}
 8002a50:	bd10      	pop	{r4, pc}

08002a52 <DS3231_GetDate>:
uint8_t DS3231_GetDate(void) {
 8002a52:	b510      	push	{r4, lr}
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_DATE));
 8002a54:	2004      	movs	r0, #4
 8002a56:	f7ff ff5b 	bl	8002910 <DS3231_GetRegByte>
 8002a5a:	f7ff ffea 	bl	8002a32 <DS3231_DecodeBCD>
}
 8002a5e:	bd10      	pop	{r4, pc}

08002a60 <DS3231_GetMonth>:
uint8_t DS3231_GetMonth(void) {
 8002a60:	b510      	push	{r4, lr}
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_MONTH) & 0x7f);
 8002a62:	2005      	movs	r0, #5
 8002a64:	f7ff ff54 	bl	8002910 <DS3231_GetRegByte>
 8002a68:	237f      	movs	r3, #127	@ 0x7f
 8002a6a:	4018      	ands	r0, r3
 8002a6c:	f7ff ffe1 	bl	8002a32 <DS3231_DecodeBCD>
}
 8002a70:	bd10      	pop	{r4, pc}

08002a72 <DS3231_GetYear>:
uint16_t DS3231_GetYear(void) {
 8002a72:	b510      	push	{r4, lr}
	uint8_t decYear = DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_YEAR));
 8002a74:	2006      	movs	r0, #6
 8002a76:	f7ff ff4b 	bl	8002910 <DS3231_GetRegByte>
 8002a7a:	f7ff ffda 	bl	8002a32 <DS3231_DecodeBCD>
 8002a7e:	0004      	movs	r4, r0
	uint16_t century = (DS3231_GetRegByte(DS3231_REG_MONTH) >> DS3231_CENTURY) * 100 + 2000;
 8002a80:	2005      	movs	r0, #5
 8002a82:	f7ff ff45 	bl	8002910 <DS3231_GetRegByte>
 8002a86:	09c0      	lsrs	r0, r0, #7
 8002a88:	b2c0      	uxtb	r0, r0
 8002a8a:	2364      	movs	r3, #100	@ 0x64
 8002a8c:	4358      	muls	r0, r3
	return century + decYear;
 8002a8e:	23fa      	movs	r3, #250	@ 0xfa
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	469c      	mov	ip, r3
 8002a94:	4464      	add	r4, ip
 8002a96:	1900      	adds	r0, r0, r4
 8002a98:	b280      	uxth	r0, r0
}
 8002a9a:	bd10      	pop	{r4, pc}

08002a9c <DS3231_GetHour>:
uint8_t DS3231_GetHour(void) {
 8002a9c:	b510      	push	{r4, lr}
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_HOUR));
 8002a9e:	2002      	movs	r0, #2
 8002aa0:	f7ff ff36 	bl	8002910 <DS3231_GetRegByte>
 8002aa4:	f7ff ffc5 	bl	8002a32 <DS3231_DecodeBCD>
}
 8002aa8:	bd10      	pop	{r4, pc}

08002aaa <DS3231_GetMinute>:
uint8_t DS3231_GetMinute(void) {
 8002aaa:	b510      	push	{r4, lr}
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_MINUTE));
 8002aac:	2001      	movs	r0, #1
 8002aae:	f7ff ff2f 	bl	8002910 <DS3231_GetRegByte>
 8002ab2:	f7ff ffbe 	bl	8002a32 <DS3231_DecodeBCD>
}
 8002ab6:	bd10      	pop	{r4, pc}

08002ab8 <DS3231_GetSecond>:
uint8_t DS3231_GetSecond(void) {
 8002ab8:	b510      	push	{r4, lr}
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_SECOND));
 8002aba:	2000      	movs	r0, #0
 8002abc:	f7ff ff28 	bl	8002910 <DS3231_GetRegByte>
 8002ac0:	f7ff ffb7 	bl	8002a32 <DS3231_DecodeBCD>
}
 8002ac4:	bd10      	pop	{r4, pc}

08002ac6 <DS3231_EncodeBCD>:
/**
 * @brief Encodes a decimal number to binaty-coded decimal for storage in registers.
 * @param dec Decimal number to encode.
 * @return Encoded binary-coded decimal value.
 */
uint8_t DS3231_EncodeBCD(uint8_t dec) {
 8002ac6:	b570      	push	{r4, r5, r6, lr}
 8002ac8:	0005      	movs	r5, r0
	return (dec % 10 + ((dec / 10) << 4));
 8002aca:	210a      	movs	r1, #10
 8002acc:	f7fd fb1c 	bl	8000108 <__udivsi3>
 8002ad0:	0104      	lsls	r4, r0, #4
 8002ad2:	210a      	movs	r1, #10
 8002ad4:	0028      	movs	r0, r5
 8002ad6:	f7fd fb9d 	bl	8000214 <__aeabi_uidivmod>
 8002ada:	1860      	adds	r0, r4, r1
 8002adc:	b2c0      	uxtb	r0, r0
}
 8002ade:	bd70      	pop	{r4, r5, r6, pc}

08002ae0 <DS3231_SetDate>:
void DS3231_SetDate(uint8_t date) {
 8002ae0:	b510      	push	{r4, lr}
	DS3231_SetRegByte(DS3231_REG_DATE, DS3231_EncodeBCD(date));
 8002ae2:	f7ff fff0 	bl	8002ac6 <DS3231_EncodeBCD>
 8002ae6:	0001      	movs	r1, r0
 8002ae8:	2004      	movs	r0, #4
 8002aea:	f7ff fefd 	bl	80028e8 <DS3231_SetRegByte>
}
 8002aee:	bd10      	pop	{r4, pc}

08002af0 <DS3231_SetMonth>:
void DS3231_SetMonth(uint8_t month) {
 8002af0:	b570      	push	{r4, r5, r6, lr}
 8002af2:	0005      	movs	r5, r0
	uint8_t century = DS3231_GetRegByte(DS3231_REG_MONTH) & 0x80;
 8002af4:	2005      	movs	r0, #5
 8002af6:	f7ff ff0b 	bl	8002910 <DS3231_GetRegByte>
 8002afa:	0004      	movs	r4, r0
	DS3231_SetRegByte(DS3231_REG_MONTH, DS3231_EncodeBCD(month) | century);
 8002afc:	0028      	movs	r0, r5
 8002afe:	f7ff ffe2 	bl	8002ac6 <DS3231_EncodeBCD>
	uint8_t century = DS3231_GetRegByte(DS3231_REG_MONTH) & 0x80;
 8002b02:	237f      	movs	r3, #127	@ 0x7f
 8002b04:	439c      	bics	r4, r3
	DS3231_SetRegByte(DS3231_REG_MONTH, DS3231_EncodeBCD(month) | century);
 8002b06:	4320      	orrs	r0, r4
 8002b08:	b2c1      	uxtb	r1, r0
 8002b0a:	2005      	movs	r0, #5
 8002b0c:	f7ff feec 	bl	80028e8 <DS3231_SetRegByte>
}
 8002b10:	bd70      	pop	{r4, r5, r6, pc}

08002b12 <DS3231_SetYear>:
void DS3231_SetYear(uint16_t year) {
 8002b12:	b570      	push	{r4, r5, r6, lr}
 8002b14:	0004      	movs	r4, r0
	uint8_t monthReg = (DS3231_GetRegByte(DS3231_REG_MONTH) & 0x7f) | (century << DS3231_CENTURY);
 8002b16:	2005      	movs	r0, #5
 8002b18:	f7ff fefa 	bl	8002910 <DS3231_GetRegByte>
 8002b1c:	0005      	movs	r5, r0
	uint8_t century = (year / 100) % 20;
 8002b1e:	2164      	movs	r1, #100	@ 0x64
 8002b20:	0020      	movs	r0, r4
 8002b22:	f7fd faf1 	bl	8000108 <__udivsi3>
 8002b26:	b280      	uxth	r0, r0
 8002b28:	2114      	movs	r1, #20
 8002b2a:	f7fd fb73 	bl	8000214 <__aeabi_uidivmod>
	uint8_t monthReg = (DS3231_GetRegByte(DS3231_REG_MONTH) & 0x7f) | (century << DS3231_CENTURY);
 8002b2e:	b2c9      	uxtb	r1, r1
 8002b30:	01c9      	lsls	r1, r1, #7
 8002b32:	207f      	movs	r0, #127	@ 0x7f
 8002b34:	4028      	ands	r0, r5
 8002b36:	4301      	orrs	r1, r0
	DS3231_SetRegByte(DS3231_REG_MONTH, monthReg);
 8002b38:	b2c9      	uxtb	r1, r1
 8002b3a:	2005      	movs	r0, #5
 8002b3c:	f7ff fed4 	bl	80028e8 <DS3231_SetRegByte>
	DS3231_SetRegByte(DS3231_REG_YEAR, DS3231_EncodeBCD(year % 100));
 8002b40:	2164      	movs	r1, #100	@ 0x64
 8002b42:	0020      	movs	r0, r4
 8002b44:	f7fd fb66 	bl	8000214 <__aeabi_uidivmod>
 8002b48:	b2c8      	uxtb	r0, r1
 8002b4a:	f7ff ffbc 	bl	8002ac6 <DS3231_EncodeBCD>
 8002b4e:	0001      	movs	r1, r0
 8002b50:	2006      	movs	r0, #6
 8002b52:	f7ff fec9 	bl	80028e8 <DS3231_SetRegByte>
}
 8002b56:	bd70      	pop	{r4, r5, r6, pc}

08002b58 <DS3231_SetHour>:
void DS3231_SetHour(uint8_t hour_24mode) {
 8002b58:	b510      	push	{r4, lr}
	DS3231_SetRegByte(DS3231_REG_HOUR, DS3231_EncodeBCD(hour_24mode & 0x3f));
 8002b5a:	233f      	movs	r3, #63	@ 0x3f
 8002b5c:	4018      	ands	r0, r3
 8002b5e:	f7ff ffb2 	bl	8002ac6 <DS3231_EncodeBCD>
 8002b62:	0001      	movs	r1, r0
 8002b64:	2002      	movs	r0, #2
 8002b66:	f7ff febf 	bl	80028e8 <DS3231_SetRegByte>
}
 8002b6a:	bd10      	pop	{r4, pc}

08002b6c <DS3231_SetMinute>:
void DS3231_SetMinute(uint8_t minute) {
 8002b6c:	b510      	push	{r4, lr}
	DS3231_SetRegByte(DS3231_REG_MINUTE, DS3231_EncodeBCD(minute));
 8002b6e:	f7ff ffaa 	bl	8002ac6 <DS3231_EncodeBCD>
 8002b72:	0001      	movs	r1, r0
 8002b74:	2001      	movs	r0, #1
 8002b76:	f7ff feb7 	bl	80028e8 <DS3231_SetRegByte>
}
 8002b7a:	bd10      	pop	{r4, pc}

08002b7c <DS3231_SetSecond>:
void DS3231_SetSecond(uint8_t second) {
 8002b7c:	b510      	push	{r4, lr}
	DS3231_SetRegByte(DS3231_REG_SECOND, DS3231_EncodeBCD(second));
 8002b7e:	f7ff ffa2 	bl	8002ac6 <DS3231_EncodeBCD>
 8002b82:	0001      	movs	r1, r0
 8002b84:	2000      	movs	r0, #0
 8002b86:	f7ff feaf 	bl	80028e8 <DS3231_SetRegByte>
}
 8002b8a:	bd10      	pop	{r4, pc}

08002b8c <DS3231_SetFullTime>:
void DS3231_SetFullTime(uint8_t  hour_24mode, uint8_t minute, uint8_t second){
 8002b8c:	b570      	push	{r4, r5, r6, lr}
 8002b8e:	000d      	movs	r5, r1
 8002b90:	0014      	movs	r4, r2
	DS3231_SetHour(hour_24mode);
 8002b92:	f7ff ffe1 	bl	8002b58 <DS3231_SetHour>
	DS3231_SetMinute(minute);
 8002b96:	0028      	movs	r0, r5
 8002b98:	f7ff ffe8 	bl	8002b6c <DS3231_SetMinute>
	DS3231_SetSecond(second);
 8002b9c:	0020      	movs	r0, r4
 8002b9e:	f7ff ffed 	bl	8002b7c <DS3231_SetSecond>
}
 8002ba2:	bd70      	pop	{r4, r5, r6, pc}

08002ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ba4:	b570      	push	{r4, r5, r6, lr}
 8002ba6:	0004      	movs	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ba8:	4d0e      	ldr	r5, [pc, #56]	@ (8002be4 <HAL_InitTick+0x40>)
 8002baa:	4b0f      	ldr	r3, [pc, #60]	@ (8002be8 <HAL_InitTick+0x44>)
 8002bac:	7819      	ldrb	r1, [r3, #0]
 8002bae:	20fa      	movs	r0, #250	@ 0xfa
 8002bb0:	0080      	lsls	r0, r0, #2
 8002bb2:	f7fd faa9 	bl	8000108 <__udivsi3>
 8002bb6:	0001      	movs	r1, r0
 8002bb8:	6828      	ldr	r0, [r5, #0]
 8002bba:	f7fd faa5 	bl	8000108 <__udivsi3>
 8002bbe:	f000 f87b 	bl	8002cb8 <HAL_SYSTICK_Config>
 8002bc2:	2800      	cmp	r0, #0
 8002bc4:	d10b      	bne.n	8002bde <HAL_InitTick+0x3a>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8002bc6:	3001      	adds	r0, #1
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bc8:	2c03      	cmp	r4, #3
 8002bca:	d809      	bhi.n	8002be0 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bcc:	2200      	movs	r2, #0
 8002bce:	0021      	movs	r1, r4
 8002bd0:	4240      	negs	r0, r0
 8002bd2:	f000 f833 	bl	8002c3c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bd6:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <HAL_InitTick+0x48>)
 8002bd8:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bda:	2000      	movs	r0, #0
 8002bdc:	e000      	b.n	8002be0 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8002bde:	2001      	movs	r0, #1
}
 8002be0:	bd70      	pop	{r4, r5, r6, pc}
 8002be2:	46c0      	nop			@ (mov r8, r8)
 8002be4:	20000854 	.word	0x20000854
 8002be8:	20000858 	.word	0x20000858
 8002bec:	2000085c 	.word	0x2000085c

08002bf0 <HAL_Init>:
{
 8002bf0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002bf2:	4a08      	ldr	r2, [pc, #32]	@ (8002c14 <HAL_Init+0x24>)
 8002bf4:	6813      	ldr	r3, [r2, #0]
 8002bf6:	2140      	movs	r1, #64	@ 0x40
 8002bf8:	430b      	orrs	r3, r1
 8002bfa:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bfc:	2003      	movs	r0, #3
 8002bfe:	f7ff ffd1 	bl	8002ba4 <HAL_InitTick>
 8002c02:	1e04      	subs	r4, r0, #0
 8002c04:	d002      	beq.n	8002c0c <HAL_Init+0x1c>
    status = HAL_ERROR;
 8002c06:	2401      	movs	r4, #1
}
 8002c08:	0020      	movs	r0, r4
 8002c0a:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8002c0c:	f7ff fc68 	bl	80024e0 <HAL_MspInit>
 8002c10:	e7fa      	b.n	8002c08 <HAL_Init+0x18>
 8002c12:	46c0      	nop			@ (mov r8, r8)
 8002c14:	40022000 	.word	0x40022000

08002c18 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002c18:	4a03      	ldr	r2, [pc, #12]	@ (8002c28 <HAL_IncTick+0x10>)
 8002c1a:	6811      	ldr	r1, [r2, #0]
 8002c1c:	4b03      	ldr	r3, [pc, #12]	@ (8002c2c <HAL_IncTick+0x14>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	185b      	adds	r3, r3, r1
 8002c22:	6013      	str	r3, [r2, #0]
}
 8002c24:	4770      	bx	lr
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	200014e8 	.word	0x200014e8
 8002c2c:	20000858 	.word	0x20000858

08002c30 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002c30:	4b01      	ldr	r3, [pc, #4]	@ (8002c38 <HAL_GetTick+0x8>)
 8002c32:	6818      	ldr	r0, [r3, #0]
}
 8002c34:	4770      	bx	lr
 8002c36:	46c0      	nop			@ (mov r8, r8)
 8002c38:	200014e8 	.word	0x200014e8

08002c3c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c3c:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8002c3e:	2800      	cmp	r0, #0
 8002c40:	db14      	blt.n	8002c6c <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c42:	0884      	lsrs	r4, r0, #2
 8002c44:	00a4      	lsls	r4, r4, #2
 8002c46:	4b14      	ldr	r3, [pc, #80]	@ (8002c98 <HAL_NVIC_SetPriority+0x5c>)
 8002c48:	469c      	mov	ip, r3
 8002c4a:	4464      	add	r4, ip
 8002c4c:	26c0      	movs	r6, #192	@ 0xc0
 8002c4e:	00b6      	lsls	r6, r6, #2
 8002c50:	59a5      	ldr	r5, [r4, r6]
 8002c52:	2203      	movs	r2, #3
 8002c54:	4002      	ands	r2, r0
 8002c56:	00d2      	lsls	r2, r2, #3
 8002c58:	23ff      	movs	r3, #255	@ 0xff
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	4090      	lsls	r0, r2
 8002c5e:	4385      	bics	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c60:	0189      	lsls	r1, r1, #6
 8002c62:	400b      	ands	r3, r1
 8002c64:	4093      	lsls	r3, r2
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c66:	432b      	orrs	r3, r5
 8002c68:	51a3      	str	r3, [r4, r6]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002c6a:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c6c:	230f      	movs	r3, #15
 8002c6e:	4003      	ands	r3, r0
 8002c70:	3b08      	subs	r3, #8
 8002c72:	089b      	lsrs	r3, r3, #2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4a09      	ldr	r2, [pc, #36]	@ (8002c9c <HAL_NVIC_SetPriority+0x60>)
 8002c78:	4694      	mov	ip, r2
 8002c7a:	4463      	add	r3, ip
 8002c7c:	69dc      	ldr	r4, [r3, #28]
 8002c7e:	2203      	movs	r2, #3
 8002c80:	4010      	ands	r0, r2
 8002c82:	00c0      	lsls	r0, r0, #3
 8002c84:	32fc      	adds	r2, #252	@ 0xfc
 8002c86:	0015      	movs	r5, r2
 8002c88:	4085      	lsls	r5, r0
 8002c8a:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c8c:	0189      	lsls	r1, r1, #6
 8002c8e:	400a      	ands	r2, r1
 8002c90:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c92:	4322      	orrs	r2, r4
 8002c94:	61da      	str	r2, [r3, #28]
 8002c96:	e7e8      	b.n	8002c6a <HAL_NVIC_SetPriority+0x2e>
 8002c98:	e000e100 	.word	0xe000e100
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002ca0:	2800      	cmp	r0, #0
 8002ca2:	db05      	blt.n	8002cb0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ca4:	221f      	movs	r2, #31
 8002ca6:	4002      	ands	r2, r0
 8002ca8:	2301      	movs	r3, #1
 8002caa:	4093      	lsls	r3, r2
 8002cac:	4a01      	ldr	r2, [pc, #4]	@ (8002cb4 <HAL_NVIC_EnableIRQ+0x14>)
 8002cae:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002cb0:	4770      	bx	lr
 8002cb2:	46c0      	nop			@ (mov r8, r8)
 8002cb4:	e000e100 	.word	0xe000e100

08002cb8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cb8:	3801      	subs	r0, #1
 8002cba:	2380      	movs	r3, #128	@ 0x80
 8002cbc:	045b      	lsls	r3, r3, #17
 8002cbe:	4298      	cmp	r0, r3
 8002cc0:	d20f      	bcs.n	8002ce2 <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cc2:	4a09      	ldr	r2, [pc, #36]	@ (8002ce8 <HAL_SYSTICK_Config+0x30>)
 8002cc4:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cc6:	4809      	ldr	r0, [pc, #36]	@ (8002cec <HAL_SYSTICK_Config+0x34>)
 8002cc8:	6a03      	ldr	r3, [r0, #32]
 8002cca:	021b      	lsls	r3, r3, #8
 8002ccc:	0a1b      	lsrs	r3, r3, #8
 8002cce:	21c0      	movs	r1, #192	@ 0xc0
 8002cd0:	0609      	lsls	r1, r1, #24
 8002cd2:	430b      	orrs	r3, r1
 8002cd4:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cda:	3307      	adds	r3, #7
 8002cdc:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cde:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002ce0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002ce2:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8002ce4:	e7fc      	b.n	8002ce0 <HAL_SYSTICK_Config+0x28>
 8002ce6:	46c0      	nop			@ (mov r8, r8)
 8002ce8:	e000e010 	.word	0xe000e010
 8002cec:	e000ed00 	.word	0xe000ed00

08002cf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b570      	push	{r4, r5, r6, lr}
 8002cf2:	1e04      	subs	r4, r0, #0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002cf4:	d03c      	beq.n	8002d70 <HAL_DMA_Init+0x80>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002cf6:	6805      	ldr	r5, [r0, #0]
 8002cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8002d74 <HAL_DMA_Init+0x84>)
 8002cfa:	18e8      	adds	r0, r5, r3
 8002cfc:	2114      	movs	r1, #20
 8002cfe:	f7fd fa03 	bl	8000108 <__udivsi3>
 8002d02:	0080      	lsls	r0, r0, #2
 8002d04:	6460      	str	r0, [r4, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8002d06:	4b1c      	ldr	r3, [pc, #112]	@ (8002d78 <HAL_DMA_Init+0x88>)
 8002d08:	6423      	str	r3, [r4, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d0a:	2325      	movs	r3, #37	@ 0x25
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	54e2      	strb	r2, [r4, r3]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d10:	682a      	ldr	r2, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002d12:	4b1a      	ldr	r3, [pc, #104]	@ (8002d7c <HAL_DMA_Init+0x8c>)
 8002d14:	401a      	ands	r2, r3
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d16:	68a3      	ldr	r3, [r4, #8]
 8002d18:	68e1      	ldr	r1, [r4, #12]
 8002d1a:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d1c:	6921      	ldr	r1, [r4, #16]
 8002d1e:	430b      	orrs	r3, r1
 8002d20:	6961      	ldr	r1, [r4, #20]
 8002d22:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d24:	69a1      	ldr	r1, [r4, #24]
 8002d26:	430b      	orrs	r3, r1
 8002d28:	69e1      	ldr	r1, [r4, #28]
 8002d2a:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d2c:	6a21      	ldr	r1, [r4, #32]
 8002d2e:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8002d30:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002d32:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002d34:	2380      	movs	r3, #128	@ 0x80
 8002d36:	01db      	lsls	r3, r3, #7
 8002d38:	68a2      	ldr	r2, [r4, #8]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d00f      	beq.n	8002d5e <HAL_DMA_Init+0x6e>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002d3e:	4a10      	ldr	r2, [pc, #64]	@ (8002d80 <HAL_DMA_Init+0x90>)
 8002d40:	6813      	ldr	r3, [r2, #0]
 8002d42:	251c      	movs	r5, #28
 8002d44:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8002d46:	4028      	ands	r0, r5
 8002d48:	210f      	movs	r1, #15
 8002d4a:	4081      	lsls	r1, r0
 8002d4c:	438b      	bics	r3, r1
 8002d4e:	6013      	str	r3, [r2, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002d50:	6810      	ldr	r0, [r2, #0]
 8002d52:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002d54:	4029      	ands	r1, r5
 8002d56:	6863      	ldr	r3, [r4, #4]
 8002d58:	408b      	lsls	r3, r1
 8002d5a:	4303      	orrs	r3, r0
 8002d5c:	6013      	str	r3, [r2, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	63e3      	str	r3, [r4, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002d62:	2225      	movs	r2, #37	@ 0x25
 8002d64:	2101      	movs	r1, #1
 8002d66:	54a1      	strb	r1, [r4, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d68:	3a01      	subs	r2, #1
 8002d6a:	54a3      	strb	r3, [r4, r2]

  return HAL_OK;
 8002d6c:	2000      	movs	r0, #0
}
 8002d6e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002d70:	2001      	movs	r0, #1
 8002d72:	e7fc      	b.n	8002d6e <HAL_DMA_Init+0x7e>
 8002d74:	bffdfff8 	.word	0xbffdfff8
 8002d78:	40020000 	.word	0x40020000
 8002d7c:	ffff800f 	.word	0xffff800f
 8002d80:	400200a8 	.word	0x400200a8

08002d84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d84:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d86:	2424      	movs	r4, #36	@ 0x24
 8002d88:	5d04      	ldrb	r4, [r0, r4]
 8002d8a:	2c01      	cmp	r4, #1
 8002d8c:	d043      	beq.n	8002e16 <HAL_DMA_Start_IT+0x92>
 8002d8e:	2424      	movs	r4, #36	@ 0x24
 8002d90:	2501      	movs	r5, #1
 8002d92:	5505      	strb	r5, [r0, r4]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002d94:	3401      	adds	r4, #1
 8002d96:	5d04      	ldrb	r4, [r0, r4]
 8002d98:	2c01      	cmp	r4, #1
 8002d9a:	d004      	beq.n	8002da6 <HAL_DMA_Start_IT+0x22>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d9c:	2324      	movs	r3, #36	@ 0x24
 8002d9e:	2200      	movs	r2, #0
 8002da0:	54c2      	strb	r2, [r0, r3]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002da2:	2002      	movs	r0, #2
  }
  return status;
}
 8002da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002da6:	3424      	adds	r4, #36	@ 0x24
 8002da8:	3501      	adds	r5, #1
 8002daa:	5505      	strb	r5, [r0, r4]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dac:	2400      	movs	r4, #0
 8002dae:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8002db0:	6806      	ldr	r6, [r0, #0]
 8002db2:	6835      	ldr	r5, [r6, #0]
 8002db4:	3401      	adds	r4, #1
 8002db6:	43a5      	bics	r5, r4
 8002db8:	6035      	str	r5, [r6, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002dba:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8002dbc:	6c45      	ldr	r5, [r0, #68]	@ 0x44
 8002dbe:	271c      	movs	r7, #28
 8002dc0:	403d      	ands	r5, r7
 8002dc2:	40ac      	lsls	r4, r5
 8002dc4:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dc6:	6804      	ldr	r4, [r0, #0]
 8002dc8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dca:	6883      	ldr	r3, [r0, #8]
 8002dcc:	2b10      	cmp	r3, #16
 8002dce:	d012      	beq.n	8002df6 <HAL_DMA_Start_IT+0x72>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002dd0:	6803      	ldr	r3, [r0, #0]
 8002dd2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002dd4:	6803      	ldr	r3, [r0, #0]
 8002dd6:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002dd8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d010      	beq.n	8002e00 <HAL_DMA_Start_IT+0x7c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dde:	6802      	ldr	r2, [r0, #0]
 8002de0:	6813      	ldr	r3, [r2, #0]
 8002de2:	210e      	movs	r1, #14
 8002de4:	430b      	orrs	r3, r1
 8002de6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8002de8:	6802      	ldr	r2, [r0, #0]
 8002dea:	6813      	ldr	r3, [r2, #0]
 8002dec:	2101      	movs	r1, #1
 8002dee:	430b      	orrs	r3, r1
 8002df0:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002df2:	2000      	movs	r0, #0
 8002df4:	e7d6      	b.n	8002da4 <HAL_DMA_Start_IT+0x20>
    hdma->Instance->CPAR = DstAddress;
 8002df6:	6803      	ldr	r3, [r0, #0]
 8002df8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002dfa:	6803      	ldr	r3, [r0, #0]
 8002dfc:	60d9      	str	r1, [r3, #12]
 8002dfe:	e7eb      	b.n	8002dd8 <HAL_DMA_Start_IT+0x54>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e00:	6802      	ldr	r2, [r0, #0]
 8002e02:	6813      	ldr	r3, [r2, #0]
 8002e04:	2104      	movs	r1, #4
 8002e06:	438b      	bics	r3, r1
 8002e08:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e0a:	6802      	ldr	r2, [r0, #0]
 8002e0c:	6813      	ldr	r3, [r2, #0]
 8002e0e:	3106      	adds	r1, #6
 8002e10:	430b      	orrs	r3, r1
 8002e12:	6013      	str	r3, [r2, #0]
 8002e14:	e7e8      	b.n	8002de8 <HAL_DMA_Start_IT+0x64>
  __HAL_LOCK(hdma);
 8002e16:	2002      	movs	r0, #2
 8002e18:	e7c4      	b.n	8002da4 <HAL_DMA_Start_IT+0x20>

08002e1a <HAL_DMA_IRQHandler>:
{
 8002e1a:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e1c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8002e1e:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002e20:	6804      	ldr	r4, [r0, #0]
 8002e22:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002e24:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8002e26:	221c      	movs	r2, #28
 8002e28:	4013      	ands	r3, r2
 8002e2a:	3a18      	subs	r2, #24
 8002e2c:	409a      	lsls	r2, r3
 8002e2e:	4211      	tst	r1, r2
 8002e30:	d014      	beq.n	8002e5c <HAL_DMA_IRQHandler+0x42>
 8002e32:	076a      	lsls	r2, r5, #29
 8002e34:	d512      	bpl.n	8002e5c <HAL_DMA_IRQHandler+0x42>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e36:	6823      	ldr	r3, [r4, #0]
 8002e38:	069b      	lsls	r3, r3, #26
 8002e3a:	d403      	bmi.n	8002e44 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	2204      	movs	r2, #4
 8002e40:	4393      	bics	r3, r2
 8002e42:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002e44:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002e46:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002e48:	231c      	movs	r3, #28
 8002e4a:	401a      	ands	r2, r3
 8002e4c:	3b18      	subs	r3, #24
 8002e4e:	4093      	lsls	r3, r2
 8002e50:	604b      	str	r3, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8002e52:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d000      	beq.n	8002e5a <HAL_DMA_IRQHandler+0x40>
        hdma->XferHalfCpltCallback(hdma);
 8002e58:	4798      	blx	r3
}
 8002e5a:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	409a      	lsls	r2, r3
 8002e60:	4211      	tst	r1, r2
 8002e62:	d01a      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x80>
 8002e64:	07aa      	lsls	r2, r5, #30
 8002e66:	d518      	bpl.n	8002e9a <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e68:	6823      	ldr	r3, [r4, #0]
 8002e6a:	069b      	lsls	r3, r3, #26
 8002e6c:	d406      	bmi.n	8002e7c <HAL_DMA_IRQHandler+0x62>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002e6e:	6823      	ldr	r3, [r4, #0]
 8002e70:	220a      	movs	r2, #10
 8002e72:	4393      	bics	r3, r2
 8002e74:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002e76:	2325      	movs	r3, #37	@ 0x25
 8002e78:	3a09      	subs	r2, #9
 8002e7a:	54c2      	strb	r2, [r0, r3]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002e7c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002e7e:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002e80:	231c      	movs	r3, #28
 8002e82:	401a      	ands	r2, r3
 8002e84:	3b1a      	subs	r3, #26
 8002e86:	4093      	lsls	r3, r2
 8002e88:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002e8a:	2324      	movs	r3, #36	@ 0x24
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferCpltCallback != NULL)
 8002e90:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0e1      	beq.n	8002e5a <HAL_DMA_IRQHandler+0x40>
      hdma->XferCpltCallback(hdma);
 8002e96:	4798      	blx	r3
 8002e98:	e7df      	b.n	8002e5a <HAL_DMA_IRQHandler+0x40>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002e9a:	2208      	movs	r2, #8
 8002e9c:	409a      	lsls	r2, r3
 8002e9e:	4211      	tst	r1, r2
 8002ea0:	d0db      	beq.n	8002e5a <HAL_DMA_IRQHandler+0x40>
 8002ea2:	072d      	lsls	r5, r5, #28
 8002ea4:	d5d9      	bpl.n	8002e5a <HAL_DMA_IRQHandler+0x40>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	220e      	movs	r2, #14
 8002eaa:	4393      	bics	r3, r2
 8002eac:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002eae:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002eb0:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002eb2:	231c      	movs	r3, #28
 8002eb4:	401a      	ands	r2, r3
 8002eb6:	3b1b      	subs	r3, #27
 8002eb8:	001c      	movs	r4, r3
 8002eba:	4094      	lsls	r4, r2
 8002ebc:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ebe:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8002ec0:	2225      	movs	r2, #37	@ 0x25
 8002ec2:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8002ec4:	3323      	adds	r3, #35	@ 0x23
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8002eca:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d0c4      	beq.n	8002e5a <HAL_DMA_IRQHandler+0x40>
      hdma->XferErrorCallback(hdma);
 8002ed0:	4798      	blx	r3
  return;
 8002ed2:	e7c2      	b.n	8002e5a <HAL_DMA_IRQHandler+0x40>

08002ed4 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8002f84 <FLASH_SetErrorCode+0xb0>)
 8002ed6:	6999      	ldr	r1, [r3, #24]
 8002ed8:	2280      	movs	r2, #128	@ 0x80
 8002eda:	0052      	lsls	r2, r2, #1
 8002edc:	000b      	movs	r3, r1
 8002ede:	4013      	ands	r3, r2
 8002ee0:	4211      	tst	r1, r2
 8002ee2:	d006      	beq.n	8002ef2 <FLASH_SetErrorCode+0x1e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002ee4:	4a28      	ldr	r2, [pc, #160]	@ (8002f88 <FLASH_SetErrorCode+0xb4>)
 8002ee6:	6953      	ldr	r3, [r2, #20]
 8002ee8:	2102      	movs	r1, #2
 8002eea:	430b      	orrs	r3, r1
 8002eec:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_WRPERR;
 8002eee:	2380      	movs	r3, #128	@ 0x80
 8002ef0:	005b      	lsls	r3, r3, #1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8002ef2:	4a24      	ldr	r2, [pc, #144]	@ (8002f84 <FLASH_SetErrorCode+0xb0>)
 8002ef4:	6992      	ldr	r2, [r2, #24]
 8002ef6:	0592      	lsls	r2, r2, #22
 8002ef8:	d507      	bpl.n	8002f0a <FLASH_SetErrorCode+0x36>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002efa:	4923      	ldr	r1, [pc, #140]	@ (8002f88 <FLASH_SetErrorCode+0xb4>)
 8002efc:	694a      	ldr	r2, [r1, #20]
 8002efe:	2001      	movs	r0, #1
 8002f00:	4302      	orrs	r2, r0
 8002f02:	614a      	str	r2, [r1, #20]
    flags |= FLASH_FLAG_PGAERR;
 8002f04:	2280      	movs	r2, #128	@ 0x80
 8002f06:	0092      	lsls	r2, r2, #2
 8002f08:	4313      	orrs	r3, r2
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 8002f0a:	4a1e      	ldr	r2, [pc, #120]	@ (8002f84 <FLASH_SetErrorCode+0xb0>)
 8002f0c:	6992      	ldr	r2, [r2, #24]
 8002f0e:	0552      	lsls	r2, r2, #21
 8002f10:	d507      	bpl.n	8002f22 <FLASH_SetErrorCode+0x4e>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8002f12:	491d      	ldr	r1, [pc, #116]	@ (8002f88 <FLASH_SetErrorCode+0xb4>)
 8002f14:	694a      	ldr	r2, [r1, #20]
 8002f16:	2008      	movs	r0, #8
 8002f18:	4302      	orrs	r2, r0
 8002f1a:	614a      	str	r2, [r1, #20]
    flags |= FLASH_FLAG_SIZERR;
 8002f1c:	2280      	movs	r2, #128	@ 0x80
 8002f1e:	00d2      	lsls	r2, r2, #3
 8002f20:	4313      	orrs	r3, r2
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002f22:	4a18      	ldr	r2, [pc, #96]	@ (8002f84 <FLASH_SetErrorCode+0xb0>)
 8002f24:	6992      	ldr	r2, [r2, #24]
 8002f26:	0512      	lsls	r2, r2, #20
 8002f28:	d507      	bpl.n	8002f3a <FLASH_SetErrorCode+0x66>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002f2a:	4917      	ldr	r1, [pc, #92]	@ (8002f88 <FLASH_SetErrorCode+0xb4>)
 8002f2c:	694a      	ldr	r2, [r1, #20]
 8002f2e:	2004      	movs	r0, #4
 8002f30:	4302      	orrs	r2, r0
 8002f32:	614a      	str	r2, [r1, #20]
    flags |= FLASH_FLAG_OPTVERR;
 8002f34:	2280      	movs	r2, #128	@ 0x80
 8002f36:	0112      	lsls	r2, r2, #4
 8002f38:	4313      	orrs	r3, r2
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8002f3a:	4a12      	ldr	r2, [pc, #72]	@ (8002f84 <FLASH_SetErrorCode+0xb0>)
 8002f3c:	6992      	ldr	r2, [r2, #24]
 8002f3e:	0492      	lsls	r2, r2, #18
 8002f40:	d507      	bpl.n	8002f52 <FLASH_SetErrorCode+0x7e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002f42:	4911      	ldr	r1, [pc, #68]	@ (8002f88 <FLASH_SetErrorCode+0xb4>)
 8002f44:	694a      	ldr	r2, [r1, #20]
 8002f46:	2010      	movs	r0, #16
 8002f48:	4302      	orrs	r2, r0
 8002f4a:	614a      	str	r2, [r1, #20]
    flags |= FLASH_FLAG_RDERR;
 8002f4c:	2280      	movs	r2, #128	@ 0x80
 8002f4e:	0192      	lsls	r2, r2, #6
 8002f50:	4313      	orrs	r3, r2
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 8002f52:	4a0c      	ldr	r2, [pc, #48]	@ (8002f84 <FLASH_SetErrorCode+0xb0>)
 8002f54:	6992      	ldr	r2, [r2, #24]
 8002f56:	0392      	lsls	r2, r2, #14
 8002f58:	d505      	bpl.n	8002f66 <FLASH_SetErrorCode+0x92>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8002f5a:	480b      	ldr	r0, [pc, #44]	@ (8002f88 <FLASH_SetErrorCode+0xb4>)
 8002f5c:	6942      	ldr	r2, [r0, #20]
 8002f5e:	2120      	movs	r1, #32
 8002f60:	430a      	orrs	r2, r1
 8002f62:	6142      	str	r2, [r0, #20]
    flags |= HAL_FLASH_ERROR_FWWERR;
 8002f64:	430b      	orrs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8002f66:	4a07      	ldr	r2, [pc, #28]	@ (8002f84 <FLASH_SetErrorCode+0xb0>)
 8002f68:	6992      	ldr	r2, [r2, #24]
 8002f6a:	03d2      	lsls	r2, r2, #15
 8002f6c:	d507      	bpl.n	8002f7e <FLASH_SetErrorCode+0xaa>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8002f6e:	4906      	ldr	r1, [pc, #24]	@ (8002f88 <FLASH_SetErrorCode+0xb4>)
 8002f70:	694a      	ldr	r2, [r1, #20]
 8002f72:	2040      	movs	r0, #64	@ 0x40
 8002f74:	4302      	orrs	r2, r0
 8002f76:	614a      	str	r2, [r1, #20]
    flags |= FLASH_FLAG_NOTZEROERR;
 8002f78:	2280      	movs	r2, #128	@ 0x80
 8002f7a:	0252      	lsls	r2, r2, #9
 8002f7c:	4313      	orrs	r3, r2
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002f7e:	4a01      	ldr	r2, [pc, #4]	@ (8002f84 <FLASH_SetErrorCode+0xb0>)
 8002f80:	6193      	str	r3, [r2, #24]
}  
 8002f82:	4770      	bx	lr
 8002f84:	40022000 	.word	0x40022000
 8002f88:	200014ec 	.word	0x200014ec

08002f8c <FLASH_WaitForLastOperation>:
{
 8002f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f8e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002f90:	f7ff fe4e 	bl	8002c30 <HAL_GetTick>
 8002f94:	0007      	movs	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002f96:	4e1d      	ldr	r6, [pc, #116]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002f98:	2501      	movs	r5, #1
 8002f9a:	69b3      	ldr	r3, [r6, #24]
 8002f9c:	421d      	tst	r5, r3
 8002f9e:	d00a      	beq.n	8002fb6 <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8002fa0:	1c63      	adds	r3, r4, #1
 8002fa2:	d0fa      	beq.n	8002f9a <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fa4:	2c00      	cmp	r4, #0
 8002fa6:	d02e      	beq.n	8003006 <FLASH_WaitForLastOperation+0x7a>
 8002fa8:	f7ff fe42 	bl	8002c30 <HAL_GetTick>
 8002fac:	1bc0      	subs	r0, r0, r7
 8002fae:	42a0      	cmp	r0, r4
 8002fb0:	d9f3      	bls.n	8002f9a <FLASH_WaitForLastOperation+0xe>
        return HAL_TIMEOUT;
 8002fb2:	2003      	movs	r0, #3
 8002fb4:	e026      	b.n	8003004 <FLASH_WaitForLastOperation+0x78>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002fb6:	4b15      	ldr	r3, [pc, #84]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	079b      	lsls	r3, r3, #30
 8002fbc:	d502      	bpl.n	8002fc4 <FLASH_WaitForLastOperation+0x38>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002fbe:	4b13      	ldr	r3, [pc, #76]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	619a      	str	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8002fc4:	4b11      	ldr	r3, [pc, #68]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	05db      	lsls	r3, r3, #23
 8002fca:	d418      	bmi.n	8002ffe <FLASH_WaitForLastOperation+0x72>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8002fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002fce:	699b      	ldr	r3, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8002fd0:	059b      	lsls	r3, r3, #22
 8002fd2:	d414      	bmi.n	8002ffe <FLASH_WaitForLastOperation+0x72>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8002fd4:	4b0d      	ldr	r3, [pc, #52]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002fd6:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8002fd8:	055b      	lsls	r3, r3, #21
 8002fda:	d410      	bmi.n	8002ffe <FLASH_WaitForLastOperation+0x72>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8002fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002fde:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8002fe0:	051b      	lsls	r3, r3, #20
 8002fe2:	d40c      	bmi.n	8002ffe <FLASH_WaitForLastOperation+0x72>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8002fe4:	4b09      	ldr	r3, [pc, #36]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002fe6:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8002fe8:	049b      	lsls	r3, r3, #18
 8002fea:	d408      	bmi.n	8002ffe <FLASH_WaitForLastOperation+0x72>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8002fec:	4b07      	ldr	r3, [pc, #28]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002fee:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8002ff0:	039b      	lsls	r3, r3, #14
 8002ff2:	d404      	bmi.n	8002ffe <FLASH_WaitForLastOperation+0x72>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 8002ff4:	4b05      	ldr	r3, [pc, #20]	@ (800300c <FLASH_WaitForLastOperation+0x80>)
 8002ff6:	699b      	ldr	r3, [r3, #24]
  return HAL_OK;
 8002ff8:	2000      	movs	r0, #0
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8002ffa:	03db      	lsls	r3, r3, #15
 8002ffc:	d502      	bpl.n	8003004 <FLASH_WaitForLastOperation+0x78>
    FLASH_SetErrorCode();
 8002ffe:	f7ff ff69 	bl	8002ed4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003002:	2001      	movs	r0, #1
}
 8003004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8003006:	2003      	movs	r0, #3
 8003008:	e7fc      	b.n	8003004 <FLASH_WaitForLastOperation+0x78>
 800300a:	46c0      	nop			@ (mov r8, r8)
 800300c:	40022000 	.word	0x40022000

08003010 <HAL_FLASHEx_DATAEEPROM_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
  uint32_t primask_bit;

  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8003010:	4b09      	ldr	r3, [pc, #36]	@ (8003038 <HAL_FLASHEx_DATAEEPROM_Unlock+0x28>)
 8003012:	685b      	ldr	r3, [r3, #4]
    {
      return HAL_ERROR;
    }
  }

  return HAL_OK;  
 8003014:	2000      	movs	r0, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8003016:	07db      	lsls	r3, r3, #31
 8003018:	d50c      	bpl.n	8003034 <HAL_FLASHEx_DATAEEPROM_Unlock+0x24>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800301a:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800301e:	b672      	cpsid	i
    FLASH->PEKEYR = FLASH_PEKEY1;
 8003020:	4b05      	ldr	r3, [pc, #20]	@ (8003038 <HAL_FLASHEx_DATAEEPROM_Unlock+0x28>)
 8003022:	4906      	ldr	r1, [pc, #24]	@ (800303c <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 8003024:	60d9      	str	r1, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 8003026:	4906      	ldr	r1, [pc, #24]	@ (8003040 <HAL_FLASHEx_DATAEEPROM_Unlock+0x30>)
 8003028:	60d9      	str	r1, [r3, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800302a:	f382 8810 	msr	PRIMASK, r2
    if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	3001      	adds	r0, #1
 8003032:	4018      	ands	r0, r3
}
 8003034:	4770      	bx	lr
 8003036:	46c0      	nop			@ (mov r8, r8)
 8003038:	40022000 	.word	0x40022000
 800303c:	89abcdef 	.word	0x89abcdef
 8003040:	02030405 	.word	0x02030405

08003044 <HAL_FLASHEx_DATAEEPROM_Lock>:
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8003044:	4a03      	ldr	r2, [pc, #12]	@ (8003054 <HAL_FLASHEx_DATAEEPROM_Lock+0x10>)
 8003046:	6853      	ldr	r3, [r2, #4]
 8003048:	2101      	movs	r1, #1
 800304a:	430b      	orrs	r3, r1
 800304c:	6053      	str	r3, [r2, #4]
  
  return HAL_OK;
}
 800304e:	2000      	movs	r0, #0
 8003050:	4770      	bx	lr
 8003052:	46c0      	nop			@ (mov r8, r8)
 8003054:	40022000 	.word	0x40022000

08003058 <HAL_FLASHEx_DATAEEPROM_Erase>:
  *         and Flash program erase control register access(recommended to protect 
  *         the DATA_EEPROM against possible unwanted operation).
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Erase(uint32_t Address)
{
 8003058:	b510      	push	{r4, lr}
 800305a:	0004      	movs	r4, r0
  
  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800305c:	4806      	ldr	r0, [pc, #24]	@ (8003078 <HAL_FLASHEx_DATAEEPROM_Erase+0x20>)
 800305e:	f7ff ff95 	bl	8002f8c <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8003062:	2800      	cmp	r0, #0
 8003064:	d000      	beq.n	8003068 <HAL_FLASHEx_DATAEEPROM_Erase+0x10>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
  }
   
  /* Return the erase status */
  return status;
}  
 8003066:	bd10      	pop	{r4, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003068:	4b04      	ldr	r3, [pc, #16]	@ (800307c <HAL_FLASHEx_DATAEEPROM_Erase+0x24>)
 800306a:	2200      	movs	r2, #0
 800306c:	615a      	str	r2, [r3, #20]
      *(__IO uint32_t *) Address = 0x00000000U;
 800306e:	6022      	str	r2, [r4, #0]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003070:	4801      	ldr	r0, [pc, #4]	@ (8003078 <HAL_FLASHEx_DATAEEPROM_Erase+0x20>)
 8003072:	f7ff ff8b 	bl	8002f8c <FLASH_WaitForLastOperation>
 8003076:	e7f6      	b.n	8003066 <HAL_FLASHEx_DATAEEPROM_Erase+0xe>
 8003078:	0000c350 	.word	0x0000c350
 800307c:	200014ec 	.word	0x200014ec

08003080 <HAL_FLASHEx_DATAEEPROM_Program>:
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 8003080:	b570      	push	{r4, r5, r6, lr}
 8003082:	0006      	movs	r6, r0
 8003084:	000d      	movs	r5, r1
 8003086:	0014      	movs	r4, r2
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003088:	4b12      	ldr	r3, [pc, #72]	@ (80030d4 <HAL_FLASHEx_DATAEEPROM_Program+0x54>)
 800308a:	7c1b      	ldrb	r3, [r3, #16]
 800308c:	2b01      	cmp	r3, #1
 800308e:	d01f      	beq.n	80030d0 <HAL_FLASHEx_DATAEEPROM_Program+0x50>
 8003090:	4b10      	ldr	r3, [pc, #64]	@ (80030d4 <HAL_FLASHEx_DATAEEPROM_Program+0x54>)
 8003092:	2201      	movs	r2, #1
 8003094:	741a      	strb	r2, [r3, #16]
  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003096:	4810      	ldr	r0, [pc, #64]	@ (80030d8 <HAL_FLASHEx_DATAEEPROM_Program+0x58>)
 8003098:	f7ff ff78 	bl	8002f8c <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 800309c:	2800      	cmp	r0, #0
 800309e:	d110      	bne.n	80030c2 <HAL_FLASHEx_DATAEEPROM_Program+0x42>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80030a0:	4b0c      	ldr	r3, [pc, #48]	@ (80030d4 <HAL_FLASHEx_DATAEEPROM_Program+0x54>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	615a      	str	r2, [r3, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 80030a6:	2e02      	cmp	r6, #2
 80030a8:	d007      	beq.n	80030ba <HAL_FLASHEx_DATAEEPROM_Program+0x3a>
    {
      /* Program word (32-bit) at a specified address.*/
      *(__IO uint32_t *)Address = Data;
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 80030aa:	2e01      	cmp	r6, #1
 80030ac:	d00d      	beq.n	80030ca <HAL_FLASHEx_DATAEEPROM_Program+0x4a>
      /* Program byte (8-bit) at a specified address.*/
      *(__IO uint8_t *)Address = (uint8_t) Data;
    }
    else
    {
      status = HAL_ERROR;
 80030ae:	2001      	movs	r0, #1
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 80030b0:	2e00      	cmp	r6, #0
 80030b2:	d106      	bne.n	80030c2 <HAL_FLASHEx_DATAEEPROM_Program+0x42>
      *(__IO uint8_t *)Address = (uint8_t) Data;
 80030b4:	b2e4      	uxtb	r4, r4
 80030b6:	702c      	strb	r4, [r5, #0]
 80030b8:	e000      	b.n	80030bc <HAL_FLASHEx_DATAEEPROM_Program+0x3c>
      *(__IO uint32_t *)Address = Data;
 80030ba:	602c      	str	r4, [r5, #0]
    }

    if (status == HAL_OK)
    {
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80030bc:	4806      	ldr	r0, [pc, #24]	@ (80030d8 <HAL_FLASHEx_DATAEEPROM_Program+0x58>)
 80030be:	f7ff ff65 	bl	8002f8c <FLASH_WaitForLastOperation>
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80030c2:	4b04      	ldr	r3, [pc, #16]	@ (80030d4 <HAL_FLASHEx_DATAEEPROM_Program+0x54>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	741a      	strb	r2, [r3, #16]

  return status;
}
 80030c8:	bd70      	pop	{r4, r5, r6, pc}
      *(__IO uint16_t *)Address = (uint16_t) Data;
 80030ca:	b2a4      	uxth	r4, r4
 80030cc:	802c      	strh	r4, [r5, #0]
 80030ce:	e7f5      	b.n	80030bc <HAL_FLASHEx_DATAEEPROM_Program+0x3c>
  __HAL_LOCK(&pFlash);
 80030d0:	2002      	movs	r0, #2
 80030d2:	e7f9      	b.n	80030c8 <HAL_FLASHEx_DATAEEPROM_Program+0x48>
 80030d4:	200014ec 	.word	0x200014ec
 80030d8:	0000c350 	.word	0x0000c350

080030dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030de:	46de      	mov	lr, fp
 80030e0:	4657      	mov	r7, sl
 80030e2:	464e      	mov	r6, r9
 80030e4:	4645      	mov	r5, r8
 80030e6:	b5e0      	push	{r5, r6, r7, lr}
 80030e8:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80030ea:	680f      	ldr	r7, [r1, #0]
 80030ec:	2f00      	cmp	r7, #0
 80030ee:	d100      	bne.n	80030f2 <HAL_GPIO_Init+0x16>
 80030f0:	e0c9      	b.n	8003286 <HAL_GPIO_Init+0x1aa>
 80030f2:	2200      	movs	r2, #0
  uint32_t position = 0x00U;
 80030f4:	2300      	movs	r3, #0

    if (iocurrent)
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030f6:	2403      	movs	r4, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f8:	4d66      	ldr	r5, [pc, #408]	@ (8003294 <HAL_GPIO_Init+0x1b8>)
 80030fa:	46ab      	mov	fp, r5
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030fc:	4d66      	ldr	r5, [pc, #408]	@ (8003298 <HAL_GPIO_Init+0x1bc>)
 80030fe:	46aa      	mov	sl, r5
 8003100:	e046      	b.n	8003190 <HAL_GPIO_Init+0xb4>
        temp = GPIOx->OSPEEDR;
 8003102:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003104:	0025      	movs	r5, r4
 8003106:	4095      	lsls	r5, r2
 8003108:	43af      	bics	r7, r5
 800310a:	46b8      	mov	r8, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 800310c:	68cf      	ldr	r7, [r1, #12]
 800310e:	4097      	lsls	r7, r2
 8003110:	4645      	mov	r5, r8
 8003112:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8003114:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003116:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003118:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800311a:	684e      	ldr	r6, [r1, #4]
 800311c:	0936      	lsrs	r6, r6, #4
 800311e:	2501      	movs	r5, #1
 8003120:	402e      	ands	r6, r5
 8003122:	409e      	lsls	r6, r3
 8003124:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8003126:	6046      	str	r6, [r0, #4]
 8003128:	e03e      	b.n	80031a8 <HAL_GPIO_Init+0xcc>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800312a:	2600      	movs	r6, #0
 800312c:	464d      	mov	r5, r9
 800312e:	40ae      	lsls	r6, r5
 8003130:	4645      	mov	r5, r8
 8003132:	432e      	orrs	r6, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003134:	60be      	str	r6, [r7, #8]
        temp = EXTI->RTSR;
 8003136:	4655      	mov	r5, sl
 8003138:	68ad      	ldr	r5, [r5, #8]
 800313a:	46a9      	mov	r9, r5
        temp &= ~((uint32_t)iocurrent);
 800313c:	4665      	mov	r5, ip
 800313e:	43ef      	mvns	r7, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003140:	684d      	ldr	r5, [r1, #4]
 8003142:	2680      	movs	r6, #128	@ 0x80
 8003144:	0376      	lsls	r6, r6, #13
 8003146:	4235      	tst	r5, r6
 8003148:	d000      	beq.n	800314c <HAL_GPIO_Init+0x70>
 800314a:	e08e      	b.n	800326a <HAL_GPIO_Init+0x18e>
        temp &= ~((uint32_t)iocurrent);
 800314c:	464e      	mov	r6, r9
 800314e:	403e      	ands	r6, r7
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8003150:	4655      	mov	r5, sl
 8003152:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8003154:	68ee      	ldr	r6, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003156:	684d      	ldr	r5, [r1, #4]
 8003158:	02ad      	lsls	r5, r5, #10
 800315a:	d500      	bpl.n	800315e <HAL_GPIO_Init+0x82>
 800315c:	e089      	b.n	8003272 <HAL_GPIO_Init+0x196>
        temp &= ~((uint32_t)iocurrent);
 800315e:	403e      	ands	r6, r7
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8003160:	4655      	mov	r5, sl
 8003162:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR;
 8003164:	686e      	ldr	r6, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003166:	684d      	ldr	r5, [r1, #4]
 8003168:	03ad      	lsls	r5, r5, #14
 800316a:	d500      	bpl.n	800316e <HAL_GPIO_Init+0x92>
 800316c:	e084      	b.n	8003278 <HAL_GPIO_Init+0x19c>
        temp &= ~((uint32_t)iocurrent);
 800316e:	403e      	ands	r6, r7
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8003170:	4655      	mov	r5, sl
 8003172:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003174:	682e      	ldr	r6, [r5, #0]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003176:	684d      	ldr	r5, [r1, #4]
 8003178:	03ed      	lsls	r5, r5, #15
 800317a:	d500      	bpl.n	800317e <HAL_GPIO_Init+0xa2>
 800317c:	e07f      	b.n	800327e <HAL_GPIO_Init+0x1a2>
        temp &= ~((uint32_t)iocurrent);
 800317e:	403e      	ands	r6, r7
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8003180:	4655      	mov	r5, sl
 8003182:	602e      	str	r6, [r5, #0]
      }
    }
    position++;
 8003184:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8003186:	680f      	ldr	r7, [r1, #0]
 8003188:	3202      	adds	r2, #2
 800318a:	003e      	movs	r6, r7
 800318c:	40de      	lsrs	r6, r3
 800318e:	d07a      	beq.n	8003286 <HAL_GPIO_Init+0x1aa>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003190:	2601      	movs	r6, #1
 8003192:	409e      	lsls	r6, r3
 8003194:	003d      	movs	r5, r7
 8003196:	4035      	ands	r5, r6
 8003198:	46ac      	mov	ip, r5
    if (iocurrent)
 800319a:	4237      	tst	r7, r6
 800319c:	d0f2      	beq.n	8003184 <HAL_GPIO_Init+0xa8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800319e:	684f      	ldr	r7, [r1, #4]
 80031a0:	4027      	ands	r7, r4
 80031a2:	3f01      	subs	r7, #1
 80031a4:	2f01      	cmp	r7, #1
 80031a6:	d9ac      	bls.n	8003102 <HAL_GPIO_Init+0x26>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031a8:	684e      	ldr	r6, [r1, #4]
 80031aa:	4026      	ands	r6, r4
 80031ac:	2e03      	cmp	r6, #3
 80031ae:	d022      	beq.n	80031f6 <HAL_GPIO_Init+0x11a>
        temp = GPIOx->PUPDR;
 80031b0:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031b2:	0026      	movs	r6, r4
 80031b4:	4096      	lsls	r6, r2
 80031b6:	43b7      	bics	r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031b8:	688e      	ldr	r6, [r1, #8]
 80031ba:	4096      	lsls	r6, r2
 80031bc:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 80031be:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031c0:	684e      	ldr	r6, [r1, #4]
 80031c2:	4026      	ands	r6, r4
 80031c4:	2e02      	cmp	r6, #2
 80031c6:	d116      	bne.n	80031f6 <HAL_GPIO_Init+0x11a>
        temp = GPIOx->AFR[position >> 3U];
 80031c8:	08de      	lsrs	r6, r3, #3
 80031ca:	00b6      	lsls	r6, r6, #2
 80031cc:	1985      	adds	r5, r0, r6
 80031ce:	9501      	str	r5, [sp, #4]
 80031d0:	6a2d      	ldr	r5, [r5, #32]
 80031d2:	46a9      	mov	r9, r5
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80031d4:	2707      	movs	r7, #7
 80031d6:	401f      	ands	r7, r3
 80031d8:	00bf      	lsls	r7, r7, #2
 80031da:	250f      	movs	r5, #15
 80031dc:	40bd      	lsls	r5, r7
 80031de:	46a8      	mov	r8, r5
 80031e0:	464d      	mov	r5, r9
 80031e2:	4646      	mov	r6, r8
 80031e4:	43b5      	bics	r5, r6
 80031e6:	46a9      	mov	r9, r5
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80031e8:	690d      	ldr	r5, [r1, #16]
 80031ea:	40bd      	lsls	r5, r7
 80031ec:	002f      	movs	r7, r5
 80031ee:	464d      	mov	r5, r9
 80031f0:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3U] = temp;
 80031f2:	9d01      	ldr	r5, [sp, #4]
 80031f4:	622f      	str	r7, [r5, #32]
      temp = GPIOx->MODER;
 80031f6:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80031f8:	0026      	movs	r6, r4
 80031fa:	4096      	lsls	r6, r2
 80031fc:	43b7      	bics	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031fe:	684e      	ldr	r6, [r1, #4]
 8003200:	4026      	ands	r6, r4
 8003202:	4096      	lsls	r6, r2
 8003204:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8003206:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003208:	684e      	ldr	r6, [r1, #4]
 800320a:	25c0      	movs	r5, #192	@ 0xc0
 800320c:	02ad      	lsls	r5, r5, #10
 800320e:	422e      	tst	r6, r5
 8003210:	d0b8      	beq.n	8003184 <HAL_GPIO_Init+0xa8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003212:	465d      	mov	r5, fp
 8003214:	6b6e      	ldr	r6, [r5, #52]	@ 0x34
 8003216:	2501      	movs	r5, #1
 8003218:	432e      	orrs	r6, r5
 800321a:	465d      	mov	r5, fp
 800321c:	636e      	str	r6, [r5, #52]	@ 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 800321e:	089f      	lsrs	r7, r3, #2
 8003220:	00bf      	lsls	r7, r7, #2
 8003222:	4d1e      	ldr	r5, [pc, #120]	@ (800329c <HAL_GPIO_Init+0x1c0>)
 8003224:	46a8      	mov	r8, r5
 8003226:	4447      	add	r7, r8
 8003228:	68bd      	ldr	r5, [r7, #8]
 800322a:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800322c:	0025      	movs	r5, r4
 800322e:	401d      	ands	r5, r3
 8003230:	00ad      	lsls	r5, r5, #2
 8003232:	46a9      	mov	r9, r5
 8003234:	250f      	movs	r5, #15
 8003236:	464e      	mov	r6, r9
 8003238:	40b5      	lsls	r5, r6
 800323a:	9e01      	ldr	r6, [sp, #4]
 800323c:	43ae      	bics	r6, r5
 800323e:	46b0      	mov	r8, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003240:	25a0      	movs	r5, #160	@ 0xa0
 8003242:	05ed      	lsls	r5, r5, #23
 8003244:	42a8      	cmp	r0, r5
 8003246:	d100      	bne.n	800324a <HAL_GPIO_Init+0x16e>
 8003248:	e76f      	b.n	800312a <HAL_GPIO_Init+0x4e>
 800324a:	4e15      	ldr	r6, [pc, #84]	@ (80032a0 <HAL_GPIO_Init+0x1c4>)
 800324c:	42b0      	cmp	r0, r6
 800324e:	d008      	beq.n	8003262 <HAL_GPIO_Init+0x186>
 8003250:	4e14      	ldr	r6, [pc, #80]	@ (80032a4 <HAL_GPIO_Init+0x1c8>)
 8003252:	42b0      	cmp	r0, r6
 8003254:	d007      	beq.n	8003266 <HAL_GPIO_Init+0x18a>
 8003256:	4d14      	ldr	r5, [pc, #80]	@ (80032a8 <HAL_GPIO_Init+0x1cc>)
 8003258:	1946      	adds	r6, r0, r5
 800325a:	1e75      	subs	r5, r6, #1
 800325c:	41ae      	sbcs	r6, r5
 800325e:	3605      	adds	r6, #5
 8003260:	e764      	b.n	800312c <HAL_GPIO_Init+0x50>
 8003262:	2601      	movs	r6, #1
 8003264:	e762      	b.n	800312c <HAL_GPIO_Init+0x50>
 8003266:	2602      	movs	r6, #2
 8003268:	e760      	b.n	800312c <HAL_GPIO_Init+0x50>
          temp |= iocurrent;
 800326a:	4665      	mov	r5, ip
 800326c:	464e      	mov	r6, r9
 800326e:	432e      	orrs	r6, r5
 8003270:	e76e      	b.n	8003150 <HAL_GPIO_Init+0x74>
          temp |= iocurrent;
 8003272:	4665      	mov	r5, ip
 8003274:	432e      	orrs	r6, r5
 8003276:	e773      	b.n	8003160 <HAL_GPIO_Init+0x84>
          temp |= iocurrent;
 8003278:	4665      	mov	r5, ip
 800327a:	432e      	orrs	r6, r5
 800327c:	e778      	b.n	8003170 <HAL_GPIO_Init+0x94>
          temp |= iocurrent;
 800327e:	4665      	mov	r5, ip
 8003280:	4335      	orrs	r5, r6
 8003282:	002e      	movs	r6, r5
 8003284:	e77c      	b.n	8003180 <HAL_GPIO_Init+0xa4>
  }
}
 8003286:	b003      	add	sp, #12
 8003288:	bcf0      	pop	{r4, r5, r6, r7}
 800328a:	46bb      	mov	fp, r7
 800328c:	46b2      	mov	sl, r6
 800328e:	46a9      	mov	r9, r5
 8003290:	46a0      	mov	r8, r4
 8003292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003294:	40021000 	.word	0x40021000
 8003298:	40010400 	.word	0x40010400
 800329c:	40010000 	.word	0x40010000
 80032a0:	50000400 	.word	0x50000400
 80032a4:	50000800 	.word	0x50000800
 80032a8:	afffe400 	.word	0xafffe400

080032ac <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032ac:	6900      	ldr	r0, [r0, #16]
 80032ae:	4008      	ands	r0, r1
 80032b0:	1e43      	subs	r3, r0, #1
 80032b2:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80032b4:	b2c0      	uxtb	r0, r0
}
 80032b6:	4770      	bx	lr

080032b8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032b8:	2a00      	cmp	r2, #0
 80032ba:	d001      	beq.n	80032c0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032bc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80032be:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80032c0:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80032c2:	e7fc      	b.n	80032be <HAL_GPIO_WritePin+0x6>

080032c4 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032c4:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032c6:	0013      	movs	r3, r2
 80032c8:	400b      	ands	r3, r1
 80032ca:	041b      	lsls	r3, r3, #16
 80032cc:	4391      	bics	r1, r2
 80032ce:	430b      	orrs	r3, r1
 80032d0:	6183      	str	r3, [r0, #24]
}
 80032d2:	4770      	bx	lr

080032d4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80032d4:	6802      	ldr	r2, [r0, #0]
 80032d6:	6993      	ldr	r3, [r2, #24]
 80032d8:	079b      	lsls	r3, r3, #30
 80032da:	d501      	bpl.n	80032e0 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80032dc:	2300      	movs	r3, #0
 80032de:	6293      	str	r3, [r2, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032e0:	6803      	ldr	r3, [r0, #0]
 80032e2:	699a      	ldr	r2, [r3, #24]
 80032e4:	07d2      	lsls	r2, r2, #31
 80032e6:	d403      	bmi.n	80032f0 <I2C_Flush_TXDR+0x1c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80032e8:	699a      	ldr	r2, [r3, #24]
 80032ea:	2101      	movs	r1, #1
 80032ec:	430a      	orrs	r2, r1
 80032ee:	619a      	str	r2, [r3, #24]
  }
}
 80032f0:	4770      	bx	lr
	...

080032f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80032f4:	b530      	push	{r4, r5, lr}
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80032f6:	6800      	ldr	r0, [r0, #0]
 80032f8:	6844      	ldr	r4, [r0, #4]
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80032fa:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032fc:	9d03      	ldr	r5, [sp, #12]
 80032fe:	432b      	orrs	r3, r5
 8003300:	431a      	orrs	r2, r3
 8003302:	0589      	lsls	r1, r1, #22
 8003304:	0d89      	lsrs	r1, r1, #22
 8003306:	430a      	orrs	r2, r1
 8003308:	0052      	lsls	r2, r2, #1
 800330a:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800330c:	0d6b      	lsrs	r3, r5, #21
 800330e:	2180      	movs	r1, #128	@ 0x80
 8003310:	00c9      	lsls	r1, r1, #3
 8003312:	400b      	ands	r3, r1
 8003314:	4902      	ldr	r1, [pc, #8]	@ (8003320 <I2C_TransferConfig+0x2c>)
 8003316:	430b      	orrs	r3, r1
 8003318:	439c      	bics	r4, r3
 800331a:	4322      	orrs	r2, r4
 800331c:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800331e:	bd30      	pop	{r4, r5, pc}
 8003320:	03ff63ff 	.word	0x03ff63ff

08003324 <I2C_IsErrorOccurred>:
{
 8003324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003326:	46d6      	mov	lr, sl
 8003328:	464f      	mov	r7, r9
 800332a:	4646      	mov	r6, r8
 800332c:	b5c0      	push	{r6, r7, lr}
 800332e:	0004      	movs	r4, r0
 8003330:	000d      	movs	r5, r1
 8003332:	4690      	mov	r8, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8003334:	6801      	ldr	r1, [r0, #0]
 8003336:	698b      	ldr	r3, [r1, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003338:	2210      	movs	r2, #16
 800333a:	0016      	movs	r6, r2
 800333c:	401e      	ands	r6, r3
  HAL_StatusTypeDef status = HAL_OK;
 800333e:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003340:	421a      	tst	r2, r3
 8003342:	d044      	beq.n	80033ce <I2C_IsErrorOccurred+0xaa>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003344:	2310      	movs	r3, #16
 8003346:	61cb      	str	r3, [r1, #28]
  uint32_t error_code = 0;
 8003348:	2300      	movs	r3, #0
 800334a:	4699      	mov	r9, r3
  HAL_StatusTypeDef status = HAL_OK;
 800334c:	2600      	movs	r6, #0
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800334e:	2720      	movs	r7, #32
 8003350:	6821      	ldr	r1, [r4, #0]
 8003352:	698b      	ldr	r3, [r1, #24]
 8003354:	421f      	tst	r7, r3
 8003356:	d131      	bne.n	80033bc <I2C_IsErrorOccurred+0x98>
 8003358:	2e00      	cmp	r6, #0
 800335a:	d133      	bne.n	80033c4 <I2C_IsErrorOccurred+0xa0>
      if (Timeout != HAL_MAX_DELAY)
 800335c:	1c6b      	adds	r3, r5, #1
 800335e:	d0f8      	beq.n	8003352 <I2C_IsErrorOccurred+0x2e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003360:	f7ff fc66 	bl	8002c30 <HAL_GetTick>
 8003364:	4643      	mov	r3, r8
 8003366:	1ac0      	subs	r0, r0, r3
 8003368:	42a8      	cmp	r0, r5
 800336a:	d801      	bhi.n	8003370 <I2C_IsErrorOccurred+0x4c>
 800336c:	2d00      	cmp	r5, #0
 800336e:	d1ef      	bne.n	8003350 <I2C_IsErrorOccurred+0x2c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003370:	6822      	ldr	r2, [r4, #0]
 8003372:	6850      	ldr	r0, [r2, #4]
          tmp2 = hi2c->Mode;
 8003374:	2342      	movs	r3, #66	@ 0x42
 8003376:	5ce3      	ldrb	r3, [r4, r3]
 8003378:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800337a:	6991      	ldr	r1, [r2, #24]
 800337c:	0409      	lsls	r1, r1, #16
 800337e:	d503      	bpl.n	8003388 <I2C_IsErrorOccurred+0x64>
 8003380:	0440      	lsls	r0, r0, #17
 8003382:	d401      	bmi.n	8003388 <I2C_IsErrorOccurred+0x64>
              (tmp1 != I2C_CR2_STOP) && \
 8003384:	2b20      	cmp	r3, #32
 8003386:	d110      	bne.n	80033aa <I2C_IsErrorOccurred+0x86>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003388:	2320      	movs	r3, #32
 800338a:	469a      	mov	sl, r3
 800338c:	6823      	ldr	r3, [r4, #0]
 800338e:	699b      	ldr	r3, [r3, #24]
 8003390:	4652      	mov	r2, sl
 8003392:	421a      	tst	r2, r3
 8003394:	d1dc      	bne.n	8003350 <I2C_IsErrorOccurred+0x2c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003396:	f7ff fc4b 	bl	8002c30 <HAL_GetTick>
 800339a:	4643      	mov	r3, r8
 800339c:	1ac0      	subs	r0, r0, r3
 800339e:	2819      	cmp	r0, #25
 80033a0:	d9f4      	bls.n	800338c <I2C_IsErrorOccurred+0x68>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80033a2:	2320      	movs	r3, #32
 80033a4:	4699      	mov	r9, r3
              status = HAL_ERROR;
 80033a6:	2601      	movs	r6, #1
 80033a8:	e7d2      	b.n	8003350 <I2C_IsErrorOccurred+0x2c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033aa:	6851      	ldr	r1, [r2, #4]
 80033ac:	2380      	movs	r3, #128	@ 0x80
 80033ae:	01db      	lsls	r3, r3, #7
 80033b0:	430b      	orrs	r3, r1
 80033b2:	6053      	str	r3, [r2, #4]
            tickstart = HAL_GetTick();
 80033b4:	f7ff fc3c 	bl	8002c30 <HAL_GetTick>
 80033b8:	4680      	mov	r8, r0
 80033ba:	e7e5      	b.n	8003388 <I2C_IsErrorOccurred+0x64>
    if (status == HAL_OK)
 80033bc:	2e00      	cmp	r6, #0
 80033be:	d101      	bne.n	80033c4 <I2C_IsErrorOccurred+0xa0>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033c0:	2320      	movs	r3, #32
 80033c2:	61cb      	str	r3, [r1, #28]
    error_code |= HAL_I2C_ERROR_AF;
 80033c4:	2604      	movs	r6, #4
 80033c6:	464b      	mov	r3, r9
 80033c8:	4333      	orrs	r3, r6
 80033ca:	001e      	movs	r6, r3
    status = HAL_ERROR;
 80033cc:	2001      	movs	r0, #1
  itflag = hi2c->Instance->ISR;
 80033ce:	6822      	ldr	r2, [r4, #0]
 80033d0:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80033d2:	05d9      	lsls	r1, r3, #23
 80033d4:	d504      	bpl.n	80033e0 <I2C_IsErrorOccurred+0xbc>
    error_code |= HAL_I2C_ERROR_BERR;
 80033d6:	2101      	movs	r1, #1
 80033d8:	430e      	orrs	r6, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033da:	31ff      	adds	r1, #255	@ 0xff
 80033dc:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80033de:	2001      	movs	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80033e0:	055a      	lsls	r2, r3, #21
 80033e2:	d526      	bpl.n	8003432 <I2C_IsErrorOccurred+0x10e>
    error_code |= HAL_I2C_ERROR_OVR;
 80033e4:	2208      	movs	r2, #8
 80033e6:	4316      	orrs	r6, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033e8:	6822      	ldr	r2, [r4, #0]
 80033ea:	2180      	movs	r1, #128	@ 0x80
 80033ec:	00c9      	lsls	r1, r1, #3
 80033ee:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80033f0:	059b      	lsls	r3, r3, #22
 80033f2:	d505      	bpl.n	8003400 <I2C_IsErrorOccurred+0xdc>
    error_code |= HAL_I2C_ERROR_ARLO;
 80033f4:	2302      	movs	r3, #2
 80033f6:	431e      	orrs	r6, r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	2280      	movs	r2, #128	@ 0x80
 80033fc:	0092      	lsls	r2, r2, #2
 80033fe:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8003400:	0020      	movs	r0, r4
 8003402:	f7ff ff67 	bl	80032d4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8003406:	6822      	ldr	r2, [r4, #0]
 8003408:	6853      	ldr	r3, [r2, #4]
 800340a:	490c      	ldr	r1, [pc, #48]	@ (800343c <I2C_IsErrorOccurred+0x118>)
 800340c:	400b      	ands	r3, r1
 800340e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8003410:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003412:	4333      	orrs	r3, r6
 8003414:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003416:	2341      	movs	r3, #65	@ 0x41
 8003418:	2220      	movs	r2, #32
 800341a:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800341c:	2300      	movs	r3, #0
 800341e:	3222      	adds	r2, #34	@ 0x22
 8003420:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8003422:	3a02      	subs	r2, #2
 8003424:	54a3      	strb	r3, [r4, r2]
 8003426:	2001      	movs	r0, #1
}
 8003428:	bce0      	pop	{r5, r6, r7}
 800342a:	46ba      	mov	sl, r7
 800342c:	46b1      	mov	r9, r6
 800342e:	46a8      	mov	r8, r5
 8003430:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003432:	059b      	lsls	r3, r3, #22
 8003434:	d4de      	bmi.n	80033f4 <I2C_IsErrorOccurred+0xd0>
  if (status != HAL_OK)
 8003436:	2800      	cmp	r0, #0
 8003438:	d0f6      	beq.n	8003428 <I2C_IsErrorOccurred+0x104>
 800343a:	e7e1      	b.n	8003400 <I2C_IsErrorOccurred+0xdc>
 800343c:	fe00e800 	.word	0xfe00e800

08003440 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003442:	0004      	movs	r4, r0
 8003444:	000d      	movs	r5, r1
 8003446:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003448:	2702      	movs	r7, #2
 800344a:	6823      	ldr	r3, [r4, #0]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	421f      	tst	r7, r3
 8003450:	d120      	bne.n	8003494 <I2C_WaitOnTXISFlagUntilTimeout+0x54>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003452:	0032      	movs	r2, r6
 8003454:	0029      	movs	r1, r5
 8003456:	0020      	movs	r0, r4
 8003458:	f7ff ff64 	bl	8003324 <I2C_IsErrorOccurred>
 800345c:	2800      	cmp	r0, #0
 800345e:	d11b      	bne.n	8003498 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8003460:	1c6b      	adds	r3, r5, #1
 8003462:	d0f2      	beq.n	800344a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003464:	f7ff fbe4 	bl	8002c30 <HAL_GetTick>
 8003468:	1b80      	subs	r0, r0, r6
 800346a:	42a8      	cmp	r0, r5
 800346c:	d801      	bhi.n	8003472 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800346e:	2d00      	cmp	r5, #0
 8003470:	d1eb      	bne.n	800344a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003472:	6823      	ldr	r3, [r4, #0]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	079b      	lsls	r3, r3, #30
 8003478:	d4e7      	bmi.n	800344a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800347a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800347c:	2220      	movs	r2, #32
 800347e:	4313      	orrs	r3, r2
 8003480:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003482:	2341      	movs	r3, #65	@ 0x41
 8003484:	54e2      	strb	r2, [r4, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003486:	2300      	movs	r3, #0
 8003488:	3222      	adds	r2, #34	@ 0x22
 800348a:	54a3      	strb	r3, [r4, r2]
          __HAL_UNLOCK(hi2c);
 800348c:	3a02      	subs	r2, #2
 800348e:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8003490:	2001      	movs	r0, #1
 8003492:	e000      	b.n	8003496 <I2C_WaitOnTXISFlagUntilTimeout+0x56>
  return HAL_OK;
 8003494:	2000      	movs	r0, #0
}
 8003496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8003498:	2001      	movs	r0, #1
 800349a:	e7fc      	b.n	8003496 <I2C_WaitOnTXISFlagUntilTimeout+0x56>

0800349c <I2C_WaitOnFlagUntilTimeout>:
{
 800349c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800349e:	46c6      	mov	lr, r8
 80034a0:	b500      	push	{lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	4680      	mov	r8, r0
 80034a6:	000e      	movs	r6, r1
 80034a8:	0017      	movs	r7, r2
 80034aa:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034ac:	9201      	str	r2, [sp, #4]
 80034ae:	4643      	mov	r3, r8
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699c      	ldr	r4, [r3, #24]
 80034b4:	4034      	ands	r4, r6
 80034b6:	1ba4      	subs	r4, r4, r6
 80034b8:	4262      	negs	r2, r4
 80034ba:	4154      	adcs	r4, r2
 80034bc:	42bc      	cmp	r4, r7
 80034be:	d122      	bne.n	8003506 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80034c0:	1c6a      	adds	r2, r5, #1
 80034c2:	d0f6      	beq.n	80034b2 <I2C_WaitOnFlagUntilTimeout+0x16>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034c4:	f7ff fbb4 	bl	8002c30 <HAL_GetTick>
 80034c8:	9b08      	ldr	r3, [sp, #32]
 80034ca:	1ac0      	subs	r0, r0, r3
 80034cc:	42a8      	cmp	r0, r5
 80034ce:	d801      	bhi.n	80034d4 <I2C_WaitOnFlagUntilTimeout+0x38>
 80034d0:	2d00      	cmp	r5, #0
 80034d2:	d1ec      	bne.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x12>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80034d4:	4643      	mov	r3, r8
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	4033      	ands	r3, r6
 80034dc:	1b9b      	subs	r3, r3, r6
 80034de:	425a      	negs	r2, r3
 80034e0:	4153      	adcs	r3, r2
 80034e2:	9a01      	ldr	r2, [sp, #4]
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d1e2      	bne.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x12>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034e8:	4643      	mov	r3, r8
 80034ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ec:	2220      	movs	r2, #32
 80034ee:	4313      	orrs	r3, r2
 80034f0:	4641      	mov	r1, r8
 80034f2:	644b      	str	r3, [r1, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80034f4:	2341      	movs	r3, #65	@ 0x41
 80034f6:	54ca      	strb	r2, [r1, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f8:	2300      	movs	r3, #0
 80034fa:	3222      	adds	r2, #34	@ 0x22
 80034fc:	548b      	strb	r3, [r1, r2]
          __HAL_UNLOCK(hi2c);
 80034fe:	3a02      	subs	r2, #2
 8003500:	548b      	strb	r3, [r1, r2]
          return HAL_ERROR;
 8003502:	2001      	movs	r0, #1
 8003504:	e000      	b.n	8003508 <I2C_WaitOnFlagUntilTimeout+0x6c>
  return HAL_OK;
 8003506:	2000      	movs	r0, #0
}
 8003508:	b002      	add	sp, #8
 800350a:	bc80      	pop	{r7}
 800350c:	46b8      	mov	r8, r7
 800350e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003510 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003512:	46c6      	mov	lr, r8
 8003514:	b500      	push	{lr}
 8003516:	0005      	movs	r5, r0
 8003518:	000e      	movs	r6, r1
 800351a:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800351c:	6803      	ldr	r3, [r0, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	069b      	lsls	r3, r3, #26
 8003522:	d428      	bmi.n	8003576 <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003524:	2320      	movs	r3, #32
 8003526:	4698      	mov	r8, r3
 8003528:	e009      	b.n	800353e <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 800352a:	682b      	ldr	r3, [r5, #0]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	4642      	mov	r2, r8
 8003530:	421a      	tst	r2, r3
 8003532:	d013      	beq.n	800355c <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003534:	682b      	ldr	r3, [r5, #0]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	4642      	mov	r2, r8
 800353a:	421a      	tst	r2, r3
 800353c:	d11e      	bne.n	800357c <I2C_WaitOnSTOPFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800353e:	003a      	movs	r2, r7
 8003540:	0031      	movs	r1, r6
 8003542:	0028      	movs	r0, r5
 8003544:	f7ff feee 	bl	8003324 <I2C_IsErrorOccurred>
 8003548:	1e04      	subs	r4, r0, #0
 800354a:	d116      	bne.n	800357a <I2C_WaitOnSTOPFlagUntilTimeout+0x6a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800354c:	f7ff fb70 	bl	8002c30 <HAL_GetTick>
 8003550:	1bc0      	subs	r0, r0, r7
 8003552:	42b0      	cmp	r0, r6
 8003554:	d8e9      	bhi.n	800352a <I2C_WaitOnSTOPFlagUntilTimeout+0x1a>
 8003556:	2e00      	cmp	r6, #0
 8003558:	d1ec      	bne.n	8003534 <I2C_WaitOnSTOPFlagUntilTimeout+0x24>
 800355a:	e7e6      	b.n	800352a <I2C_WaitOnSTOPFlagUntilTimeout+0x1a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800355c:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800355e:	2220      	movs	r2, #32
 8003560:	4313      	orrs	r3, r2
 8003562:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003564:	2341      	movs	r3, #65	@ 0x41
 8003566:	54ea      	strb	r2, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003568:	2300      	movs	r3, #0
 800356a:	3222      	adds	r2, #34	@ 0x22
 800356c:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 800356e:	3a02      	subs	r2, #2
 8003570:	54ab      	strb	r3, [r5, r2]
        return HAL_ERROR;
 8003572:	2401      	movs	r4, #1
 8003574:	e002      	b.n	800357c <I2C_WaitOnSTOPFlagUntilTimeout+0x6c>
  return HAL_OK;
 8003576:	2400      	movs	r4, #0
 8003578:	e000      	b.n	800357c <I2C_WaitOnSTOPFlagUntilTimeout+0x6c>
      return HAL_ERROR;
 800357a:	2401      	movs	r4, #1
}
 800357c:	0020      	movs	r0, r4
 800357e:	bc80      	pop	{r7}
 8003580:	46b8      	mov	r8, r7
 8003582:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003584 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003586:	46ce      	mov	lr, r9
 8003588:	4647      	mov	r7, r8
 800358a:	b580      	push	{r7, lr}
 800358c:	0004      	movs	r4, r0
 800358e:	000e      	movs	r6, r1
 8003590:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003592:	6803      	ldr	r3, [r0, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	075b      	lsls	r3, r3, #29
 8003598:	d44e      	bmi.n	8003638 <I2C_WaitOnRXNEFlagUntilTimeout+0xb4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800359a:	2320      	movs	r3, #32
 800359c:	4699      	mov	r9, r3
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800359e:	3b1c      	subs	r3, #28
 80035a0:	4698      	mov	r8, r3
 80035a2:	e02a      	b.n	80035fa <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80035a4:	699a      	ldr	r2, [r3, #24]
 80035a6:	0752      	lsls	r2, r2, #29
 80035a8:	d502      	bpl.n	80035b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x2c>
 80035aa:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 80035ac:	2a00      	cmp	r2, #0
 80035ae:	d146      	bne.n	800363e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035b0:	699a      	ldr	r2, [r3, #24]
 80035b2:	06d2      	lsls	r2, r2, #27
 80035b4:	d514      	bpl.n	80035e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035b6:	2210      	movs	r2, #16
 80035b8:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80035ba:	2304      	movs	r3, #4
 80035bc:	6463      	str	r3, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035be:	6823      	ldr	r3, [r4, #0]
 80035c0:	2220      	movs	r2, #32
 80035c2:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80035c4:	6821      	ldr	r1, [r4, #0]
 80035c6:	684b      	ldr	r3, [r1, #4]
 80035c8:	481f      	ldr	r0, [pc, #124]	@ (8003648 <I2C_WaitOnRXNEFlagUntilTimeout+0xc4>)
 80035ca:	4003      	ands	r3, r0
 80035cc:	604b      	str	r3, [r1, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 80035ce:	2341      	movs	r3, #65	@ 0x41
 80035d0:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d2:	2300      	movs	r3, #0
 80035d4:	3222      	adds	r2, #34	@ 0x22
 80035d6:	54a3      	strb	r3, [r4, r2]
        __HAL_UNLOCK(hi2c);
 80035d8:	3a02      	subs	r2, #2
 80035da:	54a3      	strb	r3, [r4, r2]
        return HAL_ERROR;
 80035dc:	2501      	movs	r5, #1
 80035de:	e02e      	b.n	800363e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e0:	2300      	movs	r3, #0
 80035e2:	6463      	str	r3, [r4, #68]	@ 0x44
 80035e4:	e7eb      	b.n	80035be <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80035e6:	6823      	ldr	r3, [r4, #0]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	4642      	mov	r2, r8
 80035ec:	421a      	tst	r2, r3
 80035ee:	d018      	beq.n	8003622 <I2C_WaitOnRXNEFlagUntilTimeout+0x9e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035f0:	6823      	ldr	r3, [r4, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	4642      	mov	r2, r8
 80035f6:	421a      	tst	r2, r3
 80035f8:	d121      	bne.n	800363e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fa:	003a      	movs	r2, r7
 80035fc:	0031      	movs	r1, r6
 80035fe:	0020      	movs	r0, r4
 8003600:	f7ff fe90 	bl	8003324 <I2C_IsErrorOccurred>
 8003604:	1e05      	subs	r5, r0, #0
 8003606:	d119      	bne.n	800363c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003608:	6823      	ldr	r3, [r4, #0]
 800360a:	699a      	ldr	r2, [r3, #24]
 800360c:	4649      	mov	r1, r9
 800360e:	4211      	tst	r1, r2
 8003610:	d1c8      	bne.n	80035a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x20>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003612:	f7ff fb0d 	bl	8002c30 <HAL_GetTick>
 8003616:	1bc0      	subs	r0, r0, r7
 8003618:	42b0      	cmp	r0, r6
 800361a:	d8e4      	bhi.n	80035e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800361c:	2e00      	cmp	r6, #0
 800361e:	d1e7      	bne.n	80035f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
 8003620:	e7e1      	b.n	80035e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003622:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003624:	2220      	movs	r2, #32
 8003626:	4313      	orrs	r3, r2
 8003628:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800362a:	2341      	movs	r3, #65	@ 0x41
 800362c:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hi2c);
 800362e:	3b01      	subs	r3, #1
 8003630:	2200      	movs	r2, #0
 8003632:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8003634:	2501      	movs	r5, #1
 8003636:	e002      	b.n	800363e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  return HAL_OK;
 8003638:	2500      	movs	r5, #0
 800363a:	e000      	b.n	800363e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
      return HAL_ERROR;
 800363c:	2501      	movs	r5, #1
}
 800363e:	0028      	movs	r0, r5
 8003640:	bcc0      	pop	{r6, r7}
 8003642:	46b9      	mov	r9, r7
 8003644:	46b0      	mov	r8, r6
 8003646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003648:	fe00e800 	.word	0xfe00e800

0800364c <HAL_I2C_Init>:
{
 800364c:	b510      	push	{r4, lr}
 800364e:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8003650:	d059      	beq.n	8003706 <HAL_I2C_Init+0xba>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003652:	2341      	movs	r3, #65	@ 0x41
 8003654:	5cc3      	ldrb	r3, [r0, r3]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d043      	beq.n	80036e2 <HAL_I2C_Init+0x96>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800365a:	2341      	movs	r3, #65	@ 0x41
 800365c:	2224      	movs	r2, #36	@ 0x24
 800365e:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8003660:	6822      	ldr	r2, [r4, #0]
 8003662:	6813      	ldr	r3, [r2, #0]
 8003664:	2101      	movs	r1, #1
 8003666:	438b      	bics	r3, r1
 8003668:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800366a:	6822      	ldr	r2, [r4, #0]
 800366c:	6863      	ldr	r3, [r4, #4]
 800366e:	4927      	ldr	r1, [pc, #156]	@ (800370c <HAL_I2C_Init+0xc0>)
 8003670:	400b      	ands	r3, r1
 8003672:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003674:	6822      	ldr	r2, [r4, #0]
 8003676:	6893      	ldr	r3, [r2, #8]
 8003678:	4925      	ldr	r1, [pc, #148]	@ (8003710 <HAL_I2C_Init+0xc4>)
 800367a:	400b      	ands	r3, r1
 800367c:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800367e:	68e3      	ldr	r3, [r4, #12]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d034      	beq.n	80036ee <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003684:	6822      	ldr	r2, [r4, #0]
 8003686:	68a1      	ldr	r1, [r4, #8]
 8003688:	2384      	movs	r3, #132	@ 0x84
 800368a:	021b      	lsls	r3, r3, #8
 800368c:	430b      	orrs	r3, r1
 800368e:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003690:	68e3      	ldr	r3, [r4, #12]
 8003692:	2b02      	cmp	r3, #2
 8003694:	d032      	beq.n	80036fc <HAL_I2C_Init+0xb0>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003696:	6822      	ldr	r2, [r4, #0]
 8003698:	6851      	ldr	r1, [r2, #4]
 800369a:	4b1e      	ldr	r3, [pc, #120]	@ (8003714 <HAL_I2C_Init+0xc8>)
 800369c:	430b      	orrs	r3, r1
 800369e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036a0:	6822      	ldr	r2, [r4, #0]
 80036a2:	68d3      	ldr	r3, [r2, #12]
 80036a4:	491a      	ldr	r1, [pc, #104]	@ (8003710 <HAL_I2C_Init+0xc4>)
 80036a6:	400b      	ands	r3, r1
 80036a8:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036aa:	6821      	ldr	r1, [r4, #0]
 80036ac:	6923      	ldr	r3, [r4, #16]
 80036ae:	6962      	ldr	r2, [r4, #20]
 80036b0:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036b2:	69a2      	ldr	r2, [r4, #24]
 80036b4:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60cb      	str	r3, [r1, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036ba:	6822      	ldr	r2, [r4, #0]
 80036bc:	69e3      	ldr	r3, [r4, #28]
 80036be:	6a21      	ldr	r1, [r4, #32]
 80036c0:	430b      	orrs	r3, r1
 80036c2:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80036c4:	6822      	ldr	r2, [r4, #0]
 80036c6:	6813      	ldr	r3, [r2, #0]
 80036c8:	2101      	movs	r1, #1
 80036ca:	430b      	orrs	r3, r1
 80036cc:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036ce:	2300      	movs	r3, #0
 80036d0:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036d2:	2241      	movs	r2, #65	@ 0x41
 80036d4:	311f      	adds	r1, #31
 80036d6:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80036d8:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036da:	3201      	adds	r2, #1
 80036dc:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 80036de:	2000      	movs	r0, #0
}
 80036e0:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80036e2:	3340      	adds	r3, #64	@ 0x40
 80036e4:	2200      	movs	r2, #0
 80036e6:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 80036e8:	f7fe ff08 	bl	80024fc <HAL_I2C_MspInit>
 80036ec:	e7b5      	b.n	800365a <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80036ee:	6822      	ldr	r2, [r4, #0]
 80036f0:	68a1      	ldr	r1, [r4, #8]
 80036f2:	2380      	movs	r3, #128	@ 0x80
 80036f4:	021b      	lsls	r3, r3, #8
 80036f6:	430b      	orrs	r3, r1
 80036f8:	6093      	str	r3, [r2, #8]
 80036fa:	e7c9      	b.n	8003690 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80036fc:	6823      	ldr	r3, [r4, #0]
 80036fe:	2280      	movs	r2, #128	@ 0x80
 8003700:	0112      	lsls	r2, r2, #4
 8003702:	605a      	str	r2, [r3, #4]
 8003704:	e7c7      	b.n	8003696 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8003706:	2001      	movs	r0, #1
 8003708:	e7ea      	b.n	80036e0 <HAL_I2C_Init+0x94>
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	f0ffffff 	.word	0xf0ffffff
 8003710:	ffff7fff 	.word	0xffff7fff
 8003714:	02008000 	.word	0x02008000

08003718 <HAL_I2C_Master_Transmit>:
{
 8003718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800371a:	b085      	sub	sp, #20
 800371c:	0004      	movs	r4, r0
 800371e:	000f      	movs	r7, r1
 8003720:	9202      	str	r2, [sp, #8]
 8003722:	9303      	str	r3, [sp, #12]
 8003724:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003726:	2341      	movs	r3, #65	@ 0x41
 8003728:	5cc3      	ldrb	r3, [r0, r3]
 800372a:	2b20      	cmp	r3, #32
 800372c:	d000      	beq.n	8003730 <HAL_I2C_Master_Transmit+0x18>
 800372e:	e09f      	b.n	8003870 <HAL_I2C_Master_Transmit+0x158>
    __HAL_LOCK(hi2c);
 8003730:	3320      	adds	r3, #32
 8003732:	5cc3      	ldrb	r3, [r0, r3]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d100      	bne.n	800373a <HAL_I2C_Master_Transmit+0x22>
 8003738:	e09d      	b.n	8003876 <HAL_I2C_Master_Transmit+0x15e>
 800373a:	2340      	movs	r3, #64	@ 0x40
 800373c:	2201      	movs	r2, #1
 800373e:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8003740:	f7ff fa76 	bl	8002c30 <HAL_GetTick>
 8003744:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003746:	2180      	movs	r1, #128	@ 0x80
 8003748:	9000      	str	r0, [sp, #0]
 800374a:	2319      	movs	r3, #25
 800374c:	2201      	movs	r2, #1
 800374e:	0209      	lsls	r1, r1, #8
 8003750:	0020      	movs	r0, r4
 8003752:	f7ff fea3 	bl	800349c <I2C_WaitOnFlagUntilTimeout>
 8003756:	2800      	cmp	r0, #0
 8003758:	d000      	beq.n	800375c <HAL_I2C_Master_Transmit+0x44>
 800375a:	e08e      	b.n	800387a <HAL_I2C_Master_Transmit+0x162>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800375c:	2341      	movs	r3, #65	@ 0x41
 800375e:	2221      	movs	r2, #33	@ 0x21
 8003760:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003762:	3301      	adds	r3, #1
 8003764:	3a11      	subs	r2, #17
 8003766:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003768:	2300      	movs	r3, #0
 800376a:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 800376c:	9a02      	ldr	r2, [sp, #8]
 800376e:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003770:	9a03      	ldr	r2, [sp, #12]
 8003772:	8562      	strh	r2, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003774:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003776:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003778:	b29b      	uxth	r3, r3
 800377a:	2bff      	cmp	r3, #255	@ 0xff
 800377c:	d926      	bls.n	80037cc <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800377e:	23ff      	movs	r3, #255	@ 0xff
 8003780:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003782:	3b7f      	subs	r3, #127	@ 0x7f
 8003784:	4a41      	ldr	r2, [pc, #260]	@ (800388c <HAL_I2C_Master_Transmit+0x174>)
 8003786:	9200      	str	r2, [sp, #0]
 8003788:	045b      	lsls	r3, r3, #17
 800378a:	22ff      	movs	r2, #255	@ 0xff
 800378c:	0039      	movs	r1, r7
 800378e:	0020      	movs	r0, r4
 8003790:	f7ff fdb0 	bl	80032f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003794:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003796:	b29b      	uxth	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d134      	bne.n	8003806 <HAL_I2C_Master_Transmit+0xee>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800379c:	0032      	movs	r2, r6
 800379e:	0029      	movs	r1, r5
 80037a0:	0020      	movs	r0, r4
 80037a2:	f7ff feb5 	bl	8003510 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037a6:	2800      	cmp	r0, #0
 80037a8:	d000      	beq.n	80037ac <HAL_I2C_Master_Transmit+0x94>
 80037aa:	e06c      	b.n	8003886 <HAL_I2C_Master_Transmit+0x16e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037ac:	6823      	ldr	r3, [r4, #0]
 80037ae:	2220      	movs	r2, #32
 80037b0:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80037b2:	6821      	ldr	r1, [r4, #0]
 80037b4:	684b      	ldr	r3, [r1, #4]
 80037b6:	4d36      	ldr	r5, [pc, #216]	@ (8003890 <HAL_I2C_Master_Transmit+0x178>)
 80037b8:	402b      	ands	r3, r5
 80037ba:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80037bc:	2341      	movs	r3, #65	@ 0x41
 80037be:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037c0:	2300      	movs	r3, #0
 80037c2:	3222      	adds	r2, #34	@ 0x22
 80037c4:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 80037c6:	3a02      	subs	r2, #2
 80037c8:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 80037ca:	e052      	b.n	8003872 <HAL_I2C_Master_Transmit+0x15a>
      hi2c->XferSize = hi2c->XferCount;
 80037cc:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80037ce:	b292      	uxth	r2, r2
 80037d0:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037d2:	2380      	movs	r3, #128	@ 0x80
 80037d4:	b2d2      	uxtb	r2, r2
 80037d6:	492d      	ldr	r1, [pc, #180]	@ (800388c <HAL_I2C_Master_Transmit+0x174>)
 80037d8:	9100      	str	r1, [sp, #0]
 80037da:	049b      	lsls	r3, r3, #18
 80037dc:	0039      	movs	r1, r7
 80037de:	0020      	movs	r0, r4
 80037e0:	f7ff fd88 	bl	80032f4 <I2C_TransferConfig>
 80037e4:	e7d6      	b.n	8003794 <HAL_I2C_Master_Transmit+0x7c>
          hi2c->XferSize = hi2c->XferCount;
 80037e6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80037e8:	b292      	uxth	r2, r2
 80037ea:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037ec:	2380      	movs	r3, #128	@ 0x80
 80037ee:	b2d2      	uxtb	r2, r2
 80037f0:	2100      	movs	r1, #0
 80037f2:	9100      	str	r1, [sp, #0]
 80037f4:	049b      	lsls	r3, r3, #18
 80037f6:	0039      	movs	r1, r7
 80037f8:	0020      	movs	r0, r4
 80037fa:	f7ff fd7b 	bl	80032f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037fe:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003800:	b29b      	uxth	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0ca      	beq.n	800379c <HAL_I2C_Master_Transmit+0x84>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003806:	0032      	movs	r2, r6
 8003808:	0029      	movs	r1, r5
 800380a:	0020      	movs	r0, r4
 800380c:	f7ff fe18 	bl	8003440 <I2C_WaitOnTXISFlagUntilTimeout>
 8003810:	2800      	cmp	r0, #0
 8003812:	d134      	bne.n	800387e <HAL_I2C_Master_Transmit+0x166>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003814:	6823      	ldr	r3, [r4, #0]
 8003816:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003818:	7812      	ldrb	r2, [r2, #0]
 800381a:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800381c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800381e:	3301      	adds	r3, #1
 8003820:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003822:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003824:	3b01      	subs	r3, #1
 8003826:	b29b      	uxth	r3, r3
 8003828:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800382a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800382c:	3b01      	subs	r3, #1
 800382e:	b29b      	uxth	r3, r3
 8003830:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003832:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003834:	b292      	uxth	r2, r2
 8003836:	2a00      	cmp	r2, #0
 8003838:	d0e1      	beq.n	80037fe <HAL_I2C_Master_Transmit+0xe6>
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1df      	bne.n	80037fe <HAL_I2C_Master_Transmit+0xe6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800383e:	9600      	str	r6, [sp, #0]
 8003840:	002b      	movs	r3, r5
 8003842:	2200      	movs	r2, #0
 8003844:	2180      	movs	r1, #128	@ 0x80
 8003846:	0020      	movs	r0, r4
 8003848:	f7ff fe28 	bl	800349c <I2C_WaitOnFlagUntilTimeout>
 800384c:	2800      	cmp	r0, #0
 800384e:	d118      	bne.n	8003882 <HAL_I2C_Master_Transmit+0x16a>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003850:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003852:	b29b      	uxth	r3, r3
 8003854:	2bff      	cmp	r3, #255	@ 0xff
 8003856:	d9c6      	bls.n	80037e6 <HAL_I2C_Master_Transmit+0xce>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003858:	23ff      	movs	r3, #255	@ 0xff
 800385a:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800385c:	3b7f      	subs	r3, #127	@ 0x7f
 800385e:	2200      	movs	r2, #0
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	045b      	lsls	r3, r3, #17
 8003864:	32ff      	adds	r2, #255	@ 0xff
 8003866:	0039      	movs	r1, r7
 8003868:	0020      	movs	r0, r4
 800386a:	f7ff fd43 	bl	80032f4 <I2C_TransferConfig>
 800386e:	e7c6      	b.n	80037fe <HAL_I2C_Master_Transmit+0xe6>
    return HAL_BUSY;
 8003870:	2002      	movs	r0, #2
}
 8003872:	b005      	add	sp, #20
 8003874:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003876:	2002      	movs	r0, #2
 8003878:	e7fb      	b.n	8003872 <HAL_I2C_Master_Transmit+0x15a>
      return HAL_ERROR;
 800387a:	2001      	movs	r0, #1
 800387c:	e7f9      	b.n	8003872 <HAL_I2C_Master_Transmit+0x15a>
        return HAL_ERROR;
 800387e:	2001      	movs	r0, #1
 8003880:	e7f7      	b.n	8003872 <HAL_I2C_Master_Transmit+0x15a>
          return HAL_ERROR;
 8003882:	2001      	movs	r0, #1
 8003884:	e7f5      	b.n	8003872 <HAL_I2C_Master_Transmit+0x15a>
      return HAL_ERROR;
 8003886:	2001      	movs	r0, #1
 8003888:	e7f3      	b.n	8003872 <HAL_I2C_Master_Transmit+0x15a>
 800388a:	46c0      	nop			@ (mov r8, r8)
 800388c:	80002000 	.word	0x80002000
 8003890:	fe00e800 	.word	0xfe00e800

08003894 <HAL_I2C_Master_Receive>:
{
 8003894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003896:	b085      	sub	sp, #20
 8003898:	0004      	movs	r4, r0
 800389a:	000f      	movs	r7, r1
 800389c:	9202      	str	r2, [sp, #8]
 800389e:	9303      	str	r3, [sp, #12]
 80038a0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80038a2:	2341      	movs	r3, #65	@ 0x41
 80038a4:	5cc3      	ldrb	r3, [r0, r3]
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	d000      	beq.n	80038ac <HAL_I2C_Master_Receive+0x18>
 80038aa:	e09f      	b.n	80039ec <HAL_I2C_Master_Receive+0x158>
    __HAL_LOCK(hi2c);
 80038ac:	3320      	adds	r3, #32
 80038ae:	5cc3      	ldrb	r3, [r0, r3]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d100      	bne.n	80038b6 <HAL_I2C_Master_Receive+0x22>
 80038b4:	e09d      	b.n	80039f2 <HAL_I2C_Master_Receive+0x15e>
 80038b6:	2340      	movs	r3, #64	@ 0x40
 80038b8:	2201      	movs	r2, #1
 80038ba:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 80038bc:	f7ff f9b8 	bl	8002c30 <HAL_GetTick>
 80038c0:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80038c2:	2180      	movs	r1, #128	@ 0x80
 80038c4:	9000      	str	r0, [sp, #0]
 80038c6:	2319      	movs	r3, #25
 80038c8:	2201      	movs	r2, #1
 80038ca:	0209      	lsls	r1, r1, #8
 80038cc:	0020      	movs	r0, r4
 80038ce:	f7ff fde5 	bl	800349c <I2C_WaitOnFlagUntilTimeout>
 80038d2:	2800      	cmp	r0, #0
 80038d4:	d000      	beq.n	80038d8 <HAL_I2C_Master_Receive+0x44>
 80038d6:	e08e      	b.n	80039f6 <HAL_I2C_Master_Receive+0x162>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038d8:	2341      	movs	r3, #65	@ 0x41
 80038da:	2222      	movs	r2, #34	@ 0x22
 80038dc:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80038de:	3301      	adds	r3, #1
 80038e0:	3a12      	subs	r2, #18
 80038e2:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038e4:	2300      	movs	r3, #0
 80038e6:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80038e8:	9a02      	ldr	r2, [sp, #8]
 80038ea:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80038ec:	9a03      	ldr	r2, [sp, #12]
 80038ee:	8562      	strh	r2, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80038f0:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038f2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	2bff      	cmp	r3, #255	@ 0xff
 80038f8:	d926      	bls.n	8003948 <HAL_I2C_Master_Receive+0xb4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80038fa:	23ff      	movs	r3, #255	@ 0xff
 80038fc:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038fe:	3b7f      	subs	r3, #127	@ 0x7f
 8003900:	4a41      	ldr	r2, [pc, #260]	@ (8003a08 <HAL_I2C_Master_Receive+0x174>)
 8003902:	9200      	str	r2, [sp, #0]
 8003904:	045b      	lsls	r3, r3, #17
 8003906:	22ff      	movs	r2, #255	@ 0xff
 8003908:	0039      	movs	r1, r7
 800390a:	0020      	movs	r0, r4
 800390c:	f7ff fcf2 	bl	80032f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003910:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003912:	b29b      	uxth	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	d134      	bne.n	8003982 <HAL_I2C_Master_Receive+0xee>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003918:	0032      	movs	r2, r6
 800391a:	0029      	movs	r1, r5
 800391c:	0020      	movs	r0, r4
 800391e:	f7ff fdf7 	bl	8003510 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003922:	2800      	cmp	r0, #0
 8003924:	d000      	beq.n	8003928 <HAL_I2C_Master_Receive+0x94>
 8003926:	e06c      	b.n	8003a02 <HAL_I2C_Master_Receive+0x16e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003928:	6823      	ldr	r3, [r4, #0]
 800392a:	2220      	movs	r2, #32
 800392c:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800392e:	6821      	ldr	r1, [r4, #0]
 8003930:	684b      	ldr	r3, [r1, #4]
 8003932:	4d36      	ldr	r5, [pc, #216]	@ (8003a0c <HAL_I2C_Master_Receive+0x178>)
 8003934:	402b      	ands	r3, r5
 8003936:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003938:	2341      	movs	r3, #65	@ 0x41
 800393a:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800393c:	2300      	movs	r3, #0
 800393e:	3222      	adds	r2, #34	@ 0x22
 8003940:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8003942:	3a02      	subs	r2, #2
 8003944:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 8003946:	e052      	b.n	80039ee <HAL_I2C_Master_Receive+0x15a>
      hi2c->XferSize = hi2c->XferCount;
 8003948:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800394a:	b292      	uxth	r2, r2
 800394c:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800394e:	2380      	movs	r3, #128	@ 0x80
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	492d      	ldr	r1, [pc, #180]	@ (8003a08 <HAL_I2C_Master_Receive+0x174>)
 8003954:	9100      	str	r1, [sp, #0]
 8003956:	049b      	lsls	r3, r3, #18
 8003958:	0039      	movs	r1, r7
 800395a:	0020      	movs	r0, r4
 800395c:	f7ff fcca 	bl	80032f4 <I2C_TransferConfig>
 8003960:	e7d6      	b.n	8003910 <HAL_I2C_Master_Receive+0x7c>
          hi2c->XferSize = hi2c->XferCount;
 8003962:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003964:	b292      	uxth	r2, r2
 8003966:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003968:	2380      	movs	r3, #128	@ 0x80
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	2100      	movs	r1, #0
 800396e:	9100      	str	r1, [sp, #0]
 8003970:	049b      	lsls	r3, r3, #18
 8003972:	0039      	movs	r1, r7
 8003974:	0020      	movs	r0, r4
 8003976:	f7ff fcbd 	bl	80032f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800397a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800397c:	b29b      	uxth	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0ca      	beq.n	8003918 <HAL_I2C_Master_Receive+0x84>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003982:	0032      	movs	r2, r6
 8003984:	0029      	movs	r1, r5
 8003986:	0020      	movs	r0, r4
 8003988:	f7ff fdfc 	bl	8003584 <I2C_WaitOnRXNEFlagUntilTimeout>
 800398c:	2800      	cmp	r0, #0
 800398e:	d134      	bne.n	80039fa <HAL_I2C_Master_Receive+0x166>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003990:	6823      	ldr	r3, [r4, #0]
 8003992:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003994:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003996:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003998:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800399a:	3301      	adds	r3, #1
 800399c:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 800399e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80039a0:	3b01      	subs	r3, #1
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80039a6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80039a8:	3a01      	subs	r2, #1
 80039aa:	b292      	uxth	r2, r2
 80039ac:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80039ae:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80039b0:	b292      	uxth	r2, r2
 80039b2:	2a00      	cmp	r2, #0
 80039b4:	d0e1      	beq.n	800397a <HAL_I2C_Master_Receive+0xe6>
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1df      	bne.n	800397a <HAL_I2C_Master_Receive+0xe6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80039ba:	9600      	str	r6, [sp, #0]
 80039bc:	002b      	movs	r3, r5
 80039be:	2200      	movs	r2, #0
 80039c0:	2180      	movs	r1, #128	@ 0x80
 80039c2:	0020      	movs	r0, r4
 80039c4:	f7ff fd6a 	bl	800349c <I2C_WaitOnFlagUntilTimeout>
 80039c8:	2800      	cmp	r0, #0
 80039ca:	d118      	bne.n	80039fe <HAL_I2C_Master_Receive+0x16a>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039cc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	2bff      	cmp	r3, #255	@ 0xff
 80039d2:	d9c6      	bls.n	8003962 <HAL_I2C_Master_Receive+0xce>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80039d4:	23ff      	movs	r3, #255	@ 0xff
 80039d6:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039d8:	3b7f      	subs	r3, #127	@ 0x7f
 80039da:	2200      	movs	r2, #0
 80039dc:	9200      	str	r2, [sp, #0]
 80039de:	045b      	lsls	r3, r3, #17
 80039e0:	32ff      	adds	r2, #255	@ 0xff
 80039e2:	0039      	movs	r1, r7
 80039e4:	0020      	movs	r0, r4
 80039e6:	f7ff fc85 	bl	80032f4 <I2C_TransferConfig>
 80039ea:	e7c6      	b.n	800397a <HAL_I2C_Master_Receive+0xe6>
    return HAL_BUSY;
 80039ec:	2002      	movs	r0, #2
}
 80039ee:	b005      	add	sp, #20
 80039f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80039f2:	2002      	movs	r0, #2
 80039f4:	e7fb      	b.n	80039ee <HAL_I2C_Master_Receive+0x15a>
      return HAL_ERROR;
 80039f6:	2001      	movs	r0, #1
 80039f8:	e7f9      	b.n	80039ee <HAL_I2C_Master_Receive+0x15a>
        return HAL_ERROR;
 80039fa:	2001      	movs	r0, #1
 80039fc:	e7f7      	b.n	80039ee <HAL_I2C_Master_Receive+0x15a>
          return HAL_ERROR;
 80039fe:	2001      	movs	r0, #1
 8003a00:	e7f5      	b.n	80039ee <HAL_I2C_Master_Receive+0x15a>
      return HAL_ERROR;
 8003a02:	2001      	movs	r0, #1
 8003a04:	e7f3      	b.n	80039ee <HAL_I2C_Master_Receive+0x15a>
 8003a06:	46c0      	nop			@ (mov r8, r8)
 8003a08:	80002400 	.word	0x80002400
 8003a0c:	fe00e800 	.word	0xfe00e800

08003a10 <HAL_I2C_IsDeviceReady>:
{
 8003a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a12:	46de      	mov	lr, fp
 8003a14:	4657      	mov	r7, sl
 8003a16:	4646      	mov	r6, r8
 8003a18:	b5c0      	push	{r6, r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	0005      	movs	r5, r0
 8003a1e:	9103      	str	r1, [sp, #12]
 8003a20:	4692      	mov	sl, r2
 8003a22:	001c      	movs	r4, r3
  __IO uint32_t I2C_Trials = 0UL;
 8003a24:	2300      	movs	r3, #0
 8003a26:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a28:	3341      	adds	r3, #65	@ 0x41
 8003a2a:	5cc3      	ldrb	r3, [r0, r3]
 8003a2c:	2b20      	cmp	r3, #32
 8003a2e:	d000      	beq.n	8003a32 <HAL_I2C_IsDeviceReady+0x22>
 8003a30:	e09f      	b.n	8003b72 <HAL_I2C_IsDeviceReady+0x162>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003a32:	6803      	ldr	r3, [r0, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	041b      	lsls	r3, r3, #16
 8003a38:	d500      	bpl.n	8003a3c <HAL_I2C_IsDeviceReady+0x2c>
 8003a3a:	e09c      	b.n	8003b76 <HAL_I2C_IsDeviceReady+0x166>
    __HAL_LOCK(hi2c);
 8003a3c:	2340      	movs	r3, #64	@ 0x40
 8003a3e:	5cc3      	ldrb	r3, [r0, r3]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d100      	bne.n	8003a46 <HAL_I2C_IsDeviceReady+0x36>
 8003a44:	e099      	b.n	8003b7a <HAL_I2C_IsDeviceReady+0x16a>
 8003a46:	2340      	movs	r3, #64	@ 0x40
 8003a48:	2201      	movs	r2, #1
 8003a4a:	54c2      	strb	r2, [r0, r3]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	3223      	adds	r2, #35	@ 0x23
 8003a50:	54c2      	strb	r2, [r0, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a52:	2300      	movs	r3, #0
 8003a54:	6443      	str	r3, [r0, #68]	@ 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003a56:	058b      	lsls	r3, r1, #22
 8003a58:	0d9b      	lsrs	r3, r3, #22
 8003a5a:	469b      	mov	fp, r3
 8003a5c:	68eb      	ldr	r3, [r5, #12]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d014      	beq.n	8003a8c <HAL_I2C_IsDeviceReady+0x7c>
 8003a62:	4b4a      	ldr	r3, [pc, #296]	@ (8003b8c <HAL_I2C_IsDeviceReady+0x17c>)
 8003a64:	465a      	mov	r2, fp
 8003a66:	4313      	orrs	r3, r2
 8003a68:	682a      	ldr	r2, [r5, #0]
 8003a6a:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 8003a6c:	f7ff f8e0 	bl	8002c30 <HAL_GetTick>
 8003a70:	0007      	movs	r7, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a72:	682b      	ldr	r3, [r5, #0]
 8003a74:	699a      	ldr	r2, [r3, #24]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a76:	6999      	ldr	r1, [r3, #24]
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a78:	2320      	movs	r3, #32
 8003a7a:	4013      	ands	r3, r2
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a7c:	2210      	movs	r2, #16
 8003a7e:	400a      	ands	r2, r1
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003a80:	4313      	orrs	r3, r2
 8003a82:	d12a      	bne.n	8003ada <HAL_I2C_IsDeviceReady+0xca>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a84:	3320      	adds	r3, #32
 8003a86:	4698      	mov	r8, r3
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a88:	2610      	movs	r6, #16
 8003a8a:	e00d      	b.n	8003aa8 <HAL_I2C_IsDeviceReady+0x98>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003a8c:	9b03      	ldr	r3, [sp, #12]
 8003a8e:	059a      	lsls	r2, r3, #22
 8003a90:	0d92      	lsrs	r2, r2, #22
 8003a92:	4b3f      	ldr	r3, [pc, #252]	@ (8003b90 <HAL_I2C_IsDeviceReady+0x180>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	e7e7      	b.n	8003a68 <HAL_I2C_IsDeviceReady+0x58>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a98:	682a      	ldr	r2, [r5, #0]
 8003a9a:	6993      	ldr	r3, [r2, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a9c:	6992      	ldr	r2, [r2, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a9e:	4641      	mov	r1, r8
 8003aa0:	400b      	ands	r3, r1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003aa2:	4032      	ands	r2, r6
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	d118      	bne.n	8003ada <HAL_I2C_IsDeviceReady+0xca>
        if (Timeout != HAL_MAX_DELAY)
 8003aa8:	1c63      	adds	r3, r4, #1
 8003aaa:	d0f5      	beq.n	8003a98 <HAL_I2C_IsDeviceReady+0x88>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003aac:	f7ff f8c0 	bl	8002c30 <HAL_GetTick>
 8003ab0:	1bc0      	subs	r0, r0, r7
 8003ab2:	42a0      	cmp	r0, r4
 8003ab4:	d801      	bhi.n	8003aba <HAL_I2C_IsDeviceReady+0xaa>
 8003ab6:	2c00      	cmp	r4, #0
 8003ab8:	d1ee      	bne.n	8003a98 <HAL_I2C_IsDeviceReady+0x88>
            hi2c->State = HAL_I2C_STATE_READY;
 8003aba:	2220      	movs	r2, #32
 8003abc:	2341      	movs	r3, #65	@ 0x41
 8003abe:	54ea      	strb	r2, [r5, r3]
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ac0:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	646b      	str	r3, [r5, #68]	@ 0x44
            __HAL_UNLOCK(hi2c);
 8003ac6:	2340      	movs	r3, #64	@ 0x40
 8003ac8:	2200      	movs	r2, #0
 8003aca:	54ea      	strb	r2, [r5, r3]
            return HAL_ERROR;
 8003acc:	2001      	movs	r0, #1
}
 8003ace:	b006      	add	sp, #24
 8003ad0:	bce0      	pop	{r5, r6, r7}
 8003ad2:	46bb      	mov	fp, r7
 8003ad4:	46b2      	mov	sl, r6
 8003ad6:	46a8      	mov	r8, r5
 8003ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003ada:	682b      	ldr	r3, [r5, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	06db      	lsls	r3, r3, #27
 8003ae0:	d522      	bpl.n	8003b28 <HAL_I2C_IsDeviceReady+0x118>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003ae2:	9700      	str	r7, [sp, #0]
 8003ae4:	0023      	movs	r3, r4
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2120      	movs	r1, #32
 8003aea:	0028      	movs	r0, r5
 8003aec:	f7ff fcd6 	bl	800349c <I2C_WaitOnFlagUntilTimeout>
 8003af0:	2800      	cmp	r0, #0
 8003af2:	d146      	bne.n	8003b82 <HAL_I2C_IsDeviceReady+0x172>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003af4:	682b      	ldr	r3, [r5, #0]
 8003af6:	2210      	movs	r2, #16
 8003af8:	61da      	str	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003afa:	682b      	ldr	r3, [r5, #0]
 8003afc:	3210      	adds	r2, #16
 8003afe:	61da      	str	r2, [r3, #28]
      if (I2C_Trials == Trials)
 8003b00:	9b05      	ldr	r3, [sp, #20]
 8003b02:	4553      	cmp	r3, sl
 8003b04:	d022      	beq.n	8003b4c <HAL_I2C_IsDeviceReady+0x13c>
      I2C_Trials++;
 8003b06:	9b05      	ldr	r3, [sp, #20]
 8003b08:	3301      	adds	r3, #1
 8003b0a:	9305      	str	r3, [sp, #20]
    } while (I2C_Trials < Trials);
 8003b0c:	9b05      	ldr	r3, [sp, #20]
 8003b0e:	4553      	cmp	r3, sl
 8003b10:	d3a4      	bcc.n	8003a5c <HAL_I2C_IsDeviceReady+0x4c>
    hi2c->State = HAL_I2C_STATE_READY;
 8003b12:	2220      	movs	r2, #32
 8003b14:	2341      	movs	r3, #65	@ 0x41
 8003b16:	54ea      	strb	r2, [r5, r3]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b18:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_UNLOCK(hi2c);
 8003b1e:	2340      	movs	r3, #64	@ 0x40
 8003b20:	2200      	movs	r2, #0
 8003b22:	54ea      	strb	r2, [r5, r3]
    return HAL_ERROR;
 8003b24:	2001      	movs	r0, #1
 8003b26:	e7d2      	b.n	8003ace <HAL_I2C_IsDeviceReady+0xbe>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003b28:	9700      	str	r7, [sp, #0]
 8003b2a:	0023      	movs	r3, r4
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	2120      	movs	r1, #32
 8003b30:	0028      	movs	r0, r5
 8003b32:	f7ff fcb3 	bl	800349c <I2C_WaitOnFlagUntilTimeout>
 8003b36:	2800      	cmp	r0, #0
 8003b38:	d121      	bne.n	8003b7e <HAL_I2C_IsDeviceReady+0x16e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b3a:	682a      	ldr	r2, [r5, #0]
 8003b3c:	2320      	movs	r3, #32
 8003b3e:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8003b40:	2241      	movs	r2, #65	@ 0x41
 8003b42:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 8003b44:	3320      	adds	r3, #32
 8003b46:	2200      	movs	r2, #0
 8003b48:	54ea      	strb	r2, [r5, r3]
        return HAL_OK;
 8003b4a:	e7c0      	b.n	8003ace <HAL_I2C_IsDeviceReady+0xbe>
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b4c:	682a      	ldr	r2, [r5, #0]
 8003b4e:	6851      	ldr	r1, [r2, #4]
 8003b50:	2380      	movs	r3, #128	@ 0x80
 8003b52:	01db      	lsls	r3, r3, #7
 8003b54:	430b      	orrs	r3, r1
 8003b56:	6053      	str	r3, [r2, #4]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003b58:	9700      	str	r7, [sp, #0]
 8003b5a:	0023      	movs	r3, r4
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	2120      	movs	r1, #32
 8003b60:	0028      	movs	r0, r5
 8003b62:	f7ff fc9b 	bl	800349c <I2C_WaitOnFlagUntilTimeout>
 8003b66:	2800      	cmp	r0, #0
 8003b68:	d10d      	bne.n	8003b86 <HAL_I2C_IsDeviceReady+0x176>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b6a:	682b      	ldr	r3, [r5, #0]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	61da      	str	r2, [r3, #28]
 8003b70:	e7c9      	b.n	8003b06 <HAL_I2C_IsDeviceReady+0xf6>
    return HAL_BUSY;
 8003b72:	2002      	movs	r0, #2
 8003b74:	e7ab      	b.n	8003ace <HAL_I2C_IsDeviceReady+0xbe>
      return HAL_BUSY;
 8003b76:	2002      	movs	r0, #2
 8003b78:	e7a9      	b.n	8003ace <HAL_I2C_IsDeviceReady+0xbe>
    __HAL_LOCK(hi2c);
 8003b7a:	2002      	movs	r0, #2
 8003b7c:	e7a7      	b.n	8003ace <HAL_I2C_IsDeviceReady+0xbe>
          return HAL_ERROR;
 8003b7e:	2001      	movs	r0, #1
 8003b80:	e7a5      	b.n	8003ace <HAL_I2C_IsDeviceReady+0xbe>
          return HAL_ERROR;
 8003b82:	2001      	movs	r0, #1
 8003b84:	e7a3      	b.n	8003ace <HAL_I2C_IsDeviceReady+0xbe>
          return HAL_ERROR;
 8003b86:	2001      	movs	r0, #1
 8003b88:	e7a1      	b.n	8003ace <HAL_I2C_IsDeviceReady+0xbe>
 8003b8a:	46c0      	nop			@ (mov r8, r8)
 8003b8c:	02002800 	.word	0x02002800
 8003b90:	02002000 	.word	0x02002000

08003b94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b94:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b96:	2341      	movs	r3, #65	@ 0x41
 8003b98:	5cc3      	ldrb	r3, [r0, r3]
 8003b9a:	2b20      	cmp	r3, #32
 8003b9c:	d120      	bne.n	8003be0 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b9e:	3320      	adds	r3, #32
 8003ba0:	5cc3      	ldrb	r3, [r0, r3]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d01e      	beq.n	8003be4 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8003ba6:	2440      	movs	r4, #64	@ 0x40
 8003ba8:	2201      	movs	r2, #1
 8003baa:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bac:	2541      	movs	r5, #65	@ 0x41
 8003bae:	2324      	movs	r3, #36	@ 0x24
 8003bb0:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bb2:	6806      	ldr	r6, [r0, #0]
 8003bb4:	6833      	ldr	r3, [r6, #0]
 8003bb6:	4393      	bics	r3, r2
 8003bb8:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bba:	6806      	ldr	r6, [r0, #0]
 8003bbc:	6833      	ldr	r3, [r6, #0]
 8003bbe:	4f0a      	ldr	r7, [pc, #40]	@ (8003be8 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 8003bc0:	403b      	ands	r3, r7
 8003bc2:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003bc4:	6806      	ldr	r6, [r0, #0]
 8003bc6:	6833      	ldr	r3, [r6, #0]
 8003bc8:	430b      	orrs	r3, r1
 8003bca:	6033      	str	r3, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bcc:	6801      	ldr	r1, [r0, #0]
 8003bce:	680b      	ldr	r3, [r1, #0]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bd4:	2320      	movs	r3, #32
 8003bd6:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd8:	2300      	movs	r3, #0
 8003bda:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8003bdc:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8003be0:	2002      	movs	r0, #2
 8003be2:	e7fc      	b.n	8003bde <HAL_I2CEx_ConfigAnalogFilter+0x4a>
    __HAL_LOCK(hi2c);
 8003be4:	2002      	movs	r0, #2
 8003be6:	e7fa      	b.n	8003bde <HAL_I2CEx_ConfigAnalogFilter+0x4a>
 8003be8:	ffffefff 	.word	0xffffefff

08003bec <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003bec:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bee:	2341      	movs	r3, #65	@ 0x41
 8003bf0:	5cc3      	ldrb	r3, [r0, r3]
 8003bf2:	2b20      	cmp	r3, #32
 8003bf4:	d11e      	bne.n	8003c34 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bf6:	3320      	adds	r3, #32
 8003bf8:	5cc3      	ldrb	r3, [r0, r3]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d01c      	beq.n	8003c38 <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 8003bfe:	2440      	movs	r4, #64	@ 0x40
 8003c00:	2201      	movs	r2, #1
 8003c02:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c04:	2541      	movs	r5, #65	@ 0x41
 8003c06:	2324      	movs	r3, #36	@ 0x24
 8003c08:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c0a:	6806      	ldr	r6, [r0, #0]
 8003c0c:	6833      	ldr	r3, [r6, #0]
 8003c0e:	4393      	bics	r3, r2
 8003c10:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c12:	6806      	ldr	r6, [r0, #0]
 8003c14:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c16:	4f09      	ldr	r7, [pc, #36]	@ (8003c3c <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 8003c18:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c1a:	0209      	lsls	r1, r1, #8
 8003c1c:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c1e:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c20:	6801      	ldr	r1, [r0, #0]
 8003c22:	680b      	ldr	r3, [r1, #0]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c28:	2320      	movs	r3, #32
 8003c2a:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8003c30:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8003c34:	2002      	movs	r0, #2
 8003c36:	e7fc      	b.n	8003c32 <HAL_I2CEx_ConfigDigitalFilter+0x46>
    __HAL_LOCK(hi2c);
 8003c38:	2002      	movs	r0, #2
 8003c3a:	e7fa      	b.n	8003c32 <HAL_I2CEx_ConfigDigitalFilter+0x46>
 8003c3c:	fffff0ff 	.word	0xfffff0ff

08003c40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c40:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003c42:	4b27      	ldr	r3, [pc, #156]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c44:	68da      	ldr	r2, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c46:	230c      	movs	r3, #12
 8003c48:	4013      	ands	r3, r2
 8003c4a:	2b08      	cmp	r3, #8
 8003c4c:	d046      	beq.n	8003cdc <HAL_RCC_GetSysClockFreq+0x9c>
 8003c4e:	2b0c      	cmp	r3, #12
 8003c50:	d017      	beq.n	8003c82 <HAL_RCC_GetSysClockFreq+0x42>
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	d008      	beq.n	8003c68 <HAL_RCC_GetSysClockFreq+0x28>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003c56:	4b22      	ldr	r3, [pc, #136]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	041b      	lsls	r3, r3, #16
 8003c5c:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003c5e:	3301      	adds	r3, #1
 8003c60:	2080      	movs	r0, #128	@ 0x80
 8003c62:	0200      	lsls	r0, r0, #8
 8003c64:	4098      	lsls	r0, r3
      break;
 8003c66:	e00b      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x40>
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003c68:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2010      	movs	r0, #16
 8003c6e:	4018      	ands	r0, r3
        sysclockfreq =  (HSI_VALUE >> 2);
 8003c70:	4243      	negs	r3, r0
 8003c72:	4158      	adcs	r0, r3
 8003c74:	4240      	negs	r0, r0
 8003c76:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c78:	4018      	ands	r0, r3
 8003c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003c7c:	469c      	mov	ip, r3
 8003c7e:	4460      	add	r0, ip
    }
  }
  return sysclockfreq;
}
 8003c80:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003c82:	491a      	ldr	r1, [pc, #104]	@ (8003cec <HAL_RCC_GetSysClockFreq+0xac>)
 8003c84:	0293      	lsls	r3, r2, #10
 8003c86:	0f1b      	lsrs	r3, r3, #28
 8003c88:	5cc8      	ldrb	r0, [r1, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003c8a:	0212      	lsls	r2, r2, #8
 8003c8c:	0f94      	lsrs	r4, r2, #30
 8003c8e:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c90:	4b13      	ldr	r3, [pc, #76]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	03db      	lsls	r3, r3, #15
 8003c96:	d509      	bpl.n	8003cac <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003c98:	4a15      	ldr	r2, [pc, #84]	@ (8003cf0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	f7fc fbc9 	bl	8000434 <__aeabi_lmul>
 8003ca2:	0022      	movs	r2, r4
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f7fc fba5 	bl	80003f4 <__aeabi_uldivmod>
 8003caa:	e7e9      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x40>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003cac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	06db      	lsls	r3, r3, #27
 8003cb2:	d509      	bpl.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x88>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8003ce8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	2100      	movs	r1, #0
 8003cba:	f7fc fbbb 	bl	8000434 <__aeabi_lmul>
 8003cbe:	0022      	movs	r2, r4
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	f7fc fb97 	bl	80003f4 <__aeabi_uldivmod>
 8003cc6:	e7db      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003cc8:	4a0a      	ldr	r2, [pc, #40]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003cca:	2300      	movs	r3, #0
 8003ccc:	2100      	movs	r1, #0
 8003cce:	f7fc fbb1 	bl	8000434 <__aeabi_lmul>
 8003cd2:	0022      	movs	r2, r4
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	f7fc fb8d 	bl	80003f4 <__aeabi_uldivmod>
 8003cda:	e7d1      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x40>
  switch (tmpreg & RCC_CFGR_SWS)
 8003cdc:	4804      	ldr	r0, [pc, #16]	@ (8003cf0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003cde:	e7cf      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x40>
 8003ce0:	40021000 	.word	0x40021000
 8003ce4:	00b71b00 	.word	0x00b71b00
 8003ce8:	003d0900 	.word	0x003d0900
 8003cec:	08005ae8 	.word	0x08005ae8
 8003cf0:	007a1200 	.word	0x007a1200
 8003cf4:	00f42400 	.word	0x00f42400

08003cf8 <HAL_RCC_OscConfig>:
{
 8003cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cfa:	46d6      	mov	lr, sl
 8003cfc:	464f      	mov	r7, r9
 8003cfe:	4646      	mov	r6, r8
 8003d00:	b5c0      	push	{r6, r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 8003d06:	d100      	bne.n	8003d0a <HAL_RCC_OscConfig+0x12>
 8003d08:	e299      	b.n	800423e <HAL_RCC_OscConfig+0x546>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d0a:	4bc2      	ldr	r3, [pc, #776]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003d0c:	68da      	ldr	r2, [r3, #12]
 8003d0e:	250c      	movs	r5, #12
 8003d10:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d12:	68de      	ldr	r6, [r3, #12]
 8003d14:	2380      	movs	r3, #128	@ 0x80
 8003d16:	025b      	lsls	r3, r3, #9
 8003d18:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d1a:	6803      	ldr	r3, [r0, #0]
 8003d1c:	07db      	lsls	r3, r3, #31
 8003d1e:	d53c      	bpl.n	8003d9a <HAL_RCC_OscConfig+0xa2>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d20:	2d08      	cmp	r5, #8
 8003d22:	d032      	beq.n	8003d8a <HAL_RCC_OscConfig+0x92>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d24:	2d0c      	cmp	r5, #12
 8003d26:	d02e      	beq.n	8003d86 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d28:	6863      	ldr	r3, [r4, #4]
 8003d2a:	2280      	movs	r2, #128	@ 0x80
 8003d2c:	0252      	lsls	r2, r2, #9
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d05e      	beq.n	8003df0 <HAL_RCC_OscConfig+0xf8>
 8003d32:	22a0      	movs	r2, #160	@ 0xa0
 8003d34:	02d2      	lsls	r2, r2, #11
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d061      	beq.n	8003dfe <HAL_RCC_OscConfig+0x106>
 8003d3a:	4bb6      	ldr	r3, [pc, #728]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	49b6      	ldr	r1, [pc, #728]	@ (8004018 <HAL_RCC_OscConfig+0x320>)
 8003d40:	400a      	ands	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	2180      	movs	r1, #128	@ 0x80
 8003d48:	0249      	lsls	r1, r1, #9
 8003d4a:	400a      	ands	r2, r1
 8003d4c:	9201      	str	r2, [sp, #4]
 8003d4e:	9a01      	ldr	r2, [sp, #4]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	49b2      	ldr	r1, [pc, #712]	@ (800401c <HAL_RCC_OscConfig+0x324>)
 8003d54:	400a      	ands	r2, r1
 8003d56:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d58:	6863      	ldr	r3, [r4, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d05b      	beq.n	8003e16 <HAL_RCC_OscConfig+0x11e>
        tickstart = HAL_GetTick();
 8003d5e:	f7fe ff67 	bl	8002c30 <HAL_GetTick>
 8003d62:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d64:	4bab      	ldr	r3, [pc, #684]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003d66:	4699      	mov	r9, r3
 8003d68:	2380      	movs	r3, #128	@ 0x80
 8003d6a:	029b      	lsls	r3, r3, #10
 8003d6c:	4698      	mov	r8, r3
 8003d6e:	464b      	mov	r3, r9
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4642      	mov	r2, r8
 8003d74:	4213      	tst	r3, r2
 8003d76:	d110      	bne.n	8003d9a <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d78:	f7fe ff5a 	bl	8002c30 <HAL_GetTick>
 8003d7c:	1bc0      	subs	r0, r0, r7
 8003d7e:	2864      	cmp	r0, #100	@ 0x64
 8003d80:	d9f5      	bls.n	8003d6e <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
 8003d82:	2003      	movs	r0, #3
 8003d84:	e25c      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d86:	2e00      	cmp	r6, #0
 8003d88:	d0ce      	beq.n	8003d28 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d8a:	4ba2      	ldr	r3, [pc, #648]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	039b      	lsls	r3, r3, #14
 8003d90:	d503      	bpl.n	8003d9a <HAL_RCC_OscConfig+0xa2>
 8003d92:	6863      	ldr	r3, [r4, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d100      	bne.n	8003d9a <HAL_RCC_OscConfig+0xa2>
 8003d98:	e258      	b.n	800424c <HAL_RCC_OscConfig+0x554>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d9a:	6823      	ldr	r3, [r4, #0]
 8003d9c:	079b      	lsls	r3, r3, #30
 8003d9e:	d575      	bpl.n	8003e8c <HAL_RCC_OscConfig+0x194>
    hsi_state = RCC_OscInitStruct->HSIState;
 8003da0:	68e3      	ldr	r3, [r4, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003da2:	069a      	lsls	r2, r3, #26
 8003da4:	d505      	bpl.n	8003db2 <HAL_RCC_OscConfig+0xba>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003da6:	489b      	ldr	r0, [pc, #620]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003da8:	6802      	ldr	r2, [r0, #0]
 8003daa:	2120      	movs	r1, #32
 8003dac:	430a      	orrs	r2, r1
 8003dae:	6002      	str	r2, [r0, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003db0:	438b      	bics	r3, r1
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003db2:	2d04      	cmp	r5, #4
 8003db4:	d045      	beq.n	8003e42 <HAL_RCC_OscConfig+0x14a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003db6:	2d0c      	cmp	r5, #12
 8003db8:	d041      	beq.n	8003e3e <HAL_RCC_OscConfig+0x146>
      if(hsi_state != RCC_HSI_OFF)
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d100      	bne.n	8003dc0 <HAL_RCC_OscConfig+0xc8>
 8003dbe:	e0bc      	b.n	8003f3a <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003dc0:	4994      	ldr	r1, [pc, #592]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003dc2:	680a      	ldr	r2, [r1, #0]
 8003dc4:	2009      	movs	r0, #9
 8003dc6:	4382      	bics	r2, r0
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8003dcc:	f7fe ff30 	bl	8002c30 <HAL_GetTick>
 8003dd0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003dd2:	4b90      	ldr	r3, [pc, #576]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003dd4:	4698      	mov	r8, r3
 8003dd6:	2704      	movs	r7, #4
 8003dd8:	4643      	mov	r3, r8
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	421f      	tst	r7, r3
 8003dde:	d000      	beq.n	8003de2 <HAL_RCC_OscConfig+0xea>
 8003de0:	e0a2      	b.n	8003f28 <HAL_RCC_OscConfig+0x230>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003de2:	f7fe ff25 	bl	8002c30 <HAL_GetTick>
 8003de6:	1b80      	subs	r0, r0, r6
 8003de8:	2802      	cmp	r0, #2
 8003dea:	d9f5      	bls.n	8003dd8 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
 8003dec:	2003      	movs	r0, #3
 8003dee:	e227      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003df0:	4a88      	ldr	r2, [pc, #544]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003df2:	6811      	ldr	r1, [r2, #0]
 8003df4:	2380      	movs	r3, #128	@ 0x80
 8003df6:	025b      	lsls	r3, r3, #9
 8003df8:	430b      	orrs	r3, r1
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	e7ac      	b.n	8003d58 <HAL_RCC_OscConfig+0x60>
 8003dfe:	4b85      	ldr	r3, [pc, #532]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003e00:	6819      	ldr	r1, [r3, #0]
 8003e02:	2280      	movs	r2, #128	@ 0x80
 8003e04:	02d2      	lsls	r2, r2, #11
 8003e06:	430a      	orrs	r2, r1
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	6819      	ldr	r1, [r3, #0]
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	0252      	lsls	r2, r2, #9
 8003e10:	430a      	orrs	r2, r1
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	e7a0      	b.n	8003d58 <HAL_RCC_OscConfig+0x60>
        tickstart = HAL_GetTick();
 8003e16:	f7fe ff0b 	bl	8002c30 <HAL_GetTick>
 8003e1a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003e1c:	4b7d      	ldr	r3, [pc, #500]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003e1e:	4699      	mov	r9, r3
 8003e20:	2380      	movs	r3, #128	@ 0x80
 8003e22:	029b      	lsls	r3, r3, #10
 8003e24:	4698      	mov	r8, r3
 8003e26:	464b      	mov	r3, r9
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4642      	mov	r2, r8
 8003e2c:	4213      	tst	r3, r2
 8003e2e:	d0b4      	beq.n	8003d9a <HAL_RCC_OscConfig+0xa2>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e30:	f7fe fefe 	bl	8002c30 <HAL_GetTick>
 8003e34:	1bc0      	subs	r0, r0, r7
 8003e36:	2864      	cmp	r0, #100	@ 0x64
 8003e38:	d9f5      	bls.n	8003e26 <HAL_RCC_OscConfig+0x12e>
            return HAL_TIMEOUT;
 8003e3a:	2003      	movs	r0, #3
 8003e3c:	e200      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e3e:	2e00      	cmp	r6, #0
 8003e40:	d1bb      	bne.n	8003dba <HAL_RCC_OscConfig+0xc2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003e42:	4a74      	ldr	r2, [pc, #464]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003e44:	6812      	ldr	r2, [r2, #0]
 8003e46:	0752      	lsls	r2, r2, #29
 8003e48:	d502      	bpl.n	8003e50 <HAL_RCC_OscConfig+0x158>
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d100      	bne.n	8003e50 <HAL_RCC_OscConfig+0x158>
 8003e4e:	e1ff      	b.n	8004250 <HAL_RCC_OscConfig+0x558>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e50:	4e70      	ldr	r6, [pc, #448]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003e52:	6871      	ldr	r1, [r6, #4]
 8003e54:	6922      	ldr	r2, [r4, #16]
 8003e56:	0212      	lsls	r2, r2, #8
 8003e58:	4871      	ldr	r0, [pc, #452]	@ (8004020 <HAL_RCC_OscConfig+0x328>)
 8003e5a:	4001      	ands	r1, r0
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003e60:	6832      	ldr	r2, [r6, #0]
 8003e62:	2109      	movs	r1, #9
 8003e64:	438a      	bics	r2, r1
 8003e66:	4313      	orrs	r3, r2
 8003e68:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e6a:	f7ff fee9 	bl	8003c40 <HAL_RCC_GetSysClockFreq>
 8003e6e:	68f3      	ldr	r3, [r6, #12]
 8003e70:	496c      	ldr	r1, [pc, #432]	@ (8004024 <HAL_RCC_OscConfig+0x32c>)
 8003e72:	4a6d      	ldr	r2, [pc, #436]	@ (8004028 <HAL_RCC_OscConfig+0x330>)
 8003e74:	061b      	lsls	r3, r3, #24
 8003e76:	0f1b      	lsrs	r3, r3, #28
 8003e78:	5cd3      	ldrb	r3, [r2, r3]
 8003e7a:	40d8      	lsrs	r0, r3
 8003e7c:	6008      	str	r0, [r1, #0]
      status = HAL_InitTick (uwTickPrio);
 8003e7e:	4b6b      	ldr	r3, [pc, #428]	@ (800402c <HAL_RCC_OscConfig+0x334>)
 8003e80:	6818      	ldr	r0, [r3, #0]
 8003e82:	f7fe fe8f 	bl	8002ba4 <HAL_InitTick>
      if(status != HAL_OK)
 8003e86:	2800      	cmp	r0, #0
 8003e88:	d000      	beq.n	8003e8c <HAL_RCC_OscConfig+0x194>
 8003e8a:	e1d9      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e8c:	6823      	ldr	r3, [r4, #0]
 8003e8e:	06db      	lsls	r3, r3, #27
 8003e90:	d52c      	bpl.n	8003eec <HAL_RCC_OscConfig+0x1f4>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e92:	2d00      	cmp	r5, #0
 8003e94:	d167      	bne.n	8003f66 <HAL_RCC_OscConfig+0x26e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e96:	4b5f      	ldr	r3, [pc, #380]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	059b      	lsls	r3, r3, #22
 8003e9c:	d503      	bpl.n	8003ea6 <HAL_RCC_OscConfig+0x1ae>
 8003e9e:	69a3      	ldr	r3, [r4, #24]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d100      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x1ae>
 8003ea4:	e1d6      	b.n	8004254 <HAL_RCC_OscConfig+0x55c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ea6:	4b5b      	ldr	r3, [pc, #364]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	4961      	ldr	r1, [pc, #388]	@ (8004030 <HAL_RCC_OscConfig+0x338>)
 8003eac:	400a      	ands	r2, r1
 8003eae:	6a21      	ldr	r1, [r4, #32]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	605a      	str	r2, [r3, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003eb4:	6859      	ldr	r1, [r3, #4]
 8003eb6:	69e2      	ldr	r2, [r4, #28]
 8003eb8:	0612      	lsls	r2, r2, #24
 8003eba:	0209      	lsls	r1, r1, #8
 8003ebc:	0a09      	lsrs	r1, r1, #8
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	605a      	str	r2, [r3, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003ec2:	68da      	ldr	r2, [r3, #12]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003ec4:	4857      	ldr	r0, [pc, #348]	@ (8004024 <HAL_RCC_OscConfig+0x32c>)
 8003ec6:	6a21      	ldr	r1, [r4, #32]
 8003ec8:	0b49      	lsrs	r1, r1, #13
 8003eca:	3101      	adds	r1, #1
 8003ecc:	2380      	movs	r3, #128	@ 0x80
 8003ece:	021b      	lsls	r3, r3, #8
 8003ed0:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003ed2:	4955      	ldr	r1, [pc, #340]	@ (8004028 <HAL_RCC_OscConfig+0x330>)
 8003ed4:	0612      	lsls	r2, r2, #24
 8003ed6:	0f12      	lsrs	r2, r2, #28
 8003ed8:	5c8a      	ldrb	r2, [r1, r2]
 8003eda:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003edc:	6003      	str	r3, [r0, #0]
        status = HAL_InitTick (uwTickPrio);
 8003ede:	4b53      	ldr	r3, [pc, #332]	@ (800402c <HAL_RCC_OscConfig+0x334>)
 8003ee0:	6818      	ldr	r0, [r3, #0]
 8003ee2:	f7fe fe5f 	bl	8002ba4 <HAL_InitTick>
        if(status != HAL_OK)
 8003ee6:	2800      	cmp	r0, #0
 8003ee8:	d000      	beq.n	8003eec <HAL_RCC_OscConfig+0x1f4>
 8003eea:	e1a9      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eec:	6823      	ldr	r3, [r4, #0]
 8003eee:	071b      	lsls	r3, r3, #28
 8003ef0:	d400      	bmi.n	8003ef4 <HAL_RCC_OscConfig+0x1fc>
 8003ef2:	e0a1      	b.n	8004038 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ef4:	6963      	ldr	r3, [r4, #20]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d076      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x2f0>
      __HAL_RCC_LSI_ENABLE();
 8003efa:	4a46      	ldr	r2, [pc, #280]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003efc:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003efe:	2101      	movs	r1, #1
 8003f00:	430b      	orrs	r3, r1
 8003f02:	6513      	str	r3, [r2, #80]	@ 0x50
      tickstart = HAL_GetTick();
 8003f04:	f7fe fe94 	bl	8002c30 <HAL_GetTick>
 8003f08:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f0a:	4b42      	ldr	r3, [pc, #264]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003f0c:	4698      	mov	r8, r3
 8003f0e:	2702      	movs	r7, #2
 8003f10:	4643      	mov	r3, r8
 8003f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f14:	421f      	tst	r7, r3
 8003f16:	d000      	beq.n	8003f1a <HAL_RCC_OscConfig+0x222>
 8003f18:	e08e      	b.n	8004038 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f1a:	f7fe fe89 	bl	8002c30 <HAL_GetTick>
 8003f1e:	1b80      	subs	r0, r0, r6
 8003f20:	2802      	cmp	r0, #2
 8003f22:	d9f5      	bls.n	8003f10 <HAL_RCC_OscConfig+0x218>
          return HAL_TIMEOUT;
 8003f24:	2003      	movs	r0, #3
 8003f26:	e18b      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f28:	493a      	ldr	r1, [pc, #232]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003f2a:	684a      	ldr	r2, [r1, #4]
 8003f2c:	6923      	ldr	r3, [r4, #16]
 8003f2e:	021b      	lsls	r3, r3, #8
 8003f30:	483b      	ldr	r0, [pc, #236]	@ (8004020 <HAL_RCC_OscConfig+0x328>)
 8003f32:	4002      	ands	r2, r0
 8003f34:	4313      	orrs	r3, r2
 8003f36:	604b      	str	r3, [r1, #4]
 8003f38:	e7a8      	b.n	8003e8c <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_DISABLE();
 8003f3a:	4a36      	ldr	r2, [pc, #216]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003f3c:	6813      	ldr	r3, [r2, #0]
 8003f3e:	2101      	movs	r1, #1
 8003f40:	438b      	bics	r3, r1
 8003f42:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003f44:	f7fe fe74 	bl	8002c30 <HAL_GetTick>
 8003f48:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f4a:	4b32      	ldr	r3, [pc, #200]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003f4c:	4698      	mov	r8, r3
 8003f4e:	2704      	movs	r7, #4
 8003f50:	4643      	mov	r3, r8
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	421f      	tst	r7, r3
 8003f56:	d099      	beq.n	8003e8c <HAL_RCC_OscConfig+0x194>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f58:	f7fe fe6a 	bl	8002c30 <HAL_GetTick>
 8003f5c:	1b80      	subs	r0, r0, r6
 8003f5e:	2802      	cmp	r0, #2
 8003f60:	d9f6      	bls.n	8003f50 <HAL_RCC_OscConfig+0x258>
            return HAL_TIMEOUT;
 8003f62:	2003      	movs	r0, #3
 8003f64:	e16c      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f66:	69a3      	ldr	r3, [r4, #24]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d026      	beq.n	8003fba <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_MSI_ENABLE();
 8003f6c:	4a29      	ldr	r2, [pc, #164]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003f6e:	6811      	ldr	r1, [r2, #0]
 8003f70:	2380      	movs	r3, #128	@ 0x80
 8003f72:	005b      	lsls	r3, r3, #1
 8003f74:	430b      	orrs	r3, r1
 8003f76:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003f78:	f7fe fe5a 	bl	8002c30 <HAL_GetTick>
 8003f7c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f7e:	4b25      	ldr	r3, [pc, #148]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003f80:	4698      	mov	r8, r3
 8003f82:	2780      	movs	r7, #128	@ 0x80
 8003f84:	00bf      	lsls	r7, r7, #2
 8003f86:	4643      	mov	r3, r8
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	423b      	tst	r3, r7
 8003f8c:	d106      	bne.n	8003f9c <HAL_RCC_OscConfig+0x2a4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f8e:	f7fe fe4f 	bl	8002c30 <HAL_GetTick>
 8003f92:	1b80      	subs	r0, r0, r6
 8003f94:	2802      	cmp	r0, #2
 8003f96:	d9f6      	bls.n	8003f86 <HAL_RCC_OscConfig+0x28e>
            return HAL_TIMEOUT;
 8003f98:	2003      	movs	r0, #3
 8003f9a:	e151      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f9c:	491d      	ldr	r1, [pc, #116]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003f9e:	684b      	ldr	r3, [r1, #4]
 8003fa0:	4a23      	ldr	r2, [pc, #140]	@ (8004030 <HAL_RCC_OscConfig+0x338>)
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	6a22      	ldr	r2, [r4, #32]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	604b      	str	r3, [r1, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003faa:	684a      	ldr	r2, [r1, #4]
 8003fac:	69e3      	ldr	r3, [r4, #28]
 8003fae:	061b      	lsls	r3, r3, #24
 8003fb0:	0212      	lsls	r2, r2, #8
 8003fb2:	0a12      	lsrs	r2, r2, #8
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	604b      	str	r3, [r1, #4]
 8003fb8:	e798      	b.n	8003eec <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_MSI_DISABLE();
 8003fba:	4a16      	ldr	r2, [pc, #88]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003fbc:	6813      	ldr	r3, [r2, #0]
 8003fbe:	491d      	ldr	r1, [pc, #116]	@ (8004034 <HAL_RCC_OscConfig+0x33c>)
 8003fc0:	400b      	ands	r3, r1
 8003fc2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003fc4:	f7fe fe34 	bl	8002c30 <HAL_GetTick>
 8003fc8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003fca:	4b12      	ldr	r3, [pc, #72]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003fcc:	4698      	mov	r8, r3
 8003fce:	2780      	movs	r7, #128	@ 0x80
 8003fd0:	00bf      	lsls	r7, r7, #2
 8003fd2:	4643      	mov	r3, r8
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	423b      	tst	r3, r7
 8003fd8:	d088      	beq.n	8003eec <HAL_RCC_OscConfig+0x1f4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fda:	f7fe fe29 	bl	8002c30 <HAL_GetTick>
 8003fde:	1b80      	subs	r0, r0, r6
 8003fe0:	2802      	cmp	r0, #2
 8003fe2:	d9f6      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x2da>
            return HAL_TIMEOUT;
 8003fe4:	2003      	movs	r0, #3
 8003fe6:	e12b      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
      __HAL_RCC_LSI_DISABLE();
 8003fe8:	4a0a      	ldr	r2, [pc, #40]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003fea:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003fec:	2101      	movs	r1, #1
 8003fee:	438b      	bics	r3, r1
 8003ff0:	6513      	str	r3, [r2, #80]	@ 0x50
      tickstart = HAL_GetTick();
 8003ff2:	f7fe fe1d 	bl	8002c30 <HAL_GetTick>
 8003ff6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003ff8:	4b06      	ldr	r3, [pc, #24]	@ (8004014 <HAL_RCC_OscConfig+0x31c>)
 8003ffa:	4698      	mov	r8, r3
 8003ffc:	2702      	movs	r7, #2
 8003ffe:	4643      	mov	r3, r8
 8004000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004002:	421f      	tst	r7, r3
 8004004:	d018      	beq.n	8004038 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004006:	f7fe fe13 	bl	8002c30 <HAL_GetTick>
 800400a:	1b80      	subs	r0, r0, r6
 800400c:	2802      	cmp	r0, #2
 800400e:	d9f6      	bls.n	8003ffe <HAL_RCC_OscConfig+0x306>
          return HAL_TIMEOUT;
 8004010:	2003      	movs	r0, #3
 8004012:	e115      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
 8004014:	40021000 	.word	0x40021000
 8004018:	fffeffff 	.word	0xfffeffff
 800401c:	fffbffff 	.word	0xfffbffff
 8004020:	ffffe0ff 	.word	0xffffe0ff
 8004024:	20000854 	.word	0x20000854
 8004028:	08005afc 	.word	0x08005afc
 800402c:	2000085c 	.word	0x2000085c
 8004030:	ffff1fff 	.word	0xffff1fff
 8004034:	fffffeff 	.word	0xfffffeff
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004038:	6823      	ldr	r3, [r4, #0]
 800403a:	075b      	lsls	r3, r3, #29
 800403c:	d400      	bmi.n	8004040 <HAL_RCC_OscConfig+0x348>
 800403e:	e088      	b.n	8004152 <HAL_RCC_OscConfig+0x45a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004040:	4b86      	ldr	r3, [pc, #536]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 8004042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    FlagStatus       pwrclkchanged = RESET;
 8004044:	2200      	movs	r2, #0
 8004046:	4692      	mov	sl, r2
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	d407      	bmi.n	800405c <HAL_RCC_OscConfig+0x364>
      __HAL_RCC_PWR_CLK_ENABLE();
 800404c:	4a83      	ldr	r2, [pc, #524]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 800404e:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8004050:	2380      	movs	r3, #128	@ 0x80
 8004052:	055b      	lsls	r3, r3, #21
 8004054:	430b      	orrs	r3, r1
 8004056:	6393      	str	r3, [r2, #56]	@ 0x38
      pwrclkchanged = SET;
 8004058:	2301      	movs	r3, #1
 800405a:	469a      	mov	sl, r3
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800405c:	4b80      	ldr	r3, [pc, #512]	@ (8004260 <HAL_RCC_OscConfig+0x568>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	05db      	lsls	r3, r3, #23
 8004062:	d510      	bpl.n	8004086 <HAL_RCC_OscConfig+0x38e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004064:	68a3      	ldr	r3, [r4, #8]
 8004066:	2280      	movs	r2, #128	@ 0x80
 8004068:	0052      	lsls	r2, r2, #1
 800406a:	4293      	cmp	r3, r2
 800406c:	d023      	beq.n	80040b6 <HAL_RCC_OscConfig+0x3be>
 800406e:	2b00      	cmp	r3, #0
 8004070:	d13e      	bne.n	80040f0 <HAL_RCC_OscConfig+0x3f8>
 8004072:	4b7a      	ldr	r3, [pc, #488]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 8004074:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004076:	497b      	ldr	r1, [pc, #492]	@ (8004264 <HAL_RCC_OscConfig+0x56c>)
 8004078:	400a      	ands	r2, r1
 800407a:	651a      	str	r2, [r3, #80]	@ 0x50
 800407c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800407e:	497a      	ldr	r1, [pc, #488]	@ (8004268 <HAL_RCC_OscConfig+0x570>)
 8004080:	400a      	ands	r2, r1
 8004082:	651a      	str	r2, [r3, #80]	@ 0x50
 8004084:	e01d      	b.n	80040c2 <HAL_RCC_OscConfig+0x3ca>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004086:	4a76      	ldr	r2, [pc, #472]	@ (8004260 <HAL_RCC_OscConfig+0x568>)
 8004088:	6811      	ldr	r1, [r2, #0]
 800408a:	2380      	movs	r3, #128	@ 0x80
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	430b      	orrs	r3, r1
 8004090:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004092:	f7fe fdcd 	bl	8002c30 <HAL_GetTick>
 8004096:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004098:	4b71      	ldr	r3, [pc, #452]	@ (8004260 <HAL_RCC_OscConfig+0x568>)
 800409a:	4698      	mov	r8, r3
 800409c:	2780      	movs	r7, #128	@ 0x80
 800409e:	007f      	lsls	r7, r7, #1
 80040a0:	4643      	mov	r3, r8
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	423b      	tst	r3, r7
 80040a6:	d1dd      	bne.n	8004064 <HAL_RCC_OscConfig+0x36c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a8:	f7fe fdc2 	bl	8002c30 <HAL_GetTick>
 80040ac:	1b80      	subs	r0, r0, r6
 80040ae:	2864      	cmp	r0, #100	@ 0x64
 80040b0:	d9f6      	bls.n	80040a0 <HAL_RCC_OscConfig+0x3a8>
          return HAL_TIMEOUT;
 80040b2:	2003      	movs	r0, #3
 80040b4:	e0c4      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040b6:	4a69      	ldr	r2, [pc, #420]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 80040b8:	6d11      	ldr	r1, [r2, #80]	@ 0x50
 80040ba:	2380      	movs	r3, #128	@ 0x80
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	430b      	orrs	r3, r1
 80040c0:	6513      	str	r3, [r2, #80]	@ 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040c2:	68a3      	ldr	r3, [r4, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d02d      	beq.n	8004124 <HAL_RCC_OscConfig+0x42c>
      tickstart = HAL_GetTick();
 80040c8:	f7fe fdb2 	bl	8002c30 <HAL_GetTick>
 80040cc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040ce:	4b63      	ldr	r3, [pc, #396]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 80040d0:	4698      	mov	r8, r3
 80040d2:	2780      	movs	r7, #128	@ 0x80
 80040d4:	00bf      	lsls	r7, r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040d6:	4b65      	ldr	r3, [pc, #404]	@ (800426c <HAL_RCC_OscConfig+0x574>)
 80040d8:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040da:	4643      	mov	r3, r8
 80040dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040de:	423b      	tst	r3, r7
 80040e0:	d134      	bne.n	800414c <HAL_RCC_OscConfig+0x454>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040e2:	f7fe fda5 	bl	8002c30 <HAL_GetTick>
 80040e6:	1b80      	subs	r0, r0, r6
 80040e8:	4548      	cmp	r0, r9
 80040ea:	d9f6      	bls.n	80040da <HAL_RCC_OscConfig+0x3e2>
          return HAL_TIMEOUT;
 80040ec:	2003      	movs	r0, #3
 80040ee:	e0a7      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040f0:	22a0      	movs	r2, #160	@ 0xa0
 80040f2:	00d2      	lsls	r2, r2, #3
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d009      	beq.n	800410c <HAL_RCC_OscConfig+0x414>
 80040f8:	4b58      	ldr	r3, [pc, #352]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 80040fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040fc:	4959      	ldr	r1, [pc, #356]	@ (8004264 <HAL_RCC_OscConfig+0x56c>)
 80040fe:	400a      	ands	r2, r1
 8004100:	651a      	str	r2, [r3, #80]	@ 0x50
 8004102:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004104:	4958      	ldr	r1, [pc, #352]	@ (8004268 <HAL_RCC_OscConfig+0x570>)
 8004106:	400a      	ands	r2, r1
 8004108:	651a      	str	r2, [r3, #80]	@ 0x50
 800410a:	e7da      	b.n	80040c2 <HAL_RCC_OscConfig+0x3ca>
 800410c:	4b53      	ldr	r3, [pc, #332]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 800410e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004110:	3a01      	subs	r2, #1
 8004112:	3aff      	subs	r2, #255	@ 0xff
 8004114:	430a      	orrs	r2, r1
 8004116:	651a      	str	r2, [r3, #80]	@ 0x50
 8004118:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800411a:	2280      	movs	r2, #128	@ 0x80
 800411c:	0052      	lsls	r2, r2, #1
 800411e:	430a      	orrs	r2, r1
 8004120:	651a      	str	r2, [r3, #80]	@ 0x50
 8004122:	e7ce      	b.n	80040c2 <HAL_RCC_OscConfig+0x3ca>
      tickstart = HAL_GetTick();
 8004124:	f7fe fd84 	bl	8002c30 <HAL_GetTick>
 8004128:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800412a:	4b4c      	ldr	r3, [pc, #304]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 800412c:	4698      	mov	r8, r3
 800412e:	2780      	movs	r7, #128	@ 0x80
 8004130:	00bf      	lsls	r7, r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004132:	4b4e      	ldr	r3, [pc, #312]	@ (800426c <HAL_RCC_OscConfig+0x574>)
 8004134:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004136:	4643      	mov	r3, r8
 8004138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800413a:	423b      	tst	r3, r7
 800413c:	d006      	beq.n	800414c <HAL_RCC_OscConfig+0x454>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800413e:	f7fe fd77 	bl	8002c30 <HAL_GetTick>
 8004142:	1b80      	subs	r0, r0, r6
 8004144:	4548      	cmp	r0, r9
 8004146:	d9f6      	bls.n	8004136 <HAL_RCC_OscConfig+0x43e>
          return HAL_TIMEOUT;
 8004148:	2003      	movs	r0, #3
 800414a:	e079      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
    if(pwrclkchanged == SET)
 800414c:	4653      	mov	r3, sl
 800414e:	2b01      	cmp	r3, #1
 8004150:	d01c      	beq.n	800418c <HAL_RCC_OscConfig+0x494>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004152:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  return HAL_OK;
 8004154:	2000      	movs	r0, #0
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004156:	2b00      	cmp	r3, #0
 8004158:	d072      	beq.n	8004240 <HAL_RCC_OscConfig+0x548>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800415a:	2d0c      	cmp	r5, #12
 800415c:	d055      	beq.n	800420a <HAL_RCC_OscConfig+0x512>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800415e:	2b02      	cmp	r3, #2
 8004160:	d01a      	beq.n	8004198 <HAL_RCC_OscConfig+0x4a0>
        __HAL_RCC_PLL_DISABLE();
 8004162:	4a3e      	ldr	r2, [pc, #248]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 8004164:	6813      	ldr	r3, [r2, #0]
 8004166:	4942      	ldr	r1, [pc, #264]	@ (8004270 <HAL_RCC_OscConfig+0x578>)
 8004168:	400b      	ands	r3, r1
 800416a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800416c:	f7fe fd60 	bl	8002c30 <HAL_GetTick>
 8004170:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004172:	4e3a      	ldr	r6, [pc, #232]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 8004174:	2580      	movs	r5, #128	@ 0x80
 8004176:	04ad      	lsls	r5, r5, #18
 8004178:	6833      	ldr	r3, [r6, #0]
 800417a:	422b      	tst	r3, r5
 800417c:	d043      	beq.n	8004206 <HAL_RCC_OscConfig+0x50e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800417e:	f7fe fd57 	bl	8002c30 <HAL_GetTick>
 8004182:	1b00      	subs	r0, r0, r4
 8004184:	2802      	cmp	r0, #2
 8004186:	d9f7      	bls.n	8004178 <HAL_RCC_OscConfig+0x480>
            return HAL_TIMEOUT;
 8004188:	2003      	movs	r0, #3
 800418a:	e059      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
      __HAL_RCC_PWR_CLK_DISABLE();
 800418c:	4a33      	ldr	r2, [pc, #204]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 800418e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004190:	4938      	ldr	r1, [pc, #224]	@ (8004274 <HAL_RCC_OscConfig+0x57c>)
 8004192:	400b      	ands	r3, r1
 8004194:	6393      	str	r3, [r2, #56]	@ 0x38
 8004196:	e7dc      	b.n	8004152 <HAL_RCC_OscConfig+0x45a>
        __HAL_RCC_PLL_DISABLE();
 8004198:	4a30      	ldr	r2, [pc, #192]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 800419a:	6813      	ldr	r3, [r2, #0]
 800419c:	4934      	ldr	r1, [pc, #208]	@ (8004270 <HAL_RCC_OscConfig+0x578>)
 800419e:	400b      	ands	r3, r1
 80041a0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80041a2:	f7fe fd45 	bl	8002c30 <HAL_GetTick>
 80041a6:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80041a8:	4f2c      	ldr	r7, [pc, #176]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 80041aa:	2680      	movs	r6, #128	@ 0x80
 80041ac:	04b6      	lsls	r6, r6, #18
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	4233      	tst	r3, r6
 80041b2:	d006      	beq.n	80041c2 <HAL_RCC_OscConfig+0x4ca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041b4:	f7fe fd3c 	bl	8002c30 <HAL_GetTick>
 80041b8:	1b40      	subs	r0, r0, r5
 80041ba:	2802      	cmp	r0, #2
 80041bc:	d9f7      	bls.n	80041ae <HAL_RCC_OscConfig+0x4b6>
            return HAL_TIMEOUT;
 80041be:	2003      	movs	r0, #3
 80041c0:	e03e      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041c2:	4a26      	ldr	r2, [pc, #152]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 80041c4:	68d1      	ldr	r1, [r2, #12]
 80041c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80041c8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80041ca:	4303      	orrs	r3, r0
 80041cc:	482a      	ldr	r0, [pc, #168]	@ (8004278 <HAL_RCC_OscConfig+0x580>)
 80041ce:	4001      	ands	r1, r0
 80041d0:	430b      	orrs	r3, r1
 80041d2:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80041d4:	430b      	orrs	r3, r1
 80041d6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 80041d8:	6811      	ldr	r1, [r2, #0]
 80041da:	2380      	movs	r3, #128	@ 0x80
 80041dc:	045b      	lsls	r3, r3, #17
 80041de:	430b      	orrs	r3, r1
 80041e0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80041e2:	f7fe fd25 	bl	8002c30 <HAL_GetTick>
 80041e6:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80041e8:	4e1c      	ldr	r6, [pc, #112]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 80041ea:	2580      	movs	r5, #128	@ 0x80
 80041ec:	04ad      	lsls	r5, r5, #18
 80041ee:	6833      	ldr	r3, [r6, #0]
 80041f0:	422b      	tst	r3, r5
 80041f2:	d106      	bne.n	8004202 <HAL_RCC_OscConfig+0x50a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041f4:	f7fe fd1c 	bl	8002c30 <HAL_GetTick>
 80041f8:	1b00      	subs	r0, r0, r4
 80041fa:	2802      	cmp	r0, #2
 80041fc:	d9f7      	bls.n	80041ee <HAL_RCC_OscConfig+0x4f6>
            return HAL_TIMEOUT;
 80041fe:	2003      	movs	r0, #3
 8004200:	e01e      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
  return HAL_OK;
 8004202:	2000      	movs	r0, #0
 8004204:	e01c      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
 8004206:	2000      	movs	r0, #0
 8004208:	e01a      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800420a:	2b01      	cmp	r3, #1
 800420c:	d024      	beq.n	8004258 <HAL_RCC_OscConfig+0x560>
        pll_config = RCC->CFGR;
 800420e:	4b13      	ldr	r3, [pc, #76]	@ (800425c <HAL_RCC_OscConfig+0x564>)
 8004210:	68db      	ldr	r3, [r3, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004212:	2280      	movs	r2, #128	@ 0x80
 8004214:	0252      	lsls	r2, r2, #9
 8004216:	401a      	ands	r2, r3
 8004218:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
          return HAL_ERROR;
 800421a:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800421c:	428a      	cmp	r2, r1
 800421e:	d10f      	bne.n	8004240 <HAL_RCC_OscConfig+0x548>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004220:	22f0      	movs	r2, #240	@ 0xf0
 8004222:	0392      	lsls	r2, r2, #14
 8004224:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004226:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004228:	428a      	cmp	r2, r1
 800422a:	d109      	bne.n	8004240 <HAL_RCC_OscConfig+0x548>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800422c:	22c0      	movs	r2, #192	@ 0xc0
 800422e:	0412      	lsls	r2, r2, #16
 8004230:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004232:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004234:	1a9b      	subs	r3, r3, r2
 8004236:	1e5a      	subs	r2, r3, #1
 8004238:	4193      	sbcs	r3, r2
 800423a:	b2d8      	uxtb	r0, r3
 800423c:	e000      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
    return HAL_ERROR;
 800423e:	2001      	movs	r0, #1
}
 8004240:	b002      	add	sp, #8
 8004242:	bce0      	pop	{r5, r6, r7}
 8004244:	46ba      	mov	sl, r7
 8004246:	46b1      	mov	r9, r6
 8004248:	46a8      	mov	r8, r5
 800424a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800424c:	2001      	movs	r0, #1
 800424e:	e7f7      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
        return HAL_ERROR;
 8004250:	2001      	movs	r0, #1
 8004252:	e7f5      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
        return HAL_ERROR;
 8004254:	2001      	movs	r0, #1
 8004256:	e7f3      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
        return HAL_ERROR;
 8004258:	2001      	movs	r0, #1
 800425a:	e7f1      	b.n	8004240 <HAL_RCC_OscConfig+0x548>
 800425c:	40021000 	.word	0x40021000
 8004260:	40007000 	.word	0x40007000
 8004264:	fffffeff 	.word	0xfffffeff
 8004268:	fffffbff 	.word	0xfffffbff
 800426c:	00001388 	.word	0x00001388
 8004270:	feffffff 	.word	0xfeffffff
 8004274:	efffffff 	.word	0xefffffff
 8004278:	ff02ffff 	.word	0xff02ffff

0800427c <HAL_RCC_ClockConfig>:
{
 800427c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427e:	46ce      	mov	lr, r9
 8004280:	4647      	mov	r7, r8
 8004282:	b580      	push	{r7, lr}
 8004284:	0004      	movs	r4, r0
 8004286:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8004288:	2800      	cmp	r0, #0
 800428a:	d100      	bne.n	800428e <HAL_RCC_ClockConfig+0x12>
 800428c:	e0e2      	b.n	8004454 <HAL_RCC_ClockConfig+0x1d8>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800428e:	4b73      	ldr	r3, [pc, #460]	@ (800445c <HAL_RCC_ClockConfig+0x1e0>)
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	2301      	movs	r3, #1
 8004294:	4013      	ands	r3, r2
 8004296:	428b      	cmp	r3, r1
 8004298:	d31a      	bcc.n	80042d0 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800429a:	6823      	ldr	r3, [r4, #0]
 800429c:	079b      	lsls	r3, r3, #30
 800429e:	d506      	bpl.n	80042ae <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042a0:	4a6f      	ldr	r2, [pc, #444]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 80042a2:	68d3      	ldr	r3, [r2, #12]
 80042a4:	21f0      	movs	r1, #240	@ 0xf0
 80042a6:	438b      	bics	r3, r1
 80042a8:	68a1      	ldr	r1, [r4, #8]
 80042aa:	430b      	orrs	r3, r1
 80042ac:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042ae:	6823      	ldr	r3, [r4, #0]
 80042b0:	07db      	lsls	r3, r3, #31
 80042b2:	d400      	bmi.n	80042b6 <HAL_RCC_ClockConfig+0x3a>
 80042b4:	e08a      	b.n	80043cc <HAL_RCC_ClockConfig+0x150>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042b6:	6862      	ldr	r2, [r4, #4]
 80042b8:	2a02      	cmp	r2, #2
 80042ba:	d023      	beq.n	8004304 <HAL_RCC_ClockConfig+0x88>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042bc:	2a03      	cmp	r2, #3
 80042be:	d046      	beq.n	800434e <HAL_RCC_ClockConfig+0xd2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80042c0:	2a01      	cmp	r2, #1
 80042c2:	d04a      	beq.n	800435a <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80042c4:	4b66      	ldr	r3, [pc, #408]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	059b      	lsls	r3, r3, #22
 80042ca:	d420      	bmi.n	800430e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 80042cc:	2001      	movs	r0, #1
 80042ce:	e0a7      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042d0:	4a62      	ldr	r2, [pc, #392]	@ (800445c <HAL_RCC_ClockConfig+0x1e0>)
 80042d2:	6813      	ldr	r3, [r2, #0]
 80042d4:	2101      	movs	r1, #1
 80042d6:	438b      	bics	r3, r1
 80042d8:	432b      	orrs	r3, r5
 80042da:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80042dc:	f7fe fca8 	bl	8002c30 <HAL_GetTick>
 80042e0:	0006      	movs	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042e2:	4b5e      	ldr	r3, [pc, #376]	@ (800445c <HAL_RCC_ClockConfig+0x1e0>)
 80042e4:	4698      	mov	r8, r3
 80042e6:	2701      	movs	r7, #1
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e8:	4b5e      	ldr	r3, [pc, #376]	@ (8004464 <HAL_RCC_ClockConfig+0x1e8>)
 80042ea:	4699      	mov	r9, r3
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ec:	4643      	mov	r3, r8
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	403b      	ands	r3, r7
 80042f2:	42ab      	cmp	r3, r5
 80042f4:	d0d1      	beq.n	800429a <HAL_RCC_ClockConfig+0x1e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042f6:	f7fe fc9b 	bl	8002c30 <HAL_GetTick>
 80042fa:	1b80      	subs	r0, r0, r6
 80042fc:	4548      	cmp	r0, r9
 80042fe:	d9f5      	bls.n	80042ec <HAL_RCC_ClockConfig+0x70>
        return HAL_TIMEOUT;
 8004300:	2003      	movs	r0, #3
 8004302:	e08d      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004304:	4b56      	ldr	r3, [pc, #344]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	039b      	lsls	r3, r3, #14
 800430a:	d400      	bmi.n	800430e <HAL_RCC_ClockConfig+0x92>
 800430c:	e0a4      	b.n	8004458 <HAL_RCC_ClockConfig+0x1dc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800430e:	4954      	ldr	r1, [pc, #336]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 8004310:	68cb      	ldr	r3, [r1, #12]
 8004312:	2003      	movs	r0, #3
 8004314:	4383      	bics	r3, r0
 8004316:	4313      	orrs	r3, r2
 8004318:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 800431a:	f7fe fc89 	bl	8002c30 <HAL_GetTick>
 800431e:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004320:	6863      	ldr	r3, [r4, #4]
 8004322:	2b02      	cmp	r3, #2
 8004324:	d01f      	beq.n	8004366 <HAL_RCC_ClockConfig+0xea>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004326:	2b03      	cmp	r3, #3
 8004328:	d02e      	beq.n	8004388 <HAL_RCC_ClockConfig+0x10c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800432a:	2b01      	cmp	r3, #1
 800432c:	d03d      	beq.n	80043aa <HAL_RCC_ClockConfig+0x12e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800432e:	4b4c      	ldr	r3, [pc, #304]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 8004330:	4698      	mov	r8, r3
 8004332:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004334:	4b4b      	ldr	r3, [pc, #300]	@ (8004464 <HAL_RCC_ClockConfig+0x1e8>)
 8004336:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004338:	4643      	mov	r3, r8
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	421f      	tst	r7, r3
 800433e:	d045      	beq.n	80043cc <HAL_RCC_ClockConfig+0x150>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004340:	f7fe fc76 	bl	8002c30 <HAL_GetTick>
 8004344:	1b80      	subs	r0, r0, r6
 8004346:	4548      	cmp	r0, r9
 8004348:	d9f6      	bls.n	8004338 <HAL_RCC_ClockConfig+0xbc>
          return HAL_TIMEOUT;
 800434a:	2003      	movs	r0, #3
 800434c:	e068      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800434e:	4b44      	ldr	r3, [pc, #272]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	019b      	lsls	r3, r3, #6
 8004354:	d4db      	bmi.n	800430e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8004356:	2001      	movs	r0, #1
 8004358:	e062      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800435a:	4b41      	ldr	r3, [pc, #260]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	075b      	lsls	r3, r3, #29
 8004360:	d4d5      	bmi.n	800430e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8004362:	2001      	movs	r0, #1
 8004364:	e05c      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004366:	4b3e      	ldr	r3, [pc, #248]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 8004368:	4698      	mov	r8, r3
 800436a:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800436c:	4b3d      	ldr	r3, [pc, #244]	@ (8004464 <HAL_RCC_ClockConfig+0x1e8>)
 800436e:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004370:	4643      	mov	r3, r8
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	403b      	ands	r3, r7
 8004376:	2b08      	cmp	r3, #8
 8004378:	d028      	beq.n	80043cc <HAL_RCC_ClockConfig+0x150>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800437a:	f7fe fc59 	bl	8002c30 <HAL_GetTick>
 800437e:	1b80      	subs	r0, r0, r6
 8004380:	4548      	cmp	r0, r9
 8004382:	d9f5      	bls.n	8004370 <HAL_RCC_ClockConfig+0xf4>
          return HAL_TIMEOUT;
 8004384:	2003      	movs	r0, #3
 8004386:	e04b      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004388:	4b35      	ldr	r3, [pc, #212]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 800438a:	4698      	mov	r8, r3
 800438c:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800438e:	4b35      	ldr	r3, [pc, #212]	@ (8004464 <HAL_RCC_ClockConfig+0x1e8>)
 8004390:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004392:	4643      	mov	r3, r8
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	403b      	ands	r3, r7
 8004398:	2b0c      	cmp	r3, #12
 800439a:	d017      	beq.n	80043cc <HAL_RCC_ClockConfig+0x150>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800439c:	f7fe fc48 	bl	8002c30 <HAL_GetTick>
 80043a0:	1b80      	subs	r0, r0, r6
 80043a2:	4548      	cmp	r0, r9
 80043a4:	d9f5      	bls.n	8004392 <HAL_RCC_ClockConfig+0x116>
          return HAL_TIMEOUT;
 80043a6:	2003      	movs	r0, #3
 80043a8:	e03a      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80043aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 80043ac:	4698      	mov	r8, r3
 80043ae:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043b0:	4b2c      	ldr	r3, [pc, #176]	@ (8004464 <HAL_RCC_ClockConfig+0x1e8>)
 80043b2:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80043b4:	4643      	mov	r3, r8
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	403b      	ands	r3, r7
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	d006      	beq.n	80043cc <HAL_RCC_ClockConfig+0x150>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043be:	f7fe fc37 	bl	8002c30 <HAL_GetTick>
 80043c2:	1b80      	subs	r0, r0, r6
 80043c4:	4548      	cmp	r0, r9
 80043c6:	d9f5      	bls.n	80043b4 <HAL_RCC_ClockConfig+0x138>
          return HAL_TIMEOUT;
 80043c8:	2003      	movs	r0, #3
 80043ca:	e029      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043cc:	4b23      	ldr	r3, [pc, #140]	@ (800445c <HAL_RCC_ClockConfig+0x1e0>)
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	2301      	movs	r3, #1
 80043d2:	4013      	ands	r3, r2
 80043d4:	42ab      	cmp	r3, r5
 80043d6:	d827      	bhi.n	8004428 <HAL_RCC_ClockConfig+0x1ac>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	075b      	lsls	r3, r3, #29
 80043dc:	d506      	bpl.n	80043ec <HAL_RCC_ClockConfig+0x170>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043de:	4a20      	ldr	r2, [pc, #128]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 80043e0:	68d3      	ldr	r3, [r2, #12]
 80043e2:	4921      	ldr	r1, [pc, #132]	@ (8004468 <HAL_RCC_ClockConfig+0x1ec>)
 80043e4:	400b      	ands	r3, r1
 80043e6:	68e1      	ldr	r1, [r4, #12]
 80043e8:	430b      	orrs	r3, r1
 80043ea:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	071b      	lsls	r3, r3, #28
 80043f0:	d507      	bpl.n	8004402 <HAL_RCC_ClockConfig+0x186>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043f2:	491b      	ldr	r1, [pc, #108]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 80043f4:	68ca      	ldr	r2, [r1, #12]
 80043f6:	6923      	ldr	r3, [r4, #16]
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	481c      	ldr	r0, [pc, #112]	@ (800446c <HAL_RCC_ClockConfig+0x1f0>)
 80043fc:	4002      	ands	r2, r0
 80043fe:	4313      	orrs	r3, r2
 8004400:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004402:	f7ff fc1d 	bl	8003c40 <HAL_RCC_GetSysClockFreq>
 8004406:	4b16      	ldr	r3, [pc, #88]	@ (8004460 <HAL_RCC_ClockConfig+0x1e4>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	4919      	ldr	r1, [pc, #100]	@ (8004470 <HAL_RCC_ClockConfig+0x1f4>)
 800440c:	4a19      	ldr	r2, [pc, #100]	@ (8004474 <HAL_RCC_ClockConfig+0x1f8>)
 800440e:	061b      	lsls	r3, r3, #24
 8004410:	0f1b      	lsrs	r3, r3, #28
 8004412:	5cd3      	ldrb	r3, [r2, r3]
 8004414:	40d8      	lsrs	r0, r3
 8004416:	6008      	str	r0, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 8004418:	4b17      	ldr	r3, [pc, #92]	@ (8004478 <HAL_RCC_ClockConfig+0x1fc>)
 800441a:	6818      	ldr	r0, [r3, #0]
 800441c:	f7fe fbc2 	bl	8002ba4 <HAL_InitTick>
}
 8004420:	bcc0      	pop	{r6, r7}
 8004422:	46b9      	mov	r9, r7
 8004424:	46b0      	mov	r8, r6
 8004426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004428:	4a0c      	ldr	r2, [pc, #48]	@ (800445c <HAL_RCC_ClockConfig+0x1e0>)
 800442a:	6813      	ldr	r3, [r2, #0]
 800442c:	2101      	movs	r1, #1
 800442e:	438b      	bics	r3, r1
 8004430:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004432:	f7fe fbfd 	bl	8002c30 <HAL_GetTick>
 8004436:	0005      	movs	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004438:	4f08      	ldr	r7, [pc, #32]	@ (800445c <HAL_RCC_ClockConfig+0x1e0>)
 800443a:	2601      	movs	r6, #1
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800443c:	4b09      	ldr	r3, [pc, #36]	@ (8004464 <HAL_RCC_ClockConfig+0x1e8>)
 800443e:	4698      	mov	r8, r3
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	421e      	tst	r6, r3
 8004444:	d0c8      	beq.n	80043d8 <HAL_RCC_ClockConfig+0x15c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004446:	f7fe fbf3 	bl	8002c30 <HAL_GetTick>
 800444a:	1b40      	subs	r0, r0, r5
 800444c:	4540      	cmp	r0, r8
 800444e:	d9f7      	bls.n	8004440 <HAL_RCC_ClockConfig+0x1c4>
        return HAL_TIMEOUT;
 8004450:	2003      	movs	r0, #3
 8004452:	e7e5      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
    return HAL_ERROR;
 8004454:	2001      	movs	r0, #1
 8004456:	e7e3      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
        return HAL_ERROR;
 8004458:	2001      	movs	r0, #1
 800445a:	e7e1      	b.n	8004420 <HAL_RCC_ClockConfig+0x1a4>
 800445c:	40022000 	.word	0x40022000
 8004460:	40021000 	.word	0x40021000
 8004464:	00001388 	.word	0x00001388
 8004468:	fffff8ff 	.word	0xfffff8ff
 800446c:	ffffc7ff 	.word	0xffffc7ff
 8004470:	20000854 	.word	0x20000854
 8004474:	08005afc 	.word	0x08005afc
 8004478:	2000085c 	.word	0x2000085c

0800447c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800447c:	4b04      	ldr	r3, [pc, #16]	@ (8004490 <HAL_RCC_GetPCLK1Freq+0x14>)
 800447e:	68db      	ldr	r3, [r3, #12]
  return SystemCoreClock;
 8004480:	4a04      	ldr	r2, [pc, #16]	@ (8004494 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004482:	4905      	ldr	r1, [pc, #20]	@ (8004498 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004484:	055b      	lsls	r3, r3, #21
 8004486:	0f5b      	lsrs	r3, r3, #29
 8004488:	5ccb      	ldrb	r3, [r1, r3]
 800448a:	6810      	ldr	r0, [r2, #0]
 800448c:	40d8      	lsrs	r0, r3
}
 800448e:	4770      	bx	lr
 8004490:	40021000 	.word	0x40021000
 8004494:	20000854 	.word	0x20000854
 8004498:	08005af4 	.word	0x08005af4

0800449c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800449c:	4b04      	ldr	r3, [pc, #16]	@ (80044b0 <HAL_RCC_GetPCLK2Freq+0x14>)
 800449e:	68db      	ldr	r3, [r3, #12]
  return SystemCoreClock;
 80044a0:	4a04      	ldr	r2, [pc, #16]	@ (80044b4 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044a2:	4905      	ldr	r1, [pc, #20]	@ (80044b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80044a4:	049b      	lsls	r3, r3, #18
 80044a6:	0f5b      	lsrs	r3, r3, #29
 80044a8:	5ccb      	ldrb	r3, [r1, r3]
 80044aa:	6810      	ldr	r0, [r2, #0]
 80044ac:	40d8      	lsrs	r0, r3
}
 80044ae:	4770      	bx	lr
 80044b0:	40021000 	.word	0x40021000
 80044b4:	20000854 	.word	0x20000854
 80044b8:	08005af4 	.word	0x08005af4

080044bc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044be:	46d6      	mov	lr, sl
 80044c0:	464f      	mov	r7, r9
 80044c2:	4646      	mov	r6, r8
 80044c4:	b5c0      	push	{r6, r7, lr}
 80044c6:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044c8:	6803      	ldr	r3, [r0, #0]
 80044ca:	069b      	lsls	r3, r3, #26
 80044cc:	d554      	bpl.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xbc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ce:	4b62      	ldr	r3, [pc, #392]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 80044d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  FlagStatus       pwrclkchanged = RESET;
 80044d2:	2200      	movs	r2, #0
 80044d4:	4692      	mov	sl, r2
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	d407      	bmi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044da:	4a5f      	ldr	r2, [pc, #380]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 80044dc:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 80044de:	2380      	movs	r3, #128	@ 0x80
 80044e0:	055b      	lsls	r3, r3, #21
 80044e2:	430b      	orrs	r3, r1
 80044e4:	6393      	str	r3, [r2, #56]	@ 0x38
      pwrclkchanged = SET;
 80044e6:	2301      	movs	r3, #1
 80044e8:	469a      	mov	sl, r3
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ea:	4b5c      	ldr	r3, [pc, #368]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	05db      	lsls	r3, r3, #23
 80044f0:	d400      	bmi.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x38>
 80044f2:	e06f      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80044f4:	4b58      	ldr	r3, [pc, #352]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80044f8:	6862      	ldr	r2, [r4, #4]
 80044fa:	4053      	eors	r3, r2
 80044fc:	21c0      	movs	r1, #192	@ 0xc0
 80044fe:	0389      	lsls	r1, r1, #14
 8004500:	420b      	tst	r3, r1
 8004502:	d006      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x56>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004504:	23c0      	movs	r3, #192	@ 0xc0
 8004506:	029b      	lsls	r3, r3, #10
 8004508:	0011      	movs	r1, r2
 800450a:	4019      	ands	r1, r3
 800450c:	4299      	cmp	r1, r3
 800450e:	d100      	bne.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004510:	e077      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x146>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004512:	4b51      	ldr	r3, [pc, #324]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004514:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004516:	23c0      	movs	r3, #192	@ 0xc0
 8004518:	029b      	lsls	r3, r3, #10
 800451a:	0008      	movs	r0, r1
 800451c:	4018      	ands	r0, r3

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800451e:	4219      	tst	r1, r3
 8004520:	d015      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x92>
 8004522:	401a      	ands	r2, r3
 8004524:	4282      	cmp	r2, r0
 8004526:	d012      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x92>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004528:	6823      	ldr	r3, [r4, #0]
 800452a:	069b      	lsls	r3, r3, #26
 800452c:	d521      	bpl.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0xb6>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800452e:	4b4a      	ldr	r3, [pc, #296]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004530:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004532:	494b      	ldr	r1, [pc, #300]	@ (8004660 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004534:	4011      	ands	r1, r2

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004536:	6d1d      	ldr	r5, [r3, #80]	@ 0x50
 8004538:	2080      	movs	r0, #128	@ 0x80
 800453a:	0300      	lsls	r0, r0, #12
 800453c:	4328      	orrs	r0, r5
 800453e:	6518      	str	r0, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004540:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8004542:	4d48      	ldr	r5, [pc, #288]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004544:	4028      	ands	r0, r5
 8004546:	6518      	str	r0, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004548:	6519      	str	r1, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800454a:	05d2      	lsls	r2, r2, #23
 800454c:	d460      	bmi.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800454e:	6823      	ldr	r3, [r4, #0]
 8004550:	069b      	lsls	r3, r3, #26
 8004552:	d50e      	bpl.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004554:	6863      	ldr	r3, [r4, #4]
 8004556:	22c0      	movs	r2, #192	@ 0xc0
 8004558:	0292      	lsls	r2, r2, #10
 800455a:	0019      	movs	r1, r3
 800455c:	4011      	ands	r1, r2
 800455e:	4291      	cmp	r1, r2
 8004560:	d06a      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004562:	4a3d      	ldr	r2, [pc, #244]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004564:	6d11      	ldr	r1, [r2, #80]	@ 0x50
 8004566:	6863      	ldr	r3, [r4, #4]
 8004568:	20c0      	movs	r0, #192	@ 0xc0
 800456a:	0280      	lsls	r0, r0, #10
 800456c:	4003      	ands	r3, r0
 800456e:	430b      	orrs	r3, r1
 8004570:	6513      	str	r3, [r2, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004572:	4653      	mov	r3, sl
 8004574:	2b01      	cmp	r3, #1
 8004576:	d069      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x190>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	079b      	lsls	r3, r3, #30
 800457c:	d506      	bpl.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800457e:	4a36      	ldr	r2, [pc, #216]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004580:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004582:	210c      	movs	r1, #12
 8004584:	438b      	bics	r3, r1
 8004586:	68a1      	ldr	r1, [r4, #8]
 8004588:	430b      	orrs	r3, r1
 800458a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800458c:	6823      	ldr	r3, [r4, #0]
 800458e:	075b      	lsls	r3, r3, #29
 8004590:	d506      	bpl.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004592:	4a31      	ldr	r2, [pc, #196]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004594:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004596:	4934      	ldr	r1, [pc, #208]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004598:	400b      	ands	r3, r1
 800459a:	68e1      	ldr	r1, [r4, #12]
 800459c:	430b      	orrs	r3, r1
 800459e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045a0:	6823      	ldr	r3, [r4, #0]
 80045a2:	071b      	lsls	r3, r3, #28
 80045a4:	d506      	bpl.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045a6:	4a2c      	ldr	r2, [pc, #176]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 80045a8:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80045aa:	4930      	ldr	r1, [pc, #192]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80045ac:	400b      	ands	r3, r1
 80045ae:	6921      	ldr	r1, [r4, #16]
 80045b0:	430b      	orrs	r3, r1
 80045b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045b4:	6823      	ldr	r3, [r4, #0]
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80045b6:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045b8:	061b      	lsls	r3, r3, #24
 80045ba:	d506      	bpl.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80045bc:	4a26      	ldr	r2, [pc, #152]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 80045be:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80045c0:	492b      	ldr	r1, [pc, #172]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80045c2:	400b      	ands	r3, r1
 80045c4:	6961      	ldr	r1, [r4, #20]
 80045c6:	430b      	orrs	r3, r1
 80045c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80045ca:	bce0      	pop	{r5, r6, r7}
 80045cc:	46ba      	mov	sl, r7
 80045ce:	46b1      	mov	r9, r6
 80045d0:	46a8      	mov	r8, r5
 80045d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045d4:	4a21      	ldr	r2, [pc, #132]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80045d6:	6811      	ldr	r1, [r2, #0]
 80045d8:	2380      	movs	r3, #128	@ 0x80
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	430b      	orrs	r3, r1
 80045de:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80045e0:	f7fe fb26 	bl	8002c30 <HAL_GetTick>
 80045e4:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045e6:	4f1d      	ldr	r7, [pc, #116]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80045e8:	2680      	movs	r6, #128	@ 0x80
 80045ea:	0076      	lsls	r6, r6, #1
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	4233      	tst	r3, r6
 80045f0:	d000      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
 80045f2:	e77f      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f4:	f7fe fb1c 	bl	8002c30 <HAL_GetTick>
 80045f8:	1b40      	subs	r0, r0, r5
 80045fa:	2864      	cmp	r0, #100	@ 0x64
 80045fc:	d9f6      	bls.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x130>
          return HAL_TIMEOUT;
 80045fe:	2003      	movs	r0, #3
 8004600:	e7e3      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004602:	4b15      	ldr	r3, [pc, #84]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	039b      	lsls	r3, r3, #14
 8004608:	d400      	bmi.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x150>
 800460a:	e782      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x56>
          return HAL_ERROR;
 800460c:	2001      	movs	r0, #1
 800460e:	e7dc      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
        tickstart = HAL_GetTick();
 8004610:	f7fe fb0e 	bl	8002c30 <HAL_GetTick>
 8004614:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004616:	4b10      	ldr	r3, [pc, #64]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004618:	4698      	mov	r8, r3
 800461a:	2680      	movs	r6, #128	@ 0x80
 800461c:	00b6      	lsls	r6, r6, #2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800461e:	4b15      	ldr	r3, [pc, #84]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004620:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004622:	4643      	mov	r3, r8
 8004624:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004626:	4233      	tst	r3, r6
 8004628:	d191      	bne.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800462a:	f7fe fb01 	bl	8002c30 <HAL_GetTick>
 800462e:	1b40      	subs	r0, r0, r5
 8004630:	4548      	cmp	r0, r9
 8004632:	d9f6      	bls.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x166>
            return HAL_TIMEOUT;
 8004634:	2003      	movs	r0, #3
 8004636:	e7c8      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004638:	4907      	ldr	r1, [pc, #28]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 800463a:	680a      	ldr	r2, [r1, #0]
 800463c:	480e      	ldr	r0, [pc, #56]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800463e:	4002      	ands	r2, r0
 8004640:	20c0      	movs	r0, #192	@ 0xc0
 8004642:	0380      	lsls	r0, r0, #14
 8004644:	4003      	ands	r3, r0
 8004646:	4313      	orrs	r3, r2
 8004648:	600b      	str	r3, [r1, #0]
 800464a:	e78a      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xa6>
      __HAL_RCC_PWR_CLK_DISABLE();
 800464c:	4a02      	ldr	r2, [pc, #8]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 800464e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004650:	490a      	ldr	r1, [pc, #40]	@ (800467c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004652:	400b      	ands	r3, r1
 8004654:	6393      	str	r3, [r2, #56]	@ 0x38
 8004656:	e78f      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 8004658:	40021000 	.word	0x40021000
 800465c:	40007000 	.word	0x40007000
 8004660:	fffcffff 	.word	0xfffcffff
 8004664:	fff7ffff 	.word	0xfff7ffff
 8004668:	fffff3ff 	.word	0xfffff3ff
 800466c:	ffffcfff 	.word	0xffffcfff
 8004670:	fff3ffff 	.word	0xfff3ffff
 8004674:	00001388 	.word	0x00001388
 8004678:	ffcfffff 	.word	0xffcfffff
 800467c:	efffffff 	.word	0xefffffff

08004680 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004682:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004684:	6803      	ldr	r3, [r0, #0]
 8004686:	4a0a      	ldr	r2, [pc, #40]	@ (80046b0 <HAL_RTC_WaitForSynchro+0x30>)
 8004688:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800468a:	f7fe fad1 	bl	8002c30 <HAL_GetTick>
 800468e:	0005      	movs	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004690:	2620      	movs	r6, #32
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004692:	27fa      	movs	r7, #250	@ 0xfa
 8004694:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	421e      	tst	r6, r3
 800469c:	d106      	bne.n	80046ac <HAL_RTC_WaitForSynchro+0x2c>
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800469e:	f7fe fac7 	bl	8002c30 <HAL_GetTick>
 80046a2:	1b40      	subs	r0, r0, r5
 80046a4:	42b8      	cmp	r0, r7
 80046a6:	d9f6      	bls.n	8004696 <HAL_RTC_WaitForSynchro+0x16>
    {
      return HAL_TIMEOUT;
 80046a8:	2003      	movs	r0, #3
 80046aa:	e000      	b.n	80046ae <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80046ac:	2000      	movs	r0, #0
}
 80046ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046b0:	0001ff5f 	.word	0x0001ff5f

080046b4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80046b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046b6:	46c6      	mov	lr, r8
 80046b8:	b500      	push	{lr}
 80046ba:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80046bc:	6802      	ldr	r2, [r0, #0]
 80046be:	68d3      	ldr	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80046c0:	2500      	movs	r5, #0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80046c2:	065b      	lsls	r3, r3, #25
 80046c4:	d503      	bpl.n	80046ce <RTC_EnterInitMode+0x1a>
      }
    }
  }

  return status;
}
 80046c6:	0028      	movs	r0, r5
 80046c8:	bc80      	pop	{r7}
 80046ca:	46b8      	mov	r8, r7
 80046cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80046ce:	68d3      	ldr	r3, [r2, #12]
 80046d0:	2180      	movs	r1, #128	@ 0x80
 80046d2:	430b      	orrs	r3, r1
 80046d4:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 80046d6:	f7fe faab 	bl	8002c30 <HAL_GetTick>
 80046da:	0006      	movs	r6, r0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80046dc:	2740      	movs	r7, #64	@ 0x40
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80046de:	23fa      	movs	r3, #250	@ 0xfa
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4698      	mov	r8, r3
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	421f      	tst	r7, r3
 80046ea:	d1ec      	bne.n	80046c6 <RTC_EnterInitMode+0x12>
 80046ec:	2d01      	cmp	r5, #1
 80046ee:	d0ea      	beq.n	80046c6 <RTC_EnterInitMode+0x12>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80046f0:	f7fe fa9e 	bl	8002c30 <HAL_GetTick>
 80046f4:	1b80      	subs	r0, r0, r6
 80046f6:	4540      	cmp	r0, r8
 80046f8:	d9f4      	bls.n	80046e4 <RTC_EnterInitMode+0x30>
        hrtc->State = HAL_RTC_STATE_ERROR;
 80046fa:	2321      	movs	r3, #33	@ 0x21
 80046fc:	2204      	movs	r2, #4
 80046fe:	54e2      	strb	r2, [r4, r3]
        status = HAL_ERROR;
 8004700:	2501      	movs	r5, #1
 8004702:	e7ef      	b.n	80046e4 <RTC_EnterInitMode+0x30>

08004704 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004704:	b510      	push	{r4, lr}
 8004706:	0004      	movs	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004708:	6802      	ldr	r2, [r0, #0]
 800470a:	68d3      	ldr	r3, [r2, #12]
 800470c:	2180      	movs	r1, #128	@ 0x80
 800470e:	438b      	bics	r3, r1
 8004710:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004712:	6803      	ldr	r3, [r0, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004716:	2000      	movs	r0, #0
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004718:	069b      	lsls	r3, r3, #26
 800471a:	d500      	bpl.n	800471e <RTC_ExitInitMode+0x1a>
      status = HAL_ERROR;
    }
  }

  return status;
}
 800471c:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800471e:	0020      	movs	r0, r4
 8004720:	f7ff ffae 	bl	8004680 <HAL_RTC_WaitForSynchro>
 8004724:	2800      	cmp	r0, #0
 8004726:	d0f9      	beq.n	800471c <RTC_ExitInitMode+0x18>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004728:	2321      	movs	r3, #33	@ 0x21
 800472a:	2204      	movs	r2, #4
 800472c:	54e2      	strb	r2, [r4, r3]
      status = HAL_ERROR;
 800472e:	2001      	movs	r0, #1
 8004730:	e7f4      	b.n	800471c <RTC_ExitInitMode+0x18>
	...

08004734 <HAL_RTC_Init>:
{
 8004734:	b510      	push	{r4, lr}
 8004736:	1e04      	subs	r4, r0, #0
  if (hrtc == NULL)
 8004738:	d04f      	beq.n	80047da <HAL_RTC_Init+0xa6>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800473a:	2321      	movs	r3, #33	@ 0x21
 800473c:	5cc3      	ldrb	r3, [r0, r3]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00b      	beq.n	800475a <HAL_RTC_Init+0x26>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004742:	2321      	movs	r3, #33	@ 0x21
 8004744:	2202      	movs	r2, #2
 8004746:	54e2      	strb	r2, [r4, r3]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004748:	6822      	ldr	r2, [r4, #0]
 800474a:	68d3      	ldr	r3, [r2, #12]
 800474c:	06db      	lsls	r3, r3, #27
 800474e:	d50a      	bpl.n	8004766 <HAL_RTC_Init+0x32>
    hrtc->State = HAL_RTC_STATE_READY;
 8004750:	2321      	movs	r3, #33	@ 0x21
 8004752:	2201      	movs	r2, #1
 8004754:	54e2      	strb	r2, [r4, r3]
 8004756:	2000      	movs	r0, #0
}
 8004758:	bd10      	pop	{r4, pc}
    hrtc->Lock = HAL_UNLOCKED;
 800475a:	3320      	adds	r3, #32
 800475c:	2200      	movs	r2, #0
 800475e:	54c2      	strb	r2, [r0, r3]
    HAL_RTC_MspInit(hrtc);
 8004760:	f7fd ff48 	bl	80025f4 <HAL_RTC_MspInit>
 8004764:	e7ed      	b.n	8004742 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004766:	23ca      	movs	r3, #202	@ 0xca
 8004768:	6253      	str	r3, [r2, #36]	@ 0x24
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	2253      	movs	r2, #83	@ 0x53
 800476e:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8004770:	0020      	movs	r0, r4
 8004772:	f7ff ff9f 	bl	80046b4 <RTC_EnterInitMode>
    if (status == HAL_OK)
 8004776:	2800      	cmp	r0, #0
 8004778:	d003      	beq.n	8004782 <HAL_RTC_Init+0x4e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	22ff      	movs	r2, #255	@ 0xff
 800477e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8004780:	e7ea      	b.n	8004758 <HAL_RTC_Init+0x24>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004782:	6822      	ldr	r2, [r4, #0]
 8004784:	6893      	ldr	r3, [r2, #8]
 8004786:	4916      	ldr	r1, [pc, #88]	@ (80047e0 <HAL_RTC_Init+0xac>)
 8004788:	400b      	ands	r3, r1
 800478a:	6093      	str	r3, [r2, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800478c:	6822      	ldr	r2, [r4, #0]
 800478e:	6891      	ldr	r1, [r2, #8]
 8004790:	6863      	ldr	r3, [r4, #4]
 8004792:	6920      	ldr	r0, [r4, #16]
 8004794:	4303      	orrs	r3, r0
 8004796:	69a0      	ldr	r0, [r4, #24]
 8004798:	4303      	orrs	r3, r0
 800479a:	430b      	orrs	r3, r1
 800479c:	6093      	str	r3, [r2, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800479e:	6823      	ldr	r3, [r4, #0]
 80047a0:	68e2      	ldr	r2, [r4, #12]
 80047a2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80047a4:	6822      	ldr	r2, [r4, #0]
 80047a6:	6911      	ldr	r1, [r2, #16]
 80047a8:	68a3      	ldr	r3, [r4, #8]
 80047aa:	041b      	lsls	r3, r3, #16
 80047ac:	430b      	orrs	r3, r1
 80047ae:	6113      	str	r3, [r2, #16]
      status = RTC_ExitInitMode(hrtc);
 80047b0:	0020      	movs	r0, r4
 80047b2:	f7ff ffa7 	bl	8004704 <RTC_ExitInitMode>
    if (status == HAL_OK)
 80047b6:	2800      	cmp	r0, #0
 80047b8:	d1df      	bne.n	800477a <HAL_RTC_Init+0x46>
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80047ba:	6822      	ldr	r2, [r4, #0]
 80047bc:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80047be:	2103      	movs	r1, #3
 80047c0:	438b      	bics	r3, r1
 80047c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80047c4:	6822      	ldr	r2, [r4, #0]
 80047c6:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 80047c8:	69e3      	ldr	r3, [r4, #28]
 80047ca:	6960      	ldr	r0, [r4, #20]
 80047cc:	4303      	orrs	r3, r0
 80047ce:	430b      	orrs	r3, r1
 80047d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047d2:	6823      	ldr	r3, [r4, #0]
 80047d4:	22ff      	movs	r2, #255	@ 0xff
 80047d6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80047d8:	e7ba      	b.n	8004750 <HAL_RTC_Init+0x1c>
    return HAL_ERROR;
 80047da:	2001      	movs	r0, #1
 80047dc:	e7bc      	b.n	8004758 <HAL_RTC_Init+0x24>
 80047de:	46c0      	nop			@ (mov r8, r8)
 80047e0:	ff8fffbf 	.word	0xff8fffbf

080047e4 <TIM_Base_SetConfig>:
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047e4:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047e6:	2280      	movs	r2, #128	@ 0x80
 80047e8:	05d2      	lsls	r2, r2, #23
 80047ea:	4290      	cmp	r0, r2
 80047ec:	d00a      	beq.n	8004804 <TIM_Base_SetConfig+0x20>
 80047ee:	4a12      	ldr	r2, [pc, #72]	@ (8004838 <TIM_Base_SetConfig+0x54>)
 80047f0:	4290      	cmp	r0, r2
 80047f2:	d01b      	beq.n	800482c <TIM_Base_SetConfig+0x48>
 80047f4:	4a11      	ldr	r2, [pc, #68]	@ (800483c <TIM_Base_SetConfig+0x58>)
 80047f6:	4290      	cmp	r0, r2
 80047f8:	d10c      	bne.n	8004814 <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047fa:	2270      	movs	r2, #112	@ 0x70
 80047fc:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80047fe:	684a      	ldr	r2, [r1, #4]
 8004800:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004802:	e003      	b.n	800480c <TIM_Base_SetConfig+0x28>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004804:	2270      	movs	r2, #112	@ 0x70
 8004806:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8004808:	684a      	ldr	r2, [r1, #4]
 800480a:	4313      	orrs	r3, r2
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800480c:	4a0c      	ldr	r2, [pc, #48]	@ (8004840 <TIM_Base_SetConfig+0x5c>)
 800480e:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004810:	68ca      	ldr	r2, [r1, #12]
 8004812:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004814:	2280      	movs	r2, #128	@ 0x80
 8004816:	4393      	bics	r3, r2
 8004818:	690a      	ldr	r2, [r1, #16]
 800481a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800481c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800481e:	688b      	ldr	r3, [r1, #8]
 8004820:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004822:	680b      	ldr	r3, [r1, #0]
 8004824:	6283      	str	r3, [r0, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004826:	2301      	movs	r3, #1
 8004828:	6143      	str	r3, [r0, #20]
}
 800482a:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800482c:	2270      	movs	r2, #112	@ 0x70
 800482e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8004830:	684a      	ldr	r2, [r1, #4]
 8004832:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004834:	e7ea      	b.n	800480c <TIM_Base_SetConfig+0x28>
 8004836:	46c0      	nop			@ (mov r8, r8)
 8004838:	40010800 	.word	0x40010800
 800483c:	40011400 	.word	0x40011400
 8004840:	fffffcff 	.word	0xfffffcff

08004844 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004844:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004846:	6a03      	ldr	r3, [r0, #32]
 8004848:	2201      	movs	r2, #1
 800484a:	4393      	bics	r3, r2
 800484c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800484e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004850:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004852:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004854:	2573      	movs	r5, #115	@ 0x73
 8004856:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004858:	680d      	ldr	r5, [r1, #0]
 800485a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800485c:	2502      	movs	r5, #2
 800485e:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004860:	688d      	ldr	r5, [r1, #8]
 8004862:	432b      	orrs	r3, r5

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004864:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004866:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004868:	684a      	ldr	r2, [r1, #4]
 800486a:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486c:	6203      	str	r3, [r0, #32]
}
 800486e:	bd30      	pop	{r4, r5, pc}

08004870 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004870:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004872:	6a03      	ldr	r3, [r0, #32]
 8004874:	2210      	movs	r2, #16
 8004876:	4393      	bics	r3, r2
 8004878:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487a:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800487c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800487e:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004880:	4a07      	ldr	r2, [pc, #28]	@ (80048a0 <TIM_OC2_SetConfig+0x30>)
 8004882:	4013      	ands	r3, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004884:	680a      	ldr	r2, [r1, #0]
 8004886:	0212      	lsls	r2, r2, #8
 8004888:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800488a:	2320      	movs	r3, #32
 800488c:	439c      	bics	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800488e:	688b      	ldr	r3, [r1, #8]
 8004890:	011b      	lsls	r3, r3, #4
 8004892:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004894:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004896:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004898:	684a      	ldr	r2, [r1, #4]
 800489a:	6382      	str	r2, [r0, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800489c:	6203      	str	r3, [r0, #32]
}
 800489e:	bd30      	pop	{r4, r5, pc}
 80048a0:	ffff8cff 	.word	0xffff8cff

080048a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048a4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048a6:	231f      	movs	r3, #31
 80048a8:	4019      	ands	r1, r3

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048aa:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048ac:	2401      	movs	r4, #1
 80048ae:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80048b0:	43a3      	bics	r3, r4
 80048b2:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048b4:	6a03      	ldr	r3, [r0, #32]
 80048b6:	408a      	lsls	r2, r1
 80048b8:	431a      	orrs	r2, r3
 80048ba:	6202      	str	r2, [r0, #32]
}
 80048bc:	bd10      	pop	{r4, pc}

080048be <HAL_TIM_Base_Init>:
{
 80048be:	b570      	push	{r4, r5, r6, lr}
 80048c0:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80048c2:	d01e      	beq.n	8004902 <HAL_TIM_Base_Init+0x44>
  if (htim->State == HAL_TIM_STATE_RESET)
 80048c4:	2339      	movs	r3, #57	@ 0x39
 80048c6:	5cc3      	ldrb	r3, [r0, r3]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d014      	beq.n	80048f6 <HAL_TIM_Base_Init+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 80048cc:	2539      	movs	r5, #57	@ 0x39
 80048ce:	2302      	movs	r3, #2
 80048d0:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d2:	0021      	movs	r1, r4
 80048d4:	c901      	ldmia	r1!, {r0}
 80048d6:	f7ff ff85 	bl	80047e4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048da:	2301      	movs	r3, #1
 80048dc:	223e      	movs	r2, #62	@ 0x3e
 80048de:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e0:	3a04      	subs	r2, #4
 80048e2:	54a3      	strb	r3, [r4, r2]
 80048e4:	3201      	adds	r2, #1
 80048e6:	54a3      	strb	r3, [r4, r2]
 80048e8:	3201      	adds	r2, #1
 80048ea:	54a3      	strb	r3, [r4, r2]
 80048ec:	3201      	adds	r2, #1
 80048ee:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80048f0:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80048f2:	2000      	movs	r0, #0
}
 80048f4:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80048f6:	3338      	adds	r3, #56	@ 0x38
 80048f8:	2200      	movs	r2, #0
 80048fa:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80048fc:	f7fd fe8a 	bl	8002614 <HAL_TIM_Base_MspInit>
 8004900:	e7e4      	b.n	80048cc <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8004902:	2001      	movs	r0, #1
 8004904:	e7f6      	b.n	80048f4 <HAL_TIM_Base_Init+0x36>
	...

08004908 <HAL_TIM_Base_Start_IT>:
{
 8004908:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 800490a:	2239      	movs	r2, #57	@ 0x39
 800490c:	5c82      	ldrb	r2, [r0, r2]
    return HAL_ERROR;
 800490e:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8004910:	2a01      	cmp	r2, #1
 8004912:	d121      	bne.n	8004958 <HAL_TIM_Base_Start_IT+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8004914:	3238      	adds	r2, #56	@ 0x38
 8004916:	2102      	movs	r1, #2
 8004918:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800491a:	6819      	ldr	r1, [r3, #0]
 800491c:	68ca      	ldr	r2, [r1, #12]
 800491e:	4302      	orrs	r2, r0
 8004920:	60ca      	str	r2, [r1, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2280      	movs	r2, #128	@ 0x80
 8004926:	05d2      	lsls	r2, r2, #23
 8004928:	4293      	cmp	r3, r2
 800492a:	d00b      	beq.n	8004944 <HAL_TIM_Base_Start_IT+0x3c>
 800492c:	4a0c      	ldr	r2, [pc, #48]	@ (8004960 <HAL_TIM_Base_Start_IT+0x58>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d008      	beq.n	8004944 <HAL_TIM_Base_Start_IT+0x3c>
 8004932:	4a0c      	ldr	r2, [pc, #48]	@ (8004964 <HAL_TIM_Base_Start_IT+0x5c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d005      	beq.n	8004944 <HAL_TIM_Base_Start_IT+0x3c>
    __HAL_TIM_ENABLE(htim);
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	2101      	movs	r1, #1
 800493c:	430a      	orrs	r2, r1
 800493e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004940:	2000      	movs	r0, #0
 8004942:	e009      	b.n	8004958 <HAL_TIM_Base_Start_IT+0x50>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004944:	6899      	ldr	r1, [r3, #8]
 8004946:	2207      	movs	r2, #7
 8004948:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800494a:	2a06      	cmp	r2, #6
 800494c:	d005      	beq.n	800495a <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	2101      	movs	r1, #1
 8004952:	430a      	orrs	r2, r1
 8004954:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004956:	2000      	movs	r0, #0
}
 8004958:	4770      	bx	lr
  return HAL_OK;
 800495a:	2000      	movs	r0, #0
 800495c:	e7fc      	b.n	8004958 <HAL_TIM_Base_Start_IT+0x50>
 800495e:	46c0      	nop			@ (mov r8, r8)
 8004960:	40010800 	.word	0x40010800
 8004964:	40011400 	.word	0x40011400

08004968 <HAL_TIM_OC_Start_IT>:
{
 8004968:	b510      	push	{r4, lr}
 800496a:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800496c:	2900      	cmp	r1, #0
 800496e:	d11f      	bne.n	80049b0 <HAL_TIM_OC_Start_IT+0x48>
 8004970:	233a      	movs	r3, #58	@ 0x3a
 8004972:	5cc3      	ldrb	r3, [r0, r3]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d161      	bne.n	8004a3c <HAL_TIM_OC_Start_IT+0xd4>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004978:	2002      	movs	r0, #2
 800497a:	233a      	movs	r3, #58	@ 0x3a
 800497c:	54e0      	strb	r0, [r4, r3]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800497e:	6822      	ldr	r2, [r4, #0]
 8004980:	68d3      	ldr	r3, [r2, #12]
 8004982:	4303      	orrs	r3, r0
 8004984:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004986:	6820      	ldr	r0, [r4, #0]
 8004988:	2201      	movs	r2, #1
 800498a:	f7ff ff8b 	bl	80048a4 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498e:	6823      	ldr	r3, [r4, #0]
 8004990:	2280      	movs	r2, #128	@ 0x80
 8004992:	05d2      	lsls	r2, r2, #23
 8004994:	4293      	cmp	r3, r2
 8004996:	d046      	beq.n	8004a26 <HAL_TIM_OC_Start_IT+0xbe>
 8004998:	4a2c      	ldr	r2, [pc, #176]	@ (8004a4c <HAL_TIM_OC_Start_IT+0xe4>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d043      	beq.n	8004a26 <HAL_TIM_OC_Start_IT+0xbe>
 800499e:	4a2c      	ldr	r2, [pc, #176]	@ (8004a50 <HAL_TIM_OC_Start_IT+0xe8>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d040      	beq.n	8004a26 <HAL_TIM_OC_Start_IT+0xbe>
      __HAL_TIM_ENABLE(htim);
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	2101      	movs	r1, #1
 80049a8:	430a      	orrs	r2, r1
 80049aa:	601a      	str	r2, [r3, #0]
 80049ac:	2000      	movs	r0, #0
 80049ae:	e044      	b.n	8004a3a <HAL_TIM_OC_Start_IT+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049b0:	2904      	cmp	r1, #4
 80049b2:	d00b      	beq.n	80049cc <HAL_TIM_OC_Start_IT+0x64>
 80049b4:	2908      	cmp	r1, #8
 80049b6:	d016      	beq.n	80049e6 <HAL_TIM_OC_Start_IT+0x7e>
 80049b8:	233d      	movs	r3, #61	@ 0x3d
 80049ba:	5cc3      	ldrb	r3, [r0, r3]
 80049bc:	3b01      	subs	r3, #1
 80049be:	1e5a      	subs	r2, r3, #1
 80049c0:	4193      	sbcs	r3, r2
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d015      	beq.n	80049f4 <HAL_TIM_OC_Start_IT+0x8c>
    return HAL_ERROR;
 80049c8:	2001      	movs	r0, #1
 80049ca:	e036      	b.n	8004a3a <HAL_TIM_OC_Start_IT+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049cc:	233b      	movs	r3, #59	@ 0x3b
 80049ce:	5cc3      	ldrb	r3, [r0, r3]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d135      	bne.n	8004a40 <HAL_TIM_OC_Start_IT+0xd8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049d4:	233b      	movs	r3, #59	@ 0x3b
 80049d6:	2202      	movs	r2, #2
 80049d8:	54c2      	strb	r2, [r0, r3]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80049da:	6802      	ldr	r2, [r0, #0]
 80049dc:	68d3      	ldr	r3, [r2, #12]
 80049de:	2004      	movs	r0, #4
 80049e0:	4303      	orrs	r3, r0
 80049e2:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 80049e4:	e7cf      	b.n	8004986 <HAL_TIM_OC_Start_IT+0x1e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049e6:	233c      	movs	r3, #60	@ 0x3c
 80049e8:	5cc3      	ldrb	r3, [r0, r3]
 80049ea:	3b01      	subs	r3, #1
 80049ec:	1e5a      	subs	r2, r3, #1
 80049ee:	4193      	sbcs	r3, r2
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	e7e7      	b.n	80049c4 <HAL_TIM_OC_Start_IT+0x5c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049f4:	2908      	cmp	r1, #8
 80049f6:	d00d      	beq.n	8004a14 <HAL_TIM_OC_Start_IT+0xac>
 80049f8:	233d      	movs	r3, #61	@ 0x3d
 80049fa:	2202      	movs	r2, #2
 80049fc:	54e2      	strb	r2, [r4, r3]
  switch (Channel)
 80049fe:	2001      	movs	r0, #1
 8004a00:	2908      	cmp	r1, #8
 8004a02:	d91a      	bls.n	8004a3a <HAL_TIM_OC_Start_IT+0xd2>
 8004a04:	290c      	cmp	r1, #12
 8004a06:	d11d      	bne.n	8004a44 <HAL_TIM_OC_Start_IT+0xdc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004a08:	6822      	ldr	r2, [r4, #0]
 8004a0a:	68d3      	ldr	r3, [r2, #12]
 8004a0c:	300f      	adds	r0, #15
 8004a0e:	4303      	orrs	r3, r0
 8004a10:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8004a12:	e7b8      	b.n	8004986 <HAL_TIM_OC_Start_IT+0x1e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a14:	233c      	movs	r3, #60	@ 0x3c
 8004a16:	2202      	movs	r2, #2
 8004a18:	54e2      	strb	r2, [r4, r3]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004a1a:	6822      	ldr	r2, [r4, #0]
 8004a1c:	68d3      	ldr	r3, [r2, #12]
 8004a1e:	2008      	movs	r0, #8
 8004a20:	4303      	orrs	r3, r0
 8004a22:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8004a24:	e7af      	b.n	8004986 <HAL_TIM_OC_Start_IT+0x1e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a26:	6899      	ldr	r1, [r3, #8]
 8004a28:	2207      	movs	r2, #7
 8004a2a:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a2c:	2a06      	cmp	r2, #6
 8004a2e:	d00b      	beq.n	8004a48 <HAL_TIM_OC_Start_IT+0xe0>
        __HAL_TIM_ENABLE(htim);
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	2101      	movs	r1, #1
 8004a34:	430a      	orrs	r2, r1
 8004a36:	601a      	str	r2, [r3, #0]
 8004a38:	2000      	movs	r0, #0
}
 8004a3a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004a3c:	2001      	movs	r0, #1
 8004a3e:	e7fc      	b.n	8004a3a <HAL_TIM_OC_Start_IT+0xd2>
 8004a40:	2001      	movs	r0, #1
 8004a42:	e7fa      	b.n	8004a3a <HAL_TIM_OC_Start_IT+0xd2>
  switch (Channel)
 8004a44:	2001      	movs	r0, #1
 8004a46:	e7f8      	b.n	8004a3a <HAL_TIM_OC_Start_IT+0xd2>
 8004a48:	2000      	movs	r0, #0
 8004a4a:	e7f6      	b.n	8004a3a <HAL_TIM_OC_Start_IT+0xd2>
 8004a4c:	40010800 	.word	0x40010800
 8004a50:	40011400 	.word	0x40011400

08004a54 <HAL_TIM_PWM_MspInit>:
}
 8004a54:	4770      	bx	lr

08004a56 <HAL_TIM_PWM_Init>:
{
 8004a56:	b570      	push	{r4, r5, r6, lr}
 8004a58:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8004a5a:	d01e      	beq.n	8004a9a <HAL_TIM_PWM_Init+0x44>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004a5c:	2339      	movs	r3, #57	@ 0x39
 8004a5e:	5cc3      	ldrb	r3, [r0, r3]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d014      	beq.n	8004a8e <HAL_TIM_PWM_Init+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8004a64:	2539      	movs	r5, #57	@ 0x39
 8004a66:	2302      	movs	r3, #2
 8004a68:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a6a:	0021      	movs	r1, r4
 8004a6c:	c901      	ldmia	r1!, {r0}
 8004a6e:	f7ff feb9 	bl	80047e4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a72:	2301      	movs	r3, #1
 8004a74:	223e      	movs	r2, #62	@ 0x3e
 8004a76:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a78:	3a04      	subs	r2, #4
 8004a7a:	54a3      	strb	r3, [r4, r2]
 8004a7c:	3201      	adds	r2, #1
 8004a7e:	54a3      	strb	r3, [r4, r2]
 8004a80:	3201      	adds	r2, #1
 8004a82:	54a3      	strb	r3, [r4, r2]
 8004a84:	3201      	adds	r2, #1
 8004a86:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8004a88:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004a8a:	2000      	movs	r0, #0
}
 8004a8c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8004a8e:	3338      	adds	r3, #56	@ 0x38
 8004a90:	2200      	movs	r2, #0
 8004a92:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8004a94:	f7ff ffde 	bl	8004a54 <HAL_TIM_PWM_MspInit>
 8004a98:	e7e4      	b.n	8004a64 <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8004a9a:	2001      	movs	r0, #1
 8004a9c:	e7f6      	b.n	8004a8c <HAL_TIM_PWM_Init+0x36>
	...

08004aa0 <HAL_TIM_PWM_Start_DMA>:
{
 8004aa0:	b570      	push	{r4, r5, r6, lr}
 8004aa2:	0006      	movs	r6, r0
 8004aa4:	000d      	movs	r5, r1
 8004aa6:	0011      	movs	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004aa8:	2d00      	cmp	r5, #0
 8004aaa:	d109      	bne.n	8004ac0 <HAL_TIM_PWM_Start_DMA+0x20>
 8004aac:	223a      	movs	r2, #58	@ 0x3a
 8004aae:	5c84      	ldrb	r4, [r0, r2]
 8004ab0:	3c02      	subs	r4, #2
 8004ab2:	4262      	negs	r2, r4
 8004ab4:	4154      	adcs	r4, r2
 8004ab6:	b2e4      	uxtb	r4, r4
 8004ab8:	2c00      	cmp	r4, #0
 8004aba:	d01a      	beq.n	8004af2 <HAL_TIM_PWM_Start_DMA+0x52>
    return HAL_BUSY;
 8004abc:	2002      	movs	r0, #2
 8004abe:	e0da      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004ac0:	2d04      	cmp	r5, #4
 8004ac2:	d008      	beq.n	8004ad6 <HAL_TIM_PWM_Start_DMA+0x36>
 8004ac4:	2d08      	cmp	r5, #8
 8004ac6:	d00d      	beq.n	8004ae4 <HAL_TIM_PWM_Start_DMA+0x44>
 8004ac8:	223d      	movs	r2, #61	@ 0x3d
 8004aca:	5c84      	ldrb	r4, [r0, r2]
 8004acc:	3c02      	subs	r4, #2
 8004ace:	4262      	negs	r2, r4
 8004ad0:	4154      	adcs	r4, r2
 8004ad2:	b2e4      	uxtb	r4, r4
 8004ad4:	e7f0      	b.n	8004ab8 <HAL_TIM_PWM_Start_DMA+0x18>
 8004ad6:	223b      	movs	r2, #59	@ 0x3b
 8004ad8:	5c84      	ldrb	r4, [r0, r2]
 8004ada:	3c02      	subs	r4, #2
 8004adc:	4262      	negs	r2, r4
 8004ade:	4154      	adcs	r4, r2
 8004ae0:	b2e4      	uxtb	r4, r4
 8004ae2:	e7e9      	b.n	8004ab8 <HAL_TIM_PWM_Start_DMA+0x18>
 8004ae4:	223c      	movs	r2, #60	@ 0x3c
 8004ae6:	5c84      	ldrb	r4, [r0, r2]
 8004ae8:	3c02      	subs	r4, #2
 8004aea:	4262      	negs	r2, r4
 8004aec:	4154      	adcs	r4, r2
 8004aee:	b2e4      	uxtb	r4, r4
 8004af0:	e7e2      	b.n	8004ab8 <HAL_TIM_PWM_Start_DMA+0x18>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004af2:	2d00      	cmp	r5, #0
 8004af4:	d141      	bne.n	8004b7a <HAL_TIM_PWM_Start_DMA+0xda>
 8004af6:	223a      	movs	r2, #58	@ 0x3a
 8004af8:	5cb2      	ldrb	r2, [r6, r2]
 8004afa:	3a01      	subs	r2, #1
 8004afc:	4250      	negs	r0, r2
 8004afe:	4142      	adcs	r2, r0
 8004b00:	b2d2      	uxtb	r2, r2
    return HAL_ERROR;
 8004b02:	2001      	movs	r0, #1
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004b04:	2a00      	cmp	r2, #0
 8004b06:	d100      	bne.n	8004b0a <HAL_TIM_PWM_Start_DMA+0x6a>
 8004b08:	e0b5      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
    if ((pData == NULL) || (Length == 0U))
 8004b0a:	2900      	cmp	r1, #0
 8004b0c:	d100      	bne.n	8004b10 <HAL_TIM_PWM_Start_DMA+0x70>
 8004b0e:	e0af      	b.n	8004c70 <HAL_TIM_PWM_Start_DMA+0x1d0>
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d100      	bne.n	8004b16 <HAL_TIM_PWM_Start_DMA+0x76>
 8004b14:	e0ae      	b.n	8004c74 <HAL_TIM_PWM_Start_DMA+0x1d4>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b16:	2d00      	cmp	r5, #0
 8004b18:	d148      	bne.n	8004bac <HAL_TIM_PWM_Start_DMA+0x10c>
 8004b1a:	223a      	movs	r2, #58	@ 0x3a
 8004b1c:	2002      	movs	r0, #2
 8004b1e:	54b0      	strb	r0, [r6, r2]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004b20:	6a32      	ldr	r2, [r6, #32]
 8004b22:	485a      	ldr	r0, [pc, #360]	@ (8004c8c <HAL_TIM_PWM_Start_DMA+0x1ec>)
 8004b24:	62d0      	str	r0, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004b26:	6a32      	ldr	r2, [r6, #32]
 8004b28:	4859      	ldr	r0, [pc, #356]	@ (8004c90 <HAL_TIM_PWM_Start_DMA+0x1f0>)
 8004b2a:	6310      	str	r0, [r2, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004b2c:	6a32      	ldr	r2, [r6, #32]
 8004b2e:	4859      	ldr	r0, [pc, #356]	@ (8004c94 <HAL_TIM_PWM_Start_DMA+0x1f4>)
 8004b30:	6350      	str	r0, [r2, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004b32:	6832      	ldr	r2, [r6, #0]
 8004b34:	3234      	adds	r2, #52	@ 0x34
 8004b36:	6a30      	ldr	r0, [r6, #32]
 8004b38:	f7fe f924 	bl	8002d84 <HAL_DMA_Start_IT>
 8004b3c:	2800      	cmp	r0, #0
 8004b3e:	d000      	beq.n	8004b42 <HAL_TIM_PWM_Start_DMA+0xa2>
 8004b40:	e09a      	b.n	8004c78 <HAL_TIM_PWM_Start_DMA+0x1d8>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004b42:	6832      	ldr	r2, [r6, #0]
 8004b44:	68d1      	ldr	r1, [r2, #12]
 8004b46:	2380      	movs	r3, #128	@ 0x80
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	430b      	orrs	r3, r1
 8004b4c:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b4e:	6830      	ldr	r0, [r6, #0]
 8004b50:	2201      	movs	r2, #1
 8004b52:	0029      	movs	r1, r5
 8004b54:	f7ff fea6 	bl	80048a4 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b58:	6833      	ldr	r3, [r6, #0]
 8004b5a:	2280      	movs	r2, #128	@ 0x80
 8004b5c:	05d2      	lsls	r2, r2, #23
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d07b      	beq.n	8004c5a <HAL_TIM_PWM_Start_DMA+0x1ba>
 8004b62:	4a4d      	ldr	r2, [pc, #308]	@ (8004c98 <HAL_TIM_PWM_Start_DMA+0x1f8>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d078      	beq.n	8004c5a <HAL_TIM_PWM_Start_DMA+0x1ba>
 8004b68:	4a4c      	ldr	r2, [pc, #304]	@ (8004c9c <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d075      	beq.n	8004c5a <HAL_TIM_PWM_Start_DMA+0x1ba>
      __HAL_TIM_ENABLE(htim);
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	2101      	movs	r1, #1
 8004b72:	430a      	orrs	r2, r1
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	2000      	movs	r0, #0
 8004b78:	e07d      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004b7a:	2d04      	cmp	r5, #4
 8004b7c:	d008      	beq.n	8004b90 <HAL_TIM_PWM_Start_DMA+0xf0>
 8004b7e:	2d08      	cmp	r5, #8
 8004b80:	d00d      	beq.n	8004b9e <HAL_TIM_PWM_Start_DMA+0xfe>
 8004b82:	223d      	movs	r2, #61	@ 0x3d
 8004b84:	5cb2      	ldrb	r2, [r6, r2]
 8004b86:	3a01      	subs	r2, #1
 8004b88:	4250      	negs	r0, r2
 8004b8a:	4142      	adcs	r2, r0
 8004b8c:	b2d2      	uxtb	r2, r2
 8004b8e:	e7b8      	b.n	8004b02 <HAL_TIM_PWM_Start_DMA+0x62>
 8004b90:	223b      	movs	r2, #59	@ 0x3b
 8004b92:	5cb2      	ldrb	r2, [r6, r2]
 8004b94:	3a01      	subs	r2, #1
 8004b96:	4250      	negs	r0, r2
 8004b98:	4142      	adcs	r2, r0
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	e7b1      	b.n	8004b02 <HAL_TIM_PWM_Start_DMA+0x62>
 8004b9e:	223c      	movs	r2, #60	@ 0x3c
 8004ba0:	5cb2      	ldrb	r2, [r6, r2]
 8004ba2:	3a01      	subs	r2, #1
 8004ba4:	4250      	negs	r0, r2
 8004ba6:	4142      	adcs	r2, r0
 8004ba8:	b2d2      	uxtb	r2, r2
 8004baa:	e7aa      	b.n	8004b02 <HAL_TIM_PWM_Start_DMA+0x62>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bac:	2d04      	cmp	r5, #4
 8004bae:	d020      	beq.n	8004bf2 <HAL_TIM_PWM_Start_DMA+0x152>
 8004bb0:	2d08      	cmp	r5, #8
 8004bb2:	d038      	beq.n	8004c26 <HAL_TIM_PWM_Start_DMA+0x186>
 8004bb4:	223d      	movs	r2, #61	@ 0x3d
 8004bb6:	2002      	movs	r0, #2
 8004bb8:	54b0      	strb	r0, [r6, r2]
  switch (Channel)
 8004bba:	3801      	subs	r0, #1
 8004bbc:	2d08      	cmp	r5, #8
 8004bbe:	d95a      	bls.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
 8004bc0:	2d0c      	cmp	r5, #12
 8004bc2:	d158      	bne.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004bc4:	6af2      	ldr	r2, [r6, #44]	@ 0x2c
 8004bc6:	4831      	ldr	r0, [pc, #196]	@ (8004c8c <HAL_TIM_PWM_Start_DMA+0x1ec>)
 8004bc8:	62d0      	str	r0, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004bca:	6af2      	ldr	r2, [r6, #44]	@ 0x2c
 8004bcc:	4830      	ldr	r0, [pc, #192]	@ (8004c90 <HAL_TIM_PWM_Start_DMA+0x1f0>)
 8004bce:	6310      	str	r0, [r2, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004bd0:	6af2      	ldr	r2, [r6, #44]	@ 0x2c
 8004bd2:	4830      	ldr	r0, [pc, #192]	@ (8004c94 <HAL_TIM_PWM_Start_DMA+0x1f4>)
 8004bd4:	6350      	str	r0, [r2, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004bd6:	6832      	ldr	r2, [r6, #0]
 8004bd8:	3240      	adds	r2, #64	@ 0x40
 8004bda:	6af0      	ldr	r0, [r6, #44]	@ 0x2c
 8004bdc:	f7fe f8d2 	bl	8002d84 <HAL_DMA_Start_IT>
 8004be0:	2800      	cmp	r0, #0
 8004be2:	d14f      	bne.n	8004c84 <HAL_TIM_PWM_Start_DMA+0x1e4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004be4:	6832      	ldr	r2, [r6, #0]
 8004be6:	68d1      	ldr	r1, [r2, #12]
 8004be8:	2380      	movs	r3, #128	@ 0x80
 8004bea:	015b      	lsls	r3, r3, #5
 8004bec:	430b      	orrs	r3, r1
 8004bee:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8004bf0:	e7ad      	b.n	8004b4e <HAL_TIM_PWM_Start_DMA+0xae>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bf2:	223b      	movs	r2, #59	@ 0x3b
 8004bf4:	2002      	movs	r0, #2
 8004bf6:	54b0      	strb	r0, [r6, r2]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004bf8:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8004bfa:	4824      	ldr	r0, [pc, #144]	@ (8004c8c <HAL_TIM_PWM_Start_DMA+0x1ec>)
 8004bfc:	62d0      	str	r0, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004bfe:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8004c00:	4823      	ldr	r0, [pc, #140]	@ (8004c90 <HAL_TIM_PWM_Start_DMA+0x1f0>)
 8004c02:	6310      	str	r0, [r2, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004c04:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8004c06:	4823      	ldr	r0, [pc, #140]	@ (8004c94 <HAL_TIM_PWM_Start_DMA+0x1f4>)
 8004c08:	6350      	str	r0, [r2, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004c0a:	6832      	ldr	r2, [r6, #0]
 8004c0c:	3238      	adds	r2, #56	@ 0x38
 8004c0e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004c10:	f7fe f8b8 	bl	8002d84 <HAL_DMA_Start_IT>
 8004c14:	2800      	cmp	r0, #0
 8004c16:	d131      	bne.n	8004c7c <HAL_TIM_PWM_Start_DMA+0x1dc>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004c18:	6832      	ldr	r2, [r6, #0]
 8004c1a:	68d1      	ldr	r1, [r2, #12]
 8004c1c:	2380      	movs	r3, #128	@ 0x80
 8004c1e:	00db      	lsls	r3, r3, #3
 8004c20:	430b      	orrs	r3, r1
 8004c22:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8004c24:	e793      	b.n	8004b4e <HAL_TIM_PWM_Start_DMA+0xae>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c26:	223c      	movs	r2, #60	@ 0x3c
 8004c28:	2002      	movs	r0, #2
 8004c2a:	54b0      	strb	r0, [r6, r2]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c2c:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 8004c2e:	4817      	ldr	r0, [pc, #92]	@ (8004c8c <HAL_TIM_PWM_Start_DMA+0x1ec>)
 8004c30:	62d0      	str	r0, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004c32:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 8004c34:	4816      	ldr	r0, [pc, #88]	@ (8004c90 <HAL_TIM_PWM_Start_DMA+0x1f0>)
 8004c36:	6310      	str	r0, [r2, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004c38:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 8004c3a:	4816      	ldr	r0, [pc, #88]	@ (8004c94 <HAL_TIM_PWM_Start_DMA+0x1f4>)
 8004c3c:	6350      	str	r0, [r2, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004c3e:	6832      	ldr	r2, [r6, #0]
 8004c40:	323c      	adds	r2, #60	@ 0x3c
 8004c42:	6ab0      	ldr	r0, [r6, #40]	@ 0x28
 8004c44:	f7fe f89e 	bl	8002d84 <HAL_DMA_Start_IT>
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	d119      	bne.n	8004c80 <HAL_TIM_PWM_Start_DMA+0x1e0>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004c4c:	6832      	ldr	r2, [r6, #0]
 8004c4e:	68d1      	ldr	r1, [r2, #12]
 8004c50:	2380      	movs	r3, #128	@ 0x80
 8004c52:	011b      	lsls	r3, r3, #4
 8004c54:	430b      	orrs	r3, r1
 8004c56:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8004c58:	e779      	b.n	8004b4e <HAL_TIM_PWM_Start_DMA+0xae>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c5a:	6899      	ldr	r1, [r3, #8]
 8004c5c:	2207      	movs	r2, #7
 8004c5e:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c60:	2a06      	cmp	r2, #6
 8004c62:	d011      	beq.n	8004c88 <HAL_TIM_PWM_Start_DMA+0x1e8>
        __HAL_TIM_ENABLE(htim);
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	2101      	movs	r1, #1
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	2000      	movs	r0, #0
 8004c6e:	e002      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
      return HAL_ERROR;
 8004c70:	2001      	movs	r0, #1
 8004c72:	e000      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
 8004c74:	2001      	movs	r0, #1
}
 8004c76:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8004c78:	2001      	movs	r0, #1
 8004c7a:	e7fc      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
        return HAL_ERROR;
 8004c7c:	2001      	movs	r0, #1
 8004c7e:	e7fa      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
        return HAL_ERROR;
 8004c80:	2001      	movs	r0, #1
 8004c82:	e7f8      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
        return HAL_ERROR;
 8004c84:	2001      	movs	r0, #1
 8004c86:	e7f6      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
 8004c88:	2000      	movs	r0, #0
 8004c8a:	e7f4      	b.n	8004c76 <HAL_TIM_PWM_Start_DMA+0x1d6>
 8004c8c:	08004f85 	.word	0x08004f85
 8004c90:	08004ff7 	.word	0x08004ff7
 8004c94:	0800515b 	.word	0x0800515b
 8004c98:	40010800 	.word	0x40010800
 8004c9c:	40011400 	.word	0x40011400

08004ca0 <HAL_TIM_PWM_ConfigChannel>:
{
 8004ca0:	b570      	push	{r4, r5, r6, lr}
 8004ca2:	0004      	movs	r4, r0
 8004ca4:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8004ca6:	2338      	movs	r3, #56	@ 0x38
 8004ca8:	5cc3      	ldrb	r3, [r0, r3]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d100      	bne.n	8004cb0 <HAL_TIM_PWM_ConfigChannel+0x10>
 8004cae:	e08d      	b.n	8004dcc <HAL_TIM_PWM_ConfigChannel+0x12c>
 8004cb0:	2338      	movs	r3, #56	@ 0x38
 8004cb2:	2101      	movs	r1, #1
 8004cb4:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 8004cb6:	2a08      	cmp	r2, #8
 8004cb8:	d061      	beq.n	8004d7e <HAL_TIM_PWM_ConfigChannel+0xde>
 8004cba:	d81b      	bhi.n	8004cf4 <HAL_TIM_PWM_ConfigChannel+0x54>
 8004cbc:	2a00      	cmp	r2, #0
 8004cbe:	d046      	beq.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0xae>
 8004cc0:	0008      	movs	r0, r1
 8004cc2:	2a04      	cmp	r2, #4
 8004cc4:	d157      	bne.n	8004d76 <HAL_TIM_PWM_ConfigChannel+0xd6>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cc6:	6820      	ldr	r0, [r4, #0]
 8004cc8:	0029      	movs	r1, r5
 8004cca:	f7ff fdd1 	bl	8004870 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cce:	6822      	ldr	r2, [r4, #0]
 8004cd0:	6991      	ldr	r1, [r2, #24]
 8004cd2:	2380      	movs	r3, #128	@ 0x80
 8004cd4:	011b      	lsls	r3, r3, #4
 8004cd6:	430b      	orrs	r3, r1
 8004cd8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cda:	6822      	ldr	r2, [r4, #0]
 8004cdc:	6993      	ldr	r3, [r2, #24]
 8004cde:	493c      	ldr	r1, [pc, #240]	@ (8004dd0 <HAL_TIM_PWM_ConfigChannel+0x130>)
 8004ce0:	400b      	ands	r3, r1
 8004ce2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ce4:	6822      	ldr	r2, [r4, #0]
 8004ce6:	6991      	ldr	r1, [r2, #24]
 8004ce8:	68eb      	ldr	r3, [r5, #12]
 8004cea:	021b      	lsls	r3, r3, #8
 8004cec:	430b      	orrs	r3, r1
 8004cee:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004cf0:	2000      	movs	r0, #0
      break;
 8004cf2:	e040      	b.n	8004d76 <HAL_TIM_PWM_ConfigChannel+0xd6>
  switch (Channel)
 8004cf4:	2001      	movs	r0, #1
 8004cf6:	2a0c      	cmp	r2, #12
 8004cf8:	d13d      	bne.n	8004d76 <HAL_TIM_PWM_ConfigChannel+0xd6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004cfa:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cfc:	6a1a      	ldr	r2, [r3, #32]
 8004cfe:	4935      	ldr	r1, [pc, #212]	@ (8004dd4 <HAL_TIM_PWM_ConfigChannel+0x134>)
 8004d00:	400a      	ands	r2, r1
 8004d02:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004d04:	6a18      	ldr	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004d06:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004d08:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d0a:	4933      	ldr	r1, [pc, #204]	@ (8004dd8 <HAL_TIM_PWM_ConfigChannel+0x138>)
 8004d0c:	400a      	ands	r2, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d0e:	6829      	ldr	r1, [r5, #0]
 8004d10:	0209      	lsls	r1, r1, #8
 8004d12:	4311      	orrs	r1, r2
  tmpccer &= ~TIM_CCER_CC4P;
 8004d14:	4a31      	ldr	r2, [pc, #196]	@ (8004ddc <HAL_TIM_PWM_ConfigChannel+0x13c>)
 8004d16:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d18:	68aa      	ldr	r2, [r5, #8]
 8004d1a:	0312      	lsls	r2, r2, #12
 8004d1c:	4302      	orrs	r2, r0
  TIMx->CR2 = tmpcr2;
 8004d1e:	605e      	str	r6, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004d20:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004d22:	6869      	ldr	r1, [r5, #4]
 8004d24:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8004d26:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d28:	6822      	ldr	r2, [r4, #0]
 8004d2a:	69d1      	ldr	r1, [r2, #28]
 8004d2c:	2380      	movs	r3, #128	@ 0x80
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	430b      	orrs	r3, r1
 8004d32:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d34:	6822      	ldr	r2, [r4, #0]
 8004d36:	69d3      	ldr	r3, [r2, #28]
 8004d38:	4925      	ldr	r1, [pc, #148]	@ (8004dd0 <HAL_TIM_PWM_ConfigChannel+0x130>)
 8004d3a:	400b      	ands	r3, r1
 8004d3c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d3e:	6822      	ldr	r2, [r4, #0]
 8004d40:	69d1      	ldr	r1, [r2, #28]
 8004d42:	68eb      	ldr	r3, [r5, #12]
 8004d44:	021b      	lsls	r3, r3, #8
 8004d46:	430b      	orrs	r3, r1
 8004d48:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004d4a:	2000      	movs	r0, #0
      break;
 8004d4c:	e013      	b.n	8004d76 <HAL_TIM_PWM_ConfigChannel+0xd6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d4e:	6800      	ldr	r0, [r0, #0]
 8004d50:	0029      	movs	r1, r5
 8004d52:	f7ff fd77 	bl	8004844 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d56:	6822      	ldr	r2, [r4, #0]
 8004d58:	6993      	ldr	r3, [r2, #24]
 8004d5a:	2108      	movs	r1, #8
 8004d5c:	430b      	orrs	r3, r1
 8004d5e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d60:	6822      	ldr	r2, [r4, #0]
 8004d62:	6993      	ldr	r3, [r2, #24]
 8004d64:	3904      	subs	r1, #4
 8004d66:	438b      	bics	r3, r1
 8004d68:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d6a:	6822      	ldr	r2, [r4, #0]
 8004d6c:	6993      	ldr	r3, [r2, #24]
 8004d6e:	68e9      	ldr	r1, [r5, #12]
 8004d70:	430b      	orrs	r3, r1
 8004d72:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004d74:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8004d76:	2338      	movs	r3, #56	@ 0x38
 8004d78:	2200      	movs	r2, #0
 8004d7a:	54e2      	strb	r2, [r4, r3]
}
 8004d7c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d7e:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d80:	6a1a      	ldr	r2, [r3, #32]
 8004d82:	4917      	ldr	r1, [pc, #92]	@ (8004de0 <HAL_TIM_PWM_ConfigChannel+0x140>)
 8004d84:	400a      	ands	r2, r1
 8004d86:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004d88:	6a18      	ldr	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004d8a:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004d8c:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d8e:	2273      	movs	r2, #115	@ 0x73
 8004d90:	4391      	bics	r1, r2
  tmpccmrx |= OC_Config->OCMode;
 8004d92:	682a      	ldr	r2, [r5, #0]
 8004d94:	4311      	orrs	r1, r2
  tmpccer &= ~TIM_CCER_CC3P;
 8004d96:	4a13      	ldr	r2, [pc, #76]	@ (8004de4 <HAL_TIM_PWM_ConfigChannel+0x144>)
 8004d98:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d9a:	68aa      	ldr	r2, [r5, #8]
 8004d9c:	0212      	lsls	r2, r2, #8
 8004d9e:	4302      	orrs	r2, r0
  TIMx->CR2 = tmpcr2;
 8004da0:	605e      	str	r6, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004da2:	61d9      	str	r1, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004da4:	6869      	ldr	r1, [r5, #4]
 8004da6:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8004da8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004daa:	6822      	ldr	r2, [r4, #0]
 8004dac:	69d3      	ldr	r3, [r2, #28]
 8004dae:	2108      	movs	r1, #8
 8004db0:	430b      	orrs	r3, r1
 8004db2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004db4:	6822      	ldr	r2, [r4, #0]
 8004db6:	69d3      	ldr	r3, [r2, #28]
 8004db8:	3904      	subs	r1, #4
 8004dba:	438b      	bics	r3, r1
 8004dbc:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004dbe:	6822      	ldr	r2, [r4, #0]
 8004dc0:	69d3      	ldr	r3, [r2, #28]
 8004dc2:	68e9      	ldr	r1, [r5, #12]
 8004dc4:	430b      	orrs	r3, r1
 8004dc6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004dc8:	2000      	movs	r0, #0
      break;
 8004dca:	e7d4      	b.n	8004d76 <HAL_TIM_PWM_ConfigChannel+0xd6>
  __HAL_LOCK(htim);
 8004dcc:	2002      	movs	r0, #2
 8004dce:	e7d5      	b.n	8004d7c <HAL_TIM_PWM_ConfigChannel+0xdc>
 8004dd0:	fffffbff 	.word	0xfffffbff
 8004dd4:	ffffefff 	.word	0xffffefff
 8004dd8:	ffff8cff 	.word	0xffff8cff
 8004ddc:	ffffdfff 	.word	0xffffdfff
 8004de0:	fffffeff 	.word	0xfffffeff
 8004de4:	fffffdff 	.word	0xfffffdff

08004de8 <HAL_TIM_ConfigClockSource>:
{
 8004de8:	b570      	push	{r4, r5, r6, lr}
 8004dea:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8004dec:	2338      	movs	r3, #56	@ 0x38
 8004dee:	5cc3      	ldrb	r3, [r0, r3]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d100      	bne.n	8004df6 <HAL_TIM_ConfigClockSource+0xe>
 8004df4:	e0bb      	b.n	8004f6e <HAL_TIM_ConfigClockSource+0x186>
 8004df6:	2338      	movs	r3, #56	@ 0x38
 8004df8:	2001      	movs	r0, #1
 8004dfa:	54d0      	strb	r0, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	3001      	adds	r0, #1
 8004e00:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 8004e02:	6810      	ldr	r0, [r2, #0]
 8004e04:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e06:	4c5b      	ldr	r4, [pc, #364]	@ (8004f74 <HAL_TIM_ConfigClockSource+0x18c>)
 8004e08:	4023      	ands	r3, r4
  htim->Instance->SMCR = tmpsmcr;
 8004e0a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8004e0c:	680b      	ldr	r3, [r1, #0]
 8004e0e:	2b60      	cmp	r3, #96	@ 0x60
 8004e10:	d100      	bne.n	8004e14 <HAL_TIM_ConfigClockSource+0x2c>
 8004e12:	e071      	b.n	8004ef8 <HAL_TIM_ConfigClockSource+0x110>
 8004e14:	d83f      	bhi.n	8004e96 <HAL_TIM_ConfigClockSource+0xae>
 8004e16:	2b40      	cmp	r3, #64	@ 0x40
 8004e18:	d100      	bne.n	8004e1c <HAL_TIM_ConfigClockSource+0x34>
 8004e1a:	e089      	b.n	8004f30 <HAL_TIM_ConfigClockSource+0x148>
 8004e1c:	d91d      	bls.n	8004e5a <HAL_TIM_ConfigClockSource+0x72>
 8004e1e:	2001      	movs	r0, #1
 8004e20:	2b50      	cmp	r3, #80	@ 0x50
 8004e22:	d131      	bne.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e24:	6813      	ldr	r3, [r2, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e26:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004e28:	68c9      	ldr	r1, [r1, #12]
  tmpccer = TIMx->CCER;
 8004e2a:	6a1c      	ldr	r4, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e2c:	6a1d      	ldr	r5, [r3, #32]
 8004e2e:	2601      	movs	r6, #1
 8004e30:	43b5      	bics	r5, r6
 8004e32:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e34:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e36:	36ef      	adds	r6, #239	@ 0xef
 8004e38:	43b5      	bics	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e3a:	0109      	lsls	r1, r1, #4
 8004e3c:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e3e:	250a      	movs	r5, #10
 8004e40:	43ac      	bics	r4, r5
  tmpccer |= TIM_ICPolarity;
 8004e42:	4320      	orrs	r0, r4
  TIMx->CCMR1 = tmpccmr1;
 8004e44:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e46:	6218      	str	r0, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e48:	6811      	ldr	r1, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004e4a:	688b      	ldr	r3, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e4c:	2070      	movs	r0, #112	@ 0x70
 8004e4e:	4383      	bics	r3, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e50:	3819      	subs	r0, #25
 8004e52:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 8004e54:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004e56:	2000      	movs	r0, #0
}
 8004e58:	e016      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	d003      	beq.n	8004e66 <HAL_TIM_ConfigClockSource+0x7e>
 8004e5e:	d90c      	bls.n	8004e7a <HAL_TIM_ConfigClockSource+0x92>
 8004e60:	2001      	movs	r0, #1
 8004e62:	2b30      	cmp	r3, #48	@ 0x30
 8004e64:	d110      	bne.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e66:	6810      	ldr	r0, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004e68:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e6a:	2470      	movs	r4, #112	@ 0x70
 8004e6c:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e6e:	430b      	orrs	r3, r1
 8004e70:	2107      	movs	r1, #7
 8004e72:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004e74:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004e76:	2000      	movs	r0, #0
}
 8004e78:	e006      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8004e7a:	2110      	movs	r1, #16
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	4388      	bics	r0, r1
 8004e80:	0001      	movs	r1, r0
 8004e82:	2001      	movs	r0, #1
 8004e84:	2900      	cmp	r1, #0
 8004e86:	d0ee      	beq.n	8004e66 <HAL_TIM_ConfigClockSource+0x7e>
  htim->State = HAL_TIM_STATE_READY;
 8004e88:	2339      	movs	r3, #57	@ 0x39
 8004e8a:	2101      	movs	r1, #1
 8004e8c:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	2100      	movs	r1, #0
 8004e92:	54d1      	strb	r1, [r2, r3]
}
 8004e94:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8004e96:	2080      	movs	r0, #128	@ 0x80
 8004e98:	0140      	lsls	r0, r0, #5
 8004e9a:	4283      	cmp	r3, r0
 8004e9c:	d063      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0x17e>
 8004e9e:	2080      	movs	r0, #128	@ 0x80
 8004ea0:	0180      	lsls	r0, r0, #6
 8004ea2:	4283      	cmp	r3, r0
 8004ea4:	d113      	bne.n	8004ece <HAL_TIM_ConfigClockSource+0xe6>
      TIM_ETR_SetConfig(htim->Instance,
 8004ea6:	6814      	ldr	r4, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004ea8:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eaa:	4b33      	ldr	r3, [pc, #204]	@ (8004f78 <HAL_TIM_ConfigClockSource+0x190>)
 8004eac:	4018      	ands	r0, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eae:	688b      	ldr	r3, [r1, #8]
 8004eb0:	684d      	ldr	r5, [r1, #4]
 8004eb2:	432b      	orrs	r3, r5
 8004eb4:	68c9      	ldr	r1, [r1, #12]
 8004eb6:	0209      	lsls	r1, r1, #8
 8004eb8:	430b      	orrs	r3, r1
 8004eba:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 8004ebc:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ebe:	6811      	ldr	r1, [r2, #0]
 8004ec0:	6888      	ldr	r0, [r1, #8]
 8004ec2:	2380      	movs	r3, #128	@ 0x80
 8004ec4:	01db      	lsls	r3, r3, #7
 8004ec6:	4303      	orrs	r3, r0
 8004ec8:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004eca:	2000      	movs	r0, #0
      break;
 8004ecc:	e7dc      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8004ece:	2b70      	cmp	r3, #112	@ 0x70
 8004ed0:	d14b      	bne.n	8004f6a <HAL_TIM_ConfigClockSource+0x182>
      TIM_ETR_SetConfig(htim->Instance,
 8004ed2:	6814      	ldr	r4, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004ed4:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ed6:	4b28      	ldr	r3, [pc, #160]	@ (8004f78 <HAL_TIM_ConfigClockSource+0x190>)
 8004ed8:	4018      	ands	r0, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eda:	688b      	ldr	r3, [r1, #8]
 8004edc:	684d      	ldr	r5, [r1, #4]
 8004ede:	432b      	orrs	r3, r5
 8004ee0:	68c9      	ldr	r1, [r1, #12]
 8004ee2:	0209      	lsls	r1, r1, #8
 8004ee4:	430b      	orrs	r3, r1
 8004ee6:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 8004ee8:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004eea:	6811      	ldr	r1, [r2, #0]
 8004eec:	688b      	ldr	r3, [r1, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eee:	2077      	movs	r0, #119	@ 0x77
 8004ef0:	4303      	orrs	r3, r0
      htim->Instance->SMCR = tmpsmcr;
 8004ef2:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004ef4:	2000      	movs	r0, #0
      break;
 8004ef6:	e7c7      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ef8:	6813      	ldr	r3, [r2, #0]
                               sClockSourceConfig->ClockPolarity,
 8004efa:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004efc:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004efe:	6a19      	ldr	r1, [r3, #32]
 8004f00:	2510      	movs	r5, #16
 8004f02:	43a9      	bics	r1, r5
 8004f04:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f06:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8004f08:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f0a:	4e1c      	ldr	r6, [pc, #112]	@ (8004f7c <HAL_TIM_ConfigClockSource+0x194>)
 8004f0c:	4031      	ands	r1, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f0e:	0324      	lsls	r4, r4, #12
 8004f10:	430c      	orrs	r4, r1
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f12:	21a0      	movs	r1, #160	@ 0xa0
 8004f14:	438d      	bics	r5, r1
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f16:	0101      	lsls	r1, r0, #4
 8004f18:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1 ;
 8004f1a:	619c      	str	r4, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f1c:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f1e:	6811      	ldr	r1, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004f20:	688b      	ldr	r3, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f22:	2070      	movs	r0, #112	@ 0x70
 8004f24:	4383      	bics	r3, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f26:	3809      	subs	r0, #9
 8004f28:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 8004f2a:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004f2c:	2000      	movs	r0, #0
}
 8004f2e:	e7ab      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f30:	6813      	ldr	r3, [r2, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f32:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004f34:	68c9      	ldr	r1, [r1, #12]
  tmpccer = TIMx->CCER;
 8004f36:	6a1c      	ldr	r4, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f38:	6a1d      	ldr	r5, [r3, #32]
 8004f3a:	2601      	movs	r6, #1
 8004f3c:	43b5      	bics	r5, r6
 8004f3e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f40:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f42:	36ef      	adds	r6, #239	@ 0xef
 8004f44:	43b5      	bics	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f46:	0109      	lsls	r1, r1, #4
 8004f48:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f4a:	250a      	movs	r5, #10
 8004f4c:	43ac      	bics	r4, r5
  tmpccer |= TIM_ICPolarity;
 8004f4e:	4320      	orrs	r0, r4
  TIMx->CCMR1 = tmpccmr1;
 8004f50:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f52:	6218      	str	r0, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f54:	6811      	ldr	r1, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004f56:	688b      	ldr	r3, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f58:	2070      	movs	r0, #112	@ 0x70
 8004f5a:	4383      	bics	r3, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f5c:	3829      	subs	r0, #41	@ 0x29
 8004f5e:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 8004f60:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004f62:	2000      	movs	r0, #0
}
 8004f64:	e790      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
  HAL_StatusTypeDef status = HAL_OK;
 8004f66:	2000      	movs	r0, #0
 8004f68:	e78e      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8004f6a:	2001      	movs	r0, #1
 8004f6c:	e78c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 8004f6e:	2002      	movs	r0, #2
 8004f70:	e790      	b.n	8004e94 <HAL_TIM_ConfigClockSource+0xac>
 8004f72:	46c0      	nop			@ (mov r8, r8)
 8004f74:	ffff0088 	.word	0xffff0088
 8004f78:	ffff00ff 	.word	0xffff00ff
 8004f7c:	ffff0fff 	.word	0xffff0fff

08004f80 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8004f80:	4770      	bx	lr

08004f82 <HAL_TIM_IC_CaptureCallback>:
}
 8004f82:	4770      	bx	lr

08004f84 <TIM_DMADelayPulseCplt>:
{
 8004f84:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f86:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004f88:	6a23      	ldr	r3, [r4, #32]
 8004f8a:	4283      	cmp	r3, r0
 8004f8c:	d00e      	beq.n	8004fac <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004f8e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004f90:	4283      	cmp	r3, r0
 8004f92:	d014      	beq.n	8004fbe <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004f94:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004f96:	4283      	cmp	r3, r0
 8004f98:	d01a      	beq.n	8004fd0 <TIM_DMADelayPulseCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004f9a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f9c:	4283      	cmp	r3, r0
 8004f9e:	d020      	beq.n	8004fe2 <TIM_DMADelayPulseCplt+0x5e>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fa0:	0020      	movs	r0, r4
 8004fa2:	f7fc fd05 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	7623      	strb	r3, [r4, #24]
}
 8004faa:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fac:	2301      	movs	r3, #1
 8004fae:	7623      	strb	r3, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8004fb0:	69c3      	ldr	r3, [r0, #28]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1f4      	bne.n	8004fa0 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fb6:	333a      	adds	r3, #58	@ 0x3a
 8004fb8:	2201      	movs	r2, #1
 8004fba:	54e2      	strb	r2, [r4, r3]
 8004fbc:	e7f0      	b.n	8004fa0 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	7623      	strb	r3, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8004fc2:	69c3      	ldr	r3, [r0, #28]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1eb      	bne.n	8004fa0 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fc8:	333b      	adds	r3, #59	@ 0x3b
 8004fca:	2201      	movs	r2, #1
 8004fcc:	54e2      	strb	r2, [r4, r3]
 8004fce:	e7e7      	b.n	8004fa0 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fd0:	2304      	movs	r3, #4
 8004fd2:	7623      	strb	r3, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8004fd4:	69c3      	ldr	r3, [r0, #28]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1e2      	bne.n	8004fa0 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004fda:	333c      	adds	r3, #60	@ 0x3c
 8004fdc:	2201      	movs	r2, #1
 8004fde:	54e2      	strb	r2, [r4, r3]
 8004fe0:	e7de      	b.n	8004fa0 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fe2:	2308      	movs	r3, #8
 8004fe4:	7623      	strb	r3, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8004fe6:	69c3      	ldr	r3, [r0, #28]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d1d9      	bne.n	8004fa0 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004fec:	333d      	adds	r3, #61	@ 0x3d
 8004fee:	2201      	movs	r2, #1
 8004ff0:	54e2      	strb	r2, [r4, r3]
 8004ff2:	e7d5      	b.n	8004fa0 <TIM_DMADelayPulseCplt+0x1c>

08004ff4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
}
 8004ff4:	4770      	bx	lr

08004ff6 <TIM_DMADelayPulseHalfCplt>:
{
 8004ff6:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ff8:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004ffa:	6a23      	ldr	r3, [r4, #32]
 8004ffc:	4283      	cmp	r3, r0
 8004ffe:	d00b      	beq.n	8005018 <TIM_DMADelayPulseHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005000:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005002:	4283      	cmp	r3, r0
 8005004:	d010      	beq.n	8005028 <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005006:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005008:	4283      	cmp	r3, r0
 800500a:	d010      	beq.n	800502e <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800500c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800500e:	4283      	cmp	r3, r0
 8005010:	d104      	bne.n	800501c <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005012:	2308      	movs	r3, #8
 8005014:	7623      	strb	r3, [r4, #24]
 8005016:	e001      	b.n	800501c <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005018:	2301      	movs	r3, #1
 800501a:	7623      	strb	r3, [r4, #24]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800501c:	0020      	movs	r0, r4
 800501e:	f7ff ffe9 	bl	8004ff4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005022:	2300      	movs	r3, #0
 8005024:	7623      	strb	r3, [r4, #24]
}
 8005026:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005028:	2302      	movs	r3, #2
 800502a:	7623      	strb	r3, [r4, #24]
 800502c:	e7f6      	b.n	800501c <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800502e:	2304      	movs	r3, #4
 8005030:	7623      	strb	r3, [r4, #24]
 8005032:	e7f3      	b.n	800501c <TIM_DMADelayPulseHalfCplt+0x26>

08005034 <HAL_TIM_TriggerCallback>:
}
 8005034:	4770      	bx	lr

08005036 <HAL_TIM_IRQHandler>:
{
 8005036:	b510      	push	{r4, lr}
 8005038:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800503a:	6802      	ldr	r2, [r0, #0]
 800503c:	6913      	ldr	r3, [r2, #16]
 800503e:	079b      	lsls	r3, r3, #30
 8005040:	d50f      	bpl.n	8005062 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005042:	68d3      	ldr	r3, [r2, #12]
 8005044:	079b      	lsls	r3, r3, #30
 8005046:	d50c      	bpl.n	8005062 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005048:	2303      	movs	r3, #3
 800504a:	425b      	negs	r3, r3
 800504c:	6113      	str	r3, [r2, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800504e:	3304      	adds	r3, #4
 8005050:	7603      	strb	r3, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005052:	6803      	ldr	r3, [r0, #0]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	079b      	lsls	r3, r3, #30
 8005058:	d055      	beq.n	8005106 <HAL_TIM_IRQHandler+0xd0>
          HAL_TIM_IC_CaptureCallback(htim);
 800505a:	f7ff ff92 	bl	8004f82 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800505e:	2300      	movs	r3, #0
 8005060:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005062:	6822      	ldr	r2, [r4, #0]
 8005064:	6913      	ldr	r3, [r2, #16]
 8005066:	075b      	lsls	r3, r3, #29
 8005068:	d512      	bpl.n	8005090 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800506a:	68d3      	ldr	r3, [r2, #12]
 800506c:	075b      	lsls	r3, r3, #29
 800506e:	d50f      	bpl.n	8005090 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005070:	2305      	movs	r3, #5
 8005072:	425b      	negs	r3, r3
 8005074:	6113      	str	r3, [r2, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005076:	3307      	adds	r3, #7
 8005078:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800507a:	6823      	ldr	r3, [r4, #0]
 800507c:	699a      	ldr	r2, [r3, #24]
 800507e:	23c0      	movs	r3, #192	@ 0xc0
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	421a      	tst	r2, r3
 8005084:	d045      	beq.n	8005112 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8005086:	0020      	movs	r0, r4
 8005088:	f7ff ff7b 	bl	8004f82 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508c:	2300      	movs	r3, #0
 800508e:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005090:	6822      	ldr	r2, [r4, #0]
 8005092:	6913      	ldr	r3, [r2, #16]
 8005094:	071b      	lsls	r3, r3, #28
 8005096:	d510      	bpl.n	80050ba <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005098:	68d3      	ldr	r3, [r2, #12]
 800509a:	071b      	lsls	r3, r3, #28
 800509c:	d50d      	bpl.n	80050ba <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800509e:	2309      	movs	r3, #9
 80050a0:	425b      	negs	r3, r3
 80050a2:	6113      	str	r3, [r2, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050a4:	330d      	adds	r3, #13
 80050a6:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	079b      	lsls	r3, r3, #30
 80050ae:	d037      	beq.n	8005120 <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 80050b0:	0020      	movs	r0, r4
 80050b2:	f7ff ff66 	bl	8004f82 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b6:	2300      	movs	r3, #0
 80050b8:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050ba:	6822      	ldr	r2, [r4, #0]
 80050bc:	6913      	ldr	r3, [r2, #16]
 80050be:	06db      	lsls	r3, r3, #27
 80050c0:	d512      	bpl.n	80050e8 <HAL_TIM_IRQHandler+0xb2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050c2:	68d3      	ldr	r3, [r2, #12]
 80050c4:	06db      	lsls	r3, r3, #27
 80050c6:	d50f      	bpl.n	80050e8 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050c8:	2311      	movs	r3, #17
 80050ca:	425b      	negs	r3, r3
 80050cc:	6113      	str	r3, [r2, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050ce:	3319      	adds	r3, #25
 80050d0:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	69da      	ldr	r2, [r3, #28]
 80050d6:	23c0      	movs	r3, #192	@ 0xc0
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	421a      	tst	r2, r3
 80050dc:	d027      	beq.n	800512e <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 80050de:	0020      	movs	r0, r4
 80050e0:	f7ff ff4f 	bl	8004f82 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e4:	2300      	movs	r3, #0
 80050e6:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80050e8:	6822      	ldr	r2, [r4, #0]
 80050ea:	6913      	ldr	r3, [r2, #16]
 80050ec:	07db      	lsls	r3, r3, #31
 80050ee:	d502      	bpl.n	80050f6 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050f0:	68d3      	ldr	r3, [r2, #12]
 80050f2:	07db      	lsls	r3, r3, #31
 80050f4:	d422      	bmi.n	800513c <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050f6:	6822      	ldr	r2, [r4, #0]
 80050f8:	6913      	ldr	r3, [r2, #16]
 80050fa:	065b      	lsls	r3, r3, #25
 80050fc:	d502      	bpl.n	8005104 <HAL_TIM_IRQHandler+0xce>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050fe:	68d3      	ldr	r3, [r2, #12]
 8005100:	065b      	lsls	r3, r3, #25
 8005102:	d422      	bmi.n	800514a <HAL_TIM_IRQHandler+0x114>
}
 8005104:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005106:	f7ff ff3b 	bl	8004f80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800510a:	0020      	movs	r0, r4
 800510c:	f7fc fc50 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
 8005110:	e7a5      	b.n	800505e <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005112:	0020      	movs	r0, r4
 8005114:	f7ff ff34 	bl	8004f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005118:	0020      	movs	r0, r4
 800511a:	f7fc fc49 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
 800511e:	e7b5      	b.n	800508c <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005120:	0020      	movs	r0, r4
 8005122:	f7ff ff2d 	bl	8004f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005126:	0020      	movs	r0, r4
 8005128:	f7fc fc42 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
 800512c:	e7c3      	b.n	80050b6 <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800512e:	0020      	movs	r0, r4
 8005130:	f7ff ff26 	bl	8004f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005134:	0020      	movs	r0, r4
 8005136:	f7fc fc3b 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
 800513a:	e7d3      	b.n	80050e4 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800513c:	2302      	movs	r3, #2
 800513e:	425b      	negs	r3, r3
 8005140:	6113      	str	r3, [r2, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005142:	0020      	movs	r0, r4
 8005144:	f7fc fc00 	bl	8001948 <HAL_TIM_PeriodElapsedCallback>
 8005148:	e7d5      	b.n	80050f6 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800514a:	2341      	movs	r3, #65	@ 0x41
 800514c:	425b      	negs	r3, r3
 800514e:	6113      	str	r3, [r2, #16]
      HAL_TIM_TriggerCallback(htim);
 8005150:	0020      	movs	r0, r4
 8005152:	f7ff ff6f 	bl	8005034 <HAL_TIM_TriggerCallback>
}
 8005156:	e7d5      	b.n	8005104 <HAL_TIM_IRQHandler+0xce>

08005158 <HAL_TIM_ErrorCallback>:
}
 8005158:	4770      	bx	lr

0800515a <TIM_DMAError>:
{
 800515a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800515c:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800515e:	6a23      	ldr	r3, [r4, #32]
 8005160:	4283      	cmp	r3, r0
 8005162:	d00c      	beq.n	800517e <TIM_DMAError+0x24>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005164:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005166:	4283      	cmp	r3, r0
 8005168:	d013      	beq.n	8005192 <TIM_DMAError+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800516a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800516c:	4283      	cmp	r3, r0
 800516e:	d016      	beq.n	800519e <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005170:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005172:	4283      	cmp	r3, r0
 8005174:	d019      	beq.n	80051aa <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 8005176:	2339      	movs	r3, #57	@ 0x39
 8005178:	2201      	movs	r2, #1
 800517a:	54e2      	strb	r2, [r4, r3]
 800517c:	e003      	b.n	8005186 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800517e:	2301      	movs	r3, #1
 8005180:	7623      	strb	r3, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005182:	223a      	movs	r2, #58	@ 0x3a
 8005184:	54a3      	strb	r3, [r4, r2]
  HAL_TIM_ErrorCallback(htim);
 8005186:	0020      	movs	r0, r4
 8005188:	f7ff ffe6 	bl	8005158 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800518c:	2300      	movs	r3, #0
 800518e:	7623      	strb	r3, [r4, #24]
}
 8005190:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005192:	2302      	movs	r3, #2
 8005194:	7623      	strb	r3, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005196:	3339      	adds	r3, #57	@ 0x39
 8005198:	2201      	movs	r2, #1
 800519a:	54e2      	strb	r2, [r4, r3]
 800519c:	e7f3      	b.n	8005186 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800519e:	2304      	movs	r3, #4
 80051a0:	7623      	strb	r3, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80051a2:	3338      	adds	r3, #56	@ 0x38
 80051a4:	2201      	movs	r2, #1
 80051a6:	54e2      	strb	r2, [r4, r3]
 80051a8:	e7ed      	b.n	8005186 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051aa:	2308      	movs	r3, #8
 80051ac:	7623      	strb	r3, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80051ae:	3335      	adds	r3, #53	@ 0x35
 80051b0:	2201      	movs	r2, #1
 80051b2:	54e2      	strb	r2, [r4, r3]
 80051b4:	e7e7      	b.n	8005186 <TIM_DMAError+0x2c>

080051b6 <HAL_TIM_Base_GetState>:
  return htim->State;
 80051b6:	2339      	movs	r3, #57	@ 0x39
 80051b8:	5cc0      	ldrb	r0, [r0, r3]
 80051ba:	b2c0      	uxtb	r0, r0
}
 80051bc:	4770      	bx	lr
	...

080051c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051c0:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051c2:	2338      	movs	r3, #56	@ 0x38
 80051c4:	5cc3      	ldrb	r3, [r0, r3]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d025      	beq.n	8005216 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80051ca:	2338      	movs	r3, #56	@ 0x38
 80051cc:	2201      	movs	r2, #1
 80051ce:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d0:	3301      	adds	r3, #1
 80051d2:	3201      	adds	r2, #1
 80051d4:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051d6:	6804      	ldr	r4, [r0, #0]
 80051d8:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051da:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051dc:	2570      	movs	r5, #112	@ 0x70
 80051de:	43ab      	bics	r3, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051e0:	680d      	ldr	r5, [r1, #0]
 80051e2:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051e4:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051e6:	6803      	ldr	r3, [r0, #0]
 80051e8:	2480      	movs	r4, #128	@ 0x80
 80051ea:	05e4      	lsls	r4, r4, #23
 80051ec:	42a3      	cmp	r3, r4
 80051ee:	d005      	beq.n	80051fc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80051f0:	4c0a      	ldr	r4, [pc, #40]	@ (800521c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 80051f2:	42a3      	cmp	r3, r4
 80051f4:	d002      	beq.n	80051fc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80051f6:	4c0a      	ldr	r4, [pc, #40]	@ (8005220 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80051f8:	42a3      	cmp	r3, r4
 80051fa:	d104      	bne.n	8005206 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051fc:	2480      	movs	r4, #128	@ 0x80
 80051fe:	43a2      	bics	r2, r4
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005200:	6849      	ldr	r1, [r1, #4]
 8005202:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005204:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005206:	2339      	movs	r3, #57	@ 0x39
 8005208:	2201      	movs	r2, #1
 800520a:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 800520c:	3b01      	subs	r3, #1
 800520e:	2200      	movs	r2, #0
 8005210:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8005212:	2000      	movs	r0, #0
}
 8005214:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8005216:	2002      	movs	r0, #2
 8005218:	e7fc      	b.n	8005214 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 800521a:	46c0      	nop			@ (mov r8, r8)
 800521c:	40010800 	.word	0x40010800
 8005220:	40011400 	.word	0x40011400

08005224 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005224:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005226:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800522a:	2201      	movs	r2, #1
 800522c:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005230:	6801      	ldr	r1, [r0, #0]
 8005232:	680b      	ldr	r3, [r1, #0]
 8005234:	4c12      	ldr	r4, [pc, #72]	@ (8005280 <UART_EndRxTransfer+0x5c>)
 8005236:	4023      	ands	r3, r4
 8005238:	600b      	str	r3, [r1, #0]
 800523a:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800523e:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005242:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005246:	6801      	ldr	r1, [r0, #0]
 8005248:	688b      	ldr	r3, [r1, #8]
 800524a:	4393      	bics	r3, r2
 800524c:	608b      	str	r3, [r1, #8]
 800524e:	f38c 8810 	msr	PRIMASK, ip

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005252:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8005254:	2b01      	cmp	r3, #1
 8005256:	d006      	beq.n	8005266 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005258:	2380      	movs	r3, #128	@ 0x80
 800525a:	2220      	movs	r2, #32
 800525c:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525e:	2300      	movs	r3, #0
 8005260:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005262:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8005264:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005266:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800526a:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800526e:	6802      	ldr	r2, [r0, #0]
 8005270:	6813      	ldr	r3, [r2, #0]
 8005272:	3432      	adds	r4, #50	@ 0x32
 8005274:	34ff      	adds	r4, #255	@ 0xff
 8005276:	43a3      	bics	r3, r4
 8005278:	6013      	str	r3, [r2, #0]
 800527a:	f381 8810 	msr	PRIMASK, r1
}
 800527e:	e7eb      	b.n	8005258 <UART_EndRxTransfer+0x34>
 8005280:	fffffedf 	.word	0xfffffedf

08005284 <UART_SetConfig>:
{
 8005284:	b5d0      	push	{r4, r6, r7, lr}
 8005286:	0004      	movs	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8005288:	6801      	ldr	r1, [r0, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800528a:	680a      	ldr	r2, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800528c:	6883      	ldr	r3, [r0, #8]
 800528e:	6900      	ldr	r0, [r0, #16]
 8005290:	4303      	orrs	r3, r0
 8005292:	6960      	ldr	r0, [r4, #20]
 8005294:	4303      	orrs	r3, r0
 8005296:	69e0      	ldr	r0, [r4, #28]
 8005298:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800529a:	4881      	ldr	r0, [pc, #516]	@ (80054a0 <UART_SetConfig+0x21c>)
 800529c:	4002      	ands	r2, r0
 800529e:	4313      	orrs	r3, r2
 80052a0:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052a2:	6822      	ldr	r2, [r4, #0]
 80052a4:	6853      	ldr	r3, [r2, #4]
 80052a6:	497f      	ldr	r1, [pc, #508]	@ (80054a4 <UART_SetConfig+0x220>)
 80052a8:	400b      	ands	r3, r1
 80052aa:	68e1      	ldr	r1, [r4, #12]
 80052ac:	430b      	orrs	r3, r1
 80052ae:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052b0:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80052b2:	6822      	ldr	r2, [r4, #0]
 80052b4:	4b7c      	ldr	r3, [pc, #496]	@ (80054a8 <UART_SetConfig+0x224>)
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d001      	beq.n	80052be <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80052ba:	6a23      	ldr	r3, [r4, #32]
 80052bc:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052be:	6893      	ldr	r3, [r2, #8]
 80052c0:	487a      	ldr	r0, [pc, #488]	@ (80054ac <UART_SetConfig+0x228>)
 80052c2:	4003      	ands	r3, r0
 80052c4:	430b      	orrs	r3, r1
 80052c6:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052c8:	6822      	ldr	r2, [r4, #0]
 80052ca:	4b79      	ldr	r3, [pc, #484]	@ (80054b0 <UART_SetConfig+0x22c>)
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d00f      	beq.n	80052f0 <UART_SetConfig+0x6c>
 80052d0:	4975      	ldr	r1, [pc, #468]	@ (80054a8 <UART_SetConfig+0x224>)
 80052d2:	2310      	movs	r3, #16
 80052d4:	428a      	cmp	r2, r1
 80052d6:	d026      	beq.n	8005326 <UART_SetConfig+0xa2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052d8:	69e2      	ldr	r2, [r4, #28]
 80052da:	2180      	movs	r1, #128	@ 0x80
 80052dc:	0209      	lsls	r1, r1, #8
 80052de:	428a      	cmp	r2, r1
 80052e0:	d06c      	beq.n	80053bc <UART_SetConfig+0x138>
    switch (clocksource)
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d900      	bls.n	80052e8 <UART_SetConfig+0x64>
 80052e6:	e0cf      	b.n	8005488 <UART_SetConfig+0x204>
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	4a72      	ldr	r2, [pc, #456]	@ (80054b4 <UART_SetConfig+0x230>)
 80052ec:	58d3      	ldr	r3, [r2, r3]
 80052ee:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052f0:	4b71      	ldr	r3, [pc, #452]	@ (80054b8 <UART_SetConfig+0x234>)
 80052f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80052f4:	230c      	movs	r3, #12
 80052f6:	4013      	ands	r3, r2
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d100      	bne.n	80052fe <UART_SetConfig+0x7a>
 80052fc:	e0c6      	b.n	800548c <UART_SetConfig+0x208>
 80052fe:	d80a      	bhi.n	8005316 <UART_SetConfig+0x92>
 8005300:	2b00      	cmp	r3, #0
 8005302:	d100      	bne.n	8005306 <UART_SetConfig+0x82>
 8005304:	e0c4      	b.n	8005490 <UART_SetConfig+0x20c>
 8005306:	3b04      	subs	r3, #4
 8005308:	425a      	negs	r2, r3
 800530a:	4153      	adcs	r3, r2
 800530c:	425b      	negs	r3, r3
 800530e:	220b      	movs	r2, #11
 8005310:	4393      	bics	r3, r2
 8005312:	3310      	adds	r3, #16
 8005314:	e7e0      	b.n	80052d8 <UART_SetConfig+0x54>
 8005316:	3b0c      	subs	r3, #12
 8005318:	425a      	negs	r2, r3
 800531a:	4153      	adcs	r3, r2
 800531c:	425b      	negs	r3, r3
 800531e:	2207      	movs	r2, #7
 8005320:	4393      	bics	r3, r2
 8005322:	3310      	adds	r3, #16
 8005324:	e7d8      	b.n	80052d8 <UART_SetConfig+0x54>
 8005326:	4b64      	ldr	r3, [pc, #400]	@ (80054b8 <UART_SetConfig+0x234>)
 8005328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800532a:	22c0      	movs	r2, #192	@ 0xc0
 800532c:	0112      	lsls	r2, r2, #4
 800532e:	4013      	ands	r3, r2
 8005330:	2280      	movs	r2, #128	@ 0x80
 8005332:	0112      	lsls	r2, r2, #4
 8005334:	4293      	cmp	r3, r2
 8005336:	d037      	beq.n	80053a8 <UART_SetConfig+0x124>
 8005338:	d80b      	bhi.n	8005352 <UART_SetConfig+0xce>
 800533a:	2b00      	cmp	r3, #0
 800533c:	d02d      	beq.n	800539a <UART_SetConfig+0x116>
 800533e:	2280      	movs	r2, #128	@ 0x80
 8005340:	00d2      	lsls	r2, r2, #3
 8005342:	2001      	movs	r0, #1
 8005344:	4293      	cmp	r3, r2
 8005346:	d000      	beq.n	800534a <UART_SetConfig+0xc6>
 8005348:	e083      	b.n	8005452 <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetSysClockFreq();
 800534a:	f7fe fc79 	bl	8003c40 <HAL_RCC_GetSysClockFreq>
 800534e:	0003      	movs	r3, r0
        break;
 8005350:	e026      	b.n	80053a0 <UART_SetConfig+0x11c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005352:	22c0      	movs	r2, #192	@ 0xc0
 8005354:	0112      	lsls	r2, r2, #4
 8005356:	2001      	movs	r0, #1
 8005358:	4293      	cmp	r3, r2
 800535a:	d17a      	bne.n	8005452 <UART_SetConfig+0x1ce>
 800535c:	2380      	movs	r3, #128	@ 0x80
 800535e:	021b      	lsls	r3, r3, #8
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005360:	6862      	ldr	r2, [r4, #4]
 8005362:	0051      	lsls	r1, r2, #1
 8005364:	1889      	adds	r1, r1, r2
        ret = HAL_ERROR;
 8005366:	2001      	movs	r0, #1
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005368:	4299      	cmp	r1, r3
 800536a:	d872      	bhi.n	8005452 <UART_SetConfig+0x1ce>
          (pclk > (4096U * huart->Init.BaudRate)))
 800536c:	0311      	lsls	r1, r2, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800536e:	4299      	cmp	r1, r3
 8005370:	d36f      	bcc.n	8005452 <UART_SetConfig+0x1ce>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005372:	0e19      	lsrs	r1, r3, #24
 8005374:	0218      	lsls	r0, r3, #8
 8005376:	0856      	lsrs	r6, r2, #1
 8005378:	2700      	movs	r7, #0
 800537a:	1980      	adds	r0, r0, r6
 800537c:	4179      	adcs	r1, r7
 800537e:	2300      	movs	r3, #0
 8005380:	f7fb f838 	bl	80003f4 <__aeabi_uldivmod>
 8005384:	0003      	movs	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005386:	4a4d      	ldr	r2, [pc, #308]	@ (80054bc <UART_SetConfig+0x238>)
 8005388:	1881      	adds	r1, r0, r2
 800538a:	4a4d      	ldr	r2, [pc, #308]	@ (80054c0 <UART_SetConfig+0x23c>)
          ret = HAL_ERROR;
 800538c:	2001      	movs	r0, #1
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800538e:	4291      	cmp	r1, r2
 8005390:	d85f      	bhi.n	8005452 <UART_SetConfig+0x1ce>
          huart->Instance->BRR = usartdiv;
 8005392:	6822      	ldr	r2, [r4, #0]
 8005394:	60d3      	str	r3, [r2, #12]
 8005396:	2000      	movs	r0, #0
 8005398:	e05b      	b.n	8005452 <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 800539a:	f7ff f86f 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 800539e:	0003      	movs	r3, r0
    if (pclk != 0U)
 80053a0:	2000      	movs	r0, #0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d055      	beq.n	8005452 <UART_SetConfig+0x1ce>
 80053a6:	e7db      	b.n	8005360 <UART_SetConfig+0xdc>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053a8:	4b43      	ldr	r3, [pc, #268]	@ (80054b8 <UART_SetConfig+0x234>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	06db      	lsls	r3, r3, #27
          pclk = (uint32_t) HSI_VALUE;
 80053ae:	17db      	asrs	r3, r3, #31
 80053b0:	4a44      	ldr	r2, [pc, #272]	@ (80054c4 <UART_SetConfig+0x240>)
 80053b2:	4013      	ands	r3, r2
 80053b4:	4a44      	ldr	r2, [pc, #272]	@ (80054c8 <UART_SetConfig+0x244>)
 80053b6:	4694      	mov	ip, r2
 80053b8:	4463      	add	r3, ip
 80053ba:	e7d1      	b.n	8005360 <UART_SetConfig+0xdc>
    switch (clocksource)
 80053bc:	2b08      	cmp	r3, #8
 80053be:	d861      	bhi.n	8005484 <UART_SetConfig+0x200>
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4942      	ldr	r1, [pc, #264]	@ (80054cc <UART_SetConfig+0x248>)
 80053c4:	58cb      	ldr	r3, [r1, r3]
 80053c6:	469f      	mov	pc, r3
        pclk = HAL_RCC_GetPCLK1Freq();
 80053c8:	f7ff f858 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 80053cc:	0002      	movs	r2, r0
    if (pclk != 0U)
 80053ce:	2000      	movs	r0, #0
 80053d0:	2a00      	cmp	r2, #0
 80053d2:	d03e      	beq.n	8005452 <UART_SetConfig+0x1ce>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80053d4:	6861      	ldr	r1, [r4, #4]
 80053d6:	0050      	lsls	r0, r2, #1
 80053d8:	084b      	lsrs	r3, r1, #1
 80053da:	18c0      	adds	r0, r0, r3
 80053dc:	f7fa fe94 	bl	8000108 <__udivsi3>
 80053e0:	0003      	movs	r3, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053e2:	0001      	movs	r1, r0
 80053e4:	3910      	subs	r1, #16
 80053e6:	4a3a      	ldr	r2, [pc, #232]	@ (80054d0 <UART_SetConfig+0x24c>)
        ret = HAL_ERROR;
 80053e8:	2001      	movs	r0, #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053ea:	4291      	cmp	r1, r2
 80053ec:	d831      	bhi.n	8005452 <UART_SetConfig+0x1ce>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053ee:	4a39      	ldr	r2, [pc, #228]	@ (80054d4 <UART_SetConfig+0x250>)
 80053f0:	401a      	ands	r2, r3
        huart->Instance->BRR = brrtemp;
 80053f2:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053f4:	071b      	lsls	r3, r3, #28
 80053f6:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 80053f8:	4313      	orrs	r3, r2
 80053fa:	60cb      	str	r3, [r1, #12]
 80053fc:	2000      	movs	r0, #0
 80053fe:	e028      	b.n	8005452 <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005400:	f7ff f84c 	bl	800449c <HAL_RCC_GetPCLK2Freq>
 8005404:	0002      	movs	r2, r0
        break;
 8005406:	e7e2      	b.n	80053ce <UART_SetConfig+0x14a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005408:	4b2b      	ldr	r3, [pc, #172]	@ (80054b8 <UART_SetConfig+0x234>)
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	06d2      	lsls	r2, r2, #27
          pclk = (uint32_t) HSI_VALUE;
 800540e:	17d2      	asrs	r2, r2, #31
 8005410:	4b2c      	ldr	r3, [pc, #176]	@ (80054c4 <UART_SetConfig+0x240>)
 8005412:	401a      	ands	r2, r3
 8005414:	4b2c      	ldr	r3, [pc, #176]	@ (80054c8 <UART_SetConfig+0x244>)
 8005416:	469c      	mov	ip, r3
 8005418:	4462      	add	r2, ip
 800541a:	e7db      	b.n	80053d4 <UART_SetConfig+0x150>
        pclk = HAL_RCC_GetSysClockFreq();
 800541c:	f7fe fc10 	bl	8003c40 <HAL_RCC_GetSysClockFreq>
 8005420:	0002      	movs	r2, r0
        break;
 8005422:	e7d4      	b.n	80053ce <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005424:	f7ff f82a 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 8005428:	0003      	movs	r3, r0
    if (pclk != 0U)
 800542a:	2000      	movs	r0, #0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d010      	beq.n	8005452 <UART_SetConfig+0x1ce>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005430:	6861      	ldr	r1, [r4, #4]
 8005432:	0848      	lsrs	r0, r1, #1
 8005434:	18c0      	adds	r0, r0, r3
 8005436:	f7fa fe67 	bl	8000108 <__udivsi3>
 800543a:	0003      	movs	r3, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800543c:	0001      	movs	r1, r0
 800543e:	3910      	subs	r1, #16
 8005440:	4a23      	ldr	r2, [pc, #140]	@ (80054d0 <UART_SetConfig+0x24c>)
        ret = HAL_ERROR;
 8005442:	2001      	movs	r0, #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005444:	4291      	cmp	r1, r2
 8005446:	d804      	bhi.n	8005452 <UART_SetConfig+0x1ce>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005448:	6822      	ldr	r2, [r4, #0]
 800544a:	041b      	lsls	r3, r3, #16
 800544c:	0c1b      	lsrs	r3, r3, #16
 800544e:	60d3      	str	r3, [r2, #12]
 8005450:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8005452:	2300      	movs	r3, #0
 8005454:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8005456:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 8005458:	bdd0      	pop	{r4, r6, r7, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800545a:	f7ff f81f 	bl	800449c <HAL_RCC_GetPCLK2Freq>
 800545e:	0003      	movs	r3, r0
        break;
 8005460:	e7e3      	b.n	800542a <UART_SetConfig+0x1a6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005462:	4b15      	ldr	r3, [pc, #84]	@ (80054b8 <UART_SetConfig+0x234>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	06db      	lsls	r3, r3, #27
          pclk = (uint32_t) HSI_VALUE;
 8005468:	17db      	asrs	r3, r3, #31
 800546a:	4a16      	ldr	r2, [pc, #88]	@ (80054c4 <UART_SetConfig+0x240>)
 800546c:	4013      	ands	r3, r2
 800546e:	4a16      	ldr	r2, [pc, #88]	@ (80054c8 <UART_SetConfig+0x244>)
 8005470:	4694      	mov	ip, r2
 8005472:	4463      	add	r3, ip
 8005474:	e7dc      	b.n	8005430 <UART_SetConfig+0x1ac>
        pclk = HAL_RCC_GetSysClockFreq();
 8005476:	f7fe fbe3 	bl	8003c40 <HAL_RCC_GetSysClockFreq>
 800547a:	0003      	movs	r3, r0
        break;
 800547c:	e7d5      	b.n	800542a <UART_SetConfig+0x1a6>
    switch (clocksource)
 800547e:	2380      	movs	r3, #128	@ 0x80
 8005480:	021b      	lsls	r3, r3, #8
 8005482:	e7d5      	b.n	8005430 <UART_SetConfig+0x1ac>
    switch (clocksource)
 8005484:	2001      	movs	r0, #1
 8005486:	e7e4      	b.n	8005452 <UART_SetConfig+0x1ce>
    switch (clocksource)
 8005488:	2001      	movs	r0, #1
 800548a:	e7e2      	b.n	8005452 <UART_SetConfig+0x1ce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800548c:	2302      	movs	r3, #2
 800548e:	e723      	b.n	80052d8 <UART_SetConfig+0x54>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005490:	2380      	movs	r3, #128	@ 0x80
 8005492:	021b      	lsls	r3, r3, #8
 8005494:	69e2      	ldr	r2, [r4, #28]
 8005496:	429a      	cmp	r2, r3
 8005498:	d096      	beq.n	80053c8 <UART_SetConfig+0x144>
 800549a:	2300      	movs	r3, #0
 800549c:	e721      	b.n	80052e2 <UART_SetConfig+0x5e>
 800549e:	46c0      	nop			@ (mov r8, r8)
 80054a0:	efff69f3 	.word	0xefff69f3
 80054a4:	ffffcfff 	.word	0xffffcfff
 80054a8:	40004800 	.word	0x40004800
 80054ac:	fffff4ff 	.word	0xfffff4ff
 80054b0:	40004400 	.word	0x40004400
 80054b4:	08005b0c 	.word	0x08005b0c
 80054b8:	40021000 	.word	0x40021000
 80054bc:	fffffd00 	.word	0xfffffd00
 80054c0:	000ffcff 	.word	0x000ffcff
 80054c4:	ff48e500 	.word	0xff48e500
 80054c8:	00f42400 	.word	0x00f42400
 80054cc:	08005b30 	.word	0x08005b30
 80054d0:	0000ffef 	.word	0x0000ffef
 80054d4:	0000fff0 	.word	0x0000fff0

080054d8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054d8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80054da:	07db      	lsls	r3, r3, #31
 80054dc:	d506      	bpl.n	80054ec <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054de:	6802      	ldr	r2, [r0, #0]
 80054e0:	6853      	ldr	r3, [r2, #4]
 80054e2:	492c      	ldr	r1, [pc, #176]	@ (8005594 <UART_AdvFeatureConfig+0xbc>)
 80054e4:	400b      	ands	r3, r1
 80054e6:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80054e8:	430b      	orrs	r3, r1
 80054ea:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054ec:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80054ee:	079b      	lsls	r3, r3, #30
 80054f0:	d506      	bpl.n	8005500 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054f2:	6802      	ldr	r2, [r0, #0]
 80054f4:	6853      	ldr	r3, [r2, #4]
 80054f6:	4928      	ldr	r1, [pc, #160]	@ (8005598 <UART_AdvFeatureConfig+0xc0>)
 80054f8:	400b      	ands	r3, r1
 80054fa:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80054fc:	430b      	orrs	r3, r1
 80054fe:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005500:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005502:	075b      	lsls	r3, r3, #29
 8005504:	d506      	bpl.n	8005514 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005506:	6802      	ldr	r2, [r0, #0]
 8005508:	6853      	ldr	r3, [r2, #4]
 800550a:	4924      	ldr	r1, [pc, #144]	@ (800559c <UART_AdvFeatureConfig+0xc4>)
 800550c:	400b      	ands	r3, r1
 800550e:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8005510:	430b      	orrs	r3, r1
 8005512:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005514:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005516:	071b      	lsls	r3, r3, #28
 8005518:	d506      	bpl.n	8005528 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800551a:	6802      	ldr	r2, [r0, #0]
 800551c:	6853      	ldr	r3, [r2, #4]
 800551e:	4920      	ldr	r1, [pc, #128]	@ (80055a0 <UART_AdvFeatureConfig+0xc8>)
 8005520:	400b      	ands	r3, r1
 8005522:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8005524:	430b      	orrs	r3, r1
 8005526:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005528:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800552a:	06db      	lsls	r3, r3, #27
 800552c:	d506      	bpl.n	800553c <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800552e:	6802      	ldr	r2, [r0, #0]
 8005530:	6893      	ldr	r3, [r2, #8]
 8005532:	491c      	ldr	r1, [pc, #112]	@ (80055a4 <UART_AdvFeatureConfig+0xcc>)
 8005534:	400b      	ands	r3, r1
 8005536:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8005538:	430b      	orrs	r3, r1
 800553a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800553c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800553e:	069b      	lsls	r3, r3, #26
 8005540:	d506      	bpl.n	8005550 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005542:	6802      	ldr	r2, [r0, #0]
 8005544:	6893      	ldr	r3, [r2, #8]
 8005546:	4918      	ldr	r1, [pc, #96]	@ (80055a8 <UART_AdvFeatureConfig+0xd0>)
 8005548:	400b      	ands	r3, r1
 800554a:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800554c:	430b      	orrs	r3, r1
 800554e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005550:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005552:	065b      	lsls	r3, r3, #25
 8005554:	d50b      	bpl.n	800556e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005556:	6802      	ldr	r2, [r0, #0]
 8005558:	6853      	ldr	r3, [r2, #4]
 800555a:	4914      	ldr	r1, [pc, #80]	@ (80055ac <UART_AdvFeatureConfig+0xd4>)
 800555c:	400b      	ands	r3, r1
 800555e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8005560:	430b      	orrs	r3, r1
 8005562:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005564:	2380      	movs	r3, #128	@ 0x80
 8005566:	035b      	lsls	r3, r3, #13
 8005568:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800556a:	429a      	cmp	r2, r3
 800556c:	d00a      	beq.n	8005584 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800556e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005570:	061b      	lsls	r3, r3, #24
 8005572:	d506      	bpl.n	8005582 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005574:	6802      	ldr	r2, [r0, #0]
 8005576:	6853      	ldr	r3, [r2, #4]
 8005578:	490d      	ldr	r1, [pc, #52]	@ (80055b0 <UART_AdvFeatureConfig+0xd8>)
 800557a:	400b      	ands	r3, r1
 800557c:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800557e:	430b      	orrs	r3, r1
 8005580:	6053      	str	r3, [r2, #4]
}
 8005582:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005584:	6802      	ldr	r2, [r0, #0]
 8005586:	6853      	ldr	r3, [r2, #4]
 8005588:	490a      	ldr	r1, [pc, #40]	@ (80055b4 <UART_AdvFeatureConfig+0xdc>)
 800558a:	400b      	ands	r3, r1
 800558c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800558e:	430b      	orrs	r3, r1
 8005590:	6053      	str	r3, [r2, #4]
 8005592:	e7ec      	b.n	800556e <UART_AdvFeatureConfig+0x96>
 8005594:	fffdffff 	.word	0xfffdffff
 8005598:	fffeffff 	.word	0xfffeffff
 800559c:	fffbffff 	.word	0xfffbffff
 80055a0:	ffff7fff 	.word	0xffff7fff
 80055a4:	ffffefff 	.word	0xffffefff
 80055a8:	ffffdfff 	.word	0xffffdfff
 80055ac:	ffefffff 	.word	0xffefffff
 80055b0:	fff7ffff 	.word	0xfff7ffff
 80055b4:	ff9fffff 	.word	0xff9fffff

080055b8 <UART_WaitOnFlagUntilTimeout>:
{
 80055b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ba:	46ce      	mov	lr, r9
 80055bc:	4647      	mov	r7, r8
 80055be:	b580      	push	{r7, lr}
 80055c0:	4680      	mov	r8, r0
 80055c2:	000d      	movs	r5, r1
 80055c4:	0016      	movs	r6, r2
 80055c6:	4699      	mov	r9, r3
 80055c8:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ca:	4643      	mov	r3, r8
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	69dc      	ldr	r4, [r3, #28]
 80055d0:	402c      	ands	r4, r5
 80055d2:	1b64      	subs	r4, r4, r5
 80055d4:	4262      	negs	r2, r4
 80055d6:	4154      	adcs	r4, r2
 80055d8:	42b4      	cmp	r4, r6
 80055da:	d131      	bne.n	8005640 <UART_WaitOnFlagUntilTimeout+0x88>
    if (Timeout != HAL_MAX_DELAY)
 80055dc:	1c7a      	adds	r2, r7, #1
 80055de:	d0f6      	beq.n	80055ce <UART_WaitOnFlagUntilTimeout+0x16>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e0:	f7fd fb26 	bl	8002c30 <HAL_GetTick>
 80055e4:	464b      	mov	r3, r9
 80055e6:	1ac0      	subs	r0, r0, r3
 80055e8:	42b8      	cmp	r0, r7
 80055ea:	d82e      	bhi.n	800564a <UART_WaitOnFlagUntilTimeout+0x92>
 80055ec:	2f00      	cmp	r7, #0
 80055ee:	d02e      	beq.n	800564e <UART_WaitOnFlagUntilTimeout+0x96>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055f0:	4643      	mov	r3, r8
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	0752      	lsls	r2, r2, #29
 80055f8:	d5e7      	bpl.n	80055ca <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055fa:	69da      	ldr	r2, [r3, #28]
 80055fc:	0712      	lsls	r2, r2, #28
 80055fe:	d411      	bmi.n	8005624 <UART_WaitOnFlagUntilTimeout+0x6c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005600:	69da      	ldr	r2, [r3, #28]
 8005602:	0512      	lsls	r2, r2, #20
 8005604:	d5e1      	bpl.n	80055ca <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005606:	2280      	movs	r2, #128	@ 0x80
 8005608:	0112      	lsls	r2, r2, #4
 800560a:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800560c:	4640      	mov	r0, r8
 800560e:	f7ff fe09 	bl	8005224 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005612:	2384      	movs	r3, #132	@ 0x84
 8005614:	2220      	movs	r2, #32
 8005616:	4641      	mov	r1, r8
 8005618:	50ca      	str	r2, [r1, r3]
          __HAL_UNLOCK(huart);
 800561a:	3b0c      	subs	r3, #12
 800561c:	2200      	movs	r2, #0
 800561e:	54ca      	strb	r2, [r1, r3]
          return HAL_TIMEOUT;
 8005620:	2003      	movs	r0, #3
 8005622:	e00e      	b.n	8005642 <UART_WaitOnFlagUntilTimeout+0x8a>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005624:	2408      	movs	r4, #8
 8005626:	621c      	str	r4, [r3, #32]
           UART_EndRxTransfer(huart);
 8005628:	4640      	mov	r0, r8
 800562a:	f7ff fdfb 	bl	8005224 <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800562e:	2384      	movs	r3, #132	@ 0x84
 8005630:	4642      	mov	r2, r8
 8005632:	50d4      	str	r4, [r2, r3]
           __HAL_UNLOCK(huart);
 8005634:	3b0c      	subs	r3, #12
 8005636:	2200      	movs	r2, #0
 8005638:	4641      	mov	r1, r8
 800563a:	54ca      	strb	r2, [r1, r3]
           return HAL_ERROR;
 800563c:	2001      	movs	r0, #1
 800563e:	e000      	b.n	8005642 <UART_WaitOnFlagUntilTimeout+0x8a>
  return HAL_OK;
 8005640:	2000      	movs	r0, #0
}
 8005642:	bcc0      	pop	{r6, r7}
 8005644:	46b9      	mov	r9, r7
 8005646:	46b0      	mov	r8, r6
 8005648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800564a:	2003      	movs	r0, #3
 800564c:	e7f9      	b.n	8005642 <UART_WaitOnFlagUntilTimeout+0x8a>
 800564e:	2003      	movs	r0, #3
 8005650:	e7f7      	b.n	8005642 <UART_WaitOnFlagUntilTimeout+0x8a>
	...

08005654 <UART_CheckIdleState>:
{
 8005654:	b530      	push	{r4, r5, lr}
 8005656:	b083      	sub	sp, #12
 8005658:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800565a:	2384      	movs	r3, #132	@ 0x84
 800565c:	2200      	movs	r2, #0
 800565e:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8005660:	f7fd fae6 	bl	8002c30 <HAL_GetTick>
 8005664:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	071b      	lsls	r3, r3, #28
 800566c:	d410      	bmi.n	8005690 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	075b      	lsls	r3, r3, #29
 8005674:	d427      	bmi.n	80056c6 <UART_CheckIdleState+0x72>
  huart->gState = HAL_UART_STATE_READY;
 8005676:	2320      	movs	r3, #32
 8005678:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800567a:	2280      	movs	r2, #128	@ 0x80
 800567c:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567e:	2300      	movs	r3, #0
 8005680:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005682:	6663      	str	r3, [r4, #100]	@ 0x64
  return HAL_OK;
 8005684:	2000      	movs	r0, #0
      __HAL_UNLOCK(huart);
 8005686:	2378      	movs	r3, #120	@ 0x78
 8005688:	2200      	movs	r2, #0
 800568a:	54e2      	strb	r2, [r4, r3]
}
 800568c:	b003      	add	sp, #12
 800568e:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005690:	2180      	movs	r1, #128	@ 0x80
 8005692:	4b20      	ldr	r3, [pc, #128]	@ (8005714 <UART_CheckIdleState+0xc0>)
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	0003      	movs	r3, r0
 8005698:	2200      	movs	r2, #0
 800569a:	0389      	lsls	r1, r1, #14
 800569c:	0020      	movs	r0, r4
 800569e:	f7ff ff8b 	bl	80055b8 <UART_WaitOnFlagUntilTimeout>
 80056a2:	2800      	cmp	r0, #0
 80056a4:	d0e3      	beq.n	800566e <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056a6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056aa:	2301      	movs	r3, #1
 80056ac:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80056b0:	6822      	ldr	r2, [r4, #0]
 80056b2:	6813      	ldr	r3, [r2, #0]
 80056b4:	2080      	movs	r0, #128	@ 0x80
 80056b6:	4383      	bics	r3, r0
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80056be:	2320      	movs	r3, #32
 80056c0:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 80056c2:	387d      	subs	r0, #125	@ 0x7d
 80056c4:	e7df      	b.n	8005686 <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056c6:	2180      	movs	r1, #128	@ 0x80
 80056c8:	4b12      	ldr	r3, [pc, #72]	@ (8005714 <UART_CheckIdleState+0xc0>)
 80056ca:	9300      	str	r3, [sp, #0]
 80056cc:	002b      	movs	r3, r5
 80056ce:	2200      	movs	r2, #0
 80056d0:	03c9      	lsls	r1, r1, #15
 80056d2:	0020      	movs	r0, r4
 80056d4:	f7ff ff70 	bl	80055b8 <UART_WaitOnFlagUntilTimeout>
 80056d8:	2800      	cmp	r0, #0
 80056da:	d0cc      	beq.n	8005676 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056dc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e0:	2201      	movs	r2, #1
 80056e2:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056e6:	6821      	ldr	r1, [r4, #0]
 80056e8:	680b      	ldr	r3, [r1, #0]
 80056ea:	4d0b      	ldr	r5, [pc, #44]	@ (8005718 <UART_CheckIdleState+0xc4>)
 80056ec:	402b      	ands	r3, r5
 80056ee:	600b      	str	r3, [r1, #0]
 80056f0:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056f4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056f8:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056fc:	6821      	ldr	r1, [r4, #0]
 80056fe:	688b      	ldr	r3, [r1, #8]
 8005700:	4393      	bics	r3, r2
 8005702:	608b      	str	r3, [r1, #8]
 8005704:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8005708:	2380      	movs	r3, #128	@ 0x80
 800570a:	321f      	adds	r2, #31
 800570c:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 800570e:	2003      	movs	r0, #3
 8005710:	e7b9      	b.n	8005686 <UART_CheckIdleState+0x32>
 8005712:	46c0      	nop			@ (mov r8, r8)
 8005714:	01ffffff 	.word	0x01ffffff
 8005718:	fffffedf 	.word	0xfffffedf

0800571c <HAL_UART_Init>:
{
 800571c:	b510      	push	{r4, lr}
 800571e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8005720:	d02e      	beq.n	8005780 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005722:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8005724:	2b00      	cmp	r3, #0
 8005726:	d021      	beq.n	800576c <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8005728:	2324      	movs	r3, #36	@ 0x24
 800572a:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800572c:	6822      	ldr	r2, [r4, #0]
 800572e:	6813      	ldr	r3, [r2, #0]
 8005730:	2101      	movs	r1, #1
 8005732:	438b      	bics	r3, r1
 8005734:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005736:	0020      	movs	r0, r4
 8005738:	f7ff fda4 	bl	8005284 <UART_SetConfig>
 800573c:	2801      	cmp	r0, #1
 800573e:	d014      	beq.n	800576a <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005740:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005742:	2b00      	cmp	r3, #0
 8005744:	d118      	bne.n	8005778 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005746:	6822      	ldr	r2, [r4, #0]
 8005748:	6853      	ldr	r3, [r2, #4]
 800574a:	490e      	ldr	r1, [pc, #56]	@ (8005784 <HAL_UART_Init+0x68>)
 800574c:	400b      	ands	r3, r1
 800574e:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005750:	6822      	ldr	r2, [r4, #0]
 8005752:	6893      	ldr	r3, [r2, #8]
 8005754:	212a      	movs	r1, #42	@ 0x2a
 8005756:	438b      	bics	r3, r1
 8005758:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800575a:	6822      	ldr	r2, [r4, #0]
 800575c:	6813      	ldr	r3, [r2, #0]
 800575e:	3929      	subs	r1, #41	@ 0x29
 8005760:	430b      	orrs	r3, r1
 8005762:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8005764:	0020      	movs	r0, r4
 8005766:	f7ff ff75 	bl	8005654 <UART_CheckIdleState>
}
 800576a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800576c:	3378      	adds	r3, #120	@ 0x78
 800576e:	2200      	movs	r2, #0
 8005770:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8005772:	f7fc fef1 	bl	8002558 <HAL_UART_MspInit>
 8005776:	e7d7      	b.n	8005728 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8005778:	0020      	movs	r0, r4
 800577a:	f7ff fead 	bl	80054d8 <UART_AdvFeatureConfig>
 800577e:	e7e2      	b.n	8005746 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8005780:	2001      	movs	r0, #1
 8005782:	e7f2      	b.n	800576a <HAL_UART_Init+0x4e>
 8005784:	ffffb7ff 	.word	0xffffb7ff

08005788 <flash_read>:
  * @param  *dest: is the destination address of the data to be written.
  * @param  src: specifies the start address to be read.
  * @param  size: is the number of 32bit words to be written.
  * @note   This function todo: MIGHT BE for various uCs.
  */
static void flash_read(int* dest, uint32_t src, uint32_t size) {
 8005788:	b510      	push	{r4, lr}
#ifdef STM32L031xx
	for (int i = 0; i < size; ++i)
 800578a:	2a00      	cmp	r2, #0
 800578c:	d008      	beq.n	80057a0 <flash_read+0x18>
 800578e:	0092      	lsls	r2, r2, #2
 8005790:	1854      	adds	r4, r2, r1
 8005792:	000b      	movs	r3, r1
		dest[i] = *( (volatile int*)(src + 4*i) );
 8005794:	1a40      	subs	r0, r0, r1
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	50c2      	str	r2, [r0, r3]
	for (int i = 0; i < size; ++i)
 800579a:	3304      	adds	r3, #4
 800579c:	42a3      	cmp	r3, r4
 800579e:	d1fa      	bne.n	8005796 <flash_read+0xe>
#elif defined(STM32G0B1xx)
	for (int i = 0; i < size; ++i)
		dest[i] = (int)(*(volatile uint64_t *)(src + 8*i)); // Go to next 8 bytes (doubleword)
#else
#endif
}
 80057a0:	bd10      	pop	{r4, pc}
	...

080057a4 <flash_check_is_empty>:
/**
  * @brief  Check if whole user page is empty
  * @retval	return 1 if falsh NOT empty, 0 if empty
  * @note   This function todo: MIGHT BE for various uCs.
  */
static int flash_check_is_empty(void) {
 80057a4:	b580      	push	{r7, lr}
 80057a6:	4f0f      	ldr	r7, [pc, #60]	@ (80057e4 <flash_check_is_empty+0x40>)
 80057a8:	44bd      	add	sp, r7
#ifdef STM32L031xx
	int temp_buf[EEPROM_SIZE/4] = {0};
 80057aa:	2280      	movs	r2, #128	@ 0x80
 80057ac:	00d2      	lsls	r2, r2, #3
 80057ae:	2100      	movs	r1, #0
 80057b0:	4668      	mov	r0, sp
 80057b2:	f000 f933 	bl	8005a1c <memset>

	flash_read(temp_buf, USER_DATA_BASEADDR, EEPROM_SIZE/4);
 80057b6:	2280      	movs	r2, #128	@ 0x80
 80057b8:	0052      	lsls	r2, r2, #1
 80057ba:	490b      	ldr	r1, [pc, #44]	@ (80057e8 <flash_check_is_empty+0x44>)
 80057bc:	4668      	mov	r0, sp
 80057be:	f7ff ffe3 	bl	8005788 <flash_read>

	for (int i = 0; i < EEPROM_SIZE/4; ++i)
 80057c2:	466b      	mov	r3, sp
 80057c4:	a9ff      	add	r1, sp, #1020	@ 0x3fc
 80057c6:	3104      	adds	r1, #4
		if (temp_buf[i] != 0) return 0;	// Break on the first non-zero value
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	2a00      	cmp	r2, #0
 80057cc:	d104      	bne.n	80057d8 <flash_check_is_empty+0x34>
	for (int i = 0; i < EEPROM_SIZE/4; ++i)
 80057ce:	3304      	adds	r3, #4
 80057d0:	428b      	cmp	r3, r1
 80057d2:	d1f9      	bne.n	80057c8 <flash_check_is_empty+0x24>
		if (temp_buf[i] != 0) return 0;	// Break on the first non-zero value
#else
#endif


	return 1;
 80057d4:	2001      	movs	r0, #1
 80057d6:	e000      	b.n	80057da <flash_check_is_empty+0x36>
		if (temp_buf[i] != 0) return 0;	// Break on the first non-zero value
 80057d8:	2000      	movs	r0, #0
}
 80057da:	2380      	movs	r3, #128	@ 0x80
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	449d      	add	sp, r3
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	46c0      	nop			@ (mov r8, r8)
 80057e4:	fffffc00 	.word	0xfffffc00
 80057e8:	08080000 	.word	0x08080000

080057ec <flash_write>:
static int flash_write(uint32_t dest, int* src, uint32_t size) {
 80057ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ee:	46ce      	mov	lr, r9
 80057f0:	b500      	push	{lr}
 80057f2:	0004      	movs	r4, r0
 80057f4:	000e      	movs	r6, r1
 80057f6:	0015      	movs	r5, r2
	status = HAL_FLASHEx_DATAEEPROM_Unlock();
 80057f8:	f7fd fc0a 	bl	8003010 <HAL_FLASHEx_DATAEEPROM_Unlock>
 80057fc:	1e07      	subs	r7, r0, #0
	if (status != HAL_OK) return status;
 80057fe:	d117      	bne.n	8005830 <flash_write+0x44>
	for (int i = 0; i < size; ++i) {
 8005800:	2d00      	cmp	r5, #0
 8005802:	d019      	beq.n	8005838 <flash_write+0x4c>
 8005804:	46a9      	mov	r9, r5
 8005806:	0025      	movs	r5, r4
		status += HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_WORD, dest + 4*i, src[i]);
 8005808:	1b36      	subs	r6, r6, r4
		status += HAL_FLASHEx_DATAEEPROM_Erase(dest + 4*i);
 800580a:	0028      	movs	r0, r5
 800580c:	f7fd fc24 	bl	8003058 <HAL_FLASHEx_DATAEEPROM_Erase>
 8005810:	0004      	movs	r4, r0
		status += HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_WORD, dest + 4*i, src[i]);
 8005812:	5972      	ldr	r2, [r6, r5]
 8005814:	0029      	movs	r1, r5
 8005816:	2002      	movs	r0, #2
 8005818:	f7fd fc32 	bl	8003080 <HAL_FLASHEx_DATAEEPROM_Program>
 800581c:	1824      	adds	r4, r4, r0
		if (status != HAL_OK) break;
 800581e:	2c00      	cmp	r4, #0
 8005820:	d103      	bne.n	800582a <flash_write+0x3e>
	for (int i = 0; i < size; ++i) {
 8005822:	3701      	adds	r7, #1
 8005824:	3504      	adds	r5, #4
 8005826:	45b9      	cmp	r9, r7
 8005828:	d1ef      	bne.n	800580a <flash_write+0x1e>
	status += HAL_FLASHEx_DATAEEPROM_Lock();
 800582a:	f7fd fc0b 	bl	8003044 <HAL_FLASHEx_DATAEEPROM_Lock>
 800582e:	1907      	adds	r7, r0, r4
}
 8005830:	0038      	movs	r0, r7
 8005832:	bc80      	pop	{r7}
 8005834:	46b9      	mov	r9, r7
 8005836:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = HAL_FLASHEx_DATAEEPROM_Unlock();
 8005838:	0004      	movs	r4, r0
 800583a:	e7f6      	b.n	800582a <flash_write+0x3e>

0800583c <settings_read>:

	return match;
}
#endif

void settings_read(Setting_TypeDef *s_ptr) {
 800583c:	b530      	push	{r4, r5, lr}
 800583e:	4c10      	ldr	r4, [pc, #64]	@ (8005880 <settings_read+0x44>)
 8005840:	44a5      	add	sp, r4
 8005842:	0005      	movs	r5, r0
	assert_param(s_ptr == NULL);

	int temp_buffer[TEMP_BUF_SIZE] = {0};
 8005844:	22c8      	movs	r2, #200	@ 0xc8
 8005846:	0092      	lsls	r2, r2, #2
 8005848:	2100      	movs	r1, #0
 800584a:	4668      	mov	r0, sp
 800584c:	f000 f8e6 	bl	8005a1c <memset>

	/* Copy all settings (N x uint32_t) from FLASH to the buffer */
	flash_read(temp_buffer, ADDR_SETTINGS, num_of_settings);
 8005850:	4b0c      	ldr	r3, [pc, #48]	@ (8005884 <settings_read+0x48>)
 8005852:	681c      	ldr	r4, [r3, #0]
 8005854:	0022      	movs	r2, r4
 8005856:	490c      	ldr	r1, [pc, #48]	@ (8005888 <settings_read+0x4c>)
 8005858:	4668      	mov	r0, sp
 800585a:	f7ff ff95 	bl	8005788 <flash_read>

	/* Transfer them to the structures */
	for (Settings_IDs id = 0; id < num_of_settings; ++id)
 800585e:	2c00      	cmp	r4, #0
 8005860:	d009      	beq.n	8005876 <settings_read+0x3a>
 8005862:	2300      	movs	r3, #0
 8005864:	001a      	movs	r2, r3
 8005866:	3301      	adds	r3, #1
 8005868:	b2db      	uxtb	r3, r3
 800586a:	429c      	cmp	r4, r3
 800586c:	d8fa      	bhi.n	8005864 <settings_read+0x28>
		s_ptr->val = temp_buffer[id];
 800586e:	0092      	lsls	r2, r2, #2
 8005870:	466b      	mov	r3, sp
 8005872:	58d3      	ldr	r3, [r2, r3]
 8005874:	606b      	str	r3, [r5, #4]
}
 8005876:	23c9      	movs	r3, #201	@ 0xc9
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	449d      	add	sp, r3
 800587c:	bd30      	pop	{r4, r5, pc}
 800587e:	46c0      	nop			@ (mov r8, r8)
 8005880:	fffffcdc 	.word	0xfffffcdc
 8005884:	20001508 	.word	0x20001508
 8005888:	08080010 	.word	0x08080010

0800588c <settings_write>:

int settings_write(Setting_TypeDef *s_ptr) {
 800588c:	b570      	push	{r4, r5, r6, lr}
 800588e:	4c1d      	ldr	r4, [pc, #116]	@ (8005904 <settings_write+0x78>)
 8005890:	44a5      	add	sp, r4
 8005892:	0006      	movs	r6, r0
	assert_param(s_ptr == NULL);

	int	status = 0;
	int temp_buffer[TEMP_BUF_SIZE] = {0};
 8005894:	22c8      	movs	r2, #200	@ 0xc8
 8005896:	0092      	lsls	r2, r2, #2
 8005898:	2100      	movs	r1, #0
 800589a:	4668      	mov	r0, sp
 800589c:	f000 f8be 	bl	8005a1c <memset>

	/* Copy values to the temp buffer */
	for (int i = 0; i < num_of_settings; ++i) {
 80058a0:	4b19      	ldr	r3, [pc, #100]	@ (8005908 <settings_write+0x7c>)
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	2a00      	cmp	r2, #0
 80058a6:	d009      	beq.n	80058bc <settings_write+0x30>
 80058a8:	1d33      	adds	r3, r6, #4
 80058aa:	4669      	mov	r1, sp
 80058ac:	0155      	lsls	r5, r2, #5
 80058ae:	3504      	adds	r5, #4
 80058b0:	1975      	adds	r5, r6, r5
		temp_buffer[i] = s_ptr[i].val;
 80058b2:	681c      	ldr	r4, [r3, #0]
 80058b4:	c110      	stmia	r1!, {r4}
	for (int i = 0; i < num_of_settings; ++i) {
 80058b6:	3320      	adds	r3, #32
 80058b8:	42ab      	cmp	r3, r5
 80058ba:	d1fa      	bne.n	80058b2 <settings_write+0x26>
	}

	/* Write from temp buffer to the FLASH memory */
	status = flash_write(ADDR_SETTINGS, temp_buffer, num_of_settings);
 80058bc:	4669      	mov	r1, sp
 80058be:	4813      	ldr	r0, [pc, #76]	@ (800590c <settings_write+0x80>)
 80058c0:	f7ff ff94 	bl	80057ec <flash_write>
 80058c4:	1e04      	subs	r4, r0, #0
	if(status != 0) return status;
 80058c6:	d004      	beq.n	80058d2 <settings_write+0x46>
		if (temp_buffer[i] != s_ptr[i].val) ++status;
	}

	/* If both data match, then status == 0 (everything is ok, return 0) */
	return status;
}
 80058c8:	0020      	movs	r0, r4
 80058ca:	23c8      	movs	r3, #200	@ 0xc8
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	449d      	add	sp, r3
 80058d0:	bd70      	pop	{r4, r5, r6, pc}
	flash_read(temp_buffer, ADDR_SETTINGS, num_of_settings);
 80058d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005908 <settings_write+0x7c>)
 80058d4:	681d      	ldr	r5, [r3, #0]
 80058d6:	002a      	movs	r2, r5
 80058d8:	490c      	ldr	r1, [pc, #48]	@ (800590c <settings_write+0x80>)
 80058da:	4668      	mov	r0, sp
 80058dc:	f7ff ff54 	bl	8005788 <flash_read>
	for (int i = 0; i < num_of_settings; ++i) {
 80058e0:	2d00      	cmp	r5, #0
 80058e2:	d0f1      	beq.n	80058c8 <settings_write+0x3c>
 80058e4:	4668      	mov	r0, sp
 80058e6:	1d31      	adds	r1, r6, #4
 80058e8:	016d      	lsls	r5, r5, #5
 80058ea:	3504      	adds	r5, #4
 80058ec:	1976      	adds	r6, r6, r5
		if (temp_buffer[i] != s_ptr[i].val) ++status;
 80058ee:	c808      	ldmia	r0!, {r3}
 80058f0:	680a      	ldr	r2, [r1, #0]
 80058f2:	1a9b      	subs	r3, r3, r2
 80058f4:	1e5a      	subs	r2, r3, #1
 80058f6:	4193      	sbcs	r3, r2
 80058f8:	18e4      	adds	r4, r4, r3
	for (int i = 0; i < num_of_settings; ++i) {
 80058fa:	3120      	adds	r1, #32
 80058fc:	42b1      	cmp	r1, r6
 80058fe:	d1f6      	bne.n	80058ee <settings_write+0x62>
 8005900:	e7e2      	b.n	80058c8 <settings_write+0x3c>
 8005902:	46c0      	nop			@ (mov r8, r8)
 8005904:	fffffce0 	.word	0xfffffce0
 8005908:	20001508 	.word	0x20001508
 800590c:	08080010 	.word	0x08080010

08005910 <settings_value_reset_all>:
 * @param  *s_ptr:
 * @retval returns -2 if ID is not found; -1 if s_ptr is NULL; 0 if OK.
 */
void settings_value_reset_all(Setting_TypeDef *s_ptr) {
	assert_param(s_ptr == NULL);
	for (int i = 0; i < NUM_OF_SETTINGS; ++i)
 8005910:	1d03      	adds	r3, r0, #4
 8005912:	30a4      	adds	r0, #164	@ 0xa4
		s_ptr[i].val = s_ptr[i].def;
 8005914:	685a      	ldr	r2, [r3, #4]
 8005916:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < NUM_OF_SETTINGS; ++i)
 8005918:	3320      	adds	r3, #32
 800591a:	4283      	cmp	r3, r0
 800591c:	d1fa      	bne.n	8005914 <settings_value_reset_all+0x4>
}
 800591e:	4770      	bx	lr

08005920 <settings_init>:
Settings_Status settings_init(Setting_TypeDef *s_ptr, uint16_t number_of_settings) {
 8005920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005922:	b089      	sub	sp, #36	@ 0x24
 8005924:	0005      	movs	r5, r0
 8005926:	000c      	movs	r4, r1
	num_of_settings = number_of_settings;
 8005928:	4b36      	ldr	r3, [pc, #216]	@ (8005a04 <settings_init+0xe4>)
 800592a:	6019      	str	r1, [r3, #0]
	volatile uint8_t is_empty = flash_check_is_empty();
 800592c:	f7ff ff3a 	bl	80057a4 <flash_check_is_empty>
 8005930:	b2c0      	uxtb	r0, r0
 8005932:	231f      	movs	r3, #31
 8005934:	446b      	add	r3, sp
 8005936:	7018      	strb	r0, [r3, #0]
	if (is_empty) {
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	b2df      	uxtb	r7, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	d137      	bne.n	80059b0 <settings_init+0x90>
	return *( (volatile uint32_t*)ADDR_DEVICE_ID );
 8005940:	4b31      	ldr	r3, [pc, #196]	@ (8005a08 <settings_init+0xe8>)
 8005942:	681b      	ldr	r3, [r3, #0]
		volatile uint32_t id 	= device_id_read	();
 8005944:	9302      	str	r3, [sp, #8]
    return *( (volatile uint32_t*)ADDR_DEVICE_FW );
 8005946:	4b31      	ldr	r3, [pc, #196]	@ (8005a0c <settings_init+0xec>)
 8005948:	681b      	ldr	r3, [r3, #0]
		volatile uint32_t fw 	= device_fw_read	();
 800594a:	9303      	str	r3, [sp, #12]
	return *( (volatile uint32_t*)ADDR_SETTINGS_SIZE );
 800594c:	4b30      	ldr	r3, [pc, #192]	@ (8005a10 <settings_init+0xf0>)
 800594e:	681b      	ldr	r3, [r3, #0]
		volatile uint32_t size 	= settings_size_read();
 8005950:	9304      	str	r3, [sp, #16]
		if (id == DEVICE_ID && size == num_of_settings && fw >= DEVICE_FW_MIN) {
 8005952:	9b02      	ldr	r3, [sp, #8]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d152      	bne.n	80059fe <settings_init+0xde>
 8005958:	9b04      	ldr	r3, [sp, #16]
			status |= (ID_WRONG | SIZE_WRONG);
 800595a:	2644      	movs	r6, #68	@ 0x44
		if (id == DEVICE_ID && size == num_of_settings && fw >= DEVICE_FW_MIN) {
 800595c:	429c      	cmp	r4, r3
 800595e:	d128      	bne.n	80059b2 <settings_init+0x92>
 8005960:	9a03      	ldr	r2, [sp, #12]
 8005962:	2380      	movs	r3, #128	@ 0x80
 8005964:	045b      	lsls	r3, r3, #17
 8005966:	429a      	cmp	r2, r3
 8005968:	d323      	bcc.n	80059b2 <settings_init+0x92>
			settings_read(s_ptr);
 800596a:	0028      	movs	r0, r5
 800596c:	f7ff ff66 	bl	800583c <settings_read>
	for (Settings_IDs id = 0; id < num_of_settings; ++id) {
 8005970:	2c00      	cmp	r4, #0
 8005972:	d011      	beq.n	8005998 <settings_init+0x78>
		if(s_ptr->val > s_ptr->max || s_ptr->val < s_ptr->min) {
 8005974:	6969      	ldr	r1, [r5, #20]
	for (Settings_IDs id = 0; id < num_of_settings; ++id) {
 8005976:	003b      	movs	r3, r7
 8005978:	e007      	b.n	800598a <settings_init+0x6a>
			s_ptr->val = s_ptr->def;
 800597a:	68aa      	ldr	r2, [r5, #8]
 800597c:	606a      	str	r2, [r5, #4]
			++non_valid_values;
 800597e:	3701      	adds	r7, #1
 8005980:	b2ff      	uxtb	r7, r7
	for (Settings_IDs id = 0; id < num_of_settings; ++id) {
 8005982:	3301      	adds	r3, #1
 8005984:	b2db      	uxtb	r3, r3
 8005986:	429c      	cmp	r4, r3
 8005988:	d906      	bls.n	8005998 <settings_init+0x78>
		if(s_ptr->val > s_ptr->max || s_ptr->val < s_ptr->min) {
 800598a:	686a      	ldr	r2, [r5, #4]
 800598c:	428a      	cmp	r2, r1
 800598e:	dcf4      	bgt.n	800597a <settings_init+0x5a>
 8005990:	6928      	ldr	r0, [r5, #16]
 8005992:	4282      	cmp	r2, r0
 8005994:	daf5      	bge.n	8005982 <settings_init+0x62>
 8005996:	e7f0      	b.n	800597a <settings_init+0x5a>
	if(non_valid_values > 0) return 0;
 8005998:	427b      	negs	r3, r7
 800599a:	415f      	adcs	r7, r3
 800599c:	b2ff      	uxtb	r7, r7
			volatile uint8_t is_valid = settings_check_is_valid(s_ptr);
 800599e:	466b      	mov	r3, sp
 80059a0:	71df      	strb	r7, [r3, #7]
 80059a2:	3307      	adds	r3, #7
			if (!is_valid) {
 80059a4:	781b      	ldrb	r3, [r3, #0]
	Settings_Status status 					= 0;
 80059a6:	2600      	movs	r6, #0
			if (!is_valid) {
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d121      	bne.n	80059f0 <settings_init+0xd0>
				status |= OUT_OF_RANGE;
 80059ac:	3680      	adds	r6, #128	@ 0x80
 80059ae:	e000      	b.n	80059b2 <settings_init+0x92>
		status |= FLASH_EMPTY;
 80059b0:	2602      	movs	r6, #2
		settings_value_reset_all(s_ptr);
 80059b2:	0028      	movs	r0, r5
 80059b4:	f7ff ffac 	bl	8005910 <settings_value_reset_all>
	int data[2] = {((ID1 << 16) | ID2), ((FW1 << 24) | (FW2 << 16) | FW3)};
 80059b8:	2300      	movs	r3, #0
 80059ba:	9305      	str	r3, [sp, #20]
 80059bc:	3305      	adds	r3, #5
 80059be:	9306      	str	r3, [sp, #24]
    return flash_write(ADDR_DEVICE_ID, data, 2);
 80059c0:	2202      	movs	r2, #2
 80059c2:	a905      	add	r1, sp, #20
 80059c4:	4810      	ldr	r0, [pc, #64]	@ (8005a08 <settings_init+0xe8>)
 80059c6:	f7ff ff11 	bl	80057ec <flash_write>
 80059ca:	0004      	movs	r4, r0
		res += settings_size_write	(num_of_settings); // What if size will overlay RTC values?
 80059cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005a04 <settings_init+0xe4>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	9305      	str	r3, [sp, #20]
	return flash_write(ADDR_SETTINGS_SIZE, &size, 1);
 80059d2:	2201      	movs	r2, #1
 80059d4:	a905      	add	r1, sp, #20
 80059d6:	480e      	ldr	r0, [pc, #56]	@ (8005a10 <settings_init+0xf0>)
 80059d8:	f7ff ff08 	bl	80057ec <flash_write>
		res += settings_size_write	(num_of_settings); // What if size will overlay RTC values?
 80059dc:	1904      	adds	r4, r0, r4
		res += settings_write		(s_ptr);
 80059de:	0028      	movs	r0, r5
 80059e0:	f7ff ff54 	bl	800588c <settings_write>
 80059e4:	1824      	adds	r4, r4, r0
		if (res > 0) status |= WRITE_FAIL;
 80059e6:	2c00      	cmp	r4, #0
 80059e8:	dd02      	ble.n	80059f0 <settings_init+0xd0>
 80059ea:	2380      	movs	r3, #128	@ 0x80
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	431e      	orrs	r6, r3
		previous_running_time = *( (volatile uint32_t*)ADDR_DEVICE_RT );
 80059f0:	4b08      	ldr	r3, [pc, #32]	@ (8005a14 <settings_init+0xf4>)
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	4b08      	ldr	r3, [pc, #32]	@ (8005a18 <settings_init+0xf8>)
 80059f6:	601a      	str	r2, [r3, #0]
};
 80059f8:	0030      	movs	r0, r6
 80059fa:	b009      	add	sp, #36	@ 0x24
 80059fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			status |= (ID_WRONG | SIZE_WRONG);
 80059fe:	2644      	movs	r6, #68	@ 0x44
 8005a00:	e7d7      	b.n	80059b2 <settings_init+0x92>
 8005a02:	46c0      	nop			@ (mov r8, r8)
 8005a04:	20001508 	.word	0x20001508
 8005a08:	08080000 	.word	0x08080000
 8005a0c:	08080004 	.word	0x08080004
 8005a10:	0808000c 	.word	0x0808000c
 8005a14:	08080008 	.word	0x08080008
 8005a18:	20001504 	.word	0x20001504

08005a1c <memset>:
 8005a1c:	0003      	movs	r3, r0
 8005a1e:	1882      	adds	r2, r0, r2
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d100      	bne.n	8005a26 <memset+0xa>
 8005a24:	4770      	bx	lr
 8005a26:	7019      	strb	r1, [r3, #0]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	e7f9      	b.n	8005a20 <memset+0x4>

08005a2c <__libc_init_array>:
 8005a2c:	b570      	push	{r4, r5, r6, lr}
 8005a2e:	2600      	movs	r6, #0
 8005a30:	4c0c      	ldr	r4, [pc, #48]	@ (8005a64 <__libc_init_array+0x38>)
 8005a32:	4d0d      	ldr	r5, [pc, #52]	@ (8005a68 <__libc_init_array+0x3c>)
 8005a34:	1b64      	subs	r4, r4, r5
 8005a36:	10a4      	asrs	r4, r4, #2
 8005a38:	42a6      	cmp	r6, r4
 8005a3a:	d109      	bne.n	8005a50 <__libc_init_array+0x24>
 8005a3c:	2600      	movs	r6, #0
 8005a3e:	f000 f821 	bl	8005a84 <_init>
 8005a42:	4c0a      	ldr	r4, [pc, #40]	@ (8005a6c <__libc_init_array+0x40>)
 8005a44:	4d0a      	ldr	r5, [pc, #40]	@ (8005a70 <__libc_init_array+0x44>)
 8005a46:	1b64      	subs	r4, r4, r5
 8005a48:	10a4      	asrs	r4, r4, #2
 8005a4a:	42a6      	cmp	r6, r4
 8005a4c:	d105      	bne.n	8005a5a <__libc_init_array+0x2e>
 8005a4e:	bd70      	pop	{r4, r5, r6, pc}
 8005a50:	00b3      	lsls	r3, r6, #2
 8005a52:	58eb      	ldr	r3, [r5, r3]
 8005a54:	4798      	blx	r3
 8005a56:	3601      	adds	r6, #1
 8005a58:	e7ee      	b.n	8005a38 <__libc_init_array+0xc>
 8005a5a:	00b3      	lsls	r3, r6, #2
 8005a5c:	58eb      	ldr	r3, [r5, r3]
 8005a5e:	4798      	blx	r3
 8005a60:	3601      	adds	r6, #1
 8005a62:	e7f2      	b.n	8005a4a <__libc_init_array+0x1e>
 8005a64:	08005b5c 	.word	0x08005b5c
 8005a68:	08005b5c 	.word	0x08005b5c
 8005a6c:	08005b60 	.word	0x08005b60
 8005a70:	08005b5c 	.word	0x08005b5c

08005a74 <strcpy>:
 8005a74:	0003      	movs	r3, r0
 8005a76:	780a      	ldrb	r2, [r1, #0]
 8005a78:	3101      	adds	r1, #1
 8005a7a:	701a      	strb	r2, [r3, #0]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	2a00      	cmp	r2, #0
 8005a80:	d1f9      	bne.n	8005a76 <strcpy+0x2>
 8005a82:	4770      	bx	lr

08005a84 <_init>:
 8005a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a86:	46c0      	nop			@ (mov r8, r8)
 8005a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a8a:	bc08      	pop	{r3}
 8005a8c:	469e      	mov	lr, r3
 8005a8e:	4770      	bx	lr

08005a90 <_fini>:
 8005a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a92:	46c0      	nop			@ (mov r8, r8)
 8005a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a96:	bc08      	pop	{r3}
 8005a98:	469e      	mov	lr, r3
 8005a9a:	4770      	bx	lr
