

================================================================
== Vitis HLS Report for 'matmul_1'
================================================================
* Date:           Sun Jun 30 22:43:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MatMul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.650 us|  0.650 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matmul_1_Pipeline_loop_input_A1_loop_input_A2_fu_142    |matmul_1_Pipeline_loop_input_A1_loop_input_A2    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_matmul_1_Pipeline_loop_input_B1_loop_input_B2_fu_163    |matmul_1_Pipeline_loop_input_B1_loop_input_B2    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_matmul_1_Pipeline_loop1_loop2_fu_186                    |matmul_1_Pipeline_loop1_loop2                    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209  |matmul_1_Pipeline_loop_output_C1_loop_output_C2  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|     1888|     1645|    -|
|Memory               |        0|     -|       32|        5|    0|
|Multiplexer          |        -|     -|        -|      116|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    15|     1935|     1768|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |grp_matmul_1_Pipeline_loop1_loop2_fu_186                    |matmul_1_Pipeline_loop1_loop2                    |        0|  15|  1272|  1209|    0|
    |grp_matmul_1_Pipeline_loop_input_A1_loop_input_A2_fu_142    |matmul_1_Pipeline_loop_input_A1_loop_input_A2    |        0|   0|   298|   129|    0|
    |grp_matmul_1_Pipeline_loop_input_B1_loop_input_B2_fu_163    |matmul_1_Pipeline_loop_input_B1_loop_input_B2    |        0|   0|   306|   129|    0|
    |grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209  |matmul_1_Pipeline_loop_output_C1_loop_output_C2  |        0|   0|    12|   178|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                 |        0|  15|  1888|  1645|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |output_C_U  |output_C_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                        |        0|  32|   5|    0|     9|   32|     1|          288|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                              Variable Name                              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209_out_C_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                    |          |   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         12|    1|         12|
    |in_A_TREADY_int_regslice  |  14|          3|    1|          3|
    |output_C_address0         |  14|          3|    4|         12|
    |output_C_ce0              |  14|          3|    1|          3|
    |output_C_we0              |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         23|    8|         32|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  11|   0|   11|          0|
    |grp_matmul_1_Pipeline_loop1_loop2_fu_186_ap_start_reg                    |   1|   0|    1|          0|
    |grp_matmul_1_Pipeline_loop_input_A1_loop_input_A2_fu_142_ap_start_reg    |   1|   0|    1|          0|
    |grp_matmul_1_Pipeline_loop_input_B1_loop_input_B2_fu_163_ap_start_reg    |   1|   0|    1|          0|
    |grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  15|   0|   15|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+--------------+-----+-----+--------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|        matmul_1|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|        matmul_1|  return value|
|in_A_TDATA    |   in|   32|          axis|   in_A_V_data_V|       pointer|
|in_A_TVALID   |   in|    1|          axis|   in_A_V_last_V|       pointer|
|in_A_TREADY   |  out|    1|          axis|   in_A_V_last_V|       pointer|
|in_A_TLAST    |   in|    1|          axis|   in_A_V_last_V|       pointer|
|in_A_TKEEP    |   in|    4|          axis|   in_A_V_keep_V|       pointer|
|in_A_TSTRB    |   in|    4|          axis|   in_A_V_strb_V|       pointer|
|out_C_TDATA   |  out|   32|          axis|  out_C_V_data_V|       pointer|
|out_C_TVALID  |  out|    1|          axis|  out_C_V_last_V|       pointer|
|out_C_TREADY  |   in|    1|          axis|  out_C_V_last_V|       pointer|
|out_C_TLAST   |  out|    1|          axis|  out_C_V_last_V|       pointer|
|out_C_TKEEP   |  out|    4|          axis|  out_C_V_keep_V|       pointer|
|out_C_TSTRB   |  out|    4|          axis|  out_C_V_strb_V|       pointer|
+--------------+-----+-----+--------------+----------------+--------------+

