// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_1_HH_
#define _operator_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "operator_1_cos_lut_samples_V.h"

namespace ap_rtl {

struct operator_1 : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<14> > n_V;
    sc_out< sc_lv<7> > ap_return;


    // Module declarations
    operator_1(sc_module_name name);
    SC_HAS_PROCESS(operator_1);

    ~operator_1();

    sc_trace_file* mVcdFile;

    operator_1_cos_lut_samples_V* cos_lut_samples_V_U;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address0;
    sc_signal< sc_logic > cos_lut_samples_V_ce0;
    sc_signal< sc_lv<7> > cos_lut_samples_V_q0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln57_fu_187_p1;
    sc_signal< sc_lv<15> > lhs_V_fu_59_p1;
    sc_signal< sc_lv<15> > ret_V_fu_63_p2;
    sc_signal< sc_lv<13> > tmp_fu_69_p4;
    sc_signal< sc_lv<2> > trunc_ln851_fu_91_p1;
    sc_signal< sc_lv<12> > p_Result_4_fu_95_p3;
    sc_signal< sc_lv<14> > sext_ln835_fu_79_p1;
    sc_signal< sc_lv<1> > icmp_ln851_fu_103_p2;
    sc_signal< sc_lv<14> > ret_V_1_fu_109_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_83_p3;
    sc_signal< sc_lv<14> > select_ln851_fu_115_p3;
    sc_signal< sc_lv<14> > select_ln850_fu_123_p3;
    sc_signal< sc_lv<4> > tmp_3_fu_143_p4;
    sc_signal< sc_lv<1> > tmp_2_fu_135_p3;
    sc_signal< sc_lv<1> > xor_ln55_fu_159_p2;
    sc_signal< sc_lv<1> > icmp_ln56_fu_153_p2;
    sc_signal< sc_lv<1> > or_ln55_fu_173_p2;
    sc_signal< sc_lv<10> > select_ln55_fu_165_p3;
    sc_signal< sc_lv<10> > trunc_ln54_fu_131_p1;
    sc_signal< sc_lv<10> > select_ln55_1_fu_179_p3;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<15> ap_const_lv15_800;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_3FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_cos_lut_samples_V_address0();
    void thread_cos_lut_samples_V_ce0();
    void thread_icmp_ln56_fu_153_p2();
    void thread_icmp_ln851_fu_103_p2();
    void thread_lhs_V_fu_59_p1();
    void thread_or_ln55_fu_173_p2();
    void thread_p_Result_4_fu_95_p3();
    void thread_ret_V_1_fu_109_p2();
    void thread_ret_V_fu_63_p2();
    void thread_select_ln55_1_fu_179_p3();
    void thread_select_ln55_fu_165_p3();
    void thread_select_ln850_fu_123_p3();
    void thread_select_ln851_fu_115_p3();
    void thread_sext_ln835_fu_79_p1();
    void thread_tmp_1_fu_83_p3();
    void thread_tmp_2_fu_135_p3();
    void thread_tmp_3_fu_143_p4();
    void thread_tmp_fu_69_p4();
    void thread_trunc_ln54_fu_131_p1();
    void thread_trunc_ln851_fu_91_p1();
    void thread_xor_ln55_fu_159_p2();
    void thread_zext_ln57_fu_187_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
