
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000c42  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00000c42  00000cd6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800070  00800070  00000ce6  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000ce8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000013b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000100  00000000  00000000  00001440  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000be3  00000000  00000000  00001540  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000003cb  00000000  00000000  00002123  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000007c6  00000000  00000000  000024ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001ac  00000000  00000000  00002cb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000042f  00000000  00000000  00002e60  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008b6  00000000  00000000  0000328f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000018  00000000  00000000  00003b45  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e2 e4       	ldi	r30, 0x42	; 66
  68:	fc e0       	ldi	r31, 0x0C	; 12
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 37       	cpi	r26, 0x70	; 112
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a0 e7       	ldi	r26, 0x70	; 112
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a8 37       	cpi	r26, 0x78	; 120
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 e5 03 	call	0x7ca	; 0x7ca <main>
  8a:	0c 94 1f 06 	jmp	0xc3e	; 0xc3e <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <Sev_SegmentInit>:
	Sev_SegmentInit(ARR_SEV_SEG[1]);
	Sev_SegmentInit(ARR_SEV_SEG[2]);
	Sev_SegmentInit(ARR_SEV_SEG[3]);	
}
void Sev_SegmentInit(seven_segment_pin* sev_seg)
{		
  92:	cf 93       	push	r28
  94:	df 93       	push	r29
  96:	ec 01       	movw	r28, r24
	Port_setPinDirection(sev_seg->Sev_SegPinA,PIN_OUTPUT);
  98:	88 81       	ld	r24, Y
  9a:	61 e0       	ldi	r22, 0x01	; 1
  9c:	0e 94 f6 03 	call	0x7ec	; 0x7ec <Port_setPinDirection>
	Port_setPinDirection(sev_seg->Sev_SegPinB,PIN_OUTPUT);
  a0:	89 81       	ldd	r24, Y+1	; 0x01
  a2:	61 e0       	ldi	r22, 0x01	; 1
  a4:	0e 94 f6 03 	call	0x7ec	; 0x7ec <Port_setPinDirection>
	Port_setPinDirection(sev_seg->Sev_SegPinC,PIN_OUTPUT);
  a8:	8a 81       	ldd	r24, Y+2	; 0x02
  aa:	61 e0       	ldi	r22, 0x01	; 1
  ac:	0e 94 f6 03 	call	0x7ec	; 0x7ec <Port_setPinDirection>
	Port_setPinDirection(sev_seg->Sev_SegPinD,PIN_OUTPUT);
  b0:	8b 81       	ldd	r24, Y+3	; 0x03
  b2:	61 e0       	ldi	r22, 0x01	; 1
  b4:	0e 94 f6 03 	call	0x7ec	; 0x7ec <Port_setPinDirection>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  b8:	83 ec       	ldi	r24, 0xC3	; 195
  ba:	99 e0       	ldi	r25, 0x09	; 9
  bc:	01 97       	sbiw	r24, 0x01	; 1
  be:	f1 f7       	brne	.-4      	; 0xbc <Sev_SegmentInit+0x2a>
  c0:	00 c0       	rjmp	.+0      	; 0xc2 <Sev_SegmentInit+0x30>
  c2:	00 00       	nop
	_delay_ms(10);
}
  c4:	df 91       	pop	r29
  c6:	cf 91       	pop	r28
  c8:	08 95       	ret

000000ca <init_four_sev_Seg>:
seven_segment_pin	sven_seg4={PORTB_PIN4,PORTB_PIN5,PORTB_PIN6,PORTB_PIN7};	
	

void init_four_sev_Seg(void)
{
	ARR_SEV_SEG[0]=&sven_seg1;
  ca:	8c e6       	ldi	r24, 0x6C	; 108
  cc:	90 e0       	ldi	r25, 0x00	; 0
  ce:	90 93 71 00 	sts	0x0071, r25
  d2:	80 93 70 00 	sts	0x0070, r24
	ARR_SEV_SEG[1]=&sven_seg2;
  d6:	28 e6       	ldi	r18, 0x68	; 104
  d8:	30 e0       	ldi	r19, 0x00	; 0
  da:	30 93 73 00 	sts	0x0073, r19
  de:	20 93 72 00 	sts	0x0072, r18
	ARR_SEV_SEG[2]=&sven_seg3;
  e2:	24 e6       	ldi	r18, 0x64	; 100
  e4:	30 e0       	ldi	r19, 0x00	; 0
  e6:	30 93 75 00 	sts	0x0075, r19
  ea:	20 93 74 00 	sts	0x0074, r18
	ARR_SEV_SEG[3]=&sven_seg4;
  ee:	20 e6       	ldi	r18, 0x60	; 96
  f0:	30 e0       	ldi	r19, 0x00	; 0
  f2:	30 93 77 00 	sts	0x0077, r19
  f6:	20 93 76 00 	sts	0x0076, r18
	Sev_SegmentInit(ARR_SEV_SEG[0]);
  fa:	0e 94 49 00 	call	0x92	; 0x92 <Sev_SegmentInit>
	Sev_SegmentInit(ARR_SEV_SEG[1]);
  fe:	80 91 72 00 	lds	r24, 0x0072
 102:	90 91 73 00 	lds	r25, 0x0073
 106:	0e 94 49 00 	call	0x92	; 0x92 <Sev_SegmentInit>
	Sev_SegmentInit(ARR_SEV_SEG[2]);
 10a:	80 91 74 00 	lds	r24, 0x0074
 10e:	90 91 75 00 	lds	r25, 0x0075
 112:	0e 94 49 00 	call	0x92	; 0x92 <Sev_SegmentInit>
	Sev_SegmentInit(ARR_SEV_SEG[3]);	
 116:	80 91 76 00 	lds	r24, 0x0076
 11a:	90 91 77 00 	lds	r25, 0x0077
 11e:	0e 94 49 00 	call	0x92	; 0x92 <Sev_SegmentInit>
}
 122:	08 95       	ret

00000124 <Sev_SegmentShow>:
			Port_setPinDirection(sev_seg->Sev_SegPinD,PIN_OUTPUT);
	}

}*/
void Sev_SegmentShow(u8 val,seven_segment_pin* sev_seg)
{
 124:	1f 93       	push	r17
 126:	cf 93       	push	r28
 128:	df 93       	push	r29
 12a:	18 2f       	mov	r17, r24
 12c:	eb 01       	movw	r28, r22
	DIO_WritrPin(sev_seg->Sev_SegPinA,GET_BIT(val,0));
 12e:	68 2f       	mov	r22, r24
 130:	61 70       	andi	r22, 0x01	; 1
 132:	88 81       	ld	r24, Y
 134:	0e 94 62 02 	call	0x4c4	; 0x4c4 <DIO_WritrPin>
	DIO_WritrPin(sev_seg->Sev_SegPinB,GET_BIT(val,1));
 138:	61 2f       	mov	r22, r17
 13a:	66 95       	lsr	r22
 13c:	61 70       	andi	r22, 0x01	; 1
 13e:	89 81       	ldd	r24, Y+1	; 0x01
 140:	0e 94 62 02 	call	0x4c4	; 0x4c4 <DIO_WritrPin>
	DIO_WritrPin(sev_seg->Sev_SegPinC,GET_BIT(val,2));
 144:	61 2f       	mov	r22, r17
 146:	66 95       	lsr	r22
 148:	66 95       	lsr	r22
 14a:	61 70       	andi	r22, 0x01	; 1
 14c:	8a 81       	ldd	r24, Y+2	; 0x02
 14e:	0e 94 62 02 	call	0x4c4	; 0x4c4 <DIO_WritrPin>
	DIO_WritrPin(sev_seg->Sev_SegPinD,GET_BIT(val,3));
 152:	16 95       	lsr	r17
 154:	16 95       	lsr	r17
 156:	16 95       	lsr	r17
 158:	61 2f       	mov	r22, r17
 15a:	61 70       	andi	r22, 0x01	; 1
 15c:	8b 81       	ldd	r24, Y+3	; 0x03
 15e:	0e 94 62 02 	call	0x4c4	; 0x4c4 <DIO_WritrPin>
 162:	8b e4       	ldi	r24, 0x4B	; 75
 164:	9d e1       	ldi	r25, 0x1D	; 29
 166:	01 97       	sbiw	r24, 0x01	; 1
 168:	f1 f7       	brne	.-4      	; 0x166 <Sev_SegmentShow+0x42>
 16a:	00 c0       	rjmp	.+0      	; 0x16c <Sev_SegmentShow+0x48>
 16c:	00 00       	nop
	_delay_ms(30);
}
 16e:	df 91       	pop	r29
 170:	cf 91       	pop	r28
 172:	1f 91       	pop	r17
 174:	08 95       	ret

00000176 <Sev_SegmentCounter_up>:

void Sev_SegmentCounter_up(u16 counter_value)
{
 176:	2f 92       	push	r2
 178:	3f 92       	push	r3
 17a:	4f 92       	push	r4
 17c:	5f 92       	push	r5
 17e:	6f 92       	push	r6
 180:	7f 92       	push	r7
 182:	8f 92       	push	r8
 184:	9f 92       	push	r9
 186:	af 92       	push	r10
 188:	bf 92       	push	r11
 18a:	cf 92       	push	r12
 18c:	df 92       	push	r13
 18e:	ef 92       	push	r14
 190:	ff 92       	push	r15
 192:	0f 93       	push	r16
 194:	1f 93       	push	r17
 196:	cf 93       	push	r28
 198:	df 93       	push	r29
 19a:	00 d0       	rcall	.+0      	; 0x19c <Sev_SegmentCounter_up+0x26>
 19c:	00 d0       	rcall	.+0      	; 0x19e <Sev_SegmentCounter_up+0x28>
 19e:	cd b7       	in	r28, 0x3d	; 61
 1a0:	de b7       	in	r29, 0x3e	; 62
u8 SEVEN_SEGArray[numbe_seven_Segment]={0};	
for (u32 count=counter_value;count <10000;count++)
 1a2:	4c 01       	movw	r8, r24
 1a4:	aa 24       	eor	r10, r10
 1a6:	bb 24       	eor	r11, r11
 1a8:	80 e1       	ldi	r24, 0x10	; 16
 1aa:	88 16       	cp	r8, r24
 1ac:	87 e2       	ldi	r24, 0x27	; 39
 1ae:	98 06       	cpc	r9, r24
 1b0:	80 e0       	ldi	r24, 0x00	; 0
 1b2:	a8 06       	cpc	r10, r24
 1b4:	80 e0       	ldi	r24, 0x00	; 0
 1b6:	b8 06       	cpc	r11, r24
 1b8:	08 f0       	brcs	.+2      	; 0x1bc <Sev_SegmentCounter_up+0x46>
 1ba:	7a c0       	rjmp	.+244    	; 0x2b0 <Sev_SegmentCounter_up+0x13a>
{
	u32 loc_var =count;
	if (loc_var>=1000)
	{
		SEVEN_SEGArray[0]=loc_var/1000;
 1bc:	0f 2e       	mov	r0, r31
 1be:	f8 ee       	ldi	r31, 0xE8	; 232
 1c0:	2f 2e       	mov	r2, r31
 1c2:	f3 e0       	ldi	r31, 0x03	; 3
 1c4:	3f 2e       	mov	r3, r31
 1c6:	f0 e0       	ldi	r31, 0x00	; 0
 1c8:	4f 2e       	mov	r4, r31
 1ca:	f0 e0       	ldi	r31, 0x00	; 0
 1cc:	5f 2e       	mov	r5, r31
 1ce:	f0 2d       	mov	r31, r0
	DIO_WritrPin(sev_seg->Sev_SegPinC,GET_BIT(val,2));
	DIO_WritrPin(sev_seg->Sev_SegPinD,GET_BIT(val,3));
	_delay_ms(30);
}

void Sev_SegmentCounter_up(u16 counter_value)
 1d0:	0f 2e       	mov	r0, r31
 1d2:	f5 e0       	ldi	r31, 0x05	; 5
 1d4:	6f 2e       	mov	r6, r31
 1d6:	77 24       	eor	r7, r7
 1d8:	f0 2d       	mov	r31, r0
 1da:	6c 0e       	add	r6, r28
 1dc:	7d 1e       	adc	r7, r29
{
u8 SEVEN_SEGArray[numbe_seven_Segment]={0};	
for (u32 count=counter_value;count <10000;count++)
{
	u32 loc_var =count;
	if (loc_var>=1000)
 1de:	e8 ee       	ldi	r30, 0xE8	; 232
 1e0:	8e 16       	cp	r8, r30
 1e2:	e3 e0       	ldi	r30, 0x03	; 3
 1e4:	9e 06       	cpc	r9, r30
 1e6:	e0 e0       	ldi	r30, 0x00	; 0
 1e8:	ae 06       	cpc	r10, r30
 1ea:	e0 e0       	ldi	r30, 0x00	; 0
 1ec:	be 06       	cpc	r11, r30
 1ee:	60 f0       	brcs	.+24     	; 0x208 <Sev_SegmentCounter_up+0x92>
	{
		SEVEN_SEGArray[0]=loc_var/1000;
 1f0:	c5 01       	movw	r24, r10
 1f2:	b4 01       	movw	r22, r8
 1f4:	a2 01       	movw	r20, r4
 1f6:	91 01       	movw	r18, r2
 1f8:	0e 94 fd 05 	call	0xbfa	; 0xbfa <__udivmodsi4>
 1fc:	29 83       	std	Y+1, r18	; 0x01
		loc_var%=1000;
 1fe:	c6 2e       	mov	r12, r22
 200:	d7 2e       	mov	r13, r23
 202:	e8 2e       	mov	r14, r24
 204:	f9 2e       	mov	r15, r25
 206:	09 c0       	rjmp	.+18     	; 0x21a <Sev_SegmentCounter_up+0xa4>
	}
	else
	{
		SEVEN_SEGArray[0]=loc_var/1000;
 208:	c5 01       	movw	r24, r10
 20a:	b4 01       	movw	r22, r8
 20c:	a2 01       	movw	r20, r4
 20e:	91 01       	movw	r18, r2
 210:	0e 94 fd 05 	call	0xbfa	; 0xbfa <__udivmodsi4>
 214:	29 83       	std	Y+1, r18	; 0x01
 216:	75 01       	movw	r14, r10
 218:	64 01       	movw	r12, r8
	}
	if (loc_var>100)
 21a:	f5 e6       	ldi	r31, 0x65	; 101
 21c:	cf 16       	cp	r12, r31
 21e:	d1 04       	cpc	r13, r1
 220:	e1 04       	cpc	r14, r1
 222:	f1 04       	cpc	r15, r1
 224:	70 f0       	brcs	.+28     	; 0x242 <Sev_SegmentCounter_up+0xcc>
	{
		SEVEN_SEGArray[1]=loc_var/100;
 226:	c7 01       	movw	r24, r14
 228:	b6 01       	movw	r22, r12
 22a:	24 e6       	ldi	r18, 0x64	; 100
 22c:	30 e0       	ldi	r19, 0x00	; 0
 22e:	40 e0       	ldi	r20, 0x00	; 0
 230:	50 e0       	ldi	r21, 0x00	; 0
 232:	0e 94 fd 05 	call	0xbfa	; 0xbfa <__udivmodsi4>
 236:	2a 83       	std	Y+2, r18	; 0x02
		loc_var%=100;
 238:	c6 2e       	mov	r12, r22
 23a:	d7 2e       	mov	r13, r23
 23c:	e8 2e       	mov	r14, r24
 23e:	f9 2e       	mov	r15, r25
 240:	09 c0       	rjmp	.+18     	; 0x254 <Sev_SegmentCounter_up+0xde>
	}
	else{SEVEN_SEGArray[1]=loc_var/100;}
 242:	c7 01       	movw	r24, r14
 244:	b6 01       	movw	r22, r12
 246:	24 e6       	ldi	r18, 0x64	; 100
 248:	30 e0       	ldi	r19, 0x00	; 0
 24a:	40 e0       	ldi	r20, 0x00	; 0
 24c:	50 e0       	ldi	r21, 0x00	; 0
 24e:	0e 94 fd 05 	call	0xbfa	; 0xbfa <__udivmodsi4>
 252:	2a 83       	std	Y+2, r18	; 0x02
	SEVEN_SEGArray[2]=loc_var/10;
 254:	c7 01       	movw	r24, r14
 256:	b6 01       	movw	r22, r12
 258:	2a e0       	ldi	r18, 0x0A	; 10
 25a:	30 e0       	ldi	r19, 0x00	; 0
 25c:	40 e0       	ldi	r20, 0x00	; 0
 25e:	50 e0       	ldi	r21, 0x00	; 0
 260:	0e 94 fd 05 	call	0xbfa	; 0xbfa <__udivmodsi4>
 264:	2b 83       	std	Y+3, r18	; 0x03
	SEVEN_SEGArray[3]=loc_var%10;
 266:	6c 83       	std	Y+4, r22	; 0x04
 268:	8e 01       	movw	r16, r28
 26a:	0f 5f       	subi	r16, 0xFF	; 255
 26c:	1f 4f       	sbci	r17, 0xFF	; 255
 26e:	0f 2e       	mov	r0, r31
 270:	f0 e7       	ldi	r31, 0x70	; 112
 272:	cf 2e       	mov	r12, r31
 274:	f0 e0       	ldi	r31, 0x00	; 0
 276:	df 2e       	mov	r13, r31
 278:	f0 2d       	mov	r31, r0
	for (u8 i=0;i<numbe_seven_Segment;i++)
	{
		Sev_SegmentShow(SEVEN_SEGArray[i],ARR_SEV_SEG[i]);
 27a:	f6 01       	movw	r30, r12
 27c:	61 91       	ld	r22, Z+
 27e:	71 91       	ld	r23, Z+
 280:	6f 01       	movw	r12, r30
 282:	f8 01       	movw	r30, r16
 284:	81 91       	ld	r24, Z+
 286:	8f 01       	movw	r16, r30
 288:	0e 94 92 00 	call	0x124	; 0x124 <Sev_SegmentShow>
		loc_var%=100;
	}
	else{SEVEN_SEGArray[1]=loc_var/100;}
	SEVEN_SEGArray[2]=loc_var/10;
	SEVEN_SEGArray[3]=loc_var%10;
	for (u8 i=0;i<numbe_seven_Segment;i++)
 28c:	06 15       	cp	r16, r6
 28e:	17 05       	cpc	r17, r7
 290:	a1 f7       	brne	.-24     	; 0x27a <Sev_SegmentCounter_up+0x104>
}

void Sev_SegmentCounter_up(u16 counter_value)
{
u8 SEVEN_SEGArray[numbe_seven_Segment]={0};	
for (u32 count=counter_value;count <10000;count++)
 292:	08 94       	sec
 294:	81 1c       	adc	r8, r1
 296:	91 1c       	adc	r9, r1
 298:	a1 1c       	adc	r10, r1
 29a:	b1 1c       	adc	r11, r1
 29c:	f0 e1       	ldi	r31, 0x10	; 16
 29e:	8f 16       	cp	r8, r31
 2a0:	f7 e2       	ldi	r31, 0x27	; 39
 2a2:	9f 06       	cpc	r9, r31
 2a4:	f0 e0       	ldi	r31, 0x00	; 0
 2a6:	af 06       	cpc	r10, r31
 2a8:	f0 e0       	ldi	r31, 0x00	; 0
 2aa:	bf 06       	cpc	r11, r31
 2ac:	09 f0       	breq	.+2      	; 0x2b0 <Sev_SegmentCounter_up+0x13a>
 2ae:	97 cf       	rjmp	.-210    	; 0x1de <Sev_SegmentCounter_up+0x68>
		Sev_SegmentShow(SEVEN_SEGArray[i],ARR_SEV_SEG[i]);
	}
	
}

}
 2b0:	0f 90       	pop	r0
 2b2:	0f 90       	pop	r0
 2b4:	0f 90       	pop	r0
 2b6:	0f 90       	pop	r0
 2b8:	df 91       	pop	r29
 2ba:	cf 91       	pop	r28
 2bc:	1f 91       	pop	r17
 2be:	0f 91       	pop	r16
 2c0:	ff 90       	pop	r15
 2c2:	ef 90       	pop	r14
 2c4:	df 90       	pop	r13
 2c6:	cf 90       	pop	r12
 2c8:	bf 90       	pop	r11
 2ca:	af 90       	pop	r10
 2cc:	9f 90       	pop	r9
 2ce:	8f 90       	pop	r8
 2d0:	7f 90       	pop	r7
 2d2:	6f 90       	pop	r6
 2d4:	5f 90       	pop	r5
 2d6:	4f 90       	pop	r4
 2d8:	3f 90       	pop	r3
 2da:	2f 90       	pop	r2
 2dc:	08 95       	ret

000002de <sev_seg_stop_watch>:
void sev_seg_stop_watch(void)	
{
 2de:	cf 93       	push	r28
 2e0:	df 93       	push	r29
 2e2:	cd b7       	in	r28, 0x3d	; 61
 2e4:	de b7       	in	r29, 0x3e	; 62
 2e6:	2e 97       	sbiw	r28, 0x0e	; 14
 2e8:	0f b6       	in	r0, 0x3f	; 63
 2ea:	f8 94       	cli
 2ec:	de bf       	out	0x3e, r29	; 62
 2ee:	0f be       	out	0x3f, r0	; 63
 2f0:	cd bf       	out	0x3d, r28	; 61

		Port_SetPinMode(START_PUTTON_PIN,PIN_IN_PULLUP);
 2f2:	80 e1       	ldi	r24, 0x10	; 16
 2f4:	63 e0       	ldi	r22, 0x03	; 3
 2f6:	0e 94 99 04 	call	0x932	; 0x932 <Port_SetPinMode>
		Port_SetPinMode(CLEAR_PUTTON_PIN,PIN_IN_PULLUP);
 2fa:	82 e1       	ldi	r24, 0x12	; 18
 2fc:	63 e0       	ldi	r22, 0x03	; 3
 2fe:	0e 94 99 04 	call	0x932	; 0x932 <Port_SetPinMode>
		Port_SetPinMode(STOP_PUTTON_PIN,PIN_IN_PULLUP);
 302:	81 e1       	ldi	r24, 0x11	; 17
 304:	63 e0       	ldi	r22, 0x03	; 3
 306:	0e 94 99 04 	call	0x932	; 0x932 <Port_SetPinMode>
		u8 SEVEN_SEGArray[numbe_seven_Segment]={0};	
 30a:	19 82       	std	Y+1, r1	; 0x01
 30c:	1a 82       	std	Y+2, r1	; 0x02
 30e:	1b 82       	std	Y+3, r1	; 0x03
 310:	1c 82       	std	Y+4, r1	; 0x04
		u32 count=0;
		u32 loc_var =count;
		u8 start_put_read=1;
 312:	81 e0       	ldi	r24, 0x01	; 1
 314:	8d 83       	std	Y+5, r24	; 0x05
		u8 clear_put_read=1;
 316:	8e 83       	std	Y+6, r24	; 0x06
		u8 stop_put_read=1;
 318:	8f 83       	std	Y+7, r24	; 0x07
while (1)
{

	DIO_READ_PIN(START_PUTTON_PIN,&start_put_read);
 31a:	0f 2e       	mov	r0, r31
 31c:	f5 e0       	ldi	r31, 0x05	; 5
 31e:	cf 2e       	mov	r12, r31
 320:	dd 24       	eor	r13, r13
 322:	f0 2d       	mov	r31, r0
 324:	cc 0e       	add	r12, r28
 326:	dd 1e       	adc	r13, r29
		else
		{
			SEVEN_SEGArray[1]=0;
		}
		SEVEN_SEGArray[2]=loc_var/10;
		SEVEN_SEGArray[3]=loc_var%10;
 328:	ce 01       	movw	r24, r28
 32a:	01 96       	adiw	r24, 0x01	; 1
 32c:	99 87       	std	Y+9, r25	; 0x09
 32e:	88 87       	std	Y+8, r24	; 0x08
		u8 clear_put_read=1;
		u8 stop_put_read=1;
while (1)
{

	DIO_READ_PIN(START_PUTTON_PIN,&start_put_read);
 330:	cd 86       	std	Y+13, r12	; 0x0d
 332:	de 86       	std	Y+14, r13	; 0x0e
		else
		{
			SEVEN_SEGArray[1]=0;
		}
		SEVEN_SEGArray[2]=loc_var/10;
		SEVEN_SEGArray[3]=loc_var%10;
 334:	68 84       	ldd	r6, Y+8	; 0x08
 336:	9a 87       	std	Y+10, r25	; 0x0a
 338:	e0 e7       	ldi	r30, 0x70	; 112
 33a:	f0 e0       	ldi	r31, 0x00	; 0
 33c:	eb 87       	std	Y+11, r30	; 0x0b
 33e:	fc 87       	std	Y+12, r31	; 0x0c
	
}

}
void sev_seg_stop_watch(void)	
{
 340:	88 24       	eor	r8, r8
 342:	99 24       	eor	r9, r9
 344:	54 01       	movw	r10, r8
		}
		else
		{
			SEVEN_SEGArray[1]=0;
		}
		SEVEN_SEGArray[2]=loc_var/10;
 346:	0f 2e       	mov	r0, r31
 348:	fa e0       	ldi	r31, 0x0A	; 10
 34a:	2f 2e       	mov	r2, r31
 34c:	f0 e0       	ldi	r31, 0x00	; 0
 34e:	3f 2e       	mov	r3, r31
 350:	f0 e0       	ldi	r31, 0x00	; 0
 352:	4f 2e       	mov	r4, r31
 354:	f0 e0       	ldi	r31, 0x00	; 0
 356:	5f 2e       	mov	r5, r31
 358:	f0 2d       	mov	r31, r0
{

	DIO_READ_PIN(START_PUTTON_PIN,&start_put_read);
	DIO_READ_PIN(STOP_PUTTON_PIN,&stop_put_read);
	DIO_READ_PIN(CLEAR_PUTTON_PIN,&clear_put_read);			
	while (start_put_read==0 & stop_put_read==1 & clear_put_read==1)
 35a:	77 24       	eor	r7, r7
 35c:	73 94       	inc	r7
		u8 clear_put_read=1;
		u8 stop_put_read=1;
while (1)
{

	DIO_READ_PIN(START_PUTTON_PIN,&start_put_read);
 35e:	80 e1       	ldi	r24, 0x10	; 16
 360:	6d 85       	ldd	r22, Y+13	; 0x0d
 362:	7e 85       	ldd	r23, Y+14	; 0x0e
 364:	0e 94 36 03 	call	0x66c	; 0x66c <DIO_READ_PIN>
	DIO_READ_PIN(STOP_PUTTON_PIN,&stop_put_read);
 368:	81 e1       	ldi	r24, 0x11	; 17
 36a:	be 01       	movw	r22, r28
 36c:	69 5f       	subi	r22, 0xF9	; 249
 36e:	7f 4f       	sbci	r23, 0xFF	; 255
 370:	0e 94 36 03 	call	0x66c	; 0x66c <DIO_READ_PIN>
	DIO_READ_PIN(CLEAR_PUTTON_PIN,&clear_put_read);			
 374:	82 e1       	ldi	r24, 0x12	; 18
 376:	be 01       	movw	r22, r28
 378:	6a 5f       	subi	r22, 0xFA	; 250
 37a:	7f 4f       	sbci	r23, 0xFF	; 255
 37c:	0e 94 36 03 	call	0x66c	; 0x66c <DIO_READ_PIN>
	while (start_put_read==0 & stop_put_read==1 & clear_put_read==1)
 380:	4e 81       	ldd	r20, Y+6	; 0x06
 382:	21 e0       	ldi	r18, 0x01	; 1
 384:	8d 81       	ldd	r24, Y+5	; 0x05
 386:	81 11       	cpse	r24, r1
 388:	20 e0       	ldi	r18, 0x00	; 0
 38a:	81 e0       	ldi	r24, 0x01	; 1
 38c:	9f 81       	ldd	r25, Y+7	; 0x07
 38e:	91 30       	cpi	r25, 0x01	; 1
 390:	09 f0       	breq	.+2      	; 0x394 <sev_seg_stop_watch+0xb6>
 392:	80 e0       	ldi	r24, 0x00	; 0
 394:	28 23       	and	r18, r24
 396:	30 e0       	ldi	r19, 0x00	; 0
 398:	81 e0       	ldi	r24, 0x01	; 1
 39a:	90 e0       	ldi	r25, 0x00	; 0
 39c:	41 30       	cpi	r20, 0x01	; 1
 39e:	11 f0       	breq	.+4      	; 0x3a4 <sev_seg_stop_watch+0xc6>
 3a0:	80 e0       	ldi	r24, 0x00	; 0
 3a2:	90 e0       	ldi	r25, 0x00	; 0
 3a4:	82 23       	and	r24, r18
 3a6:	93 23       	and	r25, r19
 3a8:	00 97       	sbiw	r24, 0x00	; 0
 3aa:	09 f4       	brne	.+2      	; 0x3ae <sev_seg_stop_watch+0xd0>
 3ac:	6e c0       	rjmp	.+220    	; 0x48a <sev_seg_stop_watch+0x1ac>
	{
		loc_var=count;	
		if (loc_var>=1000)
 3ae:	88 ee       	ldi	r24, 0xE8	; 232
 3b0:	88 16       	cp	r8, r24
 3b2:	83 e0       	ldi	r24, 0x03	; 3
 3b4:	98 06       	cpc	r9, r24
 3b6:	80 e0       	ldi	r24, 0x00	; 0
 3b8:	a8 06       	cpc	r10, r24
 3ba:	80 e0       	ldi	r24, 0x00	; 0
 3bc:	b8 06       	cpc	r11, r24
 3be:	70 f0       	brcs	.+28     	; 0x3dc <sev_seg_stop_watch+0xfe>
		{
			SEVEN_SEGArray[0]=loc_var/1000;
 3c0:	c5 01       	movw	r24, r10
 3c2:	b4 01       	movw	r22, r8
 3c4:	28 ee       	ldi	r18, 0xE8	; 232
 3c6:	33 e0       	ldi	r19, 0x03	; 3
 3c8:	40 e0       	ldi	r20, 0x00	; 0
 3ca:	50 e0       	ldi	r21, 0x00	; 0
 3cc:	0e 94 fd 05 	call	0xbfa	; 0xbfa <__udivmodsi4>
 3d0:	29 83       	std	Y+1, r18	; 0x01
			loc_var%=1000;
 3d2:	46 2f       	mov	r20, r22
 3d4:	57 2f       	mov	r21, r23
 3d6:	68 2f       	mov	r22, r24
 3d8:	79 2f       	mov	r23, r25
 3da:	03 c0       	rjmp	.+6      	; 0x3e2 <sev_seg_stop_watch+0x104>
		}
		else
		{
			SEVEN_SEGArray[0]=0;
 3dc:	19 82       	std	Y+1, r1	; 0x01
 3de:	b5 01       	movw	r22, r10
 3e0:	a4 01       	movw	r20, r8
		}
		if (loc_var>=100)
 3e2:	44 36       	cpi	r20, 0x64	; 100
 3e4:	51 05       	cpc	r21, r1
 3e6:	61 05       	cpc	r22, r1
 3e8:	71 05       	cpc	r23, r1
 3ea:	70 f0       	brcs	.+28     	; 0x408 <sev_seg_stop_watch+0x12a>
		{
			SEVEN_SEGArray[1]=loc_var/100;
 3ec:	cb 01       	movw	r24, r22
 3ee:	ba 01       	movw	r22, r20
 3f0:	24 e6       	ldi	r18, 0x64	; 100
 3f2:	30 e0       	ldi	r19, 0x00	; 0
 3f4:	40 e0       	ldi	r20, 0x00	; 0
 3f6:	50 e0       	ldi	r21, 0x00	; 0
 3f8:	0e 94 fd 05 	call	0xbfa	; 0xbfa <__udivmodsi4>
 3fc:	2a 83       	std	Y+2, r18	; 0x02
			loc_var%=100;
 3fe:	46 2f       	mov	r20, r22
 400:	57 2f       	mov	r21, r23
 402:	68 2f       	mov	r22, r24
 404:	79 2f       	mov	r23, r25
 406:	01 c0       	rjmp	.+2      	; 0x40a <sev_seg_stop_watch+0x12c>
		}
		else
		{
			SEVEN_SEGArray[1]=0;
 408:	1a 82       	std	Y+2, r1	; 0x02
		}
		SEVEN_SEGArray[2]=loc_var/10;
 40a:	cb 01       	movw	r24, r22
 40c:	ba 01       	movw	r22, r20
 40e:	a2 01       	movw	r20, r4
 410:	91 01       	movw	r18, r2
 412:	0e 94 fd 05 	call	0xbfa	; 0xbfa <__udivmodsi4>
 416:	2b 83       	std	Y+3, r18	; 0x03
		SEVEN_SEGArray[3]=loc_var%10;
 418:	6c 83       	std	Y+4, r22	; 0x04
 41a:	06 2d       	mov	r16, r6
 41c:	1a 85       	ldd	r17, Y+10	; 0x0a
 41e:	eb 84       	ldd	r14, Y+11	; 0x0b
 420:	fc 84       	ldd	r15, Y+12	; 0x0c
		for (u8 i=0;i<numbe_seven_Segment;i++)
		{
			Sev_SegmentShow(SEVEN_SEGArray[i],ARR_SEV_SEG[i]);
 422:	f7 01       	movw	r30, r14
 424:	61 91       	ld	r22, Z+
 426:	71 91       	ld	r23, Z+
 428:	7f 01       	movw	r14, r30
 42a:	f8 01       	movw	r30, r16
 42c:	81 91       	ld	r24, Z+
 42e:	8f 01       	movw	r16, r30
 430:	0e 94 92 00 	call	0x124	; 0x124 <Sev_SegmentShow>
		{
			SEVEN_SEGArray[1]=0;
		}
		SEVEN_SEGArray[2]=loc_var/10;
		SEVEN_SEGArray[3]=loc_var%10;
		for (u8 i=0;i<numbe_seven_Segment;i++)
 434:	0c 15       	cp	r16, r12
 436:	1d 05       	cpc	r17, r13
 438:	a1 f7       	brne	.-24     	; 0x422 <sev_seg_stop_watch+0x144>
		{
			Sev_SegmentShow(SEVEN_SEGArray[i],ARR_SEV_SEG[i]);
		}
	   DIO_READ_PIN(CLEAR_PUTTON_PIN,&clear_put_read);
 43a:	82 e1       	ldi	r24, 0x12	; 18
 43c:	be 01       	movw	r22, r28
 43e:	6a 5f       	subi	r22, 0xFA	; 250
 440:	7f 4f       	sbci	r23, 0xFF	; 255
 442:	0e 94 36 03 	call	0x66c	; 0x66c <DIO_READ_PIN>
	   DIO_READ_PIN(STOP_PUTTON_PIN,&stop_put_read);
 446:	81 e1       	ldi	r24, 0x11	; 17
 448:	be 01       	movw	r22, r28
 44a:	69 5f       	subi	r22, 0xF9	; 249
 44c:	7f 4f       	sbci	r23, 0xFF	; 255
 44e:	0e 94 36 03 	call	0x66c	; 0x66c <DIO_READ_PIN>
	   count++;	  			
 452:	08 94       	sec
 454:	81 1c       	adc	r8, r1
 456:	91 1c       	adc	r9, r1
 458:	a1 1c       	adc	r10, r1
 45a:	b1 1c       	adc	r11, r1
{

	DIO_READ_PIN(START_PUTTON_PIN,&start_put_read);
	DIO_READ_PIN(STOP_PUTTON_PIN,&stop_put_read);
	DIO_READ_PIN(CLEAR_PUTTON_PIN,&clear_put_read);			
	while (start_put_read==0 & stop_put_read==1 & clear_put_read==1)
 45c:	4e 81       	ldd	r20, Y+6	; 0x06
 45e:	27 2d       	mov	r18, r7
 460:	8d 81       	ldd	r24, Y+5	; 0x05
 462:	81 11       	cpse	r24, r1
 464:	20 e0       	ldi	r18, 0x00	; 0
 466:	87 2d       	mov	r24, r7
 468:	9f 81       	ldd	r25, Y+7	; 0x07
 46a:	91 30       	cpi	r25, 0x01	; 1
 46c:	09 f0       	breq	.+2      	; 0x470 <sev_seg_stop_watch+0x192>
 46e:	80 e0       	ldi	r24, 0x00	; 0
 470:	28 23       	and	r18, r24
 472:	30 e0       	ldi	r19, 0x00	; 0
 474:	81 e0       	ldi	r24, 0x01	; 1
 476:	90 e0       	ldi	r25, 0x00	; 0
 478:	41 30       	cpi	r20, 0x01	; 1
 47a:	11 f0       	breq	.+4      	; 0x480 <sev_seg_stop_watch+0x1a2>
 47c:	80 e0       	ldi	r24, 0x00	; 0
 47e:	90 e0       	ldi	r25, 0x00	; 0
 480:	82 23       	and	r24, r18
 482:	93 23       	and	r25, r19
 484:	00 97       	sbiw	r24, 0x00	; 0
 486:	09 f0       	breq	.+2      	; 0x48a <sev_seg_stop_watch+0x1ac>
 488:	92 cf       	rjmp	.-220    	; 0x3ae <sev_seg_stop_watch+0xd0>
		}
	   DIO_READ_PIN(CLEAR_PUTTON_PIN,&clear_put_read);
	   DIO_READ_PIN(STOP_PUTTON_PIN,&stop_put_read);
	   count++;	  			
    }
  if (clear_put_read==0)
 48a:	44 23       	and	r20, r20
 48c:	09 f0       	breq	.+2      	; 0x490 <sev_seg_stop_watch+0x1b2>
 48e:	67 cf       	rjmp	.-306    	; 0x35e <sev_seg_stop_watch+0x80>
   {
	SEVEN_SEGArray[0]=0;
 490:	19 82       	std	Y+1, r1	; 0x01
	SEVEN_SEGArray[1]=0;
 492:	1a 82       	std	Y+2, r1	; 0x02
	SEVEN_SEGArray[2]=0;
 494:	1b 82       	std	Y+3, r1	; 0x03
	SEVEN_SEGArray[3]=0;
 496:	1c 82       	std	Y+4, r1	; 0x04
 498:	8e 01       	movw	r16, r28
 49a:	0f 5f       	subi	r16, 0xFF	; 255
 49c:	1f 4f       	sbci	r17, 0xFF	; 255
 49e:	0f 2e       	mov	r0, r31
 4a0:	f0 e7       	ldi	r31, 0x70	; 112
 4a2:	ef 2e       	mov	r14, r31
 4a4:	f0 e0       	ldi	r31, 0x00	; 0
 4a6:	ff 2e       	mov	r15, r31
 4a8:	f0 2d       	mov	r31, r0
	count=0;
	for (u8 i=0;i<numbe_seven_Segment;i++)
	{
		Sev_SegmentShow(SEVEN_SEGArray[i],ARR_SEV_SEG[i]);
 4aa:	f7 01       	movw	r30, r14
 4ac:	61 91       	ld	r22, Z+
 4ae:	71 91       	ld	r23, Z+
 4b0:	7f 01       	movw	r14, r30
 4b2:	f8 01       	movw	r30, r16
 4b4:	81 91       	ld	r24, Z+
 4b6:	8f 01       	movw	r16, r30
 4b8:	0e 94 92 00 	call	0x124	; 0x124 <Sev_SegmentShow>
	SEVEN_SEGArray[0]=0;
	SEVEN_SEGArray[1]=0;
	SEVEN_SEGArray[2]=0;
	SEVEN_SEGArray[3]=0;
	count=0;
	for (u8 i=0;i<numbe_seven_Segment;i++)
 4bc:	0c 15       	cp	r16, r12
 4be:	1d 05       	cpc	r17, r13
 4c0:	a1 f7       	brne	.-24     	; 0x4aa <sev_seg_stop_watch+0x1cc>
 4c2:	3e cf       	rjmp	.-388    	; 0x340 <sev_seg_stop_watch+0x62>

000004c4 <DIO_WritrPin>:
 4c4:	80 32       	cpi	r24, 0x20	; 32
 4c6:	08 f0       	brcs	.+2      	; 0x4ca <DIO_WritrPin+0x6>
 4c8:	08 95       	ret
 4ca:	98 2f       	mov	r25, r24
 4cc:	97 70       	andi	r25, 0x07	; 7
 4ce:	86 95       	lsr	r24
 4d0:	86 95       	lsr	r24
 4d2:	86 95       	lsr	r24
 4d4:	81 30       	cpi	r24, 0x01	; 1
 4d6:	a9 f1       	breq	.+106    	; 0x542 <DIO_WritrPin+0x7e>
 4d8:	81 30       	cpi	r24, 0x01	; 1
 4da:	38 f0       	brcs	.+14     	; 0x4ea <DIO_WritrPin+0x26>
 4dc:	82 30       	cpi	r24, 0x02	; 2
 4de:	09 f4       	brne	.+2      	; 0x4e2 <DIO_WritrPin+0x1e>
 4e0:	5c c0       	rjmp	.+184    	; 0x59a <DIO_WritrPin+0xd6>
 4e2:	83 30       	cpi	r24, 0x03	; 3
 4e4:	09 f0       	breq	.+2      	; 0x4e8 <DIO_WritrPin+0x24>
 4e6:	b0 c0       	rjmp	.+352    	; 0x648 <DIO_WritrPin+0x184>
 4e8:	84 c0       	rjmp	.+264    	; 0x5f2 <DIO_WritrPin+0x12e>
 4ea:	2a b3       	in	r18, 0x1a	; 26
 4ec:	30 e0       	ldi	r19, 0x00	; 0
 4ee:	09 2e       	mov	r0, r25
 4f0:	02 c0       	rjmp	.+4      	; 0x4f6 <DIO_WritrPin+0x32>
 4f2:	35 95       	asr	r19
 4f4:	27 95       	ror	r18
 4f6:	0a 94       	dec	r0
 4f8:	e2 f7       	brpl	.-8      	; 0x4f2 <DIO_WritrPin+0x2e>
 4fa:	20 ff       	sbrs	r18, 0
 4fc:	a7 c0       	rjmp	.+334    	; 0x64c <DIO_WritrPin+0x188>
 4fe:	66 23       	and	r22, r22
 500:	89 f0       	breq	.+34     	; 0x524 <DIO_WritrPin+0x60>
 502:	61 30       	cpi	r22, 0x01	; 1
 504:	09 f0       	breq	.+2      	; 0x508 <DIO_WritrPin+0x44>
 506:	a4 c0       	rjmp	.+328    	; 0x650 <DIO_WritrPin+0x18c>
 508:	4b b3       	in	r20, 0x1b	; 27
 50a:	21 e0       	ldi	r18, 0x01	; 1
 50c:	30 e0       	ldi	r19, 0x00	; 0
 50e:	b9 01       	movw	r22, r18
 510:	02 c0       	rjmp	.+4      	; 0x516 <DIO_WritrPin+0x52>
 512:	66 0f       	add	r22, r22
 514:	77 1f       	adc	r23, r23
 516:	9a 95       	dec	r25
 518:	e2 f7       	brpl	.-8      	; 0x512 <DIO_WritrPin+0x4e>
 51a:	cb 01       	movw	r24, r22
 51c:	84 2b       	or	r24, r20
 51e:	8b bb       	out	0x1b, r24	; 27
 520:	80 e0       	ldi	r24, 0x00	; 0
 522:	08 95       	ret
 524:	4b b3       	in	r20, 0x1b	; 27
 526:	21 e0       	ldi	r18, 0x01	; 1
 528:	30 e0       	ldi	r19, 0x00	; 0
 52a:	b9 01       	movw	r22, r18
 52c:	02 c0       	rjmp	.+4      	; 0x532 <DIO_WritrPin+0x6e>
 52e:	66 0f       	add	r22, r22
 530:	77 1f       	adc	r23, r23
 532:	9a 95       	dec	r25
 534:	e2 f7       	brpl	.-8      	; 0x52e <DIO_WritrPin+0x6a>
 536:	cb 01       	movw	r24, r22
 538:	80 95       	com	r24
 53a:	84 23       	and	r24, r20
 53c:	8b bb       	out	0x1b, r24	; 27
 53e:	80 e0       	ldi	r24, 0x00	; 0
 540:	08 95       	ret
 542:	27 b3       	in	r18, 0x17	; 23
 544:	30 e0       	ldi	r19, 0x00	; 0
 546:	09 2e       	mov	r0, r25
 548:	02 c0       	rjmp	.+4      	; 0x54e <DIO_WritrPin+0x8a>
 54a:	35 95       	asr	r19
 54c:	27 95       	ror	r18
 54e:	0a 94       	dec	r0
 550:	e2 f7       	brpl	.-8      	; 0x54a <DIO_WritrPin+0x86>
 552:	20 ff       	sbrs	r18, 0
 554:	7f c0       	rjmp	.+254    	; 0x654 <DIO_WritrPin+0x190>
 556:	66 23       	and	r22, r22
 558:	89 f0       	breq	.+34     	; 0x57c <DIO_WritrPin+0xb8>
 55a:	61 30       	cpi	r22, 0x01	; 1
 55c:	09 f0       	breq	.+2      	; 0x560 <DIO_WritrPin+0x9c>
 55e:	7c c0       	rjmp	.+248    	; 0x658 <DIO_WritrPin+0x194>
 560:	48 b3       	in	r20, 0x18	; 24
 562:	21 e0       	ldi	r18, 0x01	; 1
 564:	30 e0       	ldi	r19, 0x00	; 0
 566:	b9 01       	movw	r22, r18
 568:	02 c0       	rjmp	.+4      	; 0x56e <DIO_WritrPin+0xaa>
 56a:	66 0f       	add	r22, r22
 56c:	77 1f       	adc	r23, r23
 56e:	9a 95       	dec	r25
 570:	e2 f7       	brpl	.-8      	; 0x56a <DIO_WritrPin+0xa6>
 572:	cb 01       	movw	r24, r22
 574:	84 2b       	or	r24, r20
 576:	88 bb       	out	0x18, r24	; 24
 578:	80 e0       	ldi	r24, 0x00	; 0
 57a:	08 95       	ret
 57c:	48 b3       	in	r20, 0x18	; 24
 57e:	21 e0       	ldi	r18, 0x01	; 1
 580:	30 e0       	ldi	r19, 0x00	; 0
 582:	b9 01       	movw	r22, r18
 584:	02 c0       	rjmp	.+4      	; 0x58a <DIO_WritrPin+0xc6>
 586:	66 0f       	add	r22, r22
 588:	77 1f       	adc	r23, r23
 58a:	9a 95       	dec	r25
 58c:	e2 f7       	brpl	.-8      	; 0x586 <DIO_WritrPin+0xc2>
 58e:	cb 01       	movw	r24, r22
 590:	80 95       	com	r24
 592:	84 23       	and	r24, r20
 594:	88 bb       	out	0x18, r24	; 24
 596:	80 e0       	ldi	r24, 0x00	; 0
 598:	08 95       	ret
 59a:	24 b3       	in	r18, 0x14	; 20
 59c:	30 e0       	ldi	r19, 0x00	; 0
 59e:	09 2e       	mov	r0, r25
 5a0:	02 c0       	rjmp	.+4      	; 0x5a6 <DIO_WritrPin+0xe2>
 5a2:	35 95       	asr	r19
 5a4:	27 95       	ror	r18
 5a6:	0a 94       	dec	r0
 5a8:	e2 f7       	brpl	.-8      	; 0x5a2 <DIO_WritrPin+0xde>
 5aa:	20 ff       	sbrs	r18, 0
 5ac:	57 c0       	rjmp	.+174    	; 0x65c <DIO_WritrPin+0x198>
 5ae:	66 23       	and	r22, r22
 5b0:	89 f0       	breq	.+34     	; 0x5d4 <DIO_WritrPin+0x110>
 5b2:	61 30       	cpi	r22, 0x01	; 1
 5b4:	09 f0       	breq	.+2      	; 0x5b8 <DIO_WritrPin+0xf4>
 5b6:	54 c0       	rjmp	.+168    	; 0x660 <DIO_WritrPin+0x19c>
 5b8:	45 b3       	in	r20, 0x15	; 21
 5ba:	21 e0       	ldi	r18, 0x01	; 1
 5bc:	30 e0       	ldi	r19, 0x00	; 0
 5be:	b9 01       	movw	r22, r18
 5c0:	02 c0       	rjmp	.+4      	; 0x5c6 <DIO_WritrPin+0x102>
 5c2:	66 0f       	add	r22, r22
 5c4:	77 1f       	adc	r23, r23
 5c6:	9a 95       	dec	r25
 5c8:	e2 f7       	brpl	.-8      	; 0x5c2 <DIO_WritrPin+0xfe>
 5ca:	cb 01       	movw	r24, r22
 5cc:	84 2b       	or	r24, r20
 5ce:	85 bb       	out	0x15, r24	; 21
 5d0:	80 e0       	ldi	r24, 0x00	; 0
 5d2:	08 95       	ret
 5d4:	45 b3       	in	r20, 0x15	; 21
 5d6:	21 e0       	ldi	r18, 0x01	; 1
 5d8:	30 e0       	ldi	r19, 0x00	; 0
 5da:	b9 01       	movw	r22, r18
 5dc:	02 c0       	rjmp	.+4      	; 0x5e2 <DIO_WritrPin+0x11e>
 5de:	66 0f       	add	r22, r22
 5e0:	77 1f       	adc	r23, r23
 5e2:	9a 95       	dec	r25
 5e4:	e2 f7       	brpl	.-8      	; 0x5de <DIO_WritrPin+0x11a>
 5e6:	cb 01       	movw	r24, r22
 5e8:	80 95       	com	r24
 5ea:	84 23       	and	r24, r20
 5ec:	85 bb       	out	0x15, r24	; 21
 5ee:	80 e0       	ldi	r24, 0x00	; 0
 5f0:	08 95       	ret
 5f2:	21 b3       	in	r18, 0x11	; 17
 5f4:	30 e0       	ldi	r19, 0x00	; 0
 5f6:	09 2e       	mov	r0, r25
 5f8:	02 c0       	rjmp	.+4      	; 0x5fe <DIO_WritrPin+0x13a>
 5fa:	35 95       	asr	r19
 5fc:	27 95       	ror	r18
 5fe:	0a 94       	dec	r0
 600:	e2 f7       	brpl	.-8      	; 0x5fa <DIO_WritrPin+0x136>
 602:	20 ff       	sbrs	r18, 0
 604:	2f c0       	rjmp	.+94     	; 0x664 <DIO_WritrPin+0x1a0>
 606:	66 23       	and	r22, r22
 608:	81 f0       	breq	.+32     	; 0x62a <DIO_WritrPin+0x166>
 60a:	61 30       	cpi	r22, 0x01	; 1
 60c:	69 f5       	brne	.+90     	; 0x668 <DIO_WritrPin+0x1a4>
 60e:	42 b3       	in	r20, 0x12	; 18
 610:	21 e0       	ldi	r18, 0x01	; 1
 612:	30 e0       	ldi	r19, 0x00	; 0
 614:	b9 01       	movw	r22, r18
 616:	02 c0       	rjmp	.+4      	; 0x61c <DIO_WritrPin+0x158>
 618:	66 0f       	add	r22, r22
 61a:	77 1f       	adc	r23, r23
 61c:	9a 95       	dec	r25
 61e:	e2 f7       	brpl	.-8      	; 0x618 <DIO_WritrPin+0x154>
 620:	cb 01       	movw	r24, r22
 622:	84 2b       	or	r24, r20
 624:	82 bb       	out	0x12, r24	; 18
 626:	80 e0       	ldi	r24, 0x00	; 0
 628:	08 95       	ret
 62a:	42 b3       	in	r20, 0x12	; 18
 62c:	21 e0       	ldi	r18, 0x01	; 1
 62e:	30 e0       	ldi	r19, 0x00	; 0
 630:	b9 01       	movw	r22, r18
 632:	02 c0       	rjmp	.+4      	; 0x638 <DIO_WritrPin+0x174>
 634:	66 0f       	add	r22, r22
 636:	77 1f       	adc	r23, r23
 638:	9a 95       	dec	r25
 63a:	e2 f7       	brpl	.-8      	; 0x634 <DIO_WritrPin+0x170>
 63c:	cb 01       	movw	r24, r22
 63e:	80 95       	com	r24
 640:	84 23       	and	r24, r20
 642:	82 bb       	out	0x12, r24	; 18
 644:	80 e0       	ldi	r24, 0x00	; 0
 646:	08 95       	ret
 648:	80 e0       	ldi	r24, 0x00	; 0
 64a:	08 95       	ret
 64c:	82 e0       	ldi	r24, 0x02	; 2
 64e:	08 95       	ret
 650:	80 e0       	ldi	r24, 0x00	; 0
 652:	08 95       	ret
 654:	82 e0       	ldi	r24, 0x02	; 2
 656:	08 95       	ret
 658:	80 e0       	ldi	r24, 0x00	; 0
 65a:	08 95       	ret
 65c:	82 e0       	ldi	r24, 0x02	; 2
 65e:	08 95       	ret
 660:	80 e0       	ldi	r24, 0x00	; 0
 662:	08 95       	ret
 664:	82 e0       	ldi	r24, 0x02	; 2
 666:	08 95       	ret
 668:	80 e0       	ldi	r24, 0x00	; 0
 66a:	08 95       	ret

0000066c <DIO_READ_PIN>:
 66c:	80 32       	cpi	r24, 0x20	; 32
 66e:	08 f0       	brcs	.+2      	; 0x672 <DIO_READ_PIN+0x6>
 670:	08 95       	ret
 672:	98 2f       	mov	r25, r24
 674:	97 70       	andi	r25, 0x07	; 7
 676:	86 95       	lsr	r24
 678:	86 95       	lsr	r24
 67a:	86 95       	lsr	r24
 67c:	81 30       	cpi	r24, 0x01	; 1
 67e:	f9 f0       	breq	.+62     	; 0x6be <DIO_READ_PIN+0x52>
 680:	81 30       	cpi	r24, 0x01	; 1
 682:	30 f0       	brcs	.+12     	; 0x690 <DIO_READ_PIN+0x24>
 684:	82 30       	cpi	r24, 0x02	; 2
 686:	99 f1       	breq	.+102    	; 0x6ee <DIO_READ_PIN+0x82>
 688:	83 30       	cpi	r24, 0x03	; 3
 68a:	09 f0       	breq	.+2      	; 0x68e <DIO_READ_PIN+0x22>
 68c:	60 c0       	rjmp	.+192    	; 0x74e <DIO_READ_PIN+0xe2>
 68e:	47 c0       	rjmp	.+142    	; 0x71e <DIO_READ_PIN+0xb2>
 690:	2a b3       	in	r18, 0x1a	; 26
 692:	30 e0       	ldi	r19, 0x00	; 0
 694:	09 2e       	mov	r0, r25
 696:	02 c0       	rjmp	.+4      	; 0x69c <DIO_READ_PIN+0x30>
 698:	35 95       	asr	r19
 69a:	27 95       	ror	r18
 69c:	0a 94       	dec	r0
 69e:	e2 f7       	brpl	.-8      	; 0x698 <DIO_READ_PIN+0x2c>
 6a0:	20 fd       	sbrc	r18, 0
 6a2:	0f c0       	rjmp	.+30     	; 0x6c2 <DIO_READ_PIN+0x56>
 6a4:	29 b3       	in	r18, 0x19	; 25
 6a6:	30 e0       	ldi	r19, 0x00	; 0
 6a8:	09 2e       	mov	r0, r25
 6aa:	02 c0       	rjmp	.+4      	; 0x6b0 <DIO_READ_PIN+0x44>
 6ac:	35 95       	asr	r19
 6ae:	27 95       	ror	r18
 6b0:	0a 94       	dec	r0
 6b2:	e2 f7       	brpl	.-8      	; 0x6ac <DIO_READ_PIN+0x40>
 6b4:	21 70       	andi	r18, 0x01	; 1
 6b6:	fb 01       	movw	r30, r22
 6b8:	20 83       	st	Z, r18
 6ba:	80 e0       	ldi	r24, 0x00	; 0
 6bc:	03 c0       	rjmp	.+6      	; 0x6c4 <DIO_READ_PIN+0x58>
 6be:	80 e0       	ldi	r24, 0x00	; 0
 6c0:	01 c0       	rjmp	.+2      	; 0x6c4 <DIO_READ_PIN+0x58>
 6c2:	82 e0       	ldi	r24, 0x02	; 2
 6c4:	27 b3       	in	r18, 0x17	; 23
 6c6:	30 e0       	ldi	r19, 0x00	; 0
 6c8:	09 2e       	mov	r0, r25
 6ca:	02 c0       	rjmp	.+4      	; 0x6d0 <DIO_READ_PIN+0x64>
 6cc:	35 95       	asr	r19
 6ce:	27 95       	ror	r18
 6d0:	0a 94       	dec	r0
 6d2:	e2 f7       	brpl	.-8      	; 0x6cc <DIO_READ_PIN+0x60>
 6d4:	20 fd       	sbrc	r18, 0
 6d6:	3d c0       	rjmp	.+122    	; 0x752 <DIO_READ_PIN+0xe6>
 6d8:	26 b3       	in	r18, 0x16	; 22
 6da:	30 e0       	ldi	r19, 0x00	; 0
 6dc:	02 c0       	rjmp	.+4      	; 0x6e2 <DIO_READ_PIN+0x76>
 6de:	35 95       	asr	r19
 6e0:	27 95       	ror	r18
 6e2:	9a 95       	dec	r25
 6e4:	e2 f7       	brpl	.-8      	; 0x6de <DIO_READ_PIN+0x72>
 6e6:	21 70       	andi	r18, 0x01	; 1
 6e8:	fb 01       	movw	r30, r22
 6ea:	20 83       	st	Z, r18
 6ec:	08 95       	ret
 6ee:	24 b3       	in	r18, 0x14	; 20
 6f0:	30 e0       	ldi	r19, 0x00	; 0
 6f2:	09 2e       	mov	r0, r25
 6f4:	02 c0       	rjmp	.+4      	; 0x6fa <DIO_READ_PIN+0x8e>
 6f6:	35 95       	asr	r19
 6f8:	27 95       	ror	r18
 6fa:	0a 94       	dec	r0
 6fc:	e2 f7       	brpl	.-8      	; 0x6f6 <DIO_READ_PIN+0x8a>
 6fe:	20 fd       	sbrc	r18, 0
 700:	2a c0       	rjmp	.+84     	; 0x756 <DIO_READ_PIN+0xea>
 702:	23 b3       	in	r18, 0x13	; 19
 704:	30 e0       	ldi	r19, 0x00	; 0
 706:	a9 01       	movw	r20, r18
 708:	02 c0       	rjmp	.+4      	; 0x70e <DIO_READ_PIN+0xa2>
 70a:	55 95       	asr	r21
 70c:	47 95       	ror	r20
 70e:	9a 95       	dec	r25
 710:	e2 f7       	brpl	.-8      	; 0x70a <DIO_READ_PIN+0x9e>
 712:	ca 01       	movw	r24, r20
 714:	81 70       	andi	r24, 0x01	; 1
 716:	fb 01       	movw	r30, r22
 718:	80 83       	st	Z, r24
 71a:	80 e0       	ldi	r24, 0x00	; 0
 71c:	08 95       	ret
 71e:	21 b3       	in	r18, 0x11	; 17
 720:	30 e0       	ldi	r19, 0x00	; 0
 722:	09 2e       	mov	r0, r25
 724:	02 c0       	rjmp	.+4      	; 0x72a <DIO_READ_PIN+0xbe>
 726:	35 95       	asr	r19
 728:	27 95       	ror	r18
 72a:	0a 94       	dec	r0
 72c:	e2 f7       	brpl	.-8      	; 0x726 <DIO_READ_PIN+0xba>
 72e:	20 fd       	sbrc	r18, 0
 730:	14 c0       	rjmp	.+40     	; 0x75a <DIO_READ_PIN+0xee>
 732:	20 b3       	in	r18, 0x10	; 16
 734:	30 e0       	ldi	r19, 0x00	; 0
 736:	a9 01       	movw	r20, r18
 738:	02 c0       	rjmp	.+4      	; 0x73e <DIO_READ_PIN+0xd2>
 73a:	55 95       	asr	r21
 73c:	47 95       	ror	r20
 73e:	9a 95       	dec	r25
 740:	e2 f7       	brpl	.-8      	; 0x73a <DIO_READ_PIN+0xce>
 742:	ca 01       	movw	r24, r20
 744:	81 70       	andi	r24, 0x01	; 1
 746:	fb 01       	movw	r30, r22
 748:	80 83       	st	Z, r24
 74a:	80 e0       	ldi	r24, 0x00	; 0
 74c:	08 95       	ret
 74e:	83 e0       	ldi	r24, 0x03	; 3
 750:	08 95       	ret
 752:	82 e0       	ldi	r24, 0x02	; 2
 754:	08 95       	ret
 756:	82 e0       	ldi	r24, 0x02	; 2
 758:	08 95       	ret
 75a:	82 e0       	ldi	r24, 0x02	; 2
 75c:	08 95       	ret

0000075e <DIO_WritePort>:
 75e:	81 30       	cpi	r24, 0x01	; 1
 760:	51 f0       	breq	.+20     	; 0x776 <DIO_WritePort+0x18>
 762:	81 30       	cpi	r24, 0x01	; 1
 764:	28 f0       	brcs	.+10     	; 0x770 <DIO_WritePort+0x12>
 766:	82 30       	cpi	r24, 0x02	; 2
 768:	49 f0       	breq	.+18     	; 0x77c <DIO_WritePort+0x1e>
 76a:	83 30       	cpi	r24, 0x03	; 3
 76c:	69 f4       	brne	.+26     	; 0x788 <DIO_WritePort+0x2a>
 76e:	09 c0       	rjmp	.+18     	; 0x782 <DIO_WritePort+0x24>
 770:	6b bb       	out	0x1b, r22	; 27
 772:	80 e0       	ldi	r24, 0x00	; 0
 774:	08 95       	ret
 776:	68 bb       	out	0x18, r22	; 24
 778:	80 e0       	ldi	r24, 0x00	; 0
 77a:	08 95       	ret
 77c:	65 bb       	out	0x15, r22	; 21
 77e:	80 e0       	ldi	r24, 0x00	; 0
 780:	08 95       	ret
 782:	62 bb       	out	0x12, r22	; 18
 784:	80 e0       	ldi	r24, 0x00	; 0
 786:	08 95       	ret
 788:	83 e0       	ldi	r24, 0x03	; 3
 78a:	08 95       	ret

0000078c <DIO_ReadPort>:
 78c:	81 30       	cpi	r24, 0x01	; 1
 78e:	61 f0       	breq	.+24     	; 0x7a8 <DIO_ReadPort+0x1c>
 790:	81 30       	cpi	r24, 0x01	; 1
 792:	28 f0       	brcs	.+10     	; 0x79e <DIO_ReadPort+0x12>
 794:	82 30       	cpi	r24, 0x02	; 2
 796:	69 f0       	breq	.+26     	; 0x7b2 <DIO_ReadPort+0x26>
 798:	83 30       	cpi	r24, 0x03	; 3
 79a:	a9 f4       	brne	.+42     	; 0x7c6 <DIO_ReadPort+0x3a>
 79c:	0f c0       	rjmp	.+30     	; 0x7bc <DIO_ReadPort+0x30>
 79e:	89 b3       	in	r24, 0x19	; 25
 7a0:	fb 01       	movw	r30, r22
 7a2:	80 83       	st	Z, r24
 7a4:	80 e0       	ldi	r24, 0x00	; 0
 7a6:	08 95       	ret
 7a8:	86 b3       	in	r24, 0x16	; 22
 7aa:	fb 01       	movw	r30, r22
 7ac:	80 83       	st	Z, r24
 7ae:	80 e0       	ldi	r24, 0x00	; 0
 7b0:	08 95       	ret
 7b2:	83 b3       	in	r24, 0x13	; 19
 7b4:	fb 01       	movw	r30, r22
 7b6:	80 83       	st	Z, r24
 7b8:	80 e0       	ldi	r24, 0x00	; 0
 7ba:	08 95       	ret
 7bc:	80 b3       	in	r24, 0x10	; 16
 7be:	fb 01       	movw	r30, r22
 7c0:	80 83       	st	Z, r24
 7c2:	80 e0       	ldi	r24, 0x00	; 0
 7c4:	08 95       	ret
 7c6:	83 e0       	ldi	r24, 0x03	; 3
 7c8:	08 95       	ret

000007ca <main>:

	
int main(void)
{
	
init_four_sev_Seg();
 7ca:	0e 94 65 00 	call	0xca	; 0xca <init_four_sev_Seg>

while(1)
{	

	sev_seg_stop_watch();
 7ce:	0e 94 6f 01 	call	0x2de	; 0x2de <sev_seg_stop_watch>
 7d2:	fd cf       	rjmp	.-6      	; 0x7ce <main+0x4>

000007d4 <Port_Init>:
 7d4:	83 e0       	ldi	r24, 0x03	; 3
 7d6:	8a bb       	out	0x1a, r24	; 26
 7d8:	8f e7       	ldi	r24, 0x7F	; 127
 7da:	87 bb       	out	0x17, r24	; 23
 7dc:	14 ba       	out	0x14, r1	; 20
 7de:	11 ba       	out	0x11, r1	; 17
 7e0:	89 e0       	ldi	r24, 0x09	; 9
 7e2:	8b bb       	out	0x1b, r24	; 27
 7e4:	18 ba       	out	0x18, r1	; 24
 7e6:	15 ba       	out	0x15, r1	; 21
 7e8:	12 ba       	out	0x12, r1	; 18
 7ea:	08 95       	ret

000007ec <Port_setPinDirection>:
 7ec:	80 32       	cpi	r24, 0x20	; 32
 7ee:	08 f0       	brcs	.+2      	; 0x7f2 <Port_setPinDirection+0x6>
 7f0:	08 95       	ret
 7f2:	98 2f       	mov	r25, r24
 7f4:	97 70       	andi	r25, 0x07	; 7
 7f6:	86 95       	lsr	r24
 7f8:	86 95       	lsr	r24
 7fa:	86 95       	lsr	r24
 7fc:	81 30       	cpi	r24, 0x01	; 1
 7fe:	59 f1       	breq	.+86     	; 0x856 <Port_setPinDirection+0x6a>
 800:	81 30       	cpi	r24, 0x01	; 1
 802:	38 f0       	brcs	.+14     	; 0x812 <Port_setPinDirection+0x26>
 804:	82 30       	cpi	r24, 0x02	; 2
 806:	09 f4       	brne	.+2      	; 0x80a <Port_setPinDirection+0x1e>
 808:	48 c0       	rjmp	.+144    	; 0x89a <__stack+0x3b>
 80a:	83 30       	cpi	r24, 0x03	; 3
 80c:	09 f0       	breq	.+2      	; 0x810 <Port_setPinDirection+0x24>
 80e:	87 c0       	rjmp	.+270    	; 0x91e <__stack+0xbf>
 810:	65 c0       	rjmp	.+202    	; 0x8dc <__stack+0x7d>
 812:	61 30       	cpi	r22, 0x01	; 1
 814:	71 f4       	brne	.+28     	; 0x832 <Port_setPinDirection+0x46>
 816:	4a b3       	in	r20, 0x1a	; 26
 818:	21 e0       	ldi	r18, 0x01	; 1
 81a:	30 e0       	ldi	r19, 0x00	; 0
 81c:	b9 01       	movw	r22, r18
 81e:	02 c0       	rjmp	.+4      	; 0x824 <Port_setPinDirection+0x38>
 820:	66 0f       	add	r22, r22
 822:	77 1f       	adc	r23, r23
 824:	9a 95       	dec	r25
 826:	e2 f7       	brpl	.-8      	; 0x820 <Port_setPinDirection+0x34>
 828:	cb 01       	movw	r24, r22
 82a:	84 2b       	or	r24, r20
 82c:	8a bb       	out	0x1a, r24	; 26
 82e:	80 e0       	ldi	r24, 0x00	; 0
 830:	08 95       	ret
 832:	66 23       	and	r22, r22
 834:	09 f0       	breq	.+2      	; 0x838 <Port_setPinDirection+0x4c>
 836:	75 c0       	rjmp	.+234    	; 0x922 <__stack+0xc3>
 838:	4a b3       	in	r20, 0x1a	; 26
 83a:	21 e0       	ldi	r18, 0x01	; 1
 83c:	30 e0       	ldi	r19, 0x00	; 0
 83e:	b9 01       	movw	r22, r18
 840:	02 c0       	rjmp	.+4      	; 0x846 <Port_setPinDirection+0x5a>
 842:	66 0f       	add	r22, r22
 844:	77 1f       	adc	r23, r23
 846:	9a 95       	dec	r25
 848:	e2 f7       	brpl	.-8      	; 0x842 <Port_setPinDirection+0x56>
 84a:	cb 01       	movw	r24, r22
 84c:	80 95       	com	r24
 84e:	84 23       	and	r24, r20
 850:	8a bb       	out	0x1a, r24	; 26
 852:	80 e0       	ldi	r24, 0x00	; 0
 854:	08 95       	ret
 856:	61 30       	cpi	r22, 0x01	; 1
 858:	71 f4       	brne	.+28     	; 0x876 <__stack+0x17>
 85a:	47 b3       	in	r20, 0x17	; 23
 85c:	21 e0       	ldi	r18, 0x01	; 1
 85e:	30 e0       	ldi	r19, 0x00	; 0
 860:	b9 01       	movw	r22, r18
 862:	02 c0       	rjmp	.+4      	; 0x868 <__stack+0x9>
 864:	66 0f       	add	r22, r22
 866:	77 1f       	adc	r23, r23
 868:	9a 95       	dec	r25
 86a:	e2 f7       	brpl	.-8      	; 0x864 <__stack+0x5>
 86c:	cb 01       	movw	r24, r22
 86e:	84 2b       	or	r24, r20
 870:	87 bb       	out	0x17, r24	; 23
 872:	80 e0       	ldi	r24, 0x00	; 0
 874:	08 95       	ret
 876:	66 23       	and	r22, r22
 878:	09 f0       	breq	.+2      	; 0x87c <__stack+0x1d>
 87a:	55 c0       	rjmp	.+170    	; 0x926 <__stack+0xc7>
 87c:	47 b3       	in	r20, 0x17	; 23
 87e:	21 e0       	ldi	r18, 0x01	; 1
 880:	30 e0       	ldi	r19, 0x00	; 0
 882:	b9 01       	movw	r22, r18
 884:	02 c0       	rjmp	.+4      	; 0x88a <__stack+0x2b>
 886:	66 0f       	add	r22, r22
 888:	77 1f       	adc	r23, r23
 88a:	9a 95       	dec	r25
 88c:	e2 f7       	brpl	.-8      	; 0x886 <__stack+0x27>
 88e:	cb 01       	movw	r24, r22
 890:	80 95       	com	r24
 892:	84 23       	and	r24, r20
 894:	87 bb       	out	0x17, r24	; 23
 896:	80 e0       	ldi	r24, 0x00	; 0
 898:	08 95       	ret
 89a:	61 30       	cpi	r22, 0x01	; 1
 89c:	71 f4       	brne	.+28     	; 0x8ba <__stack+0x5b>
 89e:	44 b3       	in	r20, 0x14	; 20
 8a0:	21 e0       	ldi	r18, 0x01	; 1
 8a2:	30 e0       	ldi	r19, 0x00	; 0
 8a4:	b9 01       	movw	r22, r18
 8a6:	02 c0       	rjmp	.+4      	; 0x8ac <__stack+0x4d>
 8a8:	66 0f       	add	r22, r22
 8aa:	77 1f       	adc	r23, r23
 8ac:	9a 95       	dec	r25
 8ae:	e2 f7       	brpl	.-8      	; 0x8a8 <__stack+0x49>
 8b0:	cb 01       	movw	r24, r22
 8b2:	84 2b       	or	r24, r20
 8b4:	84 bb       	out	0x14, r24	; 20
 8b6:	80 e0       	ldi	r24, 0x00	; 0
 8b8:	08 95       	ret
 8ba:	66 23       	and	r22, r22
 8bc:	b1 f5       	brne	.+108    	; 0x92a <__stack+0xcb>
 8be:	44 b3       	in	r20, 0x14	; 20
 8c0:	21 e0       	ldi	r18, 0x01	; 1
 8c2:	30 e0       	ldi	r19, 0x00	; 0
 8c4:	b9 01       	movw	r22, r18
 8c6:	02 c0       	rjmp	.+4      	; 0x8cc <__stack+0x6d>
 8c8:	66 0f       	add	r22, r22
 8ca:	77 1f       	adc	r23, r23
 8cc:	9a 95       	dec	r25
 8ce:	e2 f7       	brpl	.-8      	; 0x8c8 <__stack+0x69>
 8d0:	cb 01       	movw	r24, r22
 8d2:	80 95       	com	r24
 8d4:	84 23       	and	r24, r20
 8d6:	84 bb       	out	0x14, r24	; 20
 8d8:	80 e0       	ldi	r24, 0x00	; 0
 8da:	08 95       	ret
 8dc:	61 30       	cpi	r22, 0x01	; 1
 8de:	71 f4       	brne	.+28     	; 0x8fc <__stack+0x9d>
 8e0:	41 b3       	in	r20, 0x11	; 17
 8e2:	21 e0       	ldi	r18, 0x01	; 1
 8e4:	30 e0       	ldi	r19, 0x00	; 0
 8e6:	b9 01       	movw	r22, r18
 8e8:	02 c0       	rjmp	.+4      	; 0x8ee <__stack+0x8f>
 8ea:	66 0f       	add	r22, r22
 8ec:	77 1f       	adc	r23, r23
 8ee:	9a 95       	dec	r25
 8f0:	e2 f7       	brpl	.-8      	; 0x8ea <__stack+0x8b>
 8f2:	cb 01       	movw	r24, r22
 8f4:	84 2b       	or	r24, r20
 8f6:	81 bb       	out	0x11, r24	; 17
 8f8:	80 e0       	ldi	r24, 0x00	; 0
 8fa:	08 95       	ret
 8fc:	66 23       	and	r22, r22
 8fe:	b9 f4       	brne	.+46     	; 0x92e <__stack+0xcf>
 900:	41 b3       	in	r20, 0x11	; 17
 902:	21 e0       	ldi	r18, 0x01	; 1
 904:	30 e0       	ldi	r19, 0x00	; 0
 906:	b9 01       	movw	r22, r18
 908:	02 c0       	rjmp	.+4      	; 0x90e <__stack+0xaf>
 90a:	66 0f       	add	r22, r22
 90c:	77 1f       	adc	r23, r23
 90e:	9a 95       	dec	r25
 910:	e2 f7       	brpl	.-8      	; 0x90a <__stack+0xab>
 912:	cb 01       	movw	r24, r22
 914:	80 95       	com	r24
 916:	84 23       	and	r24, r20
 918:	81 bb       	out	0x11, r24	; 17
 91a:	80 e0       	ldi	r24, 0x00	; 0
 91c:	08 95       	ret
 91e:	82 e0       	ldi	r24, 0x02	; 2
 920:	08 95       	ret
 922:	80 e0       	ldi	r24, 0x00	; 0
 924:	08 95       	ret
 926:	80 e0       	ldi	r24, 0x00	; 0
 928:	08 95       	ret
 92a:	80 e0       	ldi	r24, 0x00	; 0
 92c:	08 95       	ret
 92e:	80 e0       	ldi	r24, 0x00	; 0
 930:	08 95       	ret

00000932 <Port_SetPinMode>:
 932:	80 32       	cpi	r24, 0x20	; 32
 934:	08 f0       	brcs	.+2      	; 0x938 <Port_SetPinMode+0x6>
 936:	55 c1       	rjmp	.+682    	; 0xbe2 <Port_SetPinMode+0x2b0>
 938:	98 2f       	mov	r25, r24
 93a:	97 70       	andi	r25, 0x07	; 7
 93c:	86 95       	lsr	r24
 93e:	86 95       	lsr	r24
 940:	86 95       	lsr	r24
 942:	81 30       	cpi	r24, 0x01	; 1
 944:	09 f4       	brne	.+2      	; 0x948 <Port_SetPinMode+0x16>
 946:	5a c0       	rjmp	.+180    	; 0x9fc <Port_SetPinMode+0xca>
 948:	81 30       	cpi	r24, 0x01	; 1
 94a:	38 f0       	brcs	.+14     	; 0x95a <Port_SetPinMode+0x28>
 94c:	82 30       	cpi	r24, 0x02	; 2
 94e:	09 f4       	brne	.+2      	; 0x952 <Port_SetPinMode+0x20>
 950:	a6 c0       	rjmp	.+332    	; 0xa9e <Port_SetPinMode+0x16c>
 952:	83 30       	cpi	r24, 0x03	; 3
 954:	09 f0       	breq	.+2      	; 0x958 <Port_SetPinMode+0x26>
 956:	47 c1       	rjmp	.+654    	; 0xbe6 <Port_SetPinMode+0x2b4>
 958:	f3 c0       	rjmp	.+486    	; 0xb40 <Port_SetPinMode+0x20e>
 95a:	61 30       	cpi	r22, 0x01	; 1
 95c:	41 f0       	breq	.+16     	; 0x96e <Port_SetPinMode+0x3c>
 95e:	61 30       	cpi	r22, 0x01	; 1
 960:	a0 f0       	brcs	.+40     	; 0x98a <Port_SetPinMode+0x58>
 962:	62 30       	cpi	r22, 0x02	; 2
 964:	29 f1       	breq	.+74     	; 0x9b0 <Port_SetPinMode+0x7e>
 966:	63 30       	cpi	r22, 0x03	; 3
 968:	09 f0       	breq	.+2      	; 0x96c <Port_SetPinMode+0x3a>
 96a:	3f c1       	rjmp	.+638    	; 0xbea <Port_SetPinMode+0x2b8>
 96c:	34 c0       	rjmp	.+104    	; 0x9d6 <Port_SetPinMode+0xa4>
 96e:	8a b3       	in	r24, 0x1a	; 26
 970:	21 e0       	ldi	r18, 0x01	; 1
 972:	30 e0       	ldi	r19, 0x00	; 0
 974:	01 c0       	rjmp	.+2      	; 0x978 <Port_SetPinMode+0x46>
 976:	22 0f       	add	r18, r18
 978:	9a 95       	dec	r25
 97a:	ea f7       	brpl	.-6      	; 0x976 <Port_SetPinMode+0x44>
 97c:	82 2b       	or	r24, r18
 97e:	8a bb       	out	0x1a, r24	; 26
 980:	8b b3       	in	r24, 0x1b	; 27
 982:	28 2b       	or	r18, r24
 984:	2b bb       	out	0x1b, r18	; 27
 986:	80 e0       	ldi	r24, 0x00	; 0
 988:	08 95       	ret
 98a:	4a b3       	in	r20, 0x1a	; 26
 98c:	21 e0       	ldi	r18, 0x01	; 1
 98e:	30 e0       	ldi	r19, 0x00	; 0
 990:	b9 01       	movw	r22, r18
 992:	02 c0       	rjmp	.+4      	; 0x998 <Port_SetPinMode+0x66>
 994:	66 0f       	add	r22, r22
 996:	77 1f       	adc	r23, r23
 998:	9a 95       	dec	r25
 99a:	e2 f7       	brpl	.-8      	; 0x994 <Port_SetPinMode+0x62>
 99c:	cb 01       	movw	r24, r22
 99e:	94 2f       	mov	r25, r20
 9a0:	98 2b       	or	r25, r24
 9a2:	9a bb       	out	0x1a, r25	; 26
 9a4:	2b b3       	in	r18, 0x1b	; 27
 9a6:	80 95       	com	r24
 9a8:	82 23       	and	r24, r18
 9aa:	8b bb       	out	0x1b, r24	; 27
 9ac:	80 e0       	ldi	r24, 0x00	; 0
 9ae:	08 95       	ret
 9b0:	4a b3       	in	r20, 0x1a	; 26
 9b2:	21 e0       	ldi	r18, 0x01	; 1
 9b4:	30 e0       	ldi	r19, 0x00	; 0
 9b6:	b9 01       	movw	r22, r18
 9b8:	02 c0       	rjmp	.+4      	; 0x9be <Port_SetPinMode+0x8c>
 9ba:	66 0f       	add	r22, r22
 9bc:	77 1f       	adc	r23, r23
 9be:	9a 95       	dec	r25
 9c0:	e2 f7       	brpl	.-8      	; 0x9ba <Port_SetPinMode+0x88>
 9c2:	cb 01       	movw	r24, r22
 9c4:	80 95       	com	r24
 9c6:	98 2f       	mov	r25, r24
 9c8:	94 23       	and	r25, r20
 9ca:	9a bb       	out	0x1a, r25	; 26
 9cc:	9b b3       	in	r25, 0x1b	; 27
 9ce:	89 23       	and	r24, r25
 9d0:	8b bb       	out	0x1b, r24	; 27
 9d2:	80 e0       	ldi	r24, 0x00	; 0
 9d4:	08 95       	ret
 9d6:	4a b3       	in	r20, 0x1a	; 26
 9d8:	21 e0       	ldi	r18, 0x01	; 1
 9da:	30 e0       	ldi	r19, 0x00	; 0
 9dc:	b9 01       	movw	r22, r18
 9de:	02 c0       	rjmp	.+4      	; 0x9e4 <Port_SetPinMode+0xb2>
 9e0:	66 0f       	add	r22, r22
 9e2:	77 1f       	adc	r23, r23
 9e4:	9a 95       	dec	r25
 9e6:	e2 f7       	brpl	.-8      	; 0x9e0 <Port_SetPinMode+0xae>
 9e8:	cb 01       	movw	r24, r22
 9ea:	96 2f       	mov	r25, r22
 9ec:	90 95       	com	r25
 9ee:	94 23       	and	r25, r20
 9f0:	9a bb       	out	0x1a, r25	; 26
 9f2:	9b b3       	in	r25, 0x1b	; 27
 9f4:	89 2b       	or	r24, r25
 9f6:	8b bb       	out	0x1b, r24	; 27
 9f8:	80 e0       	ldi	r24, 0x00	; 0
 9fa:	08 95       	ret
 9fc:	61 30       	cpi	r22, 0x01	; 1
 9fe:	41 f0       	breq	.+16     	; 0xa10 <Port_SetPinMode+0xde>
 a00:	61 30       	cpi	r22, 0x01	; 1
 a02:	a0 f0       	brcs	.+40     	; 0xa2c <Port_SetPinMode+0xfa>
 a04:	62 30       	cpi	r22, 0x02	; 2
 a06:	29 f1       	breq	.+74     	; 0xa52 <Port_SetPinMode+0x120>
 a08:	63 30       	cpi	r22, 0x03	; 3
 a0a:	09 f0       	breq	.+2      	; 0xa0e <Port_SetPinMode+0xdc>
 a0c:	f0 c0       	rjmp	.+480    	; 0xbee <Port_SetPinMode+0x2bc>
 a0e:	34 c0       	rjmp	.+104    	; 0xa78 <Port_SetPinMode+0x146>
 a10:	87 b3       	in	r24, 0x17	; 23
 a12:	21 e0       	ldi	r18, 0x01	; 1
 a14:	30 e0       	ldi	r19, 0x00	; 0
 a16:	01 c0       	rjmp	.+2      	; 0xa1a <Port_SetPinMode+0xe8>
 a18:	22 0f       	add	r18, r18
 a1a:	9a 95       	dec	r25
 a1c:	ea f7       	brpl	.-6      	; 0xa18 <Port_SetPinMode+0xe6>
 a1e:	82 2b       	or	r24, r18
 a20:	87 bb       	out	0x17, r24	; 23
 a22:	88 b3       	in	r24, 0x18	; 24
 a24:	28 2b       	or	r18, r24
 a26:	28 bb       	out	0x18, r18	; 24
 a28:	80 e0       	ldi	r24, 0x00	; 0
 a2a:	08 95       	ret
 a2c:	47 b3       	in	r20, 0x17	; 23
 a2e:	21 e0       	ldi	r18, 0x01	; 1
 a30:	30 e0       	ldi	r19, 0x00	; 0
 a32:	b9 01       	movw	r22, r18
 a34:	02 c0       	rjmp	.+4      	; 0xa3a <Port_SetPinMode+0x108>
 a36:	66 0f       	add	r22, r22
 a38:	77 1f       	adc	r23, r23
 a3a:	9a 95       	dec	r25
 a3c:	e2 f7       	brpl	.-8      	; 0xa36 <Port_SetPinMode+0x104>
 a3e:	cb 01       	movw	r24, r22
 a40:	94 2f       	mov	r25, r20
 a42:	98 2b       	or	r25, r24
 a44:	97 bb       	out	0x17, r25	; 23
 a46:	28 b3       	in	r18, 0x18	; 24
 a48:	80 95       	com	r24
 a4a:	82 23       	and	r24, r18
 a4c:	88 bb       	out	0x18, r24	; 24
 a4e:	80 e0       	ldi	r24, 0x00	; 0
 a50:	08 95       	ret
 a52:	47 b3       	in	r20, 0x17	; 23
 a54:	21 e0       	ldi	r18, 0x01	; 1
 a56:	30 e0       	ldi	r19, 0x00	; 0
 a58:	b9 01       	movw	r22, r18
 a5a:	02 c0       	rjmp	.+4      	; 0xa60 <Port_SetPinMode+0x12e>
 a5c:	66 0f       	add	r22, r22
 a5e:	77 1f       	adc	r23, r23
 a60:	9a 95       	dec	r25
 a62:	e2 f7       	brpl	.-8      	; 0xa5c <Port_SetPinMode+0x12a>
 a64:	cb 01       	movw	r24, r22
 a66:	80 95       	com	r24
 a68:	98 2f       	mov	r25, r24
 a6a:	94 23       	and	r25, r20
 a6c:	97 bb       	out	0x17, r25	; 23
 a6e:	98 b3       	in	r25, 0x18	; 24
 a70:	89 23       	and	r24, r25
 a72:	88 bb       	out	0x18, r24	; 24
 a74:	80 e0       	ldi	r24, 0x00	; 0
 a76:	08 95       	ret
 a78:	47 b3       	in	r20, 0x17	; 23
 a7a:	21 e0       	ldi	r18, 0x01	; 1
 a7c:	30 e0       	ldi	r19, 0x00	; 0
 a7e:	b9 01       	movw	r22, r18
 a80:	02 c0       	rjmp	.+4      	; 0xa86 <Port_SetPinMode+0x154>
 a82:	66 0f       	add	r22, r22
 a84:	77 1f       	adc	r23, r23
 a86:	9a 95       	dec	r25
 a88:	e2 f7       	brpl	.-8      	; 0xa82 <Port_SetPinMode+0x150>
 a8a:	cb 01       	movw	r24, r22
 a8c:	96 2f       	mov	r25, r22
 a8e:	90 95       	com	r25
 a90:	94 23       	and	r25, r20
 a92:	97 bb       	out	0x17, r25	; 23
 a94:	98 b3       	in	r25, 0x18	; 24
 a96:	89 2b       	or	r24, r25
 a98:	88 bb       	out	0x18, r24	; 24
 a9a:	80 e0       	ldi	r24, 0x00	; 0
 a9c:	08 95       	ret
 a9e:	61 30       	cpi	r22, 0x01	; 1
 aa0:	41 f0       	breq	.+16     	; 0xab2 <Port_SetPinMode+0x180>
 aa2:	61 30       	cpi	r22, 0x01	; 1
 aa4:	a0 f0       	brcs	.+40     	; 0xace <Port_SetPinMode+0x19c>
 aa6:	62 30       	cpi	r22, 0x02	; 2
 aa8:	29 f1       	breq	.+74     	; 0xaf4 <Port_SetPinMode+0x1c2>
 aaa:	63 30       	cpi	r22, 0x03	; 3
 aac:	09 f0       	breq	.+2      	; 0xab0 <Port_SetPinMode+0x17e>
 aae:	a1 c0       	rjmp	.+322    	; 0xbf2 <Port_SetPinMode+0x2c0>
 ab0:	34 c0       	rjmp	.+104    	; 0xb1a <Port_SetPinMode+0x1e8>
 ab2:	84 b3       	in	r24, 0x14	; 20
 ab4:	21 e0       	ldi	r18, 0x01	; 1
 ab6:	30 e0       	ldi	r19, 0x00	; 0
 ab8:	01 c0       	rjmp	.+2      	; 0xabc <Port_SetPinMode+0x18a>
 aba:	22 0f       	add	r18, r18
 abc:	9a 95       	dec	r25
 abe:	ea f7       	brpl	.-6      	; 0xaba <Port_SetPinMode+0x188>
 ac0:	82 2b       	or	r24, r18
 ac2:	84 bb       	out	0x14, r24	; 20
 ac4:	85 b3       	in	r24, 0x15	; 21
 ac6:	28 2b       	or	r18, r24
 ac8:	25 bb       	out	0x15, r18	; 21
 aca:	80 e0       	ldi	r24, 0x00	; 0
 acc:	08 95       	ret
 ace:	44 b3       	in	r20, 0x14	; 20
 ad0:	21 e0       	ldi	r18, 0x01	; 1
 ad2:	30 e0       	ldi	r19, 0x00	; 0
 ad4:	b9 01       	movw	r22, r18
 ad6:	02 c0       	rjmp	.+4      	; 0xadc <Port_SetPinMode+0x1aa>
 ad8:	66 0f       	add	r22, r22
 ada:	77 1f       	adc	r23, r23
 adc:	9a 95       	dec	r25
 ade:	e2 f7       	brpl	.-8      	; 0xad8 <Port_SetPinMode+0x1a6>
 ae0:	cb 01       	movw	r24, r22
 ae2:	94 2f       	mov	r25, r20
 ae4:	98 2b       	or	r25, r24
 ae6:	94 bb       	out	0x14, r25	; 20
 ae8:	25 b3       	in	r18, 0x15	; 21
 aea:	80 95       	com	r24
 aec:	82 23       	and	r24, r18
 aee:	85 bb       	out	0x15, r24	; 21
 af0:	80 e0       	ldi	r24, 0x00	; 0
 af2:	08 95       	ret
 af4:	44 b3       	in	r20, 0x14	; 20
 af6:	21 e0       	ldi	r18, 0x01	; 1
 af8:	30 e0       	ldi	r19, 0x00	; 0
 afa:	b9 01       	movw	r22, r18
 afc:	02 c0       	rjmp	.+4      	; 0xb02 <Port_SetPinMode+0x1d0>
 afe:	66 0f       	add	r22, r22
 b00:	77 1f       	adc	r23, r23
 b02:	9a 95       	dec	r25
 b04:	e2 f7       	brpl	.-8      	; 0xafe <Port_SetPinMode+0x1cc>
 b06:	cb 01       	movw	r24, r22
 b08:	80 95       	com	r24
 b0a:	98 2f       	mov	r25, r24
 b0c:	94 23       	and	r25, r20
 b0e:	94 bb       	out	0x14, r25	; 20
 b10:	95 b3       	in	r25, 0x15	; 21
 b12:	89 23       	and	r24, r25
 b14:	85 bb       	out	0x15, r24	; 21
 b16:	80 e0       	ldi	r24, 0x00	; 0
 b18:	08 95       	ret
 b1a:	44 b3       	in	r20, 0x14	; 20
 b1c:	21 e0       	ldi	r18, 0x01	; 1
 b1e:	30 e0       	ldi	r19, 0x00	; 0
 b20:	b9 01       	movw	r22, r18
 b22:	02 c0       	rjmp	.+4      	; 0xb28 <Port_SetPinMode+0x1f6>
 b24:	66 0f       	add	r22, r22
 b26:	77 1f       	adc	r23, r23
 b28:	9a 95       	dec	r25
 b2a:	e2 f7       	brpl	.-8      	; 0xb24 <Port_SetPinMode+0x1f2>
 b2c:	cb 01       	movw	r24, r22
 b2e:	96 2f       	mov	r25, r22
 b30:	90 95       	com	r25
 b32:	94 23       	and	r25, r20
 b34:	94 bb       	out	0x14, r25	; 20
 b36:	95 b3       	in	r25, 0x15	; 21
 b38:	89 2b       	or	r24, r25
 b3a:	85 bb       	out	0x15, r24	; 21
 b3c:	80 e0       	ldi	r24, 0x00	; 0
 b3e:	08 95       	ret
 b40:	61 30       	cpi	r22, 0x01	; 1
 b42:	41 f0       	breq	.+16     	; 0xb54 <Port_SetPinMode+0x222>
 b44:	61 30       	cpi	r22, 0x01	; 1
 b46:	a0 f0       	brcs	.+40     	; 0xb70 <Port_SetPinMode+0x23e>
 b48:	62 30       	cpi	r22, 0x02	; 2
 b4a:	29 f1       	breq	.+74     	; 0xb96 <Port_SetPinMode+0x264>
 b4c:	63 30       	cpi	r22, 0x03	; 3
 b4e:	09 f0       	breq	.+2      	; 0xb52 <Port_SetPinMode+0x220>
 b50:	52 c0       	rjmp	.+164    	; 0xbf6 <Port_SetPinMode+0x2c4>
 b52:	34 c0       	rjmp	.+104    	; 0xbbc <Port_SetPinMode+0x28a>
 b54:	81 b3       	in	r24, 0x11	; 17
 b56:	21 e0       	ldi	r18, 0x01	; 1
 b58:	30 e0       	ldi	r19, 0x00	; 0
 b5a:	01 c0       	rjmp	.+2      	; 0xb5e <Port_SetPinMode+0x22c>
 b5c:	22 0f       	add	r18, r18
 b5e:	9a 95       	dec	r25
 b60:	ea f7       	brpl	.-6      	; 0xb5c <Port_SetPinMode+0x22a>
 b62:	82 2b       	or	r24, r18
 b64:	81 bb       	out	0x11, r24	; 17
 b66:	82 b3       	in	r24, 0x12	; 18
 b68:	28 2b       	or	r18, r24
 b6a:	22 bb       	out	0x12, r18	; 18
 b6c:	80 e0       	ldi	r24, 0x00	; 0
 b6e:	08 95       	ret
 b70:	41 b3       	in	r20, 0x11	; 17
 b72:	21 e0       	ldi	r18, 0x01	; 1
 b74:	30 e0       	ldi	r19, 0x00	; 0
 b76:	b9 01       	movw	r22, r18
 b78:	02 c0       	rjmp	.+4      	; 0xb7e <Port_SetPinMode+0x24c>
 b7a:	66 0f       	add	r22, r22
 b7c:	77 1f       	adc	r23, r23
 b7e:	9a 95       	dec	r25
 b80:	e2 f7       	brpl	.-8      	; 0xb7a <Port_SetPinMode+0x248>
 b82:	cb 01       	movw	r24, r22
 b84:	94 2f       	mov	r25, r20
 b86:	98 2b       	or	r25, r24
 b88:	91 bb       	out	0x11, r25	; 17
 b8a:	22 b3       	in	r18, 0x12	; 18
 b8c:	80 95       	com	r24
 b8e:	82 23       	and	r24, r18
 b90:	82 bb       	out	0x12, r24	; 18
 b92:	80 e0       	ldi	r24, 0x00	; 0
 b94:	08 95       	ret
 b96:	41 b3       	in	r20, 0x11	; 17
 b98:	21 e0       	ldi	r18, 0x01	; 1
 b9a:	30 e0       	ldi	r19, 0x00	; 0
 b9c:	b9 01       	movw	r22, r18
 b9e:	02 c0       	rjmp	.+4      	; 0xba4 <Port_SetPinMode+0x272>
 ba0:	66 0f       	add	r22, r22
 ba2:	77 1f       	adc	r23, r23
 ba4:	9a 95       	dec	r25
 ba6:	e2 f7       	brpl	.-8      	; 0xba0 <Port_SetPinMode+0x26e>
 ba8:	cb 01       	movw	r24, r22
 baa:	80 95       	com	r24
 bac:	98 2f       	mov	r25, r24
 bae:	94 23       	and	r25, r20
 bb0:	91 bb       	out	0x11, r25	; 17
 bb2:	92 b3       	in	r25, 0x12	; 18
 bb4:	89 23       	and	r24, r25
 bb6:	82 bb       	out	0x12, r24	; 18
 bb8:	80 e0       	ldi	r24, 0x00	; 0
 bba:	08 95       	ret
 bbc:	41 b3       	in	r20, 0x11	; 17
 bbe:	21 e0       	ldi	r18, 0x01	; 1
 bc0:	30 e0       	ldi	r19, 0x00	; 0
 bc2:	b9 01       	movw	r22, r18
 bc4:	02 c0       	rjmp	.+4      	; 0xbca <Port_SetPinMode+0x298>
 bc6:	66 0f       	add	r22, r22
 bc8:	77 1f       	adc	r23, r23
 bca:	9a 95       	dec	r25
 bcc:	e2 f7       	brpl	.-8      	; 0xbc6 <Port_SetPinMode+0x294>
 bce:	cb 01       	movw	r24, r22
 bd0:	96 2f       	mov	r25, r22
 bd2:	90 95       	com	r25
 bd4:	94 23       	and	r25, r20
 bd6:	91 bb       	out	0x11, r25	; 17
 bd8:	92 b3       	in	r25, 0x12	; 18
 bda:	89 2b       	or	r24, r25
 bdc:	82 bb       	out	0x12, r24	; 18
 bde:	80 e0       	ldi	r24, 0x00	; 0
 be0:	08 95       	ret
 be2:	81 e0       	ldi	r24, 0x01	; 1
 be4:	08 95       	ret
 be6:	80 e0       	ldi	r24, 0x00	; 0
 be8:	08 95       	ret
 bea:	84 e0       	ldi	r24, 0x04	; 4
 bec:	08 95       	ret
 bee:	84 e0       	ldi	r24, 0x04	; 4
 bf0:	08 95       	ret
 bf2:	84 e0       	ldi	r24, 0x04	; 4
 bf4:	08 95       	ret
 bf6:	84 e0       	ldi	r24, 0x04	; 4
 bf8:	08 95       	ret

00000bfa <__udivmodsi4>:
 bfa:	a1 e2       	ldi	r26, 0x21	; 33
 bfc:	1a 2e       	mov	r1, r26
 bfe:	aa 1b       	sub	r26, r26
 c00:	bb 1b       	sub	r27, r27
 c02:	fd 01       	movw	r30, r26
 c04:	0d c0       	rjmp	.+26     	; 0xc20 <__udivmodsi4_ep>

00000c06 <__udivmodsi4_loop>:
 c06:	aa 1f       	adc	r26, r26
 c08:	bb 1f       	adc	r27, r27
 c0a:	ee 1f       	adc	r30, r30
 c0c:	ff 1f       	adc	r31, r31
 c0e:	a2 17       	cp	r26, r18
 c10:	b3 07       	cpc	r27, r19
 c12:	e4 07       	cpc	r30, r20
 c14:	f5 07       	cpc	r31, r21
 c16:	20 f0       	brcs	.+8      	; 0xc20 <__udivmodsi4_ep>
 c18:	a2 1b       	sub	r26, r18
 c1a:	b3 0b       	sbc	r27, r19
 c1c:	e4 0b       	sbc	r30, r20
 c1e:	f5 0b       	sbc	r31, r21

00000c20 <__udivmodsi4_ep>:
 c20:	66 1f       	adc	r22, r22
 c22:	77 1f       	adc	r23, r23
 c24:	88 1f       	adc	r24, r24
 c26:	99 1f       	adc	r25, r25
 c28:	1a 94       	dec	r1
 c2a:	69 f7       	brne	.-38     	; 0xc06 <__udivmodsi4_loop>
 c2c:	60 95       	com	r22
 c2e:	70 95       	com	r23
 c30:	80 95       	com	r24
 c32:	90 95       	com	r25
 c34:	9b 01       	movw	r18, r22
 c36:	ac 01       	movw	r20, r24
 c38:	bd 01       	movw	r22, r26
 c3a:	cf 01       	movw	r24, r30
 c3c:	08 95       	ret

00000c3e <_exit>:
 c3e:	f8 94       	cli

00000c40 <__stop_program>:
 c40:	ff cf       	rjmp	.-2      	; 0xc40 <__stop_program>
