<p><strong style="font-size: 24.0px;">module_name</strong></p><p>int_async_adapter</p><h1 id="int_async_adapter-SWVisible:"><strong>SW Visible:</strong></h1><p>yes</p><h1 id="int_async_adapter-Parameters:"><strong>Parameters:</strong></h1><h2 id="int_async_adapter-Javascript:"><strong>Javascript:</strong></h2><pre>{</pre><pre>        &quot;jitterOn&quot; : 0 or 1, // Only for simulation. Causes synchronizer cells to jitter one cycle.</pre><pre>        &quot;syncDepth&quot; : 2 or any positive integer greater than 2, // The depth of the pipeline.</pre><pre>        &quot;interfaces: {<br/>          &quot;clkInterface&quot; : { &quot;name&quot;: &quot;&lt;a_name&gt;&quot;, &quot;params&quot;: {}, &quot;direction&quot;: &quot;slave&quot;, &quot;interface&quot;: &quot;InterfaceCLK&quot; },</pre><pre>          &quot;inInterface&quot; : { &quot;name&quot;: &quot;&lt;a_name&gt;&quot;, &quot;params&quot;: { &quot;width&quot;: &lt;N&gt; }, &quot;direction&quot;: &quot;slave&quot;, &quot;interface&quot;: &quot;InterfaceINT&quot; }, </pre><pre>          &quot;outInterface&quot; : { &quot;name&quot;: &quot;&lt;a_name&gt;&quot;, &quot;params&quot;: { &quot;width&quot;: &lt;N&gt; }, &quot;direction&quot;: &quot;slave&quot;, &quot;interface&quot;: &quot;InterfaceINT&quot; }} </pre><pre>}</pre><pre><strong style="font-size: 20.0px;font-family: Arial , sans-serif;"><br/></strong></pre><pre><strong style="font-size: 20.0px;font-family: Arial , sans-serif;">Verilog:</strong></pre><p>N/A</p><h1 id="int_async_adapter-I/O:"><strong>I/O:</strong></h1><pre>u.interface(clkInterface.name,'slave',clkInterface.signals);</pre><pre>u.interface(inInteface.name,'slave',inInteface.signals);</pre><pre>u.interface(outInterface.name,'master',outInterface.signals); </pre><p> </p><pre><strong style="font-size: 24.0px;font-family: Arial , sans-serif;">Interfaces Used:</strong></pre><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168894/InterfaceCLK" data-linked-resource-id="16168894" data-linked-resource-version="5" data-linked-resource-type="page">InterfaceCLK</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160508/InterfaceINT" data-linked-resource-id="16160508" data-linked-resource-version="3" data-linked-resource-type="page">InterfaceINT</a></p><h1 id="int_async_adapter-FunctionsUsed:"><strong>Functions Used:</strong></h1><p>none</p><h1 id="int_async_adapter-ModulesUsed:"><strong>Modules Used:</strong></h1><p>dffr_sync</p><h1 id="int_async_adapter-Description:"><strong>Description:</strong></h1><p>This module is the async adapter for InterfaceINT that carries level-sensitive interrupts.</p><p>All it does is take in an interface and synchronize it to the clock that the interface is going to.</p><p>A parameter is provided for this module to specify the number of sync stages being used, with 2 being the default.</p><p><strong><br/></strong></p><p><strong><br/></strong></p>