digital_ctrl_inputs:
  rstb:
    abspath: 'tb_i.rstb'
    width: 1
    init_value: 0
  dump_start:
    abspath: 'tb_i.dump_start'
    width: 1
    init_value: 0
  tdi:
    abspath: 'tb_i.tdi'
    width: 1
    init_value: 0
  tck:
    abspath: 'tb_i.tck'
    width: 1
    init_value: 0
  tms:
    abspath: 'tb_i.tms'
    width: 1
    init_value: 1
  trst_n:
    abspath: 'tb_i.trst_n'
    width: 1
    init_value: 0
  jitter_rms_int:
    abspath: 'tb_i.jitter_rms_int'
    width: 7
    init_value: 0
  noise_rms_int:
    abspath: 'tb_i.noise_rms_int'
    width: 11
    init_value: 0
  prbs_eqn:
    abspath: 'tb_i.prbs_eqn'
    width: 32
    init_value: 1048578 # hex value: 0x100002
  chan_wdata_0:
    abspath: 'tb_i.chan_wdata_0'
    width: 18
    init_value: 0
  chan_wdata_1:
    abspath: 'tb_i.chan_wdata_1'
    width: 18
    init_value: 0
  chan_waddr:
    abspath: 'tb_i.chan_waddr'
    width: 9
    init_value: 0
  chan_we:
    abspath: 'tb_i.chan_we'
    width: 1
    init_value: 0
digital_ctrl_outputs:
  tdo:
    abspath: 'tb_i.tdo'
    width: 1
digital_probes:
  ctl_pi_0:
    abspath: 'tb_i.top_i.iacore.ctl_pi[0]'
    width: 9
  adcout_unfolded_0:
    abspath: 'tb_i.top_i.idcore.adcout_unfolded[0]'
    width: 8
    signed: 1
  estimated_bits_0:
    abspath: 'tb_i.top_i.idcore.estimated_bits[0]'
    width: 10
    signed: 1

  # clock inputs and outputs for the four PIs
  #  clk_i_pi_0:
  #    abspath: 'tb_i.top_i.iacore.iPI[0].iPI.clk_in'
  #    width: 1
  #  clk_o_pi_0:
  #    abspath: 'tb_i.top_i.iacore.iPI[0].iPI.clk_out_slice'
  #    width: 1
  #  clk_i_pi_1:
  #    abspath: 'tb_i.top_i.iacore.iPI[1].iPI.clk_in'
  #    width: 1
  #  clk_o_pi_1:
  #    abspath: 'tb_i.top_i.iacore.iPI[1].iPI.clk_out_slice'
  #    width: 1
  #  clk_i_pi_2:
  #    abspath: 'tb_i.top_i.iacore.iPI[2].iPI.clk_in'
  #    width: 1
  #  clk_o_pi_2:
  #    abspath: 'tb_i.top_i.iacore.iPI[2].iPI.clk_out_slice'
  #    width: 1
  #  clk_i_pi_3:
  #    abspath: 'tb_i.top_i.iacore.iPI[3].iPI.clk_in'
  #    width: 1
  #  clk_o_pi_3:
  #    abspath: 'tb_i.top_i.iacore.iPI[3].iPI.clk_out_slice'
  #    width: 1
