library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;               -- Needed for shifts
entity example_shift is
end example_shift;


entity right_shift is
        port( Reg0, Reg1 	: in  std_logic_vector(7 downto 0);
					Rs2			: in std_logic;
              shift	      : out std_logic_vector(7 downto 0) 
				  );
end right_shift;

architecture behave of right_shift is

signal output;
   
begin
 
  process(Reg0,Reg1) is
  begin
	if (Rs2 = '0') then
	output <= shift_right(unsigned(Reg0), 1);
	else
	output <= shift_right(unsigned(Reg1), 1);
	end if;

 shift <= output;
  end process;
end architecture behave;