{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1370873273842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1370873273843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:07:44 2013 " "Processing started: Mon Jun 10 22:07:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1370873273843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1370873273843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1370873273843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1370873279951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iregister.v 3 3 " "Found 3 design units, including 3 entities, in source file iregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRegister " "Found entity 1: IRegister" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280009 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC " "Found entity 2: PC" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280009 ""} { "Info" "ISGN_ENTITY_NAME" "3 AddrReg " "Found entity 3: AddrReg" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_shifter.v 2 2 " "Found 2 design units, including 2 entities, in source file mips_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "MIPS_Shifter.v" "" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280011 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIPS_Shifter " "Found entity 2: MIPS_Shifter" {  } { { "MIPS_Shifter.v" "" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Shifter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Register " "Found entity 1: MIPS_Register" {  } { { "MIPS_Register.v" "" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Register.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Controller " "Found entity 1: ALU_Controller" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280024 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280024 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX8_1_ALU " "Found entity 3: MUX8_1_ALU" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280024 ""} { "Info" "ISGN_ENTITY_NAME" "4 JudgeBit " "Found entity 4: JudgeBit" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280024 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Memory.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file register_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_ShiftOutput " "Found entity 1: Register_ShiftOutput" {  } { { "Register_Shift.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Register_Shift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_shift.v 3 3 " "Found 3 design units, including 3 entities, in source file memory_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1 " "Found entity 1: MUX8_1" {  } { { "Memory_Shift.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Memory_Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280032 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1 " "Found entity 2: MUX4_1" {  } { { "Memory_Shift.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Memory_Shift.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280032 ""} { "Info" "ISGN_ENTITY_NAME" "3 Memory_ShiftOutput " "Found entity 3: Memory_ShiftOutput" {  } { { "Memory_Shift.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Memory_Shift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icontrol.v 3 3 " "Found 3 design units, including 3 entities, in source file icontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1_Single " "Found entity 1: MUX8_1_Single" {  } { { "IControl.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280035 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1_IControl " "Found entity 2: MUX4_1_IControl" {  } { { "IControl.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280035 ""} { "Info" "ISGN_ENTITY_NAME" "3 Instru_Control " "Found entity 3: Instru_Control" {  } { { "IControl.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_cycles_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file multiple_cycles_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_5bit " "Found entity 1: MUX4_1_5bit" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280038 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1_32bit " "Found entity 2: MUX4_1_32bit" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280038 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiple_Cycles_CPU " "Found entity 3: Multiple_Cycles_CPU" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exnumber.v 2 2 " "Found 2 design units, including 2 entities, in source file exnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1_32 " "Found entity 1: MUX8_1_32" {  } { { "ExNumber.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ExNumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280040 ""} { "Info" "ISGN_ENTITY_NAME" "2 ExNumber " "Found entity 2: ExNumber" {  } { { "ExNumber.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ExNumber.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873280040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873280040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_write Multiple_Cycles_CPU.v(37) " "Verilog HDL Implicit Net warning at Multiple_Cycles_CPU.v(37): created implicit net for \"PC_write\"" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1370873280041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiple_Cycles_CPU " "Elaborating entity \"Multiple_Cycles_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1370873280363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "Multiple_Cycles_CPU.v" "pc" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instru_Control Instru_Control:instruc_control " "Elaborating entity \"Instru_Control\" for hierarchy \"Instru_Control:instruc_control\"" {  } { { "Multiple_Cycles_CPU.v" "instruc_control" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_IControl Instru_Control:instruc_control\|MUX4_1_IControl:mux4_1_8 " "Elaborating entity \"MUX4_1_IControl\" for hierarchy \"Instru_Control:instruc_control\|MUX4_1_IControl:mux4_1_8\"" {  } { { "IControl.v" "mux4_1_8" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_Single Instru_Control:instruc_control\|MUX8_1_Single:MUX_Con " "Elaborating entity \"MUX8_1_Single\" for hierarchy \"Instru_Control:instruc_control\|MUX8_1_Single:MUX_Con\"" {  } { { "IControl.v" "MUX_Con" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "Multiple_Cycles_CPU.v" "controller" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controller.v(20) " "Verilog HDL assignment warning at Controller.v(20): truncated value with size 32 to match size of target (4)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1370873280380 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Controller.v(43) " "Verilog HDL Case Statement warning at Controller.v(43): case item expression covers a value already covered by a previous case item" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 43 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1370873280380 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "condition Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"condition\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280389 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_SrcB Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"ALU_SrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280389 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_op Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"ALU_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280389 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_source Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"PC_source\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280389 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_write_en Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"IR_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280389 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_SrcA Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"ALU_SrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280389 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ex_top Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"Ex_top\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280390 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift_op Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"Shift_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280390 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift_amountSrc Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"Shift_amountSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280390 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUShift_Sel Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"ALUShift_Sel\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280390 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IorD Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"IorD\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280390 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDt0 Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"RegDt0\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280390 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_Overflow Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"_Overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370873280390 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_Overflow Controller.v(87) " "Inferred latch for \"_Overflow\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280394 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDt0 Controller.v(87) " "Inferred latch for \"RegDt0\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280394 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IorD Controller.v(87) " "Inferred latch for \"IorD\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUShift_Sel Controller.v(87) " "Inferred latch for \"ALUShift_Sel\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_amountSrc Controller.v(87) " "Inferred latch for \"Shift_amountSrc\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_op\[0\] Controller.v(87) " "Inferred latch for \"Shift_op\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_op\[1\] Controller.v(87) " "Inferred latch for \"Shift_op\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ex_top Controller.v(87) " "Inferred latch for \"Ex_top\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SrcA Controller.v(87) " "Inferred latch for \"ALU_SrcA\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_write_en Controller.v(87) " "Inferred latch for \"IR_write_en\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_source\[0\] Controller.v(87) " "Inferred latch for \"PC_source\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_source\[1\] Controller.v(87) " "Inferred latch for \"PC_source\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] Controller.v(87) " "Inferred latch for \"ALU_op\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280395 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] Controller.v(87) " "Inferred latch for \"ALU_op\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] Controller.v(87) " "Inferred latch for \"ALU_op\[2\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[3\] Controller.v(87) " "Inferred latch for \"ALU_op\[3\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SrcB\[0\] Controller.v(87) " "Inferred latch for \"ALU_SrcB\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SrcB\[1\] Controller.v(87) " "Inferred latch for \"ALU_SrcB\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SrcB\[2\] Controller.v(87) " "Inferred latch for \"ALU_SrcB\[2\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[0\] Controller.v(87) " "Inferred latch for \"condition\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[1\] Controller.v(87) " "Inferred latch for \"condition\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[2\] Controller.v(87) " "Inferred latch for \"condition\[2\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370873280396 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "Multiple_Cycles_CPU.v" "memory" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRegister IRegister:iregister " "Elaborating entity \"IRegister\" for hierarchy \"IRegister:iregister\"" {  } { { "Multiple_Cycles_CPU.v" "iregister" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_ShiftOutput Register_ShiftOutput:register_shiftOutput " "Elaborating entity \"Register_ShiftOutput\" for hierarchy \"Register_ShiftOutput:register_shiftOutput\"" {  } { { "Multiple_Cycles_CPU.v" "register_shiftOutput" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 Register_ShiftOutput:register_shiftOutput\|MUX4_1:mux4_1_0 " "Elaborating entity \"MUX4_1\" for hierarchy \"Register_ShiftOutput:register_shiftOutput\|MUX4_1:mux4_1_0\"" {  } { { "Register_Shift.v" "mux4_1_0" { Text "F:/altera/Multiple_Cycles_CPU/Register_Shift.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1 Register_ShiftOutput:register_shiftOutput\|MUX8_1:mux8_1_0 " "Elaborating entity \"MUX8_1\" for hierarchy \"Register_ShiftOutput:register_shiftOutput\|MUX8_1:mux8_1_0\"" {  } { { "Register_Shift.v" "mux8_1_0" { Text "F:/altera/Multiple_Cycles_CPU/Register_Shift.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_ShiftOutput Memory_ShiftOutput:memory_shiftOutput " "Elaborating entity \"Memory_ShiftOutput\" for hierarchy \"Memory_ShiftOutput:memory_shiftOutput\"" {  } { { "Multiple_Cycles_CPU.v" "memory_shiftOutput" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExNumber ExNumber:exnumber " "Elaborating entity \"ExNumber\" for hierarchy \"ExNumber:exnumber\"" {  } { { "Multiple_Cycles_CPU.v" "exnumber" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_32 ExNumber:exnumber\|MUX8_1_32:mux8_1_32 " "Elaborating entity \"MUX8_1_32\" for hierarchy \"ExNumber:exnumber\|MUX8_1_32:mux8_1_32\"" {  } { { "ExNumber.v" "mux8_1_32" { Text "F:/altera/Multiple_Cycles_CPU/ExNumber.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_5bit MUX4_1_5bit:mux4_1_5bit_1 " "Elaborating entity \"MUX4_1_5bit\" for hierarchy \"MUX4_1_5bit:mux4_1_5bit_1\"" {  } { { "Multiple_Cycles_CPU.v" "mux4_1_5bit_1" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_32bit MUX4_1_32bit:mux4_1_32bit_1 " "Elaborating entity \"MUX4_1_32bit\" for hierarchy \"MUX4_1_32bit:mux4_1_32bit_1\"" {  } { { "Multiple_Cycles_CPU.v" "mux4_1_32bit_1" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_Register MIPS_Register:register " "Elaborating entity \"MIPS_Register\" for hierarchy \"MIPS_Register:register\"" {  } { { "Multiple_Cycles_CPU.v" "register" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Multiple_Cycles_CPU.v" "alu" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Controller ALU:alu\|ALU_Controller:ALU_Con " "Elaborating entity \"ALU_Controller\" for hierarchy \"ALU:alu\|ALU_Controller:ALU_Con\"" {  } { { "ALU.v" "ALU_Con" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_ALU ALU:alu\|MUX8_1_ALU:MUX " "Elaborating entity \"MUX8_1_ALU\" for hierarchy \"ALU:alu\|MUX8_1_ALU:MUX\"" {  } { { "ALU.v" "MUX" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JudgeBit ALU:alu\|JudgeBit:Judge " "Elaborating entity \"JudgeBit\" for hierarchy \"ALU:alu\|JudgeBit:Judge\"" {  } { { "ALU.v" "Judge" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:alu\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:alu\|Adder:adder\"" {  } { { "ALU.v" "adder" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_Shifter MIPS_Shifter:barrel_shifter " "Elaborating entity \"MIPS_Shifter\" for hierarchy \"MIPS_Shifter:barrel_shifter\"" {  } { { "Multiple_Cycles_CPU.v" "barrel_shifter" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1 MIPS_Shifter:barrel_shifter\|Mux4_1:Mux1 " "Elaborating entity \"Mux4_1\" for hierarchy \"MIPS_Shifter:barrel_shifter\|Mux4_1:Mux1\"" {  } { { "MIPS_Shifter.v" "Mux1" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Shifter.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddrReg AddrReg:addrReg " "Elaborating entity \"AddrReg\" for hierarchy \"AddrReg:addrReg\"" {  } { { "Multiple_Cycles_CPU.v" "addrReg" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370873280489 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1370873281371 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS_Register:register\|register_rtl_0 " "Inferred RAM node \"MIPS_Register:register\|register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1370873281371 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS_Register:register\|register " "RAM logic \"MIPS_Register:register\|register\" is uninferred due to asynchronous read logic" {  } { { "MIPS_Register.v" "register" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Register.v" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1370873281373 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:memory\|ram " "RAM logic \"Memory:memory\|ram\" is uninferred due to asynchronous read logic" {  } { { "Memory.v" "ram" { Text "F:/altera/Multiple_Cycles_CPU/Memory.v" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1370873281373 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1370873281373 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1370873282542 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1370873282602 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_Register:register\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_Register:register\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Parameter INIT_FILE set to db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370873292852 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1370873292852 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1370873292852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_Register:register\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"MIPS_Register:register\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1370873292955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_Register:register\|altsyncram:register_rtl_0 " "Instantiated megafunction \"MIPS_Register:register\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370873292955 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1370873292955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vak1 " "Found entity 1: altsyncram_vak1" {  } { { "db/altsyncram_vak1.tdf" "" { Text "F:/altera/Multiple_Cycles_CPU/db/altsyncram_vak1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370873293042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370873293042 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:controller\|condition\[1\] Controller:controller\|PC_source\[0\] " "Duplicate LATCH primitive \"Controller:controller\|condition\[1\]\" merged with LATCH primitive \"Controller:controller\|PC_source\[0\]\"" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1370873296852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:controller\|condition\[0\] Controller:controller\|PC_source\[0\] " "Duplicate LATCH primitive \"Controller:controller\|condition\[0\]\" merged with LATCH primitive \"Controller:controller\|PC_source\[0\]\"" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1370873296852 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1370873296852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|RegDt0 " "Latch Controller:controller\|RegDt0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRegister:iregister\|IR_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IRegister:iregister\|IR_out\[26\]" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1370873296873 ""}  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1370873296873 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[2\] GND " "Pin \"condition\[2\]\" is stuck at GND" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1370873306968 "|Multiple_Cycles_CPU|condition[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1370873306968 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24610 " "24610 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1370873319496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1370873321606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1370873321606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18060 " "Implemented 18060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1370873323676 ""} { "Info" "ICUT_CUT_TM_OPINS" "570 " "Implemented 570 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1370873323676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17457 " "Implemented 17457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1370873323676 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1370873323676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1370873323676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1370873323753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:08:43 2013 " "Processing ended: Mon Jun 10 22:08:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1370873323753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1370873323753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1370873323753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370873323753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1370873334096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1370873334096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:08:44 2013 " "Processing started: Mon Jun 10 22:08:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1370873334096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1370873334096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1370873334096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1370873337270 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Multiple_Cycles_CPU EP2C70F896C6 " "Automatically selected device EP2C70F896C6 for design Multiple_Cycles_CPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1370873337710 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1 1370873337710 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1370873338112 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1370873339505 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 19758 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1370873339558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 19759 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1370873339558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 19760 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1370873339558 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1370873339558 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1370873339747 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "571 571 " "No exact pin location assignment(s) for 571 pins of 571 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[0\] " "Pin PC_in\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 82 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[1\] " "Pin PC_in\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 83 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[2\] " "Pin PC_in\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 84 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[3\] " "Pin PC_in\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 85 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[4\] " "Pin PC_in\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 86 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[5\] " "Pin PC_in\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 87 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[6\] " "Pin PC_in\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 88 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[7\] " "Pin PC_in\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 89 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[8\] " "Pin PC_in\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 90 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[9\] " "Pin PC_in\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 91 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[10\] " "Pin PC_in\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 92 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[11\] " "Pin PC_in\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 93 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[12\] " "Pin PC_in\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 94 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[13\] " "Pin PC_in\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 95 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[14\] " "Pin PC_in\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 96 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[15\] " "Pin PC_in\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 97 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[16\] " "Pin PC_in\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 98 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[17\] " "Pin PC_in\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 99 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[18\] " "Pin PC_in\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 100 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[19\] " "Pin PC_in\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 101 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[20\] " "Pin PC_in\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 102 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[21\] " "Pin PC_in\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 103 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[22\] " "Pin PC_in\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 104 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[23\] " "Pin PC_in\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 105 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[24\] " "Pin PC_in\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 106 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[25\] " "Pin PC_in\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 107 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[26\] " "Pin PC_in\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 108 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[27\] " "Pin PC_in\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 109 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[28\] " "Pin PC_in\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 110 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[29\] " "Pin PC_in\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 111 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[30\] " "Pin PC_in\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[31\] " "Pin PC_in\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_in[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[0\] " "Pin PC_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[1\] " "Pin PC_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[2\] " "Pin PC_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[3\] " "Pin PC_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[4\] " "Pin PC_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[5\] " "Pin PC_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 119 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[6\] " "Pin PC_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 120 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[7\] " "Pin PC_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 121 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[8\] " "Pin PC_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 122 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[9\] " "Pin PC_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 123 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[10\] " "Pin PC_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[11\] " "Pin PC_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 125 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[12\] " "Pin PC_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[13\] " "Pin PC_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[14\] " "Pin PC_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[15\] " "Pin PC_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[16\] " "Pin PC_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 130 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[17\] " "Pin PC_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 131 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[18\] " "Pin PC_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[19\] " "Pin PC_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[20\] " "Pin PC_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 134 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[21\] " "Pin PC_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[22\] " "Pin PC_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[23\] " "Pin PC_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[24\] " "Pin PC_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[25\] " "Pin PC_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[26\] " "Pin PC_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[27\] " "Pin PC_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[28\] " "Pin PC_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[29\] " "Pin PC_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[30\] " "Pin PC_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[31\] " "Pin PC_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[0\] " "Pin Mem_addr_in\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[1\] " "Pin Mem_addr_in\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[2\] " "Pin Mem_addr_in\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[3\] " "Pin Mem_addr_in\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[4\] " "Pin Mem_addr_in\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[5\] " "Pin Mem_addr_in\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[6\] " "Pin Mem_addr_in\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[7\] " "Pin Mem_addr_in\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[8\] " "Pin Mem_addr_in\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[9\] " "Pin Mem_addr_in\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[10\] " "Pin Mem_addr_in\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[11\] " "Pin Mem_addr_in\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[12\] " "Pin Mem_addr_in\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[13\] " "Pin Mem_addr_in\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[14\] " "Pin Mem_addr_in\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[15\] " "Pin Mem_addr_in\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[16\] " "Pin Mem_addr_in\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[17\] " "Pin Mem_addr_in\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[18\] " "Pin Mem_addr_in\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[19\] " "Pin Mem_addr_in\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[20\] " "Pin Mem_addr_in\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[21\] " "Pin Mem_addr_in\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[22\] " "Pin Mem_addr_in\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[23\] " "Pin Mem_addr_in\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[24\] " "Pin Mem_addr_in\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[25\] " "Pin Mem_addr_in\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[26\] " "Pin Mem_addr_in\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[27\] " "Pin Mem_addr_in\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[28\] " "Pin Mem_addr_in\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[29\] " "Pin Mem_addr_in\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[30\] " "Pin Mem_addr_in\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_addr_in\[31\] " "Pin Mem_addr_in\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_addr_in[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_addr_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[0\] " "Pin Mem_data_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[1\] " "Pin Mem_data_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[2\] " "Pin Mem_data_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[3\] " "Pin Mem_data_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[4\] " "Pin Mem_data_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[5\] " "Pin Mem_data_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[6\] " "Pin Mem_data_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[7\] " "Pin Mem_data_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[8\] " "Pin Mem_data_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[9\] " "Pin Mem_data_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[10\] " "Pin Mem_data_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[11\] " "Pin Mem_data_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[12\] " "Pin Mem_data_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[13\] " "Pin Mem_data_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[14\] " "Pin Mem_data_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[15\] " "Pin Mem_data_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[16\] " "Pin Mem_data_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[17\] " "Pin Mem_data_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[18\] " "Pin Mem_data_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[19\] " "Pin Mem_data_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[20\] " "Pin Mem_data_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 198 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[21\] " "Pin Mem_data_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 199 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[22\] " "Pin Mem_data_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 200 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[23\] " "Pin Mem_data_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 201 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[24\] " "Pin Mem_data_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 202 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[25\] " "Pin Mem_data_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[26\] " "Pin Mem_data_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[27\] " "Pin Mem_data_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[28\] " "Pin Mem_data_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 206 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[29\] " "Pin Mem_data_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 207 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[30\] " "Pin Mem_data_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 208 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_out\[31\] " "Pin Mem_data_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 209 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[0\] " "Pin IR_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 210 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[1\] " "Pin IR_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 211 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[2\] " "Pin IR_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[3\] " "Pin IR_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 213 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[4\] " "Pin IR_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[5\] " "Pin IR_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 215 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[6\] " "Pin IR_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[7\] " "Pin IR_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 217 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[8\] " "Pin IR_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[9\] " "Pin IR_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 219 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[10\] " "Pin IR_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[11\] " "Pin IR_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 221 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[12\] " "Pin IR_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 222 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[13\] " "Pin IR_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 223 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[14\] " "Pin IR_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 224 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[15\] " "Pin IR_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 225 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[16\] " "Pin IR_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 226 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[17\] " "Pin IR_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 227 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[18\] " "Pin IR_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 228 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[19\] " "Pin IR_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 229 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[20\] " "Pin IR_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 230 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[21\] " "Pin IR_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 231 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[22\] " "Pin IR_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 232 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[23\] " "Pin IR_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 233 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[24\] " "Pin IR_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 234 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[25\] " "Pin IR_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 235 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[26\] " "Pin IR_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 236 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[27\] " "Pin IR_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 237 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[28\] " "Pin IR_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 238 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[29\] " "Pin IR_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[30\] " "Pin IR_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[31\] " "Pin IR_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[0\] " "Pin AddrReg_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[1\] " "Pin AddrReg_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[2\] " "Pin AddrReg_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[3\] " "Pin AddrReg_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 245 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[4\] " "Pin AddrReg_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 246 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[5\] " "Pin AddrReg_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[6\] " "Pin AddrReg_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[7\] " "Pin AddrReg_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[8\] " "Pin AddrReg_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[9\] " "Pin AddrReg_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[10\] " "Pin AddrReg_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[11\] " "Pin AddrReg_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[12\] " "Pin AddrReg_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[13\] " "Pin AddrReg_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[14\] " "Pin AddrReg_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[15\] " "Pin AddrReg_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[16\] " "Pin AddrReg_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[17\] " "Pin AddrReg_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[18\] " "Pin AddrReg_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[19\] " "Pin AddrReg_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[20\] " "Pin AddrReg_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[21\] " "Pin AddrReg_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[22\] " "Pin AddrReg_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[23\] " "Pin AddrReg_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 265 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[24\] " "Pin AddrReg_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 266 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[25\] " "Pin AddrReg_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 267 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[26\] " "Pin AddrReg_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 268 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[27\] " "Pin AddrReg_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 269 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[28\] " "Pin AddrReg_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 270 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[29\] " "Pin AddrReg_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 271 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[30\] " "Pin AddrReg_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 272 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrReg_out\[31\] " "Pin AddrReg_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { AddrReg_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AddrReg_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 273 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[0\] " "Pin Mem_data_shift\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 274 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[1\] " "Pin Mem_data_shift\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 275 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[2\] " "Pin Mem_data_shift\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 276 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[3\] " "Pin Mem_data_shift\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 277 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[4\] " "Pin Mem_data_shift\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 278 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[5\] " "Pin Mem_data_shift\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 279 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[6\] " "Pin Mem_data_shift\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 280 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[7\] " "Pin Mem_data_shift\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[8\] " "Pin Mem_data_shift\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 282 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[9\] " "Pin Mem_data_shift\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 283 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[10\] " "Pin Mem_data_shift\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[11\] " "Pin Mem_data_shift\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[12\] " "Pin Mem_data_shift\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[13\] " "Pin Mem_data_shift\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[14\] " "Pin Mem_data_shift\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[15\] " "Pin Mem_data_shift\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 289 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[16\] " "Pin Mem_data_shift\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 290 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[17\] " "Pin Mem_data_shift\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 291 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[18\] " "Pin Mem_data_shift\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 292 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[19\] " "Pin Mem_data_shift\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[20\] " "Pin Mem_data_shift\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[21\] " "Pin Mem_data_shift\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[22\] " "Pin Mem_data_shift\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[23\] " "Pin Mem_data_shift\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[24\] " "Pin Mem_data_shift\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[25\] " "Pin Mem_data_shift\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[26\] " "Pin Mem_data_shift\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[27\] " "Pin Mem_data_shift\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[28\] " "Pin Mem_data_shift\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 302 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[29\] " "Pin Mem_data_shift\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 303 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[30\] " "Pin Mem_data_shift\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_data_shift\[31\] " "Pin Mem_data_shift\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_data_shift[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_data_shift[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[0\] " "Pin Reg_data_shift\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[1\] " "Pin Reg_data_shift\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[2\] " "Pin Reg_data_shift\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[3\] " "Pin Reg_data_shift\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[4\] " "Pin Reg_data_shift\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[5\] " "Pin Reg_data_shift\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[6\] " "Pin Reg_data_shift\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[7\] " "Pin Reg_data_shift\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[8\] " "Pin Reg_data_shift\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[9\] " "Pin Reg_data_shift\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[10\] " "Pin Reg_data_shift\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 316 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[11\] " "Pin Reg_data_shift\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 317 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[12\] " "Pin Reg_data_shift\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 318 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[13\] " "Pin Reg_data_shift\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 319 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[14\] " "Pin Reg_data_shift\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 320 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[15\] " "Pin Reg_data_shift\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 321 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[16\] " "Pin Reg_data_shift\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 322 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[17\] " "Pin Reg_data_shift\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 323 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[18\] " "Pin Reg_data_shift\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 324 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[19\] " "Pin Reg_data_shift\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 325 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[20\] " "Pin Reg_data_shift\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 326 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[21\] " "Pin Reg_data_shift\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 327 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[22\] " "Pin Reg_data_shift\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 328 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[23\] " "Pin Reg_data_shift\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 329 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[24\] " "Pin Reg_data_shift\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 330 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[25\] " "Pin Reg_data_shift\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 331 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[26\] " "Pin Reg_data_shift\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 332 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[27\] " "Pin Reg_data_shift\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 333 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[28\] " "Pin Reg_data_shift\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 334 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[29\] " "Pin Reg_data_shift\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 335 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[30\] " "Pin Reg_data_shift\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 336 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_data_shift\[31\] " "Pin Reg_data_shift\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Reg_data_shift[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_data_shift[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 337 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[0\] " "Pin Shift_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 338 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[1\] " "Pin Shift_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 339 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[2\] " "Pin Shift_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[3\] " "Pin Shift_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[4\] " "Pin Shift_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[5\] " "Pin Shift_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 343 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[6\] " "Pin Shift_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 344 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[7\] " "Pin Shift_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 345 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[8\] " "Pin Shift_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 346 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[9\] " "Pin Shift_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 347 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[10\] " "Pin Shift_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 348 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[11\] " "Pin Shift_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 349 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[12\] " "Pin Shift_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 350 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[13\] " "Pin Shift_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 351 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[14\] " "Pin Shift_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 352 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[15\] " "Pin Shift_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 353 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[16\] " "Pin Shift_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 354 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[17\] " "Pin Shift_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 355 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[18\] " "Pin Shift_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 356 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[19\] " "Pin Shift_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 357 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[20\] " "Pin Shift_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 358 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[21\] " "Pin Shift_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 359 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[22\] " "Pin Shift_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 360 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[23\] " "Pin Shift_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 361 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[24\] " "Pin Shift_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 362 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[25\] " "Pin Shift_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 363 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[26\] " "Pin Shift_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 364 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[27\] " "Pin Shift_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 365 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[28\] " "Pin Shift_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 366 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[29\] " "Pin Shift_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 367 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[30\] " "Pin Shift_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 368 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_out\[31\] " "Pin Shift_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 23 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 369 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[0\] " "Pin A_in\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 370 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[1\] " "Pin A_in\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 371 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[2\] " "Pin A_in\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 372 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[3\] " "Pin A_in\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 373 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[4\] " "Pin A_in\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 374 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[5\] " "Pin A_in\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 375 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[6\] " "Pin A_in\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 376 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[7\] " "Pin A_in\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 377 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[8\] " "Pin A_in\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 378 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[9\] " "Pin A_in\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[10\] " "Pin A_in\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 380 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[11\] " "Pin A_in\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 381 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[12\] " "Pin A_in\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 382 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[13\] " "Pin A_in\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 383 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[14\] " "Pin A_in\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 384 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[15\] " "Pin A_in\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 385 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[16\] " "Pin A_in\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[17\] " "Pin A_in\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[18\] " "Pin A_in\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 388 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[19\] " "Pin A_in\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 389 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[20\] " "Pin A_in\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[21\] " "Pin A_in\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 391 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[22\] " "Pin A_in\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 392 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[23\] " "Pin A_in\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 393 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[24\] " "Pin A_in\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[25\] " "Pin A_in\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 395 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[26\] " "Pin A_in\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 396 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[27\] " "Pin A_in\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 397 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[28\] " "Pin A_in\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 398 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[29\] " "Pin A_in\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 399 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[30\] " "Pin A_in\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 400 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_in\[31\] " "Pin A_in\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { A_in[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 401 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[0\] " "Pin B_in\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 402 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[1\] " "Pin B_in\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 403 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[2\] " "Pin B_in\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 404 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[3\] " "Pin B_in\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 405 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[4\] " "Pin B_in\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 406 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[5\] " "Pin B_in\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[6\] " "Pin B_in\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[7\] " "Pin B_in\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[8\] " "Pin B_in\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 410 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[9\] " "Pin B_in\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 411 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[10\] " "Pin B_in\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 412 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[11\] " "Pin B_in\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 413 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[12\] " "Pin B_in\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 414 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[13\] " "Pin B_in\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 415 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[14\] " "Pin B_in\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 416 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[15\] " "Pin B_in\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 417 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[16\] " "Pin B_in\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 418 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[17\] " "Pin B_in\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 419 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[18\] " "Pin B_in\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 420 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[19\] " "Pin B_in\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[20\] " "Pin B_in\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 422 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[21\] " "Pin B_in\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[22\] " "Pin B_in\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 424 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[23\] " "Pin B_in\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 425 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[24\] " "Pin B_in\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 426 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[25\] " "Pin B_in\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 427 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[26\] " "Pin B_in\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 428 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[27\] " "Pin B_in\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 429 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[28\] " "Pin B_in\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 430 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[29\] " "Pin B_in\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 431 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[30\] " "Pin B_in\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 432 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_in\[31\] " "Pin B_in\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { B_in[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 433 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[0\] " "Pin ALU_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 434 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[1\] " "Pin ALU_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 435 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[2\] " "Pin ALU_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 436 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[3\] " "Pin ALU_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 437 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[4\] " "Pin ALU_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 438 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[5\] " "Pin ALU_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 439 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[6\] " "Pin ALU_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 440 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[7\] " "Pin ALU_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 441 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[8\] " "Pin ALU_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 442 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[9\] " "Pin ALU_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 443 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[10\] " "Pin ALU_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 444 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[11\] " "Pin ALU_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 445 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[12\] " "Pin ALU_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 446 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[13\] " "Pin ALU_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 447 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[14\] " "Pin ALU_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 448 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[15\] " "Pin ALU_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 449 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[16\] " "Pin ALU_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 450 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[17\] " "Pin ALU_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 451 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[18\] " "Pin ALU_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 452 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[19\] " "Pin ALU_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 453 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[20\] " "Pin ALU_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 454 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[21\] " "Pin ALU_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 455 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[22\] " "Pin ALU_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 456 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[23\] " "Pin ALU_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 457 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[24\] " "Pin ALU_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 458 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[25\] " "Pin ALU_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 459 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[26\] " "Pin ALU_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 460 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[27\] " "Pin ALU_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 461 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[28\] " "Pin ALU_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 462 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[29\] " "Pin ALU_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 463 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[30\] " "Pin ALU_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 464 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_out\[31\] " "Pin ALU_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 465 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[0\] " "Pin ALUShift_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 466 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[1\] " "Pin ALUShift_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 467 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[2\] " "Pin ALUShift_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 468 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[3\] " "Pin ALUShift_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 469 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[4\] " "Pin ALUShift_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 470 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[5\] " "Pin ALUShift_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 471 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[6\] " "Pin ALUShift_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 472 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[7\] " "Pin ALUShift_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 473 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[8\] " "Pin ALUShift_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 474 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[9\] " "Pin ALUShift_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 475 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[10\] " "Pin ALUShift_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 476 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[11\] " "Pin ALUShift_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 477 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[12\] " "Pin ALUShift_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 478 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[13\] " "Pin ALUShift_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 479 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[14\] " "Pin ALUShift_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 480 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[15\] " "Pin ALUShift_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 481 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[16\] " "Pin ALUShift_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 482 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[17\] " "Pin ALUShift_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 483 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[18\] " "Pin ALUShift_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 484 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[19\] " "Pin ALUShift_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 485 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[20\] " "Pin ALUShift_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 486 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[21\] " "Pin ALUShift_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 487 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[22\] " "Pin ALUShift_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 488 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[23\] " "Pin ALUShift_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 489 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[24\] " "Pin ALUShift_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 490 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[25\] " "Pin ALUShift_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 491 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[26\] " "Pin ALUShift_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 492 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[27\] " "Pin ALUShift_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 493 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[28\] " "Pin ALUShift_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 494 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[29\] " "Pin ALUShift_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 495 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[30\] " "Pin ALUShift_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 496 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_out\[31\] " "Pin ALUShift_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 497 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[0\] " "Pin Rs_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 498 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[1\] " "Pin Rs_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 499 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[2\] " "Pin Rs_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 500 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[3\] " "Pin Rs_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 501 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[4\] " "Pin Rs_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 502 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[5\] " "Pin Rs_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 503 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[6\] " "Pin Rs_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 504 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[7\] " "Pin Rs_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 505 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[8\] " "Pin Rs_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 506 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[9\] " "Pin Rs_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 507 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[10\] " "Pin Rs_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 508 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[11\] " "Pin Rs_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 509 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[12\] " "Pin Rs_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 510 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[13\] " "Pin Rs_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 511 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[14\] " "Pin Rs_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 512 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[15\] " "Pin Rs_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 513 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[16\] " "Pin Rs_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 514 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[17\] " "Pin Rs_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 515 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[18\] " "Pin Rs_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 516 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[19\] " "Pin Rs_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 517 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[20\] " "Pin Rs_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 518 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[21\] " "Pin Rs_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 519 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[22\] " "Pin Rs_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 520 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[23\] " "Pin Rs_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 521 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[24\] " "Pin Rs_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 522 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[25\] " "Pin Rs_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 523 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[26\] " "Pin Rs_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 524 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[27\] " "Pin Rs_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 525 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[28\] " "Pin Rs_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 526 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[29\] " "Pin Rs_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 527 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[30\] " "Pin Rs_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 528 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_out\[31\] " "Pin Rs_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 529 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[0\] " "Pin Rt_out\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 530 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[1\] " "Pin Rt_out\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 531 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[2\] " "Pin Rt_out\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 532 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[3\] " "Pin Rt_out\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 533 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[4\] " "Pin Rt_out\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 534 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[5\] " "Pin Rt_out\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 535 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[6\] " "Pin Rt_out\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 536 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[7\] " "Pin Rt_out\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 537 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[8\] " "Pin Rt_out\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 538 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[9\] " "Pin Rt_out\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 539 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[10\] " "Pin Rt_out\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 540 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[11\] " "Pin Rt_out\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 541 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[12\] " "Pin Rt_out\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 542 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[13\] " "Pin Rt_out\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 543 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[14\] " "Pin Rt_out\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 544 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[15\] " "Pin Rt_out\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 545 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[16\] " "Pin Rt_out\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 546 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[17\] " "Pin Rt_out\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 547 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[18\] " "Pin Rt_out\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 548 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[19\] " "Pin Rt_out\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 549 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[20\] " "Pin Rt_out\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 550 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[21\] " "Pin Rt_out\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 551 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[22\] " "Pin Rt_out\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 552 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[23\] " "Pin Rt_out\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 553 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[24\] " "Pin Rt_out\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 554 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[25\] " "Pin Rt_out\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 555 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[26\] " "Pin Rt_out\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 556 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[27\] " "Pin Rt_out\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 557 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[28\] " "Pin Rt_out\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 558 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[29\] " "Pin Rt_out\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 559 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[30\] " "Pin Rt_out\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 560 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_out\[31\] " "Pin Rt_out\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_out[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 561 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[0\] " "Pin Rd_in\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 562 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[1\] " "Pin Rd_in\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 563 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[2\] " "Pin Rd_in\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 564 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[3\] " "Pin Rd_in\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 565 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[4\] " "Pin Rd_in\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 566 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[5\] " "Pin Rd_in\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[5] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 567 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[6\] " "Pin Rd_in\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[6] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 568 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[7\] " "Pin Rd_in\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[7] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 569 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[8\] " "Pin Rd_in\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[8] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 570 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[9\] " "Pin Rd_in\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[9] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 571 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[10\] " "Pin Rd_in\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[10] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 572 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[11\] " "Pin Rd_in\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[11] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 573 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[12\] " "Pin Rd_in\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[12] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 574 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[13\] " "Pin Rd_in\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[13] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 575 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[14\] " "Pin Rd_in\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[14] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 576 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[15\] " "Pin Rd_in\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[15] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 577 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[16\] " "Pin Rd_in\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[16] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 578 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[17\] " "Pin Rd_in\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[17] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 579 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[18\] " "Pin Rd_in\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[18] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 580 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[19\] " "Pin Rd_in\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[19] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 581 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[20\] " "Pin Rd_in\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[20] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 582 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[21\] " "Pin Rd_in\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[21] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 583 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[22\] " "Pin Rd_in\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[22] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 584 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[23\] " "Pin Rd_in\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[23] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 585 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[24\] " "Pin Rd_in\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[24] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 586 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[25\] " "Pin Rd_in\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[25] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 587 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[26\] " "Pin Rd_in\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[26] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 588 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[27\] " "Pin Rd_in\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[27] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 589 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[28\] " "Pin Rd_in\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[28] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 590 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[29\] " "Pin Rd_in\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[29] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 591 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[30\] " "Pin Rd_in\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[30] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 592 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_in\[31\] " "Pin Rd_in\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_in[31] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 24 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 593 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_addr\[0\] " "Pin Rt_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_addr[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 594 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_addr\[1\] " "Pin Rt_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_addr[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 595 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_addr\[2\] " "Pin Rt_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_addr[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 596 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_addr\[3\] " "Pin Rt_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_addr[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 597 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt_addr\[4\] " "Pin Rt_addr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rt_addr[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rt_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 598 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[0\] " "Pin Rd_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_addr[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 599 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[1\] " "Pin Rd_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_addr[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 600 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[2\] " "Pin Rd_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_addr[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 601 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[3\] " "Pin Rd_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_addr[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 602 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[4\] " "Pin Rd_addr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_addr[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 603 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_addr\[0\] " "Pin Rs_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_addr[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 604 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_addr\[1\] " "Pin Rs_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_addr[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 605 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_addr\[2\] " "Pin Rs_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_addr[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 606 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_addr\[3\] " "Pin Rs_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_addr[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 607 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs_addr\[4\] " "Pin Rs_addr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rs_addr[4] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 25 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rs_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 608 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "condition\[0\] " "Pin condition\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { condition[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 26 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { condition[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 609 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "condition\[1\] " "Pin condition\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { condition[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 26 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { condition[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 610 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "condition\[2\] " "Pin condition\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { condition[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 26 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { condition[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 611 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_SrcB\[0\] " "Pin ALU_SrcB\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_SrcB[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 26 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_SrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 612 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_SrcB\[1\] " "Pin ALU_SrcB\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_SrcB[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 26 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_SrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 613 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_SrcB\[2\] " "Pin ALU_SrcB\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_SrcB[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 26 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_SrcB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 614 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_op\[0\] " "Pin ALU_op\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_op[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 615 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_op\[1\] " "Pin ALU_op\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_op[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 616 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_op\[2\] " "Pin ALU_op\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_op[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 617 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_op\[3\] " "Pin ALU_op\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_op[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 618 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_write_byte_en\[0\] " "Pin Rd_write_byte_en\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_write_byte_en[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_write_byte_en[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 619 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_write_byte_en\[1\] " "Pin Rd_write_byte_en\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_write_byte_en[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_write_byte_en[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 620 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_write_byte_en\[2\] " "Pin Rd_write_byte_en\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_write_byte_en[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_write_byte_en[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 621 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_write_byte_en\[3\] " "Pin Rd_write_byte_en\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Rd_write_byte_en[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_write_byte_en[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 622 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_byte_write\[0\] " "Pin Mem_byte_write\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_byte_write[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_byte_write[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 623 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_byte_write\[1\] " "Pin Mem_byte_write\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_byte_write[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_byte_write[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 624 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_byte_write\[2\] " "Pin Mem_byte_write\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_byte_write[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_byte_write[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 625 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem_byte_write\[3\] " "Pin Mem_byte_write\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Mem_byte_write[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 27 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem_byte_write[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 626 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[0\] " "Pin RegDst\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { RegDst[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 28 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 627 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[1\] " "Pin RegDst\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { RegDst[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 28 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 628 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemtoReg\[0\] " "Pin MemtoReg\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemtoReg[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 28 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemtoReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 629 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemtoReg\[1\] " "Pin MemtoReg\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemtoReg[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 28 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemtoReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 630 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_source\[0\] " "Pin PC_source\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_source[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 28 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_source[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 631 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_source\[1\] " "Pin PC_source\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_source[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 28 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_source[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 632 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_op\[0\] " "Pin Shift_op\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_op[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 28 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 633 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_op\[1\] " "Pin Shift_op\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_op[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 28 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 634 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_SrcA " "Pin ALU_SrcA not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_SrcA } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_SrcA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 640 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ex_top " "Pin Ex_top not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Ex_top } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ex_top } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 641 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Shift_amountSrc " "Pin Shift_amountSrc not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Shift_amountSrc } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shift_amountSrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 642 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUShift_Sel " "Pin ALUShift_Sel not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUShift_Sel } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUShift_Sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 643 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_write_cond " "Pin PC_write_cond not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_write_cond } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_write_cond } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 644 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_write_en " "Pin PC_write_en not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_write_en } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_write_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 645 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD " "Pin IorD not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IorD } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IorD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 646 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_write_en " "Pin IR_write_en not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { IR_write_en } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_write_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 647 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addreg_write_en " "Pin Addreg_write_en not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Addreg_write_en } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 29 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Addreg_write_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 648 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero " "Pin Zero not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Zero } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 30 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 649 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Less " "Pin Less not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Less } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 30 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Less } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 650 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Overflow " "Pin Overflow not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Overflow } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 30 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 651 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { state[0] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 31 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 635 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { state[1] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 31 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 636 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Pin state\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { state[2] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 31 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 637 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Pin state\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { state[3] } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 31 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 638 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDt0 " "Pin RegDt0 not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { RegDt0 } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 33 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDt0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 652 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 22 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 639 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1370873340414 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1370873340414 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1370873341865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Multiple_Cycles_CPU.sdc " "Synopsys Design Constraints File file not found: 'Multiple_Cycles_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1370873341899 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1370873341899 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1370873342301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1370873343759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IRegister:iregister\|IR_out\[26\] " "Destination node IRegister:iregister\|IR_out\[26\]" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 7 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRegister:iregister|IR_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 964 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1370873343759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IRegister:iregister\|IR_out\[27\] " "Destination node IRegister:iregister\|IR_out\[27\]" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 7 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRegister:iregister|IR_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 965 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1370873343759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IRegister:iregister\|IR_out\[28\] " "Destination node IRegister:iregister\|IR_out\[28\]" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 7 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRegister:iregister|IR_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 966 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1370873343759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IRegister:iregister\|IR_out\[29\] " "Destination node IRegister:iregister\|IR_out\[29\]" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 7 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRegister:iregister|IR_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 967 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1370873343759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IRegister:iregister\|IR_out\[30\] " "Destination node IRegister:iregister\|IR_out\[30\]" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 7 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRegister:iregister|IR_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 968 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1370873343759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IRegister:iregister\|IR_out\[31\] " "Destination node IRegister:iregister\|IR_out\[31\]" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 7 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRegister:iregister|IR_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 969 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1370873343759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller\|state.S6 " "Destination node Controller:controller\|state.S6" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 16 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|state.S6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 1077 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1370873343759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller\|state.S8 " "Destination node Controller:controller\|state.S8" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 16 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|state.S8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 1075 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1370873343759 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1370873343759 ""}  } { { "f:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 22 0 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 639 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1370873343759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:controller\|condition~0  " "Automatically promoted node Controller:controller\|condition~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1370873343760 ""}  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 5 -1 0 } } { "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|condition~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 0 { 0 ""} 0 18183 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1370873343760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1370873345865 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1370873345912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1370873345917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1370873345976 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1370873346046 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1370873346093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1370873348295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1370873348355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1370873348355 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "570 unused 3.3V 0 570 0 " "Number of I/O pins in group: 570 (unused VREF, 3.3V VCCIO, 0 input, 570 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1370873348402 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1370873348402 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1370873348402 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1370873348405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1370873348405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1370873348405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1370873348405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1370873348405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1370873348405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1370873348405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1370873348405 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1370873348405 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1370873348405 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1370873349495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1370873353337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1370873363335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1370873363493 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1370873439118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:36 " "Fitter placement operations ending: elapsed time is 00:01:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1370873439118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1370873442500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "69 X48_Y13 X59_Y25 " "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } { { "loc" "" { Generic "F:/altera/Multiple_Cycles_CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} 48 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1370873468962 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1370873468962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:13 " "Fitter routing operations ending: elapsed time is 00:02:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1370873549085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1370873549092 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1370873549092 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1370873549650 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "570 " "Found 570 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[0\] 0 " "Pin \"PC_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[1\] 0 " "Pin \"PC_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[2\] 0 " "Pin \"PC_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[3\] 0 " "Pin \"PC_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[4\] 0 " "Pin \"PC_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[5\] 0 " "Pin \"PC_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[6\] 0 " "Pin \"PC_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[7\] 0 " "Pin \"PC_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[8\] 0 " "Pin \"PC_in\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[9\] 0 " "Pin \"PC_in\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[10\] 0 " "Pin \"PC_in\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[11\] 0 " "Pin \"PC_in\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[12\] 0 " "Pin \"PC_in\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[13\] 0 " "Pin \"PC_in\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[14\] 0 " "Pin \"PC_in\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[15\] 0 " "Pin \"PC_in\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[16\] 0 " "Pin \"PC_in\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[17\] 0 " "Pin \"PC_in\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[18\] 0 " "Pin \"PC_in\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[19\] 0 " "Pin \"PC_in\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[20\] 0 " "Pin \"PC_in\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[21\] 0 " "Pin \"PC_in\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[22\] 0 " "Pin \"PC_in\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[23\] 0 " "Pin \"PC_in\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[24\] 0 " "Pin \"PC_in\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[25\] 0 " "Pin \"PC_in\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[26\] 0 " "Pin \"PC_in\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[27\] 0 " "Pin \"PC_in\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[28\] 0 " "Pin \"PC_in\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[29\] 0 " "Pin \"PC_in\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[30\] 0 " "Pin \"PC_in\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_in\[31\] 0 " "Pin \"PC_in\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[0\] 0 " "Pin \"PC_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[1\] 0 " "Pin \"PC_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[2\] 0 " "Pin \"PC_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[3\] 0 " "Pin \"PC_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[4\] 0 " "Pin \"PC_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[5\] 0 " "Pin \"PC_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[6\] 0 " "Pin \"PC_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[7\] 0 " "Pin \"PC_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[8\] 0 " "Pin \"PC_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[9\] 0 " "Pin \"PC_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[10\] 0 " "Pin \"PC_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[11\] 0 " "Pin \"PC_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[12\] 0 " "Pin \"PC_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[13\] 0 " "Pin \"PC_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[14\] 0 " "Pin \"PC_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[15\] 0 " "Pin \"PC_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[16\] 0 " "Pin \"PC_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[17\] 0 " "Pin \"PC_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[18\] 0 " "Pin \"PC_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[19\] 0 " "Pin \"PC_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[20\] 0 " "Pin \"PC_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[21\] 0 " "Pin \"PC_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[22\] 0 " "Pin \"PC_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[23\] 0 " "Pin \"PC_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[24\] 0 " "Pin \"PC_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[25\] 0 " "Pin \"PC_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[26\] 0 " "Pin \"PC_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[27\] 0 " "Pin \"PC_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[28\] 0 " "Pin \"PC_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[29\] 0 " "Pin \"PC_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[30\] 0 " "Pin \"PC_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[31\] 0 " "Pin \"PC_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[0\] 0 " "Pin \"Mem_addr_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[1\] 0 " "Pin \"Mem_addr_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[2\] 0 " "Pin \"Mem_addr_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[3\] 0 " "Pin \"Mem_addr_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[4\] 0 " "Pin \"Mem_addr_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[5\] 0 " "Pin \"Mem_addr_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[6\] 0 " "Pin \"Mem_addr_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[7\] 0 " "Pin \"Mem_addr_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[8\] 0 " "Pin \"Mem_addr_in\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[9\] 0 " "Pin \"Mem_addr_in\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[10\] 0 " "Pin \"Mem_addr_in\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[11\] 0 " "Pin \"Mem_addr_in\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[12\] 0 " "Pin \"Mem_addr_in\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[13\] 0 " "Pin \"Mem_addr_in\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[14\] 0 " "Pin \"Mem_addr_in\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[15\] 0 " "Pin \"Mem_addr_in\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[16\] 0 " "Pin \"Mem_addr_in\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[17\] 0 " "Pin \"Mem_addr_in\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[18\] 0 " "Pin \"Mem_addr_in\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[19\] 0 " "Pin \"Mem_addr_in\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[20\] 0 " "Pin \"Mem_addr_in\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[21\] 0 " "Pin \"Mem_addr_in\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[22\] 0 " "Pin \"Mem_addr_in\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[23\] 0 " "Pin \"Mem_addr_in\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[24\] 0 " "Pin \"Mem_addr_in\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[25\] 0 " "Pin \"Mem_addr_in\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[26\] 0 " "Pin \"Mem_addr_in\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[27\] 0 " "Pin \"Mem_addr_in\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[28\] 0 " "Pin \"Mem_addr_in\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[29\] 0 " "Pin \"Mem_addr_in\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[30\] 0 " "Pin \"Mem_addr_in\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_addr_in\[31\] 0 " "Pin \"Mem_addr_in\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[0\] 0 " "Pin \"Mem_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[1\] 0 " "Pin \"Mem_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[2\] 0 " "Pin \"Mem_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[3\] 0 " "Pin \"Mem_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[4\] 0 " "Pin \"Mem_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[5\] 0 " "Pin \"Mem_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[6\] 0 " "Pin \"Mem_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[7\] 0 " "Pin \"Mem_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[8\] 0 " "Pin \"Mem_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[9\] 0 " "Pin \"Mem_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[10\] 0 " "Pin \"Mem_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[11\] 0 " "Pin \"Mem_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[12\] 0 " "Pin \"Mem_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[13\] 0 " "Pin \"Mem_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[14\] 0 " "Pin \"Mem_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[15\] 0 " "Pin \"Mem_data_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[16\] 0 " "Pin \"Mem_data_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[17\] 0 " "Pin \"Mem_data_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[18\] 0 " "Pin \"Mem_data_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[19\] 0 " "Pin \"Mem_data_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[20\] 0 " "Pin \"Mem_data_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[21\] 0 " "Pin \"Mem_data_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[22\] 0 " "Pin \"Mem_data_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[23\] 0 " "Pin \"Mem_data_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[24\] 0 " "Pin \"Mem_data_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[25\] 0 " "Pin \"Mem_data_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[26\] 0 " "Pin \"Mem_data_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[27\] 0 " "Pin \"Mem_data_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[28\] 0 " "Pin \"Mem_data_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[29\] 0 " "Pin \"Mem_data_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[30\] 0 " "Pin \"Mem_data_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_out\[31\] 0 " "Pin \"Mem_data_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[0\] 0 " "Pin \"IR_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[1\] 0 " "Pin \"IR_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[2\] 0 " "Pin \"IR_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[3\] 0 " "Pin \"IR_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[4\] 0 " "Pin \"IR_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[5\] 0 " "Pin \"IR_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[6\] 0 " "Pin \"IR_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[7\] 0 " "Pin \"IR_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[8\] 0 " "Pin \"IR_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[9\] 0 " "Pin \"IR_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[10\] 0 " "Pin \"IR_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[11\] 0 " "Pin \"IR_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[12\] 0 " "Pin \"IR_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[13\] 0 " "Pin \"IR_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[14\] 0 " "Pin \"IR_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[15\] 0 " "Pin \"IR_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[16\] 0 " "Pin \"IR_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[17\] 0 " "Pin \"IR_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[18\] 0 " "Pin \"IR_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[19\] 0 " "Pin \"IR_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[20\] 0 " "Pin \"IR_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[21\] 0 " "Pin \"IR_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[22\] 0 " "Pin \"IR_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[23\] 0 " "Pin \"IR_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[24\] 0 " "Pin \"IR_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[25\] 0 " "Pin \"IR_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[26\] 0 " "Pin \"IR_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[27\] 0 " "Pin \"IR_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[28\] 0 " "Pin \"IR_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[29\] 0 " "Pin \"IR_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[30\] 0 " "Pin \"IR_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[31\] 0 " "Pin \"IR_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[0\] 0 " "Pin \"AddrReg_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[1\] 0 " "Pin \"AddrReg_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[2\] 0 " "Pin \"AddrReg_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[3\] 0 " "Pin \"AddrReg_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[4\] 0 " "Pin \"AddrReg_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[5\] 0 " "Pin \"AddrReg_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[6\] 0 " "Pin \"AddrReg_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[7\] 0 " "Pin \"AddrReg_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[8\] 0 " "Pin \"AddrReg_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[9\] 0 " "Pin \"AddrReg_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[10\] 0 " "Pin \"AddrReg_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[11\] 0 " "Pin \"AddrReg_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[12\] 0 " "Pin \"AddrReg_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[13\] 0 " "Pin \"AddrReg_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[14\] 0 " "Pin \"AddrReg_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[15\] 0 " "Pin \"AddrReg_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[16\] 0 " "Pin \"AddrReg_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[17\] 0 " "Pin \"AddrReg_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[18\] 0 " "Pin \"AddrReg_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[19\] 0 " "Pin \"AddrReg_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[20\] 0 " "Pin \"AddrReg_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[21\] 0 " "Pin \"AddrReg_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[22\] 0 " "Pin \"AddrReg_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[23\] 0 " "Pin \"AddrReg_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[24\] 0 " "Pin \"AddrReg_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[25\] 0 " "Pin \"AddrReg_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[26\] 0 " "Pin \"AddrReg_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[27\] 0 " "Pin \"AddrReg_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[28\] 0 " "Pin \"AddrReg_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[29\] 0 " "Pin \"AddrReg_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[30\] 0 " "Pin \"AddrReg_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrReg_out\[31\] 0 " "Pin \"AddrReg_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[0\] 0 " "Pin \"Mem_data_shift\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[1\] 0 " "Pin \"Mem_data_shift\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[2\] 0 " "Pin \"Mem_data_shift\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[3\] 0 " "Pin \"Mem_data_shift\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[4\] 0 " "Pin \"Mem_data_shift\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[5\] 0 " "Pin \"Mem_data_shift\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[6\] 0 " "Pin \"Mem_data_shift\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[7\] 0 " "Pin \"Mem_data_shift\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[8\] 0 " "Pin \"Mem_data_shift\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[9\] 0 " "Pin \"Mem_data_shift\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[10\] 0 " "Pin \"Mem_data_shift\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[11\] 0 " "Pin \"Mem_data_shift\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[12\] 0 " "Pin \"Mem_data_shift\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[13\] 0 " "Pin \"Mem_data_shift\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[14\] 0 " "Pin \"Mem_data_shift\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[15\] 0 " "Pin \"Mem_data_shift\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[16\] 0 " "Pin \"Mem_data_shift\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[17\] 0 " "Pin \"Mem_data_shift\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[18\] 0 " "Pin \"Mem_data_shift\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[19\] 0 " "Pin \"Mem_data_shift\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[20\] 0 " "Pin \"Mem_data_shift\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[21\] 0 " "Pin \"Mem_data_shift\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[22\] 0 " "Pin \"Mem_data_shift\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[23\] 0 " "Pin \"Mem_data_shift\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[24\] 0 " "Pin \"Mem_data_shift\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[25\] 0 " "Pin \"Mem_data_shift\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[26\] 0 " "Pin \"Mem_data_shift\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[27\] 0 " "Pin \"Mem_data_shift\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[28\] 0 " "Pin \"Mem_data_shift\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[29\] 0 " "Pin \"Mem_data_shift\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[30\] 0 " "Pin \"Mem_data_shift\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_data_shift\[31\] 0 " "Pin \"Mem_data_shift\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[0\] 0 " "Pin \"Reg_data_shift\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[1\] 0 " "Pin \"Reg_data_shift\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[2\] 0 " "Pin \"Reg_data_shift\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[3\] 0 " "Pin \"Reg_data_shift\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[4\] 0 " "Pin \"Reg_data_shift\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[5\] 0 " "Pin \"Reg_data_shift\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[6\] 0 " "Pin \"Reg_data_shift\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[7\] 0 " "Pin \"Reg_data_shift\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[8\] 0 " "Pin \"Reg_data_shift\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[9\] 0 " "Pin \"Reg_data_shift\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[10\] 0 " "Pin \"Reg_data_shift\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[11\] 0 " "Pin \"Reg_data_shift\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[12\] 0 " "Pin \"Reg_data_shift\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[13\] 0 " "Pin \"Reg_data_shift\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[14\] 0 " "Pin \"Reg_data_shift\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[15\] 0 " "Pin \"Reg_data_shift\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[16\] 0 " "Pin \"Reg_data_shift\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[17\] 0 " "Pin \"Reg_data_shift\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[18\] 0 " "Pin \"Reg_data_shift\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[19\] 0 " "Pin \"Reg_data_shift\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[20\] 0 " "Pin \"Reg_data_shift\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[21\] 0 " "Pin \"Reg_data_shift\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[22\] 0 " "Pin \"Reg_data_shift\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[23\] 0 " "Pin \"Reg_data_shift\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[24\] 0 " "Pin \"Reg_data_shift\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[25\] 0 " "Pin \"Reg_data_shift\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[26\] 0 " "Pin \"Reg_data_shift\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[27\] 0 " "Pin \"Reg_data_shift\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[28\] 0 " "Pin \"Reg_data_shift\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[29\] 0 " "Pin \"Reg_data_shift\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[30\] 0 " "Pin \"Reg_data_shift\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_data_shift\[31\] 0 " "Pin \"Reg_data_shift\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[0\] 0 " "Pin \"Shift_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[1\] 0 " "Pin \"Shift_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[2\] 0 " "Pin \"Shift_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[3\] 0 " "Pin \"Shift_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[4\] 0 " "Pin \"Shift_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[5\] 0 " "Pin \"Shift_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[6\] 0 " "Pin \"Shift_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[7\] 0 " "Pin \"Shift_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[8\] 0 " "Pin \"Shift_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[9\] 0 " "Pin \"Shift_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[10\] 0 " "Pin \"Shift_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[11\] 0 " "Pin \"Shift_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[12\] 0 " "Pin \"Shift_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[13\] 0 " "Pin \"Shift_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[14\] 0 " "Pin \"Shift_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[15\] 0 " "Pin \"Shift_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[16\] 0 " "Pin \"Shift_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[17\] 0 " "Pin \"Shift_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[18\] 0 " "Pin \"Shift_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[19\] 0 " "Pin \"Shift_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[20\] 0 " "Pin \"Shift_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[21\] 0 " "Pin \"Shift_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[22\] 0 " "Pin \"Shift_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[23\] 0 " "Pin \"Shift_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[24\] 0 " "Pin \"Shift_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[25\] 0 " "Pin \"Shift_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[26\] 0 " "Pin \"Shift_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[27\] 0 " "Pin \"Shift_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[28\] 0 " "Pin \"Shift_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[29\] 0 " "Pin \"Shift_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[30\] 0 " "Pin \"Shift_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_out\[31\] 0 " "Pin \"Shift_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[0\] 0 " "Pin \"A_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[1\] 0 " "Pin \"A_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[2\] 0 " "Pin \"A_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[3\] 0 " "Pin \"A_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[4\] 0 " "Pin \"A_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[5\] 0 " "Pin \"A_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[6\] 0 " "Pin \"A_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[7\] 0 " "Pin \"A_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[8\] 0 " "Pin \"A_in\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[9\] 0 " "Pin \"A_in\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[10\] 0 " "Pin \"A_in\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[11\] 0 " "Pin \"A_in\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[12\] 0 " "Pin \"A_in\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[13\] 0 " "Pin \"A_in\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[14\] 0 " "Pin \"A_in\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[15\] 0 " "Pin \"A_in\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[16\] 0 " "Pin \"A_in\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[17\] 0 " "Pin \"A_in\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[18\] 0 " "Pin \"A_in\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[19\] 0 " "Pin \"A_in\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[20\] 0 " "Pin \"A_in\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[21\] 0 " "Pin \"A_in\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[22\] 0 " "Pin \"A_in\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[23\] 0 " "Pin \"A_in\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[24\] 0 " "Pin \"A_in\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[25\] 0 " "Pin \"A_in\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[26\] 0 " "Pin \"A_in\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[27\] 0 " "Pin \"A_in\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[28\] 0 " "Pin \"A_in\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[29\] 0 " "Pin \"A_in\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[30\] 0 " "Pin \"A_in\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_in\[31\] 0 " "Pin \"A_in\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[0\] 0 " "Pin \"B_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[1\] 0 " "Pin \"B_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[2\] 0 " "Pin \"B_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[3\] 0 " "Pin \"B_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[4\] 0 " "Pin \"B_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[5\] 0 " "Pin \"B_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[6\] 0 " "Pin \"B_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[7\] 0 " "Pin \"B_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[8\] 0 " "Pin \"B_in\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[9\] 0 " "Pin \"B_in\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[10\] 0 " "Pin \"B_in\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[11\] 0 " "Pin \"B_in\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[12\] 0 " "Pin \"B_in\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[13\] 0 " "Pin \"B_in\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[14\] 0 " "Pin \"B_in\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[15\] 0 " "Pin \"B_in\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[16\] 0 " "Pin \"B_in\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[17\] 0 " "Pin \"B_in\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[18\] 0 " "Pin \"B_in\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[19\] 0 " "Pin \"B_in\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[20\] 0 " "Pin \"B_in\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[21\] 0 " "Pin \"B_in\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[22\] 0 " "Pin \"B_in\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[23\] 0 " "Pin \"B_in\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[24\] 0 " "Pin \"B_in\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[25\] 0 " "Pin \"B_in\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[26\] 0 " "Pin \"B_in\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[27\] 0 " "Pin \"B_in\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[28\] 0 " "Pin \"B_in\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[29\] 0 " "Pin \"B_in\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[30\] 0 " "Pin \"B_in\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_in\[31\] 0 " "Pin \"B_in\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[0\] 0 " "Pin \"ALU_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[1\] 0 " "Pin \"ALU_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[2\] 0 " "Pin \"ALU_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[3\] 0 " "Pin \"ALU_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[4\] 0 " "Pin \"ALU_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[5\] 0 " "Pin \"ALU_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[6\] 0 " "Pin \"ALU_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[7\] 0 " "Pin \"ALU_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[8\] 0 " "Pin \"ALU_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[9\] 0 " "Pin \"ALU_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[10\] 0 " "Pin \"ALU_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[11\] 0 " "Pin \"ALU_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[12\] 0 " "Pin \"ALU_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[13\] 0 " "Pin \"ALU_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[14\] 0 " "Pin \"ALU_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[15\] 0 " "Pin \"ALU_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[16\] 0 " "Pin \"ALU_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[17\] 0 " "Pin \"ALU_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[18\] 0 " "Pin \"ALU_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[19\] 0 " "Pin \"ALU_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[20\] 0 " "Pin \"ALU_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[21\] 0 " "Pin \"ALU_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[22\] 0 " "Pin \"ALU_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[23\] 0 " "Pin \"ALU_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[24\] 0 " "Pin \"ALU_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[25\] 0 " "Pin \"ALU_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[26\] 0 " "Pin \"ALU_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[27\] 0 " "Pin \"ALU_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[28\] 0 " "Pin \"ALU_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[29\] 0 " "Pin \"ALU_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[30\] 0 " "Pin \"ALU_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_out\[31\] 0 " "Pin \"ALU_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[0\] 0 " "Pin \"ALUShift_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[1\] 0 " "Pin \"ALUShift_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[2\] 0 " "Pin \"ALUShift_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[3\] 0 " "Pin \"ALUShift_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[4\] 0 " "Pin \"ALUShift_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[5\] 0 " "Pin \"ALUShift_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[6\] 0 " "Pin \"ALUShift_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[7\] 0 " "Pin \"ALUShift_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[8\] 0 " "Pin \"ALUShift_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[9\] 0 " "Pin \"ALUShift_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[10\] 0 " "Pin \"ALUShift_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[11\] 0 " "Pin \"ALUShift_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[12\] 0 " "Pin \"ALUShift_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[13\] 0 " "Pin \"ALUShift_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[14\] 0 " "Pin \"ALUShift_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[15\] 0 " "Pin \"ALUShift_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[16\] 0 " "Pin \"ALUShift_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[17\] 0 " "Pin \"ALUShift_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[18\] 0 " "Pin \"ALUShift_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[19\] 0 " "Pin \"ALUShift_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[20\] 0 " "Pin \"ALUShift_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[21\] 0 " "Pin \"ALUShift_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[22\] 0 " "Pin \"ALUShift_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[23\] 0 " "Pin \"ALUShift_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[24\] 0 " "Pin \"ALUShift_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[25\] 0 " "Pin \"ALUShift_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[26\] 0 " "Pin \"ALUShift_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[27\] 0 " "Pin \"ALUShift_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[28\] 0 " "Pin \"ALUShift_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[29\] 0 " "Pin \"ALUShift_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[30\] 0 " "Pin \"ALUShift_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_out\[31\] 0 " "Pin \"ALUShift_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[0\] 0 " "Pin \"Rs_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[1\] 0 " "Pin \"Rs_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[2\] 0 " "Pin \"Rs_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[3\] 0 " "Pin \"Rs_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[4\] 0 " "Pin \"Rs_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[5\] 0 " "Pin \"Rs_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[6\] 0 " "Pin \"Rs_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[7\] 0 " "Pin \"Rs_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[8\] 0 " "Pin \"Rs_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[9\] 0 " "Pin \"Rs_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[10\] 0 " "Pin \"Rs_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[11\] 0 " "Pin \"Rs_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[12\] 0 " "Pin \"Rs_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[13\] 0 " "Pin \"Rs_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[14\] 0 " "Pin \"Rs_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[15\] 0 " "Pin \"Rs_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[16\] 0 " "Pin \"Rs_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[17\] 0 " "Pin \"Rs_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[18\] 0 " "Pin \"Rs_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[19\] 0 " "Pin \"Rs_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[20\] 0 " "Pin \"Rs_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[21\] 0 " "Pin \"Rs_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[22\] 0 " "Pin \"Rs_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[23\] 0 " "Pin \"Rs_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[24\] 0 " "Pin \"Rs_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[25\] 0 " "Pin \"Rs_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[26\] 0 " "Pin \"Rs_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[27\] 0 " "Pin \"Rs_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[28\] 0 " "Pin \"Rs_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[29\] 0 " "Pin \"Rs_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[30\] 0 " "Pin \"Rs_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_out\[31\] 0 " "Pin \"Rs_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[0\] 0 " "Pin \"Rt_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[1\] 0 " "Pin \"Rt_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[2\] 0 " "Pin \"Rt_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[3\] 0 " "Pin \"Rt_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[4\] 0 " "Pin \"Rt_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[5\] 0 " "Pin \"Rt_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[6\] 0 " "Pin \"Rt_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[7\] 0 " "Pin \"Rt_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[8\] 0 " "Pin \"Rt_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[9\] 0 " "Pin \"Rt_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[10\] 0 " "Pin \"Rt_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[11\] 0 " "Pin \"Rt_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[12\] 0 " "Pin \"Rt_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[13\] 0 " "Pin \"Rt_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[14\] 0 " "Pin \"Rt_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[15\] 0 " "Pin \"Rt_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[16\] 0 " "Pin \"Rt_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[17\] 0 " "Pin \"Rt_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[18\] 0 " "Pin \"Rt_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[19\] 0 " "Pin \"Rt_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[20\] 0 " "Pin \"Rt_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[21\] 0 " "Pin \"Rt_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[22\] 0 " "Pin \"Rt_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[23\] 0 " "Pin \"Rt_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[24\] 0 " "Pin \"Rt_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[25\] 0 " "Pin \"Rt_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[26\] 0 " "Pin \"Rt_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[27\] 0 " "Pin \"Rt_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[28\] 0 " "Pin \"Rt_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[29\] 0 " "Pin \"Rt_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[30\] 0 " "Pin \"Rt_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_out\[31\] 0 " "Pin \"Rt_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[0\] 0 " "Pin \"Rd_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[1\] 0 " "Pin \"Rd_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[2\] 0 " "Pin \"Rd_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[3\] 0 " "Pin \"Rd_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[4\] 0 " "Pin \"Rd_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[5\] 0 " "Pin \"Rd_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[6\] 0 " "Pin \"Rd_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[7\] 0 " "Pin \"Rd_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[8\] 0 " "Pin \"Rd_in\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[9\] 0 " "Pin \"Rd_in\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[10\] 0 " "Pin \"Rd_in\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[11\] 0 " "Pin \"Rd_in\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[12\] 0 " "Pin \"Rd_in\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[13\] 0 " "Pin \"Rd_in\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[14\] 0 " "Pin \"Rd_in\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[15\] 0 " "Pin \"Rd_in\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[16\] 0 " "Pin \"Rd_in\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[17\] 0 " "Pin \"Rd_in\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[18\] 0 " "Pin \"Rd_in\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[19\] 0 " "Pin \"Rd_in\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[20\] 0 " "Pin \"Rd_in\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[21\] 0 " "Pin \"Rd_in\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[22\] 0 " "Pin \"Rd_in\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[23\] 0 " "Pin \"Rd_in\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[24\] 0 " "Pin \"Rd_in\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[25\] 0 " "Pin \"Rd_in\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[26\] 0 " "Pin \"Rd_in\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[27\] 0 " "Pin \"Rd_in\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[28\] 0 " "Pin \"Rd_in\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[29\] 0 " "Pin \"Rd_in\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[30\] 0 " "Pin \"Rd_in\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_in\[31\] 0 " "Pin \"Rd_in\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_addr\[0\] 0 " "Pin \"Rt_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_addr\[1\] 0 " "Pin \"Rt_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_addr\[2\] 0 " "Pin \"Rt_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_addr\[3\] 0 " "Pin \"Rt_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt_addr\[4\] 0 " "Pin \"Rt_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_addr\[0\] 0 " "Pin \"Rd_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_addr\[1\] 0 " "Pin \"Rd_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_addr\[2\] 0 " "Pin \"Rd_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_addr\[3\] 0 " "Pin \"Rd_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_addr\[4\] 0 " "Pin \"Rd_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_addr\[0\] 0 " "Pin \"Rs_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_addr\[1\] 0 " "Pin \"Rs_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_addr\[2\] 0 " "Pin \"Rs_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_addr\[3\] 0 " "Pin \"Rs_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs_addr\[4\] 0 " "Pin \"Rs_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "condition\[0\] 0 " "Pin \"condition\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "condition\[1\] 0 " "Pin \"condition\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "condition\[2\] 0 " "Pin \"condition\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_SrcB\[0\] 0 " "Pin \"ALU_SrcB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_SrcB\[1\] 0 " "Pin \"ALU_SrcB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_SrcB\[2\] 0 " "Pin \"ALU_SrcB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_op\[0\] 0 " "Pin \"ALU_op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_op\[1\] 0 " "Pin \"ALU_op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_op\[2\] 0 " "Pin \"ALU_op\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_op\[3\] 0 " "Pin \"ALU_op\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_write_byte_en\[0\] 0 " "Pin \"Rd_write_byte_en\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_write_byte_en\[1\] 0 " "Pin \"Rd_write_byte_en\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_write_byte_en\[2\] 0 " "Pin \"Rd_write_byte_en\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd_write_byte_en\[3\] 0 " "Pin \"Rd_write_byte_en\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_byte_write\[0\] 0 " "Pin \"Mem_byte_write\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_byte_write\[1\] 0 " "Pin \"Mem_byte_write\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_byte_write\[2\] 0 " "Pin \"Mem_byte_write\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mem_byte_write\[3\] 0 " "Pin \"Mem_byte_write\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst\[0\] 0 " "Pin \"RegDst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst\[1\] 0 " "Pin \"RegDst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemtoReg\[0\] 0 " "Pin \"MemtoReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemtoReg\[1\] 0 " "Pin \"MemtoReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_source\[0\] 0 " "Pin \"PC_source\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_source\[1\] 0 " "Pin \"PC_source\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_op\[0\] 0 " "Pin \"Shift_op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_op\[1\] 0 " "Pin \"Shift_op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_SrcA 0 " "Pin \"ALU_SrcA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ex_top 0 " "Pin \"Ex_top\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Shift_amountSrc 0 " "Pin \"Shift_amountSrc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUShift_Sel 0 " "Pin \"ALUShift_Sel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_write_cond 0 " "Pin \"PC_write_cond\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_write_en 0 " "Pin \"PC_write_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD 0 " "Pin \"IorD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_write_en 0 " "Pin \"IR_write_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Addreg_write_en 0 " "Pin \"Addreg_write_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero 0 " "Pin \"Zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Less 0 " "Pin \"Less\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Overflow 0 " "Pin \"Overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDt0 0 " "Pin \"RegDt0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1370873550022 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1370873550022 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1370873552648 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1370873554065 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1370873557196 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1370873559019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera/Multiple_Cycles_CPU/release/Multiple_Cycles_CPU.fit.smsg " "Generated suppressed messages file F:/altera/Multiple_Cycles_CPU/release/Multiple_Cycles_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1370873561521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1370873564816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:12:44 2013 " "Processing ended: Mon Jun 10 22:12:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1370873564816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:00 " "Elapsed time: 00:04:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1370873564816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1370873564816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370873564816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1370873575299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1370873575300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:12:45 2013 " "Processing started: Mon Jun 10 22:12:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1370873575300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1370873575300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1370873575300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1370873575788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1370873575789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:12:46 2013 " "Processing started: Mon Jun 10 22:12:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1370873575789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1370873575789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Multiple_Cycles_CPU -c Multiple_Cycles_CPU " "Command: quartus_sta Multiple_Cycles_CPU -c Multiple_Cycles_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1370873575789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1370873575889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1370873576361 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1370873577740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Multiple_Cycles_CPU.sdc " "Synopsys Design Constraints File file not found: 'Multiple_Cycles_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1370873580376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1370873580376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1370873580433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controller:controller\|state.S7 Controller:controller\|state.S7 " "create_clock -period 1.000 -name Controller:controller\|state.S7 Controller:controller\|state.S7" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1370873580433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controller:controller\|state.S0 Controller:controller\|state.S0 " "create_clock -period 1.000 -name Controller:controller\|state.S0 Controller:controller\|state.S0" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1370873580433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controller:controller\|state.S2 Controller:controller\|state.S2 " "create_clock -period 1.000 -name Controller:controller\|state.S2 Controller:controller\|state.S2" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1370873580433 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1370873580433 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1370873580766 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1370873580789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1370873581339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.339 " "Worst-case setup slack is -20.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.339   -142112.615 Clk  " "  -20.339   -142112.615 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.929       -17.013 Controller:controller\|state.S2  " "  -13.929       -17.013 Controller:controller\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.918        -3.918 Controller:controller\|state.S0  " "   -3.918        -3.918 Controller:controller\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.441       -42.679 Controller:controller\|state.S7  " "   -3.441       -42.679 Controller:controller\|state.S7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1370873581343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.995 " "Worst-case hold slack is -2.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.995       -13.644 Controller:controller\|state.S7  " "   -2.995       -13.644 Controller:controller\|state.S7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.738       -24.743 Clk  " "   -2.738       -24.743 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025         0.000 Controller:controller\|state.S2  " "    0.025         0.000 Controller:controller\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 Controller:controller\|state.S0  " "    0.359         0.000 Controller:controller\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1370873581590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1370873581594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1370873581599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -9610.430 Clk  " "   -1.627     -9610.430 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Controller:controller\|state.S0  " "    0.500         0.000 Controller:controller\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Controller:controller\|state.S2  " "    0.500         0.000 Controller:controller\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Controller:controller\|state.S7  " "    0.500         0.000 Controller:controller\|state.S7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873581614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1370873581614 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1370873582298 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1370873582435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1370873583802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:13:03 2013 " "Processing ended: Mon Jun 10 22:13:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1370873583802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1370873583802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1370873583802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370873583802 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1370873584653 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1370873584656 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1370873585566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.037 " "Worst-case setup slack is -9.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.037    -60484.618 Clk  " "   -9.037    -60484.618 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.165        -7.228 Controller:controller\|state.S2  " "   -6.165        -7.228 Controller:controller\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721        -1.721 Controller:controller\|state.S0  " "   -1.721        -1.721 Controller:controller\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279       -14.351 Controller:controller\|state.S7  " "   -1.279       -14.351 Controller:controller\|state.S7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1370873585578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.736 " "Worst-case hold slack is -1.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736        -9.466 Controller:controller\|state.S7  " "   -1.736        -9.466 Controller:controller\|state.S7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720       -52.177 Clk  " "   -1.720       -52.177 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013         0.000 Controller:controller\|state.S2  " "    0.013         0.000 Controller:controller\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171         0.000 Controller:controller\|state.S0  " "    0.171         0.000 Controller:controller\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1370873585775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1370873585788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1370873585802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -9610.430 Clk  " "   -1.627     -9610.430 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Controller:controller\|state.S0  " "    0.500         0.000 Controller:controller\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Controller:controller\|state.S2  " "    0.500         0.000 Controller:controller\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Controller:controller\|state.S7  " "    0.500         0.000 Controller:controller\|state.S7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1370873585822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1370873585822 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1370873588315 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1370873590087 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1370873591201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1370873591842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:13:11 2013 " "Processing ended: Mon Jun 10 22:13:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1370873591842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1370873591842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1370873591842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370873591842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1370873602443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1370873602443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:13:13 2013 " "Processing started: Mon Jun 10 22:13:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1370873602443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1370873602443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1370873602444 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Multiple_Cycles_CPU.vo\", \"Multiple_Cycles_CPU_fast.vo Multiple_Cycles_CPU_v.sdo Multiple_Cycles_CPU_v_fast.sdo F:/altera/Multiple_Cycles_CPU/simulation/modelsim/ simulation " "Generated files \"Multiple_Cycles_CPU.vo\", \"Multiple_Cycles_CPU_fast.vo\", \"Multiple_Cycles_CPU_v.sdo\" and \"Multiple_Cycles_CPU_v_fast.sdo\" in directory \"F:/altera/Multiple_Cycles_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1370873614139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1370873614424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:13:34 2013 " "Processing ended: Mon Jun 10 22:13:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1370873614424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1370873614424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1370873614424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370873614424 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1370873615146 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370873615146 ""}
