Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 17:14:32 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/UniformILPNew/rgb_tr_UniformILPNew_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 SharedReg6_instance/Y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No10_instance/Y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.226ns (6.937%)  route 3.032ns (93.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 6.594 - 4.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.165ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.594ns
    Common Clock Delay      (CCD):    1.497ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.094ns (routing 0.828ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.750ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=4522, routed)        2.094     3.135    SharedReg6_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X118Y210       FDCE                                         r  SharedReg6_instance/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y210       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.213 r  SharedReg6_instance/Y_reg[5]/Q
                         net (fo=2, routed)           2.983     6.196    MUX_Subtract1_0_impl_0_instance/Q[5]
    SLR Crossing[0->1]   
    SLICE_X130Y424       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.344 r  MUX_Subtract1_0_impl_0_instance/Y[5]_i_1/O
                         net (fo=1, routed)           0.049     6.393    Delay1No10_instance/Y_reg[33]_1[5]
    SLICE_X130Y424       FDCE                                         r  Delay1No10_instance/Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=4522, routed)        1.847     6.594    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X130Y424       FDCE                                         r  Delay1No10_instance/Y_reg[5]/C
                         clock pessimism              0.372     6.966    
                         inter-SLR compensation      -0.165     6.802    
                         clock uncertainty           -0.035     6.767    
    SLICE_X130Y424       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.792    Delay1No10_instance/Y_reg[5]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  0.398    




