

================================================================
== Vivado HLS Report for 'HystThreshold'
================================================================
* Date:           Wed Jan  6 15:36:50 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.383|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   150|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   117|
|Register         |        -|      -|     59|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     59|   267|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_165_p2                      |     +    |      0|  0|  17|          10|           1|
    |yi_fu_153_p2                      |     +    |      0|  0|  17|          10|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |tmp_54_i_i_i_fu_159_p2            |   icmp   |      0|  0|  13|          10|          11|
    |tmp_57_i_i_i_fu_171_p2            |   icmp   |      0|  0|  11|           8|           8|
    |tmp_58_i_i_i_fu_176_p2            |   icmp   |      0|  0|  11|           8|           8|
    |tmp_i_i_i_fu_147_p2               |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |tmp_fu_194_p2                     |    or    |      0|  0|   8|           1|           1|
    |pix_hyst_1_i_i_i_fu_198_p3        |  select  |      0|  0|   2|           1|           2|
    |pix_hyst_i_i_i_cast_fu_186_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    |not_tmp_57_i_i_i_fu_181_p2        |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 150|          67|          54|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |fifo5_blk_n              |   9|          2|    1|          2|
    |fifo6_blk_n              |   9|          2|    1|          2|
    |hist_hthr_blk_n          |   9|          2|    1|          2|
    |hist_lthr_blk_n          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_i_i_i_reg_136         |   9|          2|   10|         20|
    |yi_i_i_i_reg_125         |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         25|   29|         61|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |hist_hthr_read_reg_211              |   8|   0|    8|          0|
    |hist_lthr_read_reg_216              |   8|   0|    8|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp_54_i_i_i_reg_230                |   1|   0|    1|          0|
    |tmp_54_i_i_i_reg_230_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_57_i_i_i_reg_239                |   1|   0|    1|          0|
    |tmp_58_i_i_i_reg_245                |   1|   0|    1|          0|
    |xi_i_i_i_reg_136                    |  10|   0|   10|          0|
    |yi_i_i_i_reg_125                    |  10|   0|   10|          0|
    |yi_reg_225                          |  10|   0|   10|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  59|   0|   59|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | HystThreshold | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | HystThreshold | return value |
|ap_start           |  in |    1| ap_ctrl_hs | HystThreshold | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | HystThreshold | return value |
|ap_done            | out |    1| ap_ctrl_hs | HystThreshold | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | HystThreshold | return value |
|ap_idle            | out |    1| ap_ctrl_hs | HystThreshold | return value |
|ap_ready           | out |    1| ap_ctrl_hs | HystThreshold | return value |
|start_out          | out |    1| ap_ctrl_hs | HystThreshold | return value |
|start_write        | out |    1| ap_ctrl_hs | HystThreshold | return value |
|hist_hthr_dout     |  in |    8|   ap_fifo  |   hist_hthr   |    pointer   |
|hist_hthr_empty_n  |  in |    1|   ap_fifo  |   hist_hthr   |    pointer   |
|hist_hthr_read     | out |    1|   ap_fifo  |   hist_hthr   |    pointer   |
|hist_lthr_dout     |  in |    8|   ap_fifo  |   hist_lthr   |    pointer   |
|hist_lthr_empty_n  |  in |    1|   ap_fifo  |   hist_lthr   |    pointer   |
|hist_lthr_read     | out |    1|   ap_fifo  |   hist_lthr   |    pointer   |
|fifo5_dout         |  in |    8|   ap_fifo  |     fifo5     |    pointer   |
|fifo5_empty_n      |  in |    1|   ap_fifo  |     fifo5     |    pointer   |
|fifo5_read         | out |    1|   ap_fifo  |     fifo5     |    pointer   |
|fifo6_din          | out |    8|   ap_fifo  |     fifo6     |    pointer   |
|fifo6_full_n       |  in |    1|   ap_fifo  |     fifo6     |    pointer   |
|fifo6_write        | out |    1|   ap_fifo  |     fifo6     |    pointer   |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i_i_i)
3 --> 
	6  / (tmp_54_i_i_i)
	4  / (!tmp_54_i_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str125, i32 0, i32 0, [1 x i8]* @p_str126, [1 x i8]* @p_str127, [1 x i8]* @p_str128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str129, [1 x i8]* @p_str130)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str134, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str138, [1 x i8]* @p_str139)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_hthr, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str103, i32 0, i32 0, [1 x i8]* @p_str104, [1 x i8]* @p_str105, [1 x i8]* @p_str106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str107, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_lthr, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str108, i32 0, i32 0, [1 x i8]* @p_str109, [1 x i8]* @p_str110, [1 x i8]* @p_str111, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str112, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.90ns)   --->   "%hist_hthr_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %hist_hthr)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 11 'read' 'hist_hthr_read' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (3.90ns)   --->   "%hist_lthr_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %hist_lthr)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 12 'read' 'hist_lthr_read' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %.loopexit" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:448->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%yi_i_i_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'yi_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.70ns)   --->   "%tmp_i_i_i = icmp eq i10 %yi_i_i_i, -512" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:448->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 15 'icmp' 'tmp_i_i_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.12ns)   --->   "%yi = add i10 %yi_i_i_i, 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:448->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 17 'add' 'yi' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i_i, label %.exit, label %.preheader.i.i.i.preheader" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:448->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.66ns)   --->   "br label %.preheader.i.i.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:449->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 19 'br' <Predicate = (!tmp_i_i_i)> <Delay = 1.66>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (tmp_i_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%xi_i_i_i = phi i10 [ %xi, %_ifconv ], [ 0, %.preheader.i.i.i.preheader ]"   --->   Operation 21 'phi' 'xi_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.70ns)   --->   "%tmp_54_i_i_i = icmp eq i10 %xi_i_i_i, -512" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:449->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 22 'icmp' 'tmp_54_i_i_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 23 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.12ns)   --->   "%xi = add i10 %xi_i_i_i, 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:449->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 24 'add' 'xi' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_54_i_i_i, label %.loopexit.loopexit, label %_ifconv" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:449->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.38>
ST_4 : Operation 26 [1/1] (3.90ns)   --->   "%fifo5_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo5)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:456->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 26 'read' 'fifo5_read' <Predicate = (!tmp_54_i_i_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 27 [1/1] (1.47ns)   --->   "%tmp_57_i_i_i = icmp ult i8 %fifo5_read, %hist_lthr_read" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:456->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 27 'icmp' 'tmp_57_i_i_i' <Predicate = (!tmp_54_i_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (1.47ns)   --->   "%tmp_58_i_i_i = icmp ugt i8 %fifo5_read, %hist_hthr_read" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:459->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 28 'icmp' 'tmp_58_i_i_i' <Predicate = (!tmp_54_i_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.27>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_28_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:449->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 29 'specregionbegin' 'tmp_28_i_i_i' <Predicate = (!tmp_54_i_i_i)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:450->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 30 'specpipeline' <Predicate = (!tmp_54_i_i_i)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node pix_hyst_1_i_i_i)   --->   "%not_tmp_57_i_i_i = xor i1 %tmp_57_i_i_i, true" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:459->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 31 'xor' 'not_tmp_57_i_i_i' <Predicate = (!tmp_54_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node pix_hyst_1_i_i_i)   --->   "%pix_hyst_i_i_i_cast = select i1 %not_tmp_57_i_i_i, i2 -1, i2 0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:459->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 32 'select' 'pix_hyst_i_i_i_cast' <Predicate = (!tmp_54_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node pix_hyst_1_i_i_i)   --->   "%tmp = or i1 %tmp_57_i_i_i, %tmp_58_i_i_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:459->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 33 'or' 'tmp' <Predicate = (!tmp_54_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (1.37ns) (out node of the LUT)   --->   "%pix_hyst_1_i_i_i = select i1 %tmp, i2 %pix_hyst_i_i_i_cast, i2 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:459->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 34 'select' 'pix_hyst_1_i_i_i' <Predicate = (!tmp_54_i_i_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%pix_hyst_1_cast_i_i_s = sext i2 %pix_hyst_1_i_i_i to i8" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:467->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 35 'sext' 'pix_hyst_1_cast_i_i_s' <Predicate = (!tmp_54_i_i_i)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo6, i8 %pix_hyst_1_cast_i_i_s)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:467->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 36 'write' <Predicate = (!tmp_54_i_i_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_28_i_i_i)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:468->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 37 'specregionend' 'empty' <Predicate = (!tmp_54_i_i_i)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:449->HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:75]   --->   Operation 38 'br' <Predicate = (!tmp_54_i_i_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hist_hthr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hist_lthr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7            (specinterface    ) [ 0000000]
StgValue_8            (specinterface    ) [ 0000000]
StgValue_9            (specinterface    ) [ 0000000]
StgValue_10           (specinterface    ) [ 0000000]
hist_hthr_read        (read             ) [ 0011111]
hist_lthr_read        (read             ) [ 0011111]
StgValue_13           (br               ) [ 0111111]
yi_i_i_i              (phi              ) [ 0010000]
tmp_i_i_i             (icmp             ) [ 0011111]
StgValue_16           (speclooptripcount) [ 0000000]
yi                    (add              ) [ 0111111]
StgValue_18           (br               ) [ 0000000]
StgValue_19           (br               ) [ 0011111]
StgValue_20           (ret              ) [ 0000000]
xi_i_i_i              (phi              ) [ 0001000]
tmp_54_i_i_i          (icmp             ) [ 0011111]
StgValue_23           (speclooptripcount) [ 0000000]
xi                    (add              ) [ 0011111]
StgValue_25           (br               ) [ 0000000]
fifo5_read            (read             ) [ 0000000]
tmp_57_i_i_i          (icmp             ) [ 0001010]
tmp_58_i_i_i          (icmp             ) [ 0001010]
tmp_28_i_i_i          (specregionbegin  ) [ 0000000]
StgValue_30           (specpipeline     ) [ 0000000]
not_tmp_57_i_i_i      (xor              ) [ 0000000]
pix_hyst_i_i_i_cast   (select           ) [ 0000000]
tmp                   (or               ) [ 0000000]
pix_hyst_1_i_i_i      (select           ) [ 0000000]
pix_hyst_1_cast_i_i_s (sext             ) [ 0000000]
StgValue_36           (write            ) [ 0000000]
empty                 (specregionend    ) [ 0000000]
StgValue_38           (br               ) [ 0011111]
StgValue_39           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hist_hthr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_hthr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hist_lthr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_lthr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="hist_hthr_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hist_hthr_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="hist_lthr_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hist_lthr_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="fifo5_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo5_read/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_36_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/5 "/>
</bind>
</comp>

<comp id="125" class="1005" name="yi_i_i_i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="1"/>
<pin id="127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="yi_i_i_i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="10" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_i_i_i/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="xi_i_i_i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="1"/>
<pin id="138" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="xi_i_i_i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_i_i_i/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_i_i_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="10" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="yi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_54_i_i_i_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54_i_i_i/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="xi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_57_i_i_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="3"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57_i_i_i/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_58_i_i_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="3"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_58_i_i_i/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="not_tmp_57_i_i_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_57_i_i_i/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="pix_hyst_i_i_i_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_hyst_i_i_i_cast/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="1" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="pix_hyst_1_i_i_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_hyst_1_i_i_i/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="pix_hyst_1_cast_i_i_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pix_hyst_1_cast_i_i_s/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="hist_hthr_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="3"/>
<pin id="213" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="hist_hthr_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="hist_lthr_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="3"/>
<pin id="218" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="hist_lthr_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_i_i_i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="225" class="1005" name="yi_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_54_i_i_i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_54_i_i_i "/>
</bind>
</comp>

<comp id="234" class="1005" name="xi_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_57_i_i_i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57_i_i_i "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_58_i_i_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="76" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="96" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="129" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="129" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="140" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="140" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="112" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="112" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="88" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="90" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="92" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="186" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="94" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="214"><net_src comp="100" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="219"><net_src comp="106" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="224"><net_src comp="147" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="153" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="233"><net_src comp="159" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="165" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="242"><net_src comp="171" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="248"><net_src comp="176" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="194" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo5 | {}
	Port: fifo6 | {5 }
 - Input state : 
	Port: HystThreshold : hist_hthr | {1 }
	Port: HystThreshold : hist_lthr | {1 }
	Port: HystThreshold : fifo5 | {4 }
	Port: HystThreshold : fifo6 | {}
  - Chain level:
	State 1
	State 2
		tmp_i_i_i : 1
		yi : 1
		StgValue_18 : 2
	State 3
		tmp_54_i_i_i : 1
		xi : 1
		StgValue_25 : 2
	State 4
	State 5
		pix_hyst_1_i_i_i : 1
		pix_hyst_1_cast_i_i_s : 2
		StgValue_36 : 3
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       tmp_i_i_i_fu_147       |    0    |    13   |
|   icmp   |      tmp_54_i_i_i_fu_159     |    0    |    13   |
|          |      tmp_57_i_i_i_fu_171     |    0    |    11   |
|          |      tmp_58_i_i_i_fu_176     |    0    |    11   |
|----------|------------------------------|---------|---------|
|    add   |           yi_fu_153          |    0    |    17   |
|          |           xi_fu_165          |    0    |    17   |
|----------|------------------------------|---------|---------|
|    xor   |    not_tmp_57_i_i_i_fu_181   |    0    |    8    |
|----------|------------------------------|---------|---------|
|    or    |          tmp_fu_194          |    0    |    8    |
|----------|------------------------------|---------|---------|
|  select  |  pix_hyst_i_i_i_cast_fu_186  |    0    |    2    |
|          |    pix_hyst_1_i_i_i_fu_198   |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  hist_hthr_read_read_fu_100  |    0    |    0    |
|   read   |  hist_lthr_read_read_fu_106  |    0    |    0    |
|          |    fifo5_read_read_fu_112    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_36_write_fu_118   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   | pix_hyst_1_cast_i_i_s_fu_206 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   102   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|hist_hthr_read_reg_211|    8   |
|hist_lthr_read_reg_216|    8   |
| tmp_54_i_i_i_reg_230 |    1   |
| tmp_57_i_i_i_reg_239 |    1   |
| tmp_58_i_i_i_reg_245 |    1   |
|   tmp_i_i_i_reg_221  |    1   |
|   xi_i_i_i_reg_136   |   10   |
|      xi_reg_234      |   10   |
|   yi_i_i_i_reg_125   |   10   |
|      yi_reg_225      |   10   |
+----------------------+--------+
|         Total        |   60   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   102  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   60   |    -   |
+-----------+--------+--------+
|   Total   |   60   |   102  |
+-----------+--------+--------+
