{
  "signal": [
    {
      "name": "fifo_wr_clk",
      "wave": "p......................................................."
    },
    {
      "name": "fifo_wr_rst_n",
      "wave": "1......................................................."
    },
    {
      "name": "fifo_rd_clk",
      "wave": "p......................................................."
    },
    {
      "name": "fifo_rd_rst_n",
      "wave": "1......................................................."
    },
    {
      "name": "fifo_write",
      "wave": "0....10...10...........10...10.....10.............10....",
      "node": ".....a.................................................."
    },
    {
      "name": "Wr data",
      "wave": "0.........20...........30...40.....50.............60....",
      "data": [
        "0x01",
        "0x02",
        "0x03",
        "0x04",
        "0x05"
      ]
    },
    {
      "name": "fifo_wr_full",
      "wave": "0......................................................."
    },
    {
      "name": "fifo_wr_almost_full",
      "wave": "0......................................................."
    },
    {
      "name": "fifo_read",
      "wave": "0..........10.10..............10.........1.0............"
    },
    {
      "name": "Rd data",
      "wave": "0...........2..0.......3.......4..........50......6.....",
      "data": [
        "0x01",
        "0x02",
        "0x03",
        "0x04",
        "0x05"
      ]
    },
    {
      "name": "fifo_rd_empty",
      "wave": "1.......0...10.1..........0................1..........0."
    },
    {
      "name": "fifo_rd_almost_empty",
      "wave": "1.....................................0...1............."
    }
  ],
  "head": {
    "text": "FIFO Fifo Async Capture Sequence",
    "tick": 0,
    "every": 2
  },
  "foot": {
    "text": "Modular: 1 events, sequence, 1 cycles | CP-SAT Solved | Trimmed: 57 cycles"
  },
  "config": {
    "hscale": 2
  }
}