--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23 paths analyzed, 23 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point pwm_7/pwm_q (SLICE_X12Y60.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_7/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.870ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.659 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_7/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.DQ      Tcko                  0.476   pwm_8/ctr_q<2>
                                                       pwm_8/ctr_q_2
    SLICE_X12Y60.A3      net (fanout=8)        1.055   pwm_8/ctr_q<2>
    SLICE_X12Y60.CLK     Tas                   0.339   pwm_7/pwm_q
                                                       pwm_7/pwm_d1
                                                       pwm_7/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (0.815ns logic, 1.055ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point pwm_5/pwm_q (SLICE_X12Y61.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_5/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.661 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_5/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.DQ      Tcko                  0.476   pwm_8/ctr_q<2>
                                                       pwm_8/ctr_q_2
    SLICE_X12Y61.A4      net (fanout=8)        1.035   pwm_8/ctr_q<2>
    SLICE_X12Y61.CLK     Tas                   0.339   pwm_5/pwm_q
                                                       pwm_5/pwm_d1_INV_0
                                                       pwm_5/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.815ns logic, 1.035ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point pwm_7/pwm_q (SLICE_X12Y60.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_7/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.819ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.659 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_7/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.CQ      Tcko                  0.476   pwm_8/ctr_q<2>
                                                       pwm_8/ctr_q_1
    SLICE_X12Y60.A4      net (fanout=8)        1.004   pwm_8/ctr_q<1>
    SLICE_X12Y60.CLK     Tas                   0.339   pwm_7/pwm_q
                                                       pwm_7/pwm_d1
                                                       pwm_7/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (0.815ns logic, 1.004ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwm_8/ctr_q_2 (SLICE_X10Y58.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_8/ctr_q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_8/ctr_q_2 to pwm_8/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.DQ      Tcko                  0.200   pwm_8/ctr_q<2>
                                                       pwm_8/ctr_q_2
    SLICE_X10Y58.D6      net (fanout=8)        0.042   pwm_8/ctr_q<2>
    SLICE_X10Y58.CLK     Tah         (-Th)    -0.190   pwm_8/ctr_q<2>
                                                       pwm_8/Mcount_ctr_q_xor<2>11
                                                       pwm_8/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point pwm_8/ctr_q_0 (SLICE_X10Y58.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_8/ctr_q_0 (FF)
  Destination:          pwm_8/ctr_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_8/ctr_q_0 to pwm_8/ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.BQ      Tcko                  0.200   pwm_8/ctr_q<2>
                                                       pwm_8/ctr_q_0
    SLICE_X10Y58.B5      net (fanout=7)        0.091   pwm_8/ctr_q<0>
    SLICE_X10Y58.CLK     Tah         (-Th)    -0.190   pwm_8/ctr_q<2>
                                                       pwm_8/Mcount_ctr_q_xor<0>11_INV_0
                                                       pwm_8/ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.390ns logic, 0.091ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point pwm_8/ctr_q_1 (SLICE_X10Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_8/ctr_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_8/ctr_q_1 to pwm_8/ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.CQ      Tcko                  0.200   pwm_8/ctr_q<2>
                                                       pwm_8/ctr_q_1
    SLICE_X10Y58.C5      net (fanout=8)        0.092   pwm_8/ctr_q<1>
    SLICE_X10Y58.CLK     Tah         (-Th)    -0.190   pwm_8/ctr_q<2>
                                                       pwm_8/Mcount_ctr_q_xor<1>11
                                                       pwm_8/ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.390ns logic, 0.092ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm_7/pwm_q/CLK
  Logical resource: pwm_7/pwm_q/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm_5/pwm_q/CLK
  Logical resource: pwm_5/pwm_q/CK
  Location pin: SLICE_X12Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.953|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23 paths, 0 nets, and 30 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 16 20:16:35 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



