{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551065919045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551065919054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 24 22:38:38 2019 " "Processing started: Sun Feb 24 22:38:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551065919054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551065919054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ass2 -c Ass2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ass2 -c Ass2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551065919054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551065920011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551065920012 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand Ass2.v(12) " "Verilog HDL Declaration warning at Ass2.v(12): \"rand\" is SystemVerilog-2005 keyword" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1551065958015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ass2.v 1 1 " "Found 1 design units, including 1 entities, in source file ass2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ass2 " "Found entity 1: Ass2" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551065958021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551065958021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ass2 " "Elaborating entity \"Ass2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551065958117 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rand Ass2.v(12) " "Output port \"rand\" at Ass2.v(12) has no driver" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551065958125 "|Ass2"}
{ "Warning" "WSGN_EMPTY_SHELL" "Ass2 " "Entity \"Ass2\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1551065958129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rand GND " "Pin \"rand\" is stuck at GND" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551065958826 "|Ass2|rand"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551065958826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551065959154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551065959154 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_R_W " "No output dependent on input pin \"n_R_W\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|n_R_W"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "request " "No output dependent on input pin \"request\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|request"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ack " "No output dependent on input pin \"ack\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|ack"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_master\[0\] " "No output dependent on input pin \"address_master\[0\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|address_master[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_master\[1\] " "No output dependent on input pin \"address_master\[1\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|address_master[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_master\[2\] " "No output dependent on input pin \"address_master\[2\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|address_master[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_master\[3\] " "No output dependent on input pin \"address_master\[3\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|address_master[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addressBuff_slave\[0\] " "No output dependent on input pin \"addressBuff_slave\[0\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|addressBuff_slave[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addressBuff_slave\[1\] " "No output dependent on input pin \"addressBuff_slave\[1\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|addressBuff_slave[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addressBuff_slave\[2\] " "No output dependent on input pin \"addressBuff_slave\[2\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|addressBuff_slave[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addressBuff_slave\[3\] " "No output dependent on input pin \"addressBuff_slave\[3\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|addressBuff_slave[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_master\[0\] " "No output dependent on input pin \"data_master\[0\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|data_master[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_master\[1\] " "No output dependent on input pin \"data_master\[1\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|data_master[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_master\[2\] " "No output dependent on input pin \"data_master\[2\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|data_master[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_master\[3\] " "No output dependent on input pin \"data_master\[3\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|data_master[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_slave\[0\] " "No output dependent on input pin \"data_slave\[0\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|data_slave[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_slave\[1\] " "No output dependent on input pin \"data_slave\[1\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|data_slave[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_slave\[2\] " "No output dependent on input pin \"data_slave\[2\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|data_slave[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_slave\[3\] " "No output dependent on input pin \"data_slave\[3\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|data_slave[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataBuff_master\[0\] " "No output dependent on input pin \"dataBuff_master\[0\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|dataBuff_master[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataBuff_master\[1\] " "No output dependent on input pin \"dataBuff_master\[1\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|dataBuff_master[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataBuff_master\[2\] " "No output dependent on input pin \"dataBuff_master\[2\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|dataBuff_master[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataBuff_master\[3\] " "No output dependent on input pin \"dataBuff_master\[3\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|dataBuff_master[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataBuff_master\[4\] " "No output dependent on input pin \"dataBuff_master\[4\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|dataBuff_master[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataBuff_master\[5\] " "No output dependent on input pin \"dataBuff_master\[5\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|dataBuff_master[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataBuff_master\[6\] " "No output dependent on input pin \"dataBuff_master\[6\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|dataBuff_master[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataBuff_master\[7\] " "No output dependent on input pin \"dataBuff_master\[7\]\"" {  } { { "Ass2.v" "" { Text "D:/3TB4/Ass2_hank/Ass2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551065959325 "|Ass2|dataBuff_master[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551065959325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551065959327 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551065959327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551065959327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551065959422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 24 22:39:19 2019 " "Processing ended: Sun Feb 24 22:39:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551065959422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551065959422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551065959422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551065959422 ""}
