# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../rtl/mlite/cla.vhd" \
"../../../../../rtl/mlite/full_adder.vhd" \
"../../../../pdp_test.srcs/sources_1/new/cla_tb.vhd" \

# Do not sort compile order
nosort
