$date
	Fri May 16 16:57:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module EJ5_tb $end
$var wire 4 ! C_sim [3:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # D_sim $end
$var reg 2 $ S_sim [1:0] $end
$var reg 1 % clk $end
$var integer 32 & i [31:0] $end
$scope module UUT $end
$var wire 1 # D $end
$var wire 2 ' S [1:0] $end
$var reg 4 ( C [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 (
bx '
b0 &
0%
bx $
1#
b0 !
$end
#50000
1%
#100000
b1 !
b1 (
0%
b1 &
b0 $
b0 '
#150000
1%
#200000
b10 !
b10 (
0%
b10 &
b1 $
b1 '
#250000
1%
#300000
b100 !
b100 (
0%
b11 &
b10 $
b10 '
#350000
1%
#400000
b1000 !
b1000 (
0%
b100 &
b11 $
b11 '
#450000
1%
#500000
0%
#550000
1%
#600000
0%
#650000
1%
#700000
0%
#750000
1%
#800000
0%
#850000
1%
#900000
0%
#950000
1%
#1000000
0%
#1050000
1%
#1100000
0%
#1150000
1%
#1200000
0%
#1250000
1%
#1300000
0%
#1350000
1%
#1400000
0%
