#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LFXP2-17E-5QN208C
family = LatticeXP2
device = LFXP2-17E
speed = 5
package = PQFP208
operation = Commercial

#design options
[Design]
title = Reveal_xp2
path = C:/Users/Public/DTS/reveal_ex/XP2/impl1
core_generate = C:/Users/Public/DTS/reveal_ex/XP2/impl1
search_path = C:/Users/Public/DTS/reveal_ex/XP2
top = counter_top
lpf = C:/Users/Public/DTS/reveal_ex/XP2/Reveal_xp2.lpf
synthesis = synplify

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
C:/Users/Public/DTS/reveal_ex/XP2/source/counter_top.v = Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/Users/Public/DTS/reveal_ex/XP2/impl1/reveal_workspace/tmpreveal/counter_top_la0_trig_gen.v=Verilog
C:/Users/Public/DTS/reveal_ex/XP2/impl1/reveal_workspace/tmpreveal/counter_top_la0_gen.v=Verilog
C:/Users/Public/DTS/reveal_ex/XP2/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v=Verilog,work
