#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ff96d44470 .scope module, "top_tb" "top_tb" 2 43;
 .timescale -9 -12;
v000001ff96de1670_0 .var "clk", 0 0;
v000001ff96de0c70_0 .var "reset", 0 0;
S_000001ff96d859f0 .scope module, "uut" "top" 2 49, 3 268 0, S_000001ff96d44470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001ff96de0130_0 .net "ALUOp", 1 0, v000001ff96ddd390_0;  1 drivers
v000001ff96de1350_0 .net "ALUResult", 31 0, v000001ff96d7fdd0_0;  1 drivers
v000001ff96de1cb0_0 .net "ALUSrc", 0 0, v000001ff96ddd750_0;  1 drivers
v000001ff96de1c10_0 .net "Branch", 0 0, v000001ff96dddf70_0;  1 drivers
v000001ff96de1d50_0 .net "Control_out", 3 0, v000001ff96d80190_0;  1 drivers
v000001ff96de0590_0 .net "DM_read", 31 0, v000001ff96dde0b0_0;  1 drivers
v000001ff96de1f30_0 .net "ImmediateOut", 31 0, v000001ff96dde470_0;  1 drivers
v000001ff96de1df0_0 .net "InstructionOut", 31 0, v000001ff96ddd930_0;  1 drivers
v000001ff96de0b30_0 .net "MemRead", 0 0, v000001ff96ddd250_0;  1 drivers
v000001ff96de01d0_0 .net "MemWrite", 0 0, v000001ff96dddc50_0;  1 drivers
v000001ff96de0090_0 .net "MemtoReg", 0 0, v000001ff96dded30_0;  1 drivers
v000001ff96de0270_0 .net "Mux1Out", 31 0, L_000001ff96de1990;  1 drivers
v000001ff96de0310_0 .net "Mux2Out", 31 0, L_000001ff96de0bd0;  1 drivers
v000001ff96de03b0_0 .net "Mux3Out", 31 0, L_000001ff96de1170;  1 drivers
v000001ff96de0450_0 .net "PCPlus4", 31 0, L_000001ff96de0db0;  1 drivers
v000001ff96de0ef0_0 .net "PC_out", 31 0, v000001ff96ddef10_0;  1 drivers
v000001ff96de0810_0 .net "ReadData1Out", 31 0, v000001ff96de12b0_0;  1 drivers
v000001ff96de04f0_0 .net "ReadData2Out", 31 0, v000001ff96de18f0_0;  1 drivers
v000001ff96de1710_0 .net "RegWrite", 0 0, v000001ff96dde510_0;  1 drivers
v000001ff96de15d0_0 .net "Select", 0 0, L_000001ff96d69030;  1 drivers
v000001ff96de17b0_0 .net "SumOut", 31 0, L_000001ff96de0950;  1 drivers
v000001ff96de08b0_0 .net "clk", 0 0, v000001ff96de1670_0;  1 drivers
v000001ff96de1850_0 .net "reset", 0 0, v000001ff96de0c70_0;  1 drivers
v000001ff96de0630_0 .net "zero", 0 0, v000001ff96d7fc90_0;  1 drivers
L_000001ff96de0e50 .part v000001ff96ddd930_0, 0, 7;
L_000001ff96de09f0 .part v000001ff96ddd930_0, 15, 5;
L_000001ff96de10d0 .part v000001ff96ddd930_0, 20, 5;
L_000001ff96de0a90 .part v000001ff96ddd930_0, 7, 5;
L_000001ff96de0d10 .part v000001ff96ddd930_0, 30, 1;
L_000001ff96de0f90 .part v000001ff96ddd930_0, 12, 3;
L_000001ff96de13f0 .part v000001ff96d7fdd0_0, 0, 5;
S_000001ff96d75a60 .scope module, "AC" "ALU_Control" 3 286, 3 163 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "i_Func7";
    .port_info 3 /INPUT 3 "i_Func3";
    .port_info 4 /INPUT 2 "i_ALUOp";
    .port_info 5 /OUTPUT 4 "o_Operation";
v000001ff96d7fab0_0 .net "clk", 0 0, v000001ff96de1670_0;  alias, 1 drivers
v000001ff96d80370_0 .net "i_ALUOp", 1 0, v000001ff96ddd390_0;  alias, 1 drivers
v000001ff96d7fa10_0 .net "i_Func3", 2 0, L_000001ff96de0f90;  1 drivers
v000001ff96d805f0_0 .net "i_Func7", 0 0, L_000001ff96de0d10;  1 drivers
v000001ff96d80190_0 .var "o_Operation", 3 0;
o000001ff96d872a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ff96d80550_0 .net "reset", 0 0, o000001ff96d872a8;  0 drivers
E_000001ff96d7bb00 .event anyedge, v000001ff96d80370_0, v000001ff96d805f0_0, v000001ff96d7fa10_0;
S_000001ff96d75bf0 .scope module, "ALU2" "ALU" 3 287, 3 183 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "i_Operation";
    .port_info 3 /OUTPUT 32 "o_ALU_Result";
    .port_info 4 /OUTPUT 1 "o_Zero";
v000001ff96d7fbf0_0 .net "A", 31 0, v000001ff96de12b0_0;  alias, 1 drivers
v000001ff96d7ffb0_0 .net "B", 31 0, L_000001ff96de0bd0;  alias, 1 drivers
v000001ff96d80230_0 .net "i_Operation", 3 0, v000001ff96d80190_0;  alias, 1 drivers
v000001ff96d7fdd0_0 .var "o_ALU_Result", 31 0;
v000001ff96d7fc90_0 .var "o_Zero", 0 0;
E_000001ff96d7b940 .event anyedge, v000001ff96d80190_0, v000001ff96d7fbf0_0, v000001ff96d7ffb0_0, v000001ff96d7fdd0_0;
S_000001ff96d75d80 .scope module, "AND" "AND_Gate" 3 279, 3 33 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "o_Y";
L_000001ff96d69030 .functor AND 1, v000001ff96dddf70_0, v000001ff96d7fc90_0, C4<1>, C4<1>;
v000001ff96d7ff10_0 .net "A", 0 0, v000001ff96dddf70_0;  alias, 1 drivers
v000001ff96dddcf0_0 .net "B", 0 0, v000001ff96d7fc90_0;  alias, 1 drivers
v000001ff96dde970_0 .net "o_Y", 0 0, L_000001ff96d69030;  alias, 1 drivers
S_000001ff96d6b8b0 .scope module, "Add" "Adder" 3 278, 3 25 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /INPUT 32 "Imm_in";
    .port_info 2 /OUTPUT 32 "Sum";
v000001ff96dddb10_0 .net "Imm_in", 31 0, v000001ff96dde470_0;  alias, 1 drivers
v000001ff96ddea10_0 .net "PC_in", 31 0, v000001ff96ddef10_0;  alias, 1 drivers
v000001ff96ddd6b0_0 .net "Sum", 31 0, L_000001ff96de0950;  alias, 1 drivers
L_000001ff96de0950 .arith/sum 32, v000001ff96ddef10_0, v000001ff96dde470_0;
S_000001ff96d6ba40 .scope module, "Control" "Control" 3 282, 3 65 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_Instruction";
    .port_info 1 /OUTPUT 1 "o_Branch";
    .port_info 2 /OUTPUT 1 "o_MemRead";
    .port_info 3 /OUTPUT 1 "o_MemtoReg";
    .port_info 4 /OUTPUT 2 "o_ALUOp";
    .port_info 5 /OUTPUT 1 "o_MemWrite";
    .port_info 6 /OUTPUT 1 "o_ALUSrc";
    .port_info 7 /OUTPUT 1 "o_RegWrite";
v000001ff96ddd110_0 .net "i_Instruction", 6 0, L_000001ff96de0e50;  1 drivers
v000001ff96ddd390_0 .var "o_ALUOp", 1 0;
v000001ff96ddd750_0 .var "o_ALUSrc", 0 0;
v000001ff96dddf70_0 .var "o_Branch", 0 0;
v000001ff96ddd250_0 .var "o_MemRead", 0 0;
v000001ff96dddc50_0 .var "o_MemWrite", 0 0;
v000001ff96dded30_0 .var "o_MemtoReg", 0 0;
v000001ff96dde510_0 .var "o_RegWrite", 0 0;
E_000001ff96d7be80 .event anyedge, v000001ff96ddd110_0;
S_000001ff96d6bbd0 .scope module, "DM" "Data_Memory" 3 288, 3 214 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_MemWrite";
    .port_info 1 /INPUT 1 "i_MemRead";
    .port_info 2 /INPUT 5 "i_Address";
    .port_info 3 /INPUT 32 "i_WriteData";
    .port_info 4 /OUTPUT 32 "o_ReadData";
    .port_info 5 /INPUT 1 "clk";
v000001ff96dddd90_0 .net "clk", 0 0, v000001ff96de1670_0;  alias, 1 drivers
v000001ff96ddd2f0_0 .net "i_Address", 4 0, L_000001ff96de13f0;  1 drivers
v000001ff96dde330_0 .net "i_MemRead", 0 0, v000001ff96ddd250_0;  alias, 1 drivers
v000001ff96ddedd0_0 .net "i_MemWrite", 0 0, v000001ff96dddc50_0;  alias, 1 drivers
v000001ff96dde010_0 .net "i_WriteData", 31 0, v000001ff96de18f0_0;  alias, 1 drivers
v000001ff96dde790 .array "memory", 31 0, 31 0;
v000001ff96dde0b0_0 .var "o_ReadData", 31 0;
E_000001ff96d7b200 .event posedge, v000001ff96d7fab0_0;
v000001ff96dde790_0 .array/port v000001ff96dde790, 0;
v000001ff96dde790_1 .array/port v000001ff96dde790, 1;
E_000001ff96d7b240/0 .event anyedge, v000001ff96ddd250_0, v000001ff96ddd2f0_0, v000001ff96dde790_0, v000001ff96dde790_1;
v000001ff96dde790_2 .array/port v000001ff96dde790, 2;
v000001ff96dde790_3 .array/port v000001ff96dde790, 3;
v000001ff96dde790_4 .array/port v000001ff96dde790, 4;
v000001ff96dde790_5 .array/port v000001ff96dde790, 5;
E_000001ff96d7b240/1 .event anyedge, v000001ff96dde790_2, v000001ff96dde790_3, v000001ff96dde790_4, v000001ff96dde790_5;
v000001ff96dde790_6 .array/port v000001ff96dde790, 6;
v000001ff96dde790_7 .array/port v000001ff96dde790, 7;
v000001ff96dde790_8 .array/port v000001ff96dde790, 8;
v000001ff96dde790_9 .array/port v000001ff96dde790, 9;
E_000001ff96d7b240/2 .event anyedge, v000001ff96dde790_6, v000001ff96dde790_7, v000001ff96dde790_8, v000001ff96dde790_9;
v000001ff96dde790_10 .array/port v000001ff96dde790, 10;
v000001ff96dde790_11 .array/port v000001ff96dde790, 11;
v000001ff96dde790_12 .array/port v000001ff96dde790, 12;
v000001ff96dde790_13 .array/port v000001ff96dde790, 13;
E_000001ff96d7b240/3 .event anyedge, v000001ff96dde790_10, v000001ff96dde790_11, v000001ff96dde790_12, v000001ff96dde790_13;
v000001ff96dde790_14 .array/port v000001ff96dde790, 14;
v000001ff96dde790_15 .array/port v000001ff96dde790, 15;
v000001ff96dde790_16 .array/port v000001ff96dde790, 16;
v000001ff96dde790_17 .array/port v000001ff96dde790, 17;
E_000001ff96d7b240/4 .event anyedge, v000001ff96dde790_14, v000001ff96dde790_15, v000001ff96dde790_16, v000001ff96dde790_17;
v000001ff96dde790_18 .array/port v000001ff96dde790, 18;
v000001ff96dde790_19 .array/port v000001ff96dde790, 19;
v000001ff96dde790_20 .array/port v000001ff96dde790, 20;
v000001ff96dde790_21 .array/port v000001ff96dde790, 21;
E_000001ff96d7b240/5 .event anyedge, v000001ff96dde790_18, v000001ff96dde790_19, v000001ff96dde790_20, v000001ff96dde790_21;
v000001ff96dde790_22 .array/port v000001ff96dde790, 22;
v000001ff96dde790_23 .array/port v000001ff96dde790, 23;
v000001ff96dde790_24 .array/port v000001ff96dde790, 24;
v000001ff96dde790_25 .array/port v000001ff96dde790, 25;
E_000001ff96d7b240/6 .event anyedge, v000001ff96dde790_22, v000001ff96dde790_23, v000001ff96dde790_24, v000001ff96dde790_25;
v000001ff96dde790_26 .array/port v000001ff96dde790, 26;
v000001ff96dde790_27 .array/port v000001ff96dde790, 27;
v000001ff96dde790_28 .array/port v000001ff96dde790, 28;
v000001ff96dde790_29 .array/port v000001ff96dde790, 29;
E_000001ff96d7b240/7 .event anyedge, v000001ff96dde790_26, v000001ff96dde790_27, v000001ff96dde790_28, v000001ff96dde790_29;
v000001ff96dde790_30 .array/port v000001ff96dde790, 30;
v000001ff96dde790_31 .array/port v000001ff96dde790, 31;
E_000001ff96d7b240/8 .event anyedge, v000001ff96dde790_30, v000001ff96dde790_31;
E_000001ff96d7b240 .event/or E_000001ff96d7b240/0, E_000001ff96d7b240/1, E_000001ff96d7b240/2, E_000001ff96d7b240/3, E_000001ff96d7b240/4, E_000001ff96d7b240/5, E_000001ff96d7b240/6, E_000001ff96d7b240/7, E_000001ff96d7b240/8;
S_000001ff96d46fb0 .scope module, "IM" "Instruction_Memory" 3 281, 3 48 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "Instruction_out";
v000001ff96ddd930_0 .var "Instruction_out", 31 0;
v000001ff96ddd7f0 .array "Memory", 0 31, 31 0;
v000001ff96ddd890_0 .net "PC_in", 31 0, v000001ff96ddef10_0;  alias, 1 drivers
v000001ff96ddde30_0 .net "clk", 0 0, v000001ff96de1670_0;  alias, 1 drivers
v000001ff96ddeab0_0 .net "reset", 0 0, v000001ff96de0c70_0;  alias, 1 drivers
E_000001ff96d7b000 .event posedge, v000001ff96ddeab0_0, v000001ff96d7fab0_0;
S_000001ff96d47140 .scope module, "ImmGen" "ImmediateGenerator" 3 283, 3 144 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_Instruction";
    .port_info 2 /OUTPUT 32 "o_Immediate";
v000001ff96ddded0_0 .net "clk", 0 0, v000001ff96de1670_0;  alias, 1 drivers
v000001ff96ddd430_0 .net "i_Instruction", 31 0, v000001ff96ddd930_0;  alias, 1 drivers
v000001ff96dde470_0 .var "o_Immediate", 31 0;
S_000001ff96d472d0 .scope module, "Mux1" "mux" 3 280, 3 40 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v000001ff96dde650_0 .net "A", 31 0, L_000001ff96de0db0;  alias, 1 drivers
v000001ff96dde5b0_0 .net "B", 31 0, L_000001ff96de0950;  alias, 1 drivers
v000001ff96ddd9d0_0 .net "Y", 31 0, L_000001ff96de1990;  alias, 1 drivers
v000001ff96ddd1b0_0 .net "sel", 0 0, L_000001ff96d69030;  alias, 1 drivers
L_000001ff96de1990 .functor MUXZ 32, L_000001ff96de0db0, L_000001ff96de0950, L_000001ff96d69030, C4<>;
S_000001ff96d64a90 .scope module, "Mux2" "mux" 3 285, 3 40 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v000001ff96ddd570_0 .net "A", 31 0, v000001ff96de18f0_0;  alias, 1 drivers
v000001ff96dde6f0_0 .net "B", 31 0, v000001ff96dde470_0;  alias, 1 drivers
v000001ff96ddd4d0_0 .net "Y", 31 0, L_000001ff96de0bd0;  alias, 1 drivers
v000001ff96ddda70_0 .net "sel", 0 0, v000001ff96ddd750_0;  alias, 1 drivers
L_000001ff96de0bd0 .functor MUXZ 32, v000001ff96de18f0_0, v000001ff96dde470_0, v000001ff96ddd750_0, C4<>;
S_000001ff96d64c20 .scope module, "Mux3" "mux" 3 289, 3 40 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v000001ff96dde150_0 .net "A", 31 0, v000001ff96d7fdd0_0;  alias, 1 drivers
v000001ff96dddbb0_0 .net "B", 31 0, v000001ff96dde0b0_0;  alias, 1 drivers
v000001ff96dde1f0_0 .net "Y", 31 0, L_000001ff96de1170;  alias, 1 drivers
v000001ff96dde290_0 .net "sel", 0 0, v000001ff96dded30_0;  alias, 1 drivers
L_000001ff96de1170 .functor MUXZ 32, v000001ff96d7fdd0_0, v000001ff96dde0b0_0, v000001ff96dded30_0, C4<>;
S_000001ff96d64db0 .scope module, "PC" "Program_counter" 3 276, 3 3 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v000001ff96dde830_0 .net "PC_in", 31 0, L_000001ff96de1990;  alias, 1 drivers
v000001ff96ddef10_0 .var "PC_out", 31 0;
v000001ff96ddeb50_0 .net "clk", 0 0, v000001ff96de1670_0;  alias, 1 drivers
v000001ff96dde8d0_0 .net "reset", 0 0, v000001ff96de0c70_0;  alias, 1 drivers
S_000001ff96d45cb0 .scope module, "PC4" "PC_Plus_4" 3 277, 3 17 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /OUTPUT 32 "PC_out";
v000001ff96dde3d0_0 .net "PC_in", 31 0, v000001ff96ddef10_0;  alias, 1 drivers
v000001ff96ddd610_0 .net "PC_out", 31 0, L_000001ff96de0db0;  alias, 1 drivers
L_000001ff96e00088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ff96ddee70_0 .net/2u *"_ivl_0", 31 0, L_000001ff96e00088;  1 drivers
L_000001ff96de0db0 .arith/sum 32, v000001ff96ddef10_0, L_000001ff96e00088;
S_000001ff96d45e40 .scope module, "Reg" "Register" 3 284, 3 241 0, S_000001ff96d859f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "i_RS1";
    .port_info 3 /INPUT 5 "i_RS2";
    .port_info 4 /INPUT 5 "i_RD1";
    .port_info 5 /INPUT 32 "i_WriteData";
    .port_info 6 /INPUT 1 "i_RegWrite";
    .port_info 7 /OUTPUT 32 "o_ReadData1";
    .port_info 8 /OUTPUT 32 "o_ReadData2";
v000001ff96ddec90 .array "Reg_Memory", 31 0, 31 0;
v000001ff96ddd070_0 .net "clk", 0 0, v000001ff96de1670_0;  alias, 1 drivers
v000001ff96de06d0_0 .net "i_RD1", 4 0, L_000001ff96de0a90;  1 drivers
v000001ff96de1210_0 .net "i_RS1", 4 0, L_000001ff96de09f0;  1 drivers
v000001ff96de1ad0_0 .net "i_RS2", 4 0, L_000001ff96de10d0;  1 drivers
v000001ff96de1b70_0 .net "i_RegWrite", 0 0, v000001ff96dde510_0;  alias, 1 drivers
v000001ff96de0770_0 .net "i_WriteData", 31 0, L_000001ff96de1170;  alias, 1 drivers
v000001ff96de1e90_0 .var/i "k", 31 0;
v000001ff96de12b0_0 .var "o_ReadData1", 31 0;
v000001ff96de18f0_0 .var "o_ReadData2", 31 0;
v000001ff96de1030_0 .net "reset", 0 0, v000001ff96de0c70_0;  alias, 1 drivers
    .scope S_000001ff96d64db0;
T_0 ;
    %wait E_000001ff96d7b000;
    %load/vec4 v000001ff96dde8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000001ff96dde830_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v000001ff96ddef10_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ff96d46fb0;
T_1 ;
    %vpi_call 3 57 "$readmemh", "instructions.mem", v000001ff96ddd7f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001ff96d46fb0;
T_2 ;
    %wait E_000001ff96d7b000;
    %load/vec4 v000001ff96ddeab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v000001ff96ddd890_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ff96ddd7f0, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v000001ff96ddd930_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ff96d6ba40;
T_3 ;
    %wait E_000001ff96d7be80;
    %load/vec4 v000001ff96ddd110_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96ddd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dded30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff96ddd390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96ddd750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dde510_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96ddd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dded30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ff96ddd390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96ddd750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96dde510_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96ddd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96dded30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff96ddd390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96ddd750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96dde510_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96ddd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dded30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff96ddd390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96dddc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96ddd750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dde510_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96dddf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96ddd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dded30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ff96ddd390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96ddd750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dde510_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96ddd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dded30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ff96ddd390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff96dddc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96ddd750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff96dde510_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ff96d47140;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff96dde470_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_000001ff96d47140;
T_5 ;
    %wait E_000001ff96d7b200;
    %load/vec4 v000001ff96ddd430_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff96dde470_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001ff96ddd430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ff96ddd430_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ff96dde470_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001ff96ddd430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ff96ddd430_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ff96dde470_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001ff96ddd430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ff96ddd430_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff96ddd430_0;
    %parti/s 7, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ff96dde470_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ff96d45e40;
T_6 ;
    %wait E_000001ff96d7b000;
    %load/vec4 v000001ff96de1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff96de1e90_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001ff96de1e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ff96de1e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff96ddec90, 0, 4;
    %load/vec4 v000001ff96de1e90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff96de1e90_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %load/vec4 v000001ff96de1210_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ff96ddec90, 4;
    %assign/vec4 v000001ff96de12b0_0, 0;
    %load/vec4 v000001ff96de1ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ff96ddec90, 4;
    %assign/vec4 v000001ff96de18f0_0, 0;
    %load/vec4 v000001ff96de1b70_0;
    %load/vec4 v000001ff96de06d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v000001ff96de0770_0;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v000001ff96de06d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ff96ddec90, 4;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %load/vec4 v000001ff96de06d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff96ddec90, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ff96d75a60;
T_7 ;
    %wait E_000001ff96d7bb00;
    %load/vec4 v000001ff96d80370_0;
    %load/vec4 v000001ff96d805f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff96d7fa10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ff96d80190_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ff96d80190_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ff96d80190_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ff96d80190_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff96d80190_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ff96d80190_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ff96d75bf0;
T_8 ;
    %wait E_000001ff96d7b940;
    %load/vec4 v000001ff96d80230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %jmp T_8.16;
T_8.0 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %load/vec4 v000001ff96d7ffb0_0;
    %add;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.1 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %load/vec4 v000001ff96d7ffb0_0;
    %sub;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.2 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.3 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %subi 1, 0, 32;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.4 ;
    %load/vec4 v000001ff96d7ffb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.5 ;
    %load/vec4 v000001ff96d7ffb0_0;
    %subi 1, 0, 32;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.6 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %load/vec4 v000001ff96d7ffb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.7 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %load/vec4 v000001ff96d7ffb0_0;
    %and;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.8 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %load/vec4 v000001ff96d7ffb0_0;
    %or;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.9 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %load/vec4 v000001ff96d7ffb0_0;
    %xor;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.10 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %load/vec4 v000001ff96d7ffb0_0;
    %xor;
    %inv;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.11 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v000001ff96d7fbf0_0;
    %inv;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v000001ff96d7ffb0_0;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.14 ;
    %load/vec4 v000001ff96d7ffb0_0;
    %inv;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff96d7fdd0_0, 0;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %load/vec4 v000001ff96d7fdd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %assign/vec4 v000001ff96d7fc90_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ff96d6bbd0;
T_9 ;
    %wait E_000001ff96d7b240;
    %load/vec4 v000001ff96dde330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001ff96ddd2f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ff96dde790, 4;
    %store/vec4 v000001ff96dde0b0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff96dde0b0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001ff96d6bbd0;
T_10 ;
    %wait E_000001ff96d7b200;
    %load/vec4 v000001ff96ddedd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001ff96dde010_0;
    %load/vec4 v000001ff96ddd2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff96dde790, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ff96d44470;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v000001ff96de1670_0;
    %inv;
    %store/vec4 v000001ff96de1670_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ff96d44470;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff96de1670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff96de0c70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff96de0c70_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001ff96d44470;
T_13 ;
    %vpi_call 2 74 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ff96d44470 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "main.v";
