// Seed: 1319313171
module module_0 (
    output logic id_0,
    input tri id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input logic id_5,
    input uwire id_6
);
  assign id_4 = 1;
  always id_0 <= id_5;
  wire id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    inout wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output wor id_5
    , id_13,
    output logic id_6,
    input logic id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11
);
  always id_6 <= #1 1;
  id_14(
      {id_7, (id_6)}
  ); module_0(
      id_6, id_10, id_0, id_11, id_5, id_7, id_10
  );
endmodule
