// Seed: 2227087315
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_4 = 0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd16
) (
    output uwire id_0,
    output wand  id_1,
    input  wand  _id_2,
    input  tri   id_3,
    output wor   id_4,
    input  wand  id_5
);
  wire id_7;
  assign id_4 = 1;
  wire [id_2 : 1] id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  assign id_8 = id_2;
endmodule
module module_2 #(
    parameter id_1 = 32'd22
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire _id_1;
  xnor primCall (id_5, id_4, id_2, id_6, id_3);
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic [id_1 : (  id_1  )] id_7;
  uwire id_8;
  assign id_8 = -1'b0;
endmodule
