{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763782344602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 21:32:24 2025 " "Processing started: Fri Nov 21 21:32:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763782344606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782344606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782344606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763782345833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763782345833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/RISCV_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/RISCV_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_types " "Found design unit 1: RISCV_types" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/RISCV_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361191 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RISCV_types-body " "Found design unit 2: RISCV_types-body" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/RISCV_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Processor-structure " "Found design unit 1: RISCV_Processor-structure" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361197 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-behavior " "Found design unit 1: adder_subtractor-behavior" {  } { { "../../proj/src/TopLevel/adder_subtractor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361199 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "../../proj/src/TopLevel/adder_subtractor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361200 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-behavior " "Found design unit 1: alu_control-behavior" {  } { { "../../proj/src/TopLevel/alu_control.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361202 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../../proj/src/TopLevel/alu_control.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structural " "Found design unit 1: barrel_shifter-structural" {  } { { "../../proj/src/TopLevel/barrel_shifter.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/barrel_shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361203 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../proj/src/TopLevel/barrel_shifter.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/barrel_shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavior " "Found design unit 1: control_unit-behavior" {  } { { "../../proj/src/TopLevel/control_unit.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361204 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../proj/src/TopLevel/control_unit.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dec5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dec5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec5to32-dataflow " "Found design unit 1: dec5to32-dataflow" {  } { { "../../proj/src/TopLevel/dec5to32.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dec5to32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361206 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec5to32 " "Found entity 1: dec5to32" {  } { { "../../proj/src/TopLevel/dec5to32.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dec5to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361207 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/fetch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/fetch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_logic-behavior " "Found design unit 1: fetch_logic-behavior" {  } { { "../../proj/src/TopLevel/fetch_logic.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/fetch_logic.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361208 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_logic " "Found entity 1: fetch_logic" {  } { { "../../proj/src/TopLevel/fetch_logic.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/fetch_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-behavior " "Found design unit 1: imm_gen-behavior" {  } { { "../../proj/src/TopLevel/imm_gen.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/imm_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361209 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../../proj/src/TopLevel/imm_gen.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/load_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/load_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_extender-behavioral " "Found design unit 1: load_extender-behavioral" {  } { { "../../proj/src/TopLevel/load_extender.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/load_extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361210 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_extender " "Found entity 1: load_extender" {  } { { "../../proj/src/TopLevel/load_extender.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/load_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361212 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-dataflow " "Found design unit 1: mux32to1-dataflow" {  } { { "../../proj/src/TopLevel/mux32to1.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mux32to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "../../proj/src/TopLevel/mux32to1.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mux32to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-behavior " "Found design unit 1: pc_reg-behavior" {  } { { "../../proj/src/TopLevel/pc_reg.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361214 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../../proj/src/TopLevel/pc_reg.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regN-structural " "Found design unit 1: regN-structural" {  } { { "../../proj/src/TopLevel/regN.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361215 ""} { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "../../proj/src/TopLevel/regN.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structural " "Found design unit 1: reg_file-structural" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361216 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/store_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/store_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 store_logic-behavior " "Found design unit 1: store_logic-behavior" {  } { { "../../proj/src/TopLevel/store_logic.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/store_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361218 ""} { "Info" "ISGN_ENTITY_NAME" "1 store_logic " "Found entity 1: store_logic" {  } { { "../../proj/src/TopLevel/store_logic.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/store_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/adder_subtractor_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/adder_subtractor_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_tb-behavior " "Found design unit 1: adder_subtractor_tb-behavior" {  } { { "../../proj/src/TopLevel/testbench/adder_subtractor_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/adder_subtractor_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361219 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_tb " "Found entity 1: adder_subtractor_tb" {  } { { "../../proj/src/TopLevel/testbench/adder_subtractor_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/adder_subtractor_tb.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control_tb-behavior " "Found design unit 1: alu_control_tb-behavior" {  } { { "../../proj/src/TopLevel/testbench/alu_control_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_control_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361220 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control_tb " "Found entity 1: alu_control_tb" {  } { { "../../proj/src/TopLevel/testbench/alu_control_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_control_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-behavior " "Found design unit 1: alu_tb-behavior" {  } { { "../../proj/src/TopLevel/testbench/alu_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361221 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "../../proj/src/TopLevel/testbench/alu_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/barrel_shifter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/barrel_shifter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter_tb-tb " "Found design unit 1: barrel_shifter_tb-tb" {  } { { "../../proj/src/TopLevel/testbench/barrel_shifter_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/barrel_shifter_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361223 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_tb " "Found entity 1: barrel_shifter_tb" {  } { { "../../proj/src/TopLevel/testbench/barrel_shifter_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/barrel_shifter_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/control_unit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/control_unit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_tb-tb " "Found design unit 1: control_unit_tb-tb" {  } { { "../../proj/src/TopLevel/testbench/control_unit_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/control_unit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361224 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "../../proj/src/TopLevel/testbench/control_unit_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/control_unit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/fetch_logic_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/fetch_logic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_logic_tb-tb " "Found design unit 1: fetch_logic_tb-tb" {  } { { "../../proj/src/TopLevel/testbench/fetch_logic_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/fetch_logic_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361225 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_logic_tb " "Found entity 1: fetch_logic_tb" {  } { { "../../proj/src/TopLevel/testbench/fetch_logic_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/fetch_logic_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/imm_gen_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/imm_gen_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen_tb-tb " "Found design unit 1: imm_gen_tb-tb" {  } { { "../../proj/src/TopLevel/testbench/imm_gen_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/imm_gen_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361226 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_tb " "Found entity 1: imm_gen_tb" {  } { { "../../proj/src/TopLevel/testbench/imm_gen_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/imm_gen_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/load_extender_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/load_extender_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_extender_tb-tb " "Found design unit 1: load_extender_tb-tb" {  } { { "../../proj/src/TopLevel/testbench/load_extender_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/load_extender_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361228 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_extender_tb " "Found entity 1: load_extender_tb" {  } { { "../../proj/src/TopLevel/testbench/load_extender_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/load_extender_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/pc_reg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/pc_reg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg_tb-behavior " "Found design unit 1: pc_reg_tb-behavior" {  } { { "../../proj/src/TopLevel/testbench/pc_reg_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/pc_reg_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361229 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg_tb " "Found entity 1: pc_reg_tb" {  } { { "../../proj/src/TopLevel/testbench/pc_reg_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/pc_reg_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/reg_file_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/reg_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file_tb-behavior " "Found design unit 1: reg_file_tb-behavior" {  } { { "../../proj/src/TopLevel/testbench/reg_file_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/reg_file_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361230 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "../../proj/src/TopLevel/testbench/reg_file_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/reg_file_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/store_logic_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/store_logic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 store_logic_tb-behavior " "Found design unit 1: store_logic_tb-behavior" {  } { { "../../proj/src/TopLevel/testbench/store_logic_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/store_logic_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361232 ""} { "Info" "ISGN_ENTITY_NAME" "1 store_logic_tb " "Found entity 1: store_logic_tb" {  } { { "../../proj/src/TopLevel/testbench/store_logic_tb.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/store_logic_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763782361232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782361232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Processor " "Elaborating entity \"RISCV_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763782361687 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt RISCV_Processor.vhd(53) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(53): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763782361688 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl RISCV_Processor.vhd(54) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763782361688 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead RISCV_Processor.vhd(62) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(62): object \"s_MemRead\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763782361688 "|RISCV_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "IMem" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782361753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:U_CONTROL " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:U_CONTROL\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "U_CONTROL" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782361772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:U_PC " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:U_PC\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "U_PC" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782361787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_logic fetch_logic:U_FETCH " "Elaborating entity \"fetch_logic\" for hierarchy \"fetch_logic:U_FETCH\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "U_FETCH" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782361797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:U_REGFILE " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:U_REGFILE\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "U_REGFILE" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782361808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5to32 reg_file:U_REGFILE\|dec5to32:u_dec " "Elaborating entity \"dec5to32\" for hierarchy \"reg_file:U_REGFILE\|dec5to32:u_dec\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "u_dec" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782361860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN reg_file:U_REGFILE\|regN:\\gen_regs:0:u_reg " "Elaborating entity \"regN\" for hierarchy \"reg_file:U_REGFILE\|regN:\\gen_regs:0:u_reg\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "\\gen_regs:0:u_reg" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782361870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg reg_file:U_REGFILE\|regN:\\gen_regs:0:u_reg\|dffg:\\gen_bits:0:u_ff " "Elaborating entity \"dffg\" for hierarchy \"reg_file:U_REGFILE\|regN:\\gen_regs:0:u_reg\|dffg:\\gen_bits:0:u_ff\"" {  } { { "../../proj/src/TopLevel/regN.vhd" "\\gen_bits:0:u_ff" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782361882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 reg_file:U_REGFILE\|mux32to1:u_mux1 " "Elaborating entity \"mux32to1\" for hierarchy \"reg_file:U_REGFILE\|mux32to1:u_mux1\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "u_mux1" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782362124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:U_IMM_GEN " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:U_IMM_GEN\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "U_IMM_GEN" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782362192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:U_ALUCTRL " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:U_ALUCTRL\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "U_ALUCTRL" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782362201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:U_ALU\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "U_ALU" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782362211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor alu:U_ALU\|adder_subtractor:U_ADDER " "Elaborating entity \"adder_subtractor\" for hierarchy \"alu:U_ALU\|adder_subtractor:U_ADDER\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "U_ADDER" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782362224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter alu:U_ALU\|barrel_shifter:U_SHIFTER " "Elaborating entity \"barrel_shifter\" for hierarchy \"alu:U_ALU\|barrel_shifter:U_SHIFTER\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "U_SHIFTER" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782362234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_extender load_extender:U_LOADEXT " "Elaborating entity \"load_extender\" for hierarchy \"load_extender:U_LOADEXT\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "U_LOADEXT" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782362246 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1763782363424 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1763782363424 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763782363424 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1763782364170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763782570117 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pc_reg:U_PC\|s_PC\[22\] High " "Register pc_reg:U_PC\|s_PC\[22\] will power up to High" {  } { { "../../proj/src/TopLevel/pc_reg.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1763782570802 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1763782570802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763782644535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763782644535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763782649882 "|RISCV_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763782649882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114703 " "Implemented 114703 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763782649885 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763782649885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114604 " "Implemented 114604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763782649885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763782649885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763782650020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 21:37:30 2025 " "Processing ended: Fri Nov 21 21:37:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763782650020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:06 " "Elapsed time: 00:05:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763782650020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:58 " "Total CPU time (on all processors): 00:04:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763782650020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763782650020 ""}
