#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Oct  9 15:13:44 2019
# Process ID: 1992179
# Current directory: /home/hantaoz3/cs233git/FPGALab2
# Command line: vivado
# Log file: /home/hantaoz3/cs233git/FPGALab2/vivado.log
# Journal file: /home/hantaoz3/cs233git/FPGALab2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Wed Oct  9 15:32:29 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Wed Oct  9 15:40:35 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Wed Oct  9 15:42:10 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Wed Oct  9 15:44:20 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Wed Oct  9 15:45:20 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "BCDToLED". [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "BCDToLED". [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:53]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Wed Oct  9 15:47:32 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Wed Oct  9 15:50:22 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
reset_run synth_1
import_files -norecurse /home/hantaoz3/cs233git/FPGALab1/src/mux_lib.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/mux_lib.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/mux_lib.v:1]
[Wed Oct  9 15:54:50 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct  9 15:55:27 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab2/.Xil/Vivado-1992179-siebl-0224-27.ews.illinois.edu/dcp/top_level.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab2/.Xil/Vivado-1992179-siebl-0224-27.ews.illinois.edu/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6142.281 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11168
Restored from archive | CPU: 0.010000 secs | Memory: 0.104187 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6142.281 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6274.469 ; gain = 298.188 ; free physical = 2618 ; free virtual = 11047
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct  9 16:11:42 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct  9 16:12:25 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/mux_lib.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/mux_lib.v:1]
[Wed Oct  9 16:17:07 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct  9 16:17:39 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab2/.Xil/Vivado-1992179-siebl-0224-27.ews.illinois.edu/dcp/top_level.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab2/.Xil/Vivado-1992179-siebl-0224-27.ews.illinois.edu/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6598.473 ; gain = 0.000 ; free physical = 2192 ; free virtual = 10626
Restored from archive | CPU: 0.010000 secs | Memory: 0.094994 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6598.473 ; gain = 0.000 ; free physical = 2192 ; free virtual = 10626
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct  9 16:18:28 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct  9 16:20:19 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
[Wed Oct  9 16:20:19 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737366A
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737366A
close_hw
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 16:26:34 2019...
