
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : defaults.tcl                            */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
analyze -f sverilog [list "BC_total.v"  "in_ctrl.v" "BC_FIR.v" "BC_FIR_1.v"]
Running PRESTO HDLC
Compiling source file ./BC_total.v
Compiling source file ./in_ctrl.v
Compiling source file ./BC_FIR.v
Compiling source file ./BC_FIR_1.v
Presto compilation completed successfully.
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
1
elaborate BC_total
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'BC_total'.
Information: Building the design 'in_ctrl'. (HDL-193)

Inferred memory devices in process
	in routine in_ctrl line 29 in file
		'./in_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mux_in_large_reg   | Flip-flop |  912  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BC_FIR'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'in_ctrl_1'. (HDL-193)

Inferred memory devices in process
	in routine in_ctrl_1 line 57 in file
		'./in_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mux_in_large_reg   | Flip-flop |  468  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BC_FIR_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'in_ctrl_2'. (HDL-193)

Inferred memory devices in process
	in routine in_ctrl_2 line 81 in file
		'./in_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mux_in_large_reg   | Flip-flop |  936  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'in_ctrl_4'. (HDL-193)

Inferred memory devices in process
	in routine in_ctrl_4 line 105 in file
		'./in_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mux_in_large_reg   | Flip-flop | 1872  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
set design_name BC_total
BC_total
set clock_name clock
clock
set CLK_PERIOD 10
10
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
set compile_seqmap_synchronous_extraction "true"
true
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./BC_total.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./BC_total.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./BC_total.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./BC_total.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'BC_total'.

  Linking design 'BC_total'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/BC_total.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Current design is 'BC_total'.
Information: Uniquified 4 instances of design 'BC_FIR'. (OPT-1056)
Information: Uniquified 2 instances of design 'in_ctrl_1'. (OPT-1056)
Information: Uniquified 6 instances of design 'BC_FIR_1'. (OPT-1056)
Information: Uniquified 2 instances of design 'in_ctrl_2'. (OPT-1056)
Information: Uniquified 2 instances of design 'in_ctrl_4'. (OPT-1056)
Information: Updating graph... (UID-83)
Warning: Design 'BC_total' contains 10 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 80 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'BC_total'
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[155][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[154][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[153][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[152][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[151][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[150][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[149][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_6/mux_in_large_reg[148][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[77][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[76][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[75][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_5/mux_in_large_reg[74][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[155][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[154][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[153][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[152][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[151][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[150][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[149][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_4/mux_in_large_reg[148][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[38][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_3/mux_in_large_reg[37][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[77][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[76][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[75][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_2/mux_in_large_reg[74][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][11]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][10]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][9]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][8]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][7]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][6]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][5]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][4]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][3]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][2]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][1]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[38][0]' will be removed. (OPT-1207)
Information: The register 'my_in_ctrl_1/mux_in_large_reg[37][0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width12' (rpl)
  Processing 'DW01_add_width12'
  Allocating blocks in 'DW02_mult_A_width9_B_width13'
  Building model 'DW02_mult_A_width9_B_width13' (csa)
  Processing 'DW02_mult_A_width9_B_width13'
  Allocating blocks in 'DW02_mult_A_width8_B_width13'
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Building model 'DW02_mult_A_width8_B_width13' (csa)
  Processing 'DW02_mult_A_width8_B_width13'
  Allocating blocks in 'DW02_mult_A_width6_B_width13'
  Building model 'DW02_mult_A_width6_B_width13' (csa)
  Processing 'DW02_mult_A_width6_B_width13'
  Allocating blocks in 'DW02_mult_A_width5_B_width13'
  Building model 'DW01_add_width16' (cla)
  Processing 'DW01_add_width16'
  Building model 'DW01_add_width16' (cla)
  Processing 'DW01_add_width16'
  Building model 'DW02_mult_A_width5_B_width13' (csa)
  Processing 'DW02_mult_A_width5_B_width13'
  Allocating blocks in 'DW02_mult_A_width4_B_width13'
  Building model 'DW01_add_width15' (cla)
  Processing 'DW01_add_width15'
  Building model 'DW01_add_width15' (cla)
  Processing 'DW01_add_width15'
  Building model 'DW02_mult_A_width4_B_width13' (csa)
  Processing 'DW02_mult_A_width4_B_width13'
  Allocating blocks in 'DW02_mult_A_width3_B_width13'
  Allocating blocks in 'DW01_absval_width3'
  Building model 'DW01_inc_width3' (cla)
  Processing 'DW01_inc_width3'
  Building model 'DW01_absval_width3' (cla)
  Processing 'DW01_absval_width3'
  Building model 'DW01_inc_width16' (cla)
  Processing 'DW01_inc_width16'
  Building model 'DW01_inc_width16' (cla)
  Processing 'DW01_inc_width16'
  Building model 'DW02_mult_A_width3_B_width13' (csa)
  Processing 'DW02_mult_A_width3_B_width13'
  Processing 'BC_total_DW01_add_0'
  Processing 'BC_total_DW01_add_1'
  Processing 'BC_total_DW01_add_2'
  Processing 'BC_total_DW01_add_3'
  Processing 'BC_total_DW01_add_4'
  Processing 'BC_total_DW01_add_5'
  Processing 'BC_total_DW01_add_6'
  Processing 'BC_total_DW01_add_7'
  Processing 'BC_total_DW01_add_8'
  Processing 'BC_total_DW02_mult_0'
  Processing 'BC_total_DW01_add_9'
  Processing 'BC_total_DW02_mult_1'
  Processing 'BC_total_DW01_add_10'
  Processing 'BC_total_DW02_mult_2'
  Processing 'BC_total_DW01_add_11'
  Processing 'BC_total_DW02_mult_3'
  Processing 'BC_total_DW01_add_12'
  Processing 'BC_total_DW02_mult_4'
  Processing 'BC_total_DW01_add_13'
  Processing 'BC_total_DW02_mult_5'
  Processing 'BC_total_DW01_add_14'
  Processing 'BC_total_DW02_mult_6'
  Processing 'BC_total_DW01_add_15'
  Processing 'BC_total_DW02_mult_7'
  Processing 'BC_total_DW01_add_16'
  Processing 'BC_total_DW01_add_17'
  Processing 'BC_total_DW01_add_18'
  Processing 'BC_total_DW01_add_19'
  Processing 'BC_total_DW01_add_20'
  Processing 'BC_total_DW01_add_21'
  Processing 'BC_total_DW01_add_22'
  Processing 'BC_total_DW01_add_23'
  Processing 'BC_total_DW01_add_24'
  Processing 'BC_total_DW01_add_25'
  Processing 'BC_total_DW02_mult_8'
  Processing 'BC_total_DW01_add_26'
  Processing 'BC_total_DW01_add_27'
  Processing 'BC_total_DW01_add_28'
  Processing 'BC_total_DW01_add_29'
  Processing 'BC_total_DW01_add_30'
  Processing 'BC_total_DW01_add_31'
  Processing 'BC_total_DW01_add_32'
  Processing 'BC_total_DW01_add_33'
  Processing 'BC_total_DW01_add_34'
  Processing 'BC_total_DW01_add_35'
  Processing 'BC_total_DW02_mult_9'
  Processing 'BC_total_DW01_add_36'
  Processing 'BC_total_DW02_mult_10'
  Processing 'BC_total_DW01_add_37'
  Processing 'BC_total_DW02_mult_11'
  Processing 'BC_total_DW01_add_38'
  Processing 'BC_total_DW02_mult_12'
  Processing 'BC_total_DW01_add_39'
  Processing 'BC_total_DW02_mult_13'
  Processing 'BC_total_DW01_add_40'
  Processing 'BC_total_DW02_mult_14'
  Processing 'BC_total_DW01_add_41'
  Processing 'BC_total_DW02_mult_15'
  Processing 'BC_total_DW01_add_42'
  Processing 'BC_total_DW02_mult_16'
  Processing 'BC_total_DW01_add_43'
  Processing 'BC_total_DW01_add_44'
  Processing 'BC_total_DW01_add_45'
  Processing 'BC_total_DW01_add_46'
  Processing 'BC_total_DW01_add_47'
  Processing 'BC_total_DW01_add_48'
  Processing 'BC_total_DW01_add_49'
  Processing 'BC_total_DW01_add_50'
  Processing 'BC_total_DW01_add_51'
  Processing 'BC_total_DW01_add_52'
  Processing 'BC_total_DW02_mult_17'
  Processing 'BC_total_DW01_add_53'
  Processing 'BC_total_DW01_add_54'
  Processing 'BC_total_DW01_add_55'
  Processing 'BC_total_DW01_add_56'
  Processing 'BC_total_DW01_add_57'
  Processing 'BC_total_DW01_add_58'
  Processing 'BC_total_DW01_add_59'
  Processing 'BC_total_DW01_add_60'
  Processing 'BC_total_DW01_add_61'
  Processing 'BC_total_DW01_add_62'
  Processing 'BC_total_DW02_mult_18'
  Processing 'BC_total_DW01_add_63'
  Processing 'BC_total_DW02_mult_19'
  Processing 'BC_total_DW01_add_64'
  Processing 'BC_total_DW02_mult_20'
  Processing 'BC_total_DW01_add_65'
  Processing 'BC_total_DW02_mult_21'
  Processing 'BC_total_DW01_add_66'
  Processing 'BC_total_DW02_mult_22'
  Processing 'BC_total_DW01_add_67'
  Processing 'BC_total_DW02_mult_23'
  Processing 'BC_total_DW01_add_68'
  Processing 'BC_total_DW02_mult_24'
  Processing 'BC_total_DW01_add_69'
  Processing 'BC_total_DW02_mult_25'
  Processing 'BC_total_DW01_add_70'
  Processing 'BC_total_DW01_add_71'
  Processing 'BC_total_DW01_add_72'
  Processing 'BC_total_DW01_add_73'
  Processing 'BC_total_DW01_add_74'
  Processing 'BC_total_DW01_add_75'
  Processing 'BC_total_DW01_add_76'
  Processing 'BC_total_DW01_add_77'
  Processing 'BC_total_DW01_add_78'
  Processing 'BC_total_DW01_add_79'
  Processing 'BC_total_DW02_mult_26'
  Processing 'BC_total_DW01_add_80'
  Processing 'BC_total_DW01_add_81'
  Processing 'BC_total_DW01_add_82'
  Processing 'BC_total_DW01_add_83'
  Processing 'BC_total_DW01_add_84'
  Processing 'BC_total_DW01_add_85'
  Processing 'BC_total_DW01_add_86'
  Processing 'BC_total_DW01_add_87'
  Processing 'BC_total_DW01_add_88'
  Processing 'BC_total_DW01_add_89'
  Processing 'BC_total_DW02_mult_27'
  Processing 'BC_total_DW01_add_90'
  Processing 'BC_total_DW02_mult_28'
  Processing 'BC_total_DW01_add_91'
  Processing 'BC_total_DW02_mult_29'
  Processing 'BC_total_DW01_add_92'
  Processing 'BC_total_DW02_mult_30'
  Processing 'BC_total_DW01_add_93'
  Processing 'BC_total_DW02_mult_31'
  Processing 'BC_total_DW01_add_94'
  Processing 'BC_total_DW02_mult_32'
  Processing 'BC_total_DW01_add_95'
  Processing 'BC_total_DW02_mult_33'
  Processing 'BC_total_DW01_add_96'
  Processing 'BC_total_DW02_mult_34'
  Processing 'BC_total_DW01_add_97'
  Processing 'BC_total_DW01_add_98'
  Processing 'BC_total_DW01_add_99'
  Processing 'BC_total_DW01_add_100'
  Processing 'BC_total_DW01_add_101'
  Processing 'BC_total_DW01_add_102'
  Processing 'BC_total_DW01_add_103'
  Processing 'BC_total_DW01_add_104'
  Processing 'BC_total_DW01_add_105'
  Processing 'BC_total_DW01_add_106'
  Processing 'BC_total_DW02_mult_35'
  Processing 'BC_total_DW01_add_107'
  Processing 'BC_total_DW01_add_108'
  Processing 'BC_total_DW01_add_109'
  Processing 'BC_total_DW01_add_110'
  Processing 'BC_total_DW01_add_111'
  Processing 'BC_total_DW01_add_112'
  Processing 'BC_total_DW01_add_113'
  Processing 'BC_total_DW01_add_114'
  Processing 'BC_total_DW01_add_115'
  Processing 'BC_total_DW01_add_116'
  Processing 'BC_total_DW02_mult_36'
  Processing 'BC_total_DW01_add_117'
  Processing 'BC_total_DW02_mult_37'
  Processing 'BC_total_DW01_add_118'
  Processing 'BC_total_DW02_mult_38'
  Processing 'BC_total_DW01_add_119'
  Processing 'BC_total_DW02_mult_39'
  Processing 'BC_total_DW01_add_120'
  Processing 'BC_total_DW02_mult_40'
  Processing 'BC_total_DW01_add_121'
  Processing 'BC_total_DW02_mult_41'
  Processing 'BC_total_DW01_add_122'
  Processing 'BC_total_DW02_mult_42'
  Processing 'BC_total_DW01_add_123'
  Processing 'BC_total_DW02_mult_43'
  Processing 'BC_total_DW01_add_124'
  Processing 'BC_total_DW01_add_125'
  Processing 'BC_total_DW01_add_126'
  Processing 'BC_total_DW01_add_127'
  Processing 'BC_total_DW01_add_128'
  Processing 'BC_total_DW01_add_129'
  Processing 'BC_total_DW01_add_130'
  Processing 'BC_total_DW01_add_131'
  Processing 'BC_total_DW01_add_132'
  Processing 'BC_total_DW01_add_133'
  Processing 'BC_total_DW02_mult_44'
  Processing 'BC_total_DW01_add_134'
  Processing 'BC_total_DW01_add_135'
  Processing 'BC_total_DW01_add_136'
  Processing 'BC_total_DW01_add_137'
  Processing 'BC_total_DW01_add_138'
  Processing 'BC_total_DW01_add_139'
  Processing 'BC_total_DW01_add_140'
  Processing 'BC_total_DW01_add_141'
  Processing 'BC_total_DW01_add_142'
  Processing 'BC_total_DW01_add_143'
  Processing 'BC_total_DW02_mult_45'
  Processing 'BC_total_DW01_add_144'
  Processing 'BC_total_DW02_mult_46'
  Processing 'BC_total_DW01_add_145'
  Processing 'BC_total_DW02_mult_47'
  Processing 'BC_total_DW01_add_146'
  Processing 'BC_total_DW02_mult_48'
  Processing 'BC_total_DW01_add_147'
  Processing 'BC_total_DW02_mult_49'
  Processing 'BC_total_DW01_add_148'
  Processing 'BC_total_DW02_mult_50'
  Processing 'BC_total_DW01_add_149'
  Processing 'BC_total_DW02_mult_51'
  Processing 'BC_total_DW01_add_150'
  Processing 'BC_total_DW02_mult_52'
  Processing 'BC_total_DW01_add_151'
  Processing 'BC_total_DW01_add_152'
  Processing 'BC_total_DW01_add_153'
  Processing 'BC_total_DW01_add_154'
  Processing 'BC_total_DW01_add_155'
  Processing 'BC_total_DW01_add_156'
  Processing 'BC_total_DW01_add_157'
  Processing 'BC_total_DW01_add_158'
  Processing 'BC_total_DW01_add_159'
  Processing 'BC_total_DW01_add_160'
  Processing 'BC_total_DW02_mult_53'
  Processing 'BC_total_DW01_add_161'
  Processing 'BC_total_DW01_add_162'
  Processing 'BC_total_DW01_add_163'
  Processing 'BC_total_DW01_add_164'
  Processing 'BC_total_DW01_add_165'
  Processing 'BC_total_DW01_add_166'
  Processing 'BC_total_DW02_mult_54'
  Processing 'BC_total_DW01_add_167'
  Processing 'BC_total_DW02_mult_55'
  Processing 'BC_total_DW01_add_168'
  Processing 'BC_total_DW02_mult_56'
  Processing 'BC_total_DW01_add_169'
  Processing 'BC_total_DW02_mult_57'
  Processing 'BC_total_DW01_add_170'
  Processing 'BC_total_DW02_mult_58'
  Processing 'BC_total_DW01_add_171'
  Processing 'BC_total_DW01_add_172'
  Processing 'BC_total_DW01_add_173'
  Processing 'BC_total_DW01_add_174'
  Processing 'BC_total_DW01_add_175'
  Processing 'BC_total_DW01_add_176'
  Processing 'BC_total_DW02_mult_59'
  Processing 'BC_total_DW01_add_177'
  Processing 'BC_total_DW01_add_178'
  Processing 'BC_total_DW01_add_179'
  Processing 'BC_total_DW01_add_180'
  Processing 'BC_total_DW01_add_181'
  Processing 'BC_total_DW01_add_182'
  Processing 'BC_total_DW02_mult_60'
  Processing 'BC_total_DW01_add_183'
  Processing 'BC_total_DW02_mult_61'
  Processing 'BC_total_DW01_add_184'
  Processing 'BC_total_DW02_mult_62'
  Processing 'BC_total_DW01_add_185'
  Processing 'BC_total_DW02_mult_63'
  Processing 'BC_total_DW01_add_186'
  Processing 'BC_total_DW02_mult_64'
  Processing 'BC_total_DW01_add_187'
  Processing 'BC_total_DW01_add_188'
  Processing 'BC_total_DW01_add_189'
  Processing 'BC_total_DW01_add_190'
  Processing 'BC_total_DW01_add_191'
  Processing 'BC_total_DW01_add_192'
  Processing 'BC_total_DW02_mult_65'
  Processing 'BC_total_DW01_add_193'
  Processing 'BC_total_DW01_add_194'
  Processing 'BC_total_DW01_add_195'
  Processing 'BC_total_DW01_add_196'
  Processing 'BC_total_DW01_add_197'
  Processing 'BC_total_DW01_add_198'
  Processing 'BC_total_DW02_mult_66'
  Processing 'BC_total_DW01_add_199'
  Processing 'BC_total_DW02_mult_67'
  Processing 'BC_total_DW01_add_200'
  Processing 'BC_total_DW02_mult_68'
  Processing 'BC_total_DW01_add_201'
  Processing 'BC_total_DW02_mult_69'
  Processing 'BC_total_DW01_add_202'
  Processing 'BC_total_DW02_mult_70'
  Processing 'BC_total_DW01_add_203'
  Processing 'BC_total_DW01_add_204'
  Processing 'BC_total_DW01_add_205'
  Processing 'BC_total_DW01_add_206'
  Processing 'BC_total_DW01_add_207'
  Processing 'BC_total_DW01_add_208'
  Processing 'BC_total_DW02_mult_71'
  Processing 'BC_total_DW01_add_209'
  Processing 'BC_total_DW01_add_210'
  Processing 'BC_total_DW01_add_211'
  Processing 'BC_total_DW02_mult_72'
  Processing 'BC_total_DW01_add_212'
  Processing 'BC_total_DW02_mult_73'
  Processing 'BC_total_DW01_add_213'
  Processing 'BC_total_DW01_add_214'
  Processing 'BC_total_DW01_add_215'
  Processing 'BC_total_DW01_add_216'
  Processing 'BC_total_DW01_add_217'
  Processing 'BC_total_DW01_add_218'
  Processing 'BC_total_DW02_mult_74'
  Processing 'BC_total_DW01_add_219'
  Processing 'BC_total_DW02_mult_75'
  Processing 'BC_total_DW01_add_220'
  Processing 'BC_total_DW02_mult_76'
  Processing 'BC_total_DW01_add_221'
  Processing 'BC_total_DW01_add_222'
  Processing 'BC_total_DW01_add_223'
  Processing 'BC_total_DW01_add_224'
  Processing 'BC_total_DW02_mult_77'
  Processing 'BC_total_DW01_add_225'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:53 2477203.3      0.00       0.0      35.1                                0.00  
    0:00:53 2477203.3      0.00       0.0      35.1                                0.00  
    0:00:53 2477203.3      0.00       0.0      35.1                                0.00  
    0:00:54 2477203.3      0.00       0.0      35.1                                0.00  
    0:00:54 2477203.3      0.00       0.0      35.1                                0.00  
    0:01:01 2191246.4      0.00       0.0       7.3                                0.00  
    0:01:01 2191246.4      0.00       0.0       7.3                                0.00  
    0:01:01 2191246.4      0.00       0.0       7.3                                0.00  
    0:01:04 2104059.8      0.00       0.0       7.1                                0.00  
    0:01:04 2104059.8      0.00       0.0       7.1                                0.00  
    0:01:05 2104175.9      0.00       0.0       4.0                                0.00  
    0:01:05 2104250.6      0.00       0.0       2.0                                0.00  
    0:01:05 2104433.1      0.00       0.0       0.8                                0.00  
    0:01:05 2104466.2      0.00       0.0       0.0                                0.00  
    0:01:05 2104482.8      0.00       0.0       0.0                                0.00  
    0:01:05 2104482.8      0.00       0.0       0.0                                0.00  
    0:01:05 2104482.8      0.00       0.0       0.0                                0.00  
    0:01:05 2104482.8      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:05 2104482.8      0.00       0.0       0.0                                0.00  
    0:01:05 2104482.8      0.00       0.0       0.0                                0.00  
    0:01:06 2103437.7      0.00       0.0      16.8                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:07 2103437.7      0.00       0.0      16.8                             -859.03  
    0:01:07 2106324.2      0.00       0.0       0.0                             -859.08  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:07 2106324.2      0.00       0.0       0.0                             -859.08  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:07 2106324.2      0.00       0.0       0.0                             -859.08  
    0:01:07 2106324.2      0.00       0.0       0.0                             -859.08  
    0:01:08 2077700.2      0.00       0.0       0.0                             -859.03  
    0:01:08 2076539.0      0.00       0.0       0.0                             -859.03  
    0:01:08 2076339.9      0.00       0.0       0.0                             -859.03  
    0:01:08 2076339.9      0.00       0.0       0.0                             -859.03  
    0:01:08 2076339.9      0.00       0.0       0.0                             -859.03  
    0:01:09 2073752.1      0.00       0.0       0.0                             -859.03  
    0:01:09 2073503.3      0.00       0.0       0.0                             -858.24  
    0:01:09 2073503.3      0.00       0.0       0.0                             -858.24  
    0:01:09 2073503.3      0.00       0.0       0.0                             -858.24  
    0:01:09 2073503.3      0.00       0.0       0.0                             -858.24  
    0:01:09 2073503.3      0.00       0.0       0.0                             -858.24  
    0:01:09 2073503.3      0.00       0.0       0.0                             -858.24  
    0:01:09 2077567.5      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[6][8]/DIN   -849.43  
    0:01:10 2080736.0      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[12][8]/DIN   -843.04  
    0:01:10 2084078.6      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[29][0]/DIN   -836.26  
    0:01:10 2086923.6      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[24][5]/DIN   -830.23  
    0:01:11 2089702.2      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[19][4]/DIN   -824.54  
    0:01:11 2092157.4      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[37][1]/DIN   -819.21  
    0:01:11 2094936.0      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[38][7]/DIN   -813.51  
    0:01:11 2097366.2      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[49][0]/DIN   -807.95  
    0:01:11 2099862.9      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[47][1]/DIN   -802.64  
    0:01:12 2101861.8      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[55][0]/DIN   -797.99  
    0:01:12 2104399.9      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[54][2]/DIN   -792.56  
    0:01:12 2106398.8      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[57][1]/DIN   -787.91  
    0:01:12 2108936.9      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[61][3]/DIN   -782.26  
    0:01:12 2110911.0      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[64][1]/DIN   -777.65  
    0:01:13 2112909.9      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[74][0]/DIN   -773.00  
    0:01:13 2115190.9      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[70][7]/DIN   -767.92  
    0:01:13 2117123.5      0.00       0.0       0.0 my_in_ctrl/mux_in_large_reg[73][4]/DIN   -763.41  
    0:01:13 2119122.5      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[1][3]/DIN   -758.75  
    0:01:13 2121403.4      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[12][7]/DIN   -753.63  
    0:01:13 2123966.4      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[9][1]/DIN   -748.09  
    0:01:14 2126811.4      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[15][0]/DIN   -742.38  
    0:01:14 2129374.3      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[18][3]/DIN   -736.79  
    0:01:14 2132045.1      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[22][9]/DIN   -730.99  
    0:01:14 2134583.2      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[34][7]/DIN   -725.38  
    0:01:15 2137361.8      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[31][8]/DIN   -719.59  
    0:01:15 2140032.6      0.00       0.0       0.0 my_in_ctrl_1/mux_in_large_reg[36][2]/DIN   -713.77  
    0:01:15 2141965.2      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[2][11]/DIN   -709.26  
    0:01:15 2143939.3      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[5][9]/DIN   -704.65  
    0:01:15 2146220.3      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[9][4]/DIN   -699.51  
    0:01:15 2148476.3      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[12][10]/DIN   -694.45  
    0:01:16 2150757.3      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[16][5]/DIN   -689.31  
    0:01:16 2152971.9      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[19][10]/DIN   -684.53  
    0:01:16 2155252.9      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[23][5]/DIN   -679.56  
    0:01:16 2157426.0      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[26][9]/DIN   -674.66  
    0:01:16 2159466.4      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[29][9]/DIN   -669.95  
    0:01:17 2161747.4      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[33][4]/DIN   -664.81  
    0:01:17 2164003.5      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[36][10]/DIN   -659.74  
    0:01:17 2166458.6      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[44][0]/DIN   -654.31  
    0:01:17 2168714.7      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[44][6]/DIN   -649.26  
    0:01:17 2170995.6      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[48][1]/DIN   -644.09  
    0:01:17 2173210.2      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[51][6]/DIN   -639.07  
    0:01:18 2175491.2      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[55][1]/DIN   -633.91  
    0:01:18 2177465.3      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[57][11]/DIN   -629.30  
    0:01:18 2179746.2      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[61][6]/DIN   -624.30  
    0:01:18 2182027.2      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[30][0]/DIN   -619.31  
    0:01:18 2184308.1      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[68][8]/DIN   -614.15  
    0:01:19 2186564.2      0.00       0.0       0.0 my_in_ctrl_2/mux_in_large_reg[72][2]/DIN   -609.01  
    0:01:19 2188563.2      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[4][0]/DIN   -604.37  
    0:01:19 2191126.1      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[6][4]/DIN   -598.79  
    0:01:19 2193689.1      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[10][7]/DIN   -593.38  
    0:01:19 2196252.1      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[14][10]/DIN   -587.98  
    0:01:20 2198922.9      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[19][3]/DIN   -582.22  
    0:01:20 2201767.9      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[28][1]/DIN   -576.09  
    0:01:20 2204305.9      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[30][2]/DIN   -570.46  
    0:01:20 2206868.9      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[32][8]/DIN   -565.14  
    0:01:21 2209431.9      0.00       0.0       0.0 my_in_ctrl_3/mux_in_large_reg[36][11]/DIN   -559.46  
    0:01:21 2211364.5      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[3][8]/DIN   -554.95  
    0:01:21 2213338.5      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[6][6]/DIN   -550.34  
    0:01:21 2215312.6      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[9][4]/DIN   -545.73  
    0:01:21 2217485.7      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[12][8]/DIN   -540.80  
    0:01:22 2219484.7      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[15][7]/DIN   -536.16  
    0:01:22 2221483.6      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[18][6]/DIN   -531.51  
    0:01:22 2223698.2      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[21][11]/DIN   -526.53  
    0:01:22 2225672.3      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[24][9]/DIN   -521.92  
    0:01:22 2227671.3      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[27][8]/DIN   -517.26  
    0:01:22 2229885.9      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[31][1]/DIN   -512.28  
    0:01:23 2231859.9      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[33][11]/DIN   -507.67  
    0:01:23 2234140.9      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[37][6]/DIN   -502.73  
    0:01:23 2236073.5      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[40][3]/DIN   -498.22  
    0:01:23 2238072.4      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[43][2]/DIN   -493.55  
    0:01:23 2240287.0      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[46][7]/DIN   -488.74  
    0:01:23 2242261.1      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[49][5]/DIN   -484.13  
    0:01:24 2244542.1      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[53][0]/DIN   -479.01  
    0:01:24 2246474.7      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[55][9]/DIN   -474.50  
    0:01:24 2248473.6      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[58][8]/DIN   -469.85  
    0:01:24 2250688.2      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[62][1]/DIN   -464.87  
    0:01:24 2252662.3      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[64][11]/DIN   -460.26  
    0:01:25 2254661.2      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[9][9]/DIN   -455.59  
    0:01:25 2256875.8      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[71][3]/DIN   -450.61  
    0:01:25 2258874.8      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[74][2]/DIN   -445.94  
    0:01:25 2261089.4      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[77][7]/DIN   -441.03  
    0:01:25 2263237.7      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[81][0]/DIN   -436.06  
    0:01:25 2265236.6      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[91][1]/DIN   -431.39  
    0:01:26 2267451.2      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[87][4]/DIN   -426.43  
    0:01:26 2269450.2      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[90][3]/DIN   -421.77  
    0:01:26 2271664.8      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[93][8]/DIN   -416.75  
    0:01:26 2273638.8      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[96][6]/DIN   -412.13  
    0:01:26 2275637.8      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[99][5]/DIN   -407.48  
    0:01:26 2277852.4      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[102][10]/DIN   -402.46  
    0:01:27 2279826.5      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[105][8]/DIN   -397.85  
    0:01:27 2282107.4      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[109][3]/DIN   -392.68  
    0:01:27 2284040.0      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[112][0]/DIN   -388.17  
    0:01:27 2286039.0      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[114][11]/DIN   -383.50  
    0:01:27 2288253.6      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[118][4]/DIN   -378.64  
    0:01:27 2290227.6      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[121][2]/DIN   -374.03  
    0:01:28 2292226.6      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[124][1]/DIN   -369.39  
    0:01:28 2294441.2      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[127][6]/DIN   -364.52  
    0:01:28 2296440.1      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[130][5]/DIN   -359.87  
    0:01:28 2298654.7      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[133][10]/DIN   -354.85  
    0:01:28 2300628.8      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[136][8]/DIN   -350.24  
    0:01:29 2302627.8      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[139][7]/DIN   -345.58  
    0:01:29 2304842.4      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[143][0]/DIN   -340.56  
    0:01:29 2306816.4      0.00       0.0       0.0 my_in_ctrl_4/mux_in_large_reg[145][10]/DIN   -335.95  
    0:01:29 2308790.5      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[1][8]/DIN   -331.34  
    0:01:29 2310764.6      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[4][6]/DIN   -326.73  
    0:01:29 2313045.5      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[8][1]/DIN   -321.59  
    0:01:30 2315260.1      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[11][6]/DIN   -316.61  
    0:01:30 2317541.1      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[15][1]/DIN   -311.49  
    0:01:30 2319515.2      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[17][11]/DIN   -306.88  
    0:01:30 2321796.1      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[21][6]/DIN   -301.94  
    0:01:30 2324010.7      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[28][0]/DIN   -297.13  
    0:01:30 2326291.7      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[28][6]/DIN   -292.03  
    0:01:31 2328572.6      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[32][1]/DIN   -286.89  
    0:01:31 2330787.2      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[35][6]/DIN   -281.92  
    0:01:31 2333068.2      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[39][0]/DIN   -276.86  
    0:01:32 2335523.3      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[43][3]/DIN   -271.38  
    0:01:32 2337522.3      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[46][2]/DIN   -266.75  
    0:01:32 2339736.9      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[49][7]/DIN   -261.72  
    0:01:32 2342017.9      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[57][4]/DIN   -256.55  
    0:01:32 2344273.9      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[56][8]/DIN   -251.43  
    0:01:32 2346554.9      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[60][3]/DIN   -246.41  
    0:01:33 2348769.5      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[63][8]/DIN   -241.58  
    0:01:33 2351050.5      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[67][3]/DIN   -236.41  
    0:01:33 2353049.4      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[70][2]/DIN   -231.79  
    0:01:33 2355222.5      0.00       0.0       0.0 my_in_ctrl_5/mux_in_large_reg[73][6]/DIN   -226.83  
    0:01:33 2357221.5      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[3][4]/DIN   -222.19  
    0:01:34 2359154.1      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[6][1]/DIN   -217.68  
    0:01:34 2361128.2      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[8][11]/DIN   -213.07  
    0:01:34 2363127.1      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[11][10]/DIN   -208.41  
    0:01:34 2365341.7      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[15][3]/DIN   -203.43  
    0:01:34 2367340.7      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[18][2]/DIN   -198.77  
    0:01:34 2369555.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[21][7]/DIN   -193.79  
    0:01:35 2371529.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[24][5]/DIN   -189.18  
    0:01:35 2373528.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[27][4]/DIN   -184.53  
    0:01:35 2375742.9      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[30][9]/DIN   -179.55  
    0:01:35 2377717.0      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[33][7]/DIN   -174.94  
    0:01:35 2379997.9      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[37][4]/DIN   -169.99  
    0:01:35 2381930.5      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[40][1]/DIN   -165.48  
    0:01:36 2383929.5      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[50][0]/DIN   -160.81  
    0:01:36 2386144.1      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[46][5]/DIN   -156.01  
    0:01:36 2388118.1      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[49][3]/DIN   -151.40  
    0:01:36 2390291.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[52][8]/DIN   -146.48  
    0:01:36 2392331.7      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[55][8]/DIN   -141.77  
    0:01:37 2394330.6      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[58][7]/DIN   -137.11  
    0:01:37 2396545.2      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[62][0]/DIN   -132.13  
    0:01:37 2398519.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[64][10]/DIN   -127.52  
    0:01:37 2400518.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[67][9]/DIN   -122.84  
    0:01:37 2402774.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[71][3]/DIN   -117.76  
    0:01:37 2404773.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[74][2]/DIN   -113.09  
    0:01:38 2407029.4      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[77][10]/DIN   -108.10  
    0:01:38 2409177.6      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[81][3]/DIN   -103.13  
    0:01:38 2411242.9      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[84][4]/DIN    -98.43  
    0:01:38 2413391.2      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[87][7]/DIN    -93.51  
    0:01:38 2415390.1      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[90][6]/DIN    -88.84  
    0:01:39 2417604.7      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[93][11]/DIN    -83.82  
    0:01:39 2419578.8      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[96][9]/DIN    -79.21  
    0:01:39 2421577.7      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[99][8]/DIN    -74.55  
    0:01:39 2423792.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[103][1]/DIN    -69.53  
    0:01:39 2425766.4      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[105][11]/DIN    -64.92  
    0:01:39 2428047.4      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[109][6]/DIN    -59.76  
    0:01:40 2429980.0      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[112][3]/DIN    -55.25  
    0:01:40 2431978.9      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[115][2]/DIN    -50.58  
    0:01:40 2434235.0      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[118][8]/DIN    -45.63  
    0:01:40 2436209.1      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[121][6]/DIN    -41.02  
    0:01:40 2438490.0      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[125][1]/DIN    -36.01  
    0:01:40 2440422.6      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[127][10]/DIN    -31.50  
    0:01:41 2442421.6      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[130][9]/DIN    -26.85  
    0:01:41 2444702.5      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[134][4]/DIN    -21.73  
    0:01:41 2446676.6      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[137][2]/DIN    -17.12  
    0:01:41 2449148.3      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[141][0]/DIN    -11.22  
    0:01:41 2451122.4      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[143][10]/DIN     -6.61  
    0:01:42 2453096.5      0.00       0.0       0.0 my_in_ctrl_6/mux_in_large_reg[146][8]/DIN     -2.00  
    0:01:42 2453975.7      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:42 2453975.7      0.00       0.0       0.0                                0.00  
    0:01:42 2453975.7      0.00       0.0       0.0                                0.00  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'BC_total' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clock': 7128 load(s), 1 driver(s)
Writing verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/BC_total.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module BC_total_DW02_mult_74 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module BC_total_DW02_mult_66 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module BC_total_DW02_mult_60 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module BC_total_DW02_mult_54 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 6 nets to module BC_total_DW02_mult_48 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 5 nets to module BC_total_DW02_mult_47 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module BC_total_DW02_mult_46 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module BC_total_DW02_mult_45 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 6 nets to module BC_total_DW02_mult_39 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 5 nets to module BC_total_DW02_mult_38 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module BC_total_DW02_mult_37 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module BC_total_DW02_mult_36 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 6 nets to module BC_total_DW02_mult_30 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 5 nets to module BC_total_DW02_mult_29 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module BC_total_DW02_mult_28 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module BC_total_DW02_mult_27 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 6 nets to module BC_total_DW02_mult_21 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 5 nets to module BC_total_DW02_mult_20 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module BC_total_DW02_mult_19 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module BC_total_DW02_mult_18 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 6 nets to module BC_total_DW02_mult_12 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 5 nets to module BC_total_DW02_mult_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module BC_total_DW02_mult_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module BC_total_DW02_mult_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 6 nets to module BC_total_DW02_mult_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 5 nets to module BC_total_DW02_mult_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module BC_total_DW02_mult_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module BC_total_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 586 nets to module BC_total using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file './BC_total.ddc'.
Removing design 'BC_total'
Removing design 'BC_total_DW01_add_0'
Removing design 'BC_total_DW01_add_1'
Removing design 'BC_total_DW01_add_2'
Removing design 'BC_total_DW01_add_3'
Removing design 'BC_total_DW01_add_4'
Removing design 'BC_total_DW01_add_5'
Removing design 'BC_total_DW01_add_6'
Removing design 'BC_total_DW01_add_7'
Removing design 'BC_total_DW01_add_8'
Removing design 'BC_total_DW02_mult_0'
Removing design 'BC_total_DW01_add_9'
Removing design 'BC_total_DW02_mult_1'
Removing design 'BC_total_DW01_add_10'
Removing design 'BC_total_DW02_mult_2'
Removing design 'BC_total_DW01_add_11'
Removing design 'BC_total_DW02_mult_3'
Removing design 'BC_total_DW01_add_12'
Removing design 'BC_total_DW02_mult_4'
Removing design 'BC_total_DW02_mult_5'
Removing design 'BC_total_DW02_mult_7'
Removing design 'BC_total_DW01_add_17'
Removing design 'BC_total_DW01_add_18'
Removing design 'BC_total_DW01_add_19'
Removing design 'BC_total_DW01_add_20'
Removing design 'BC_total_DW01_add_21'
Removing design 'BC_total_DW01_add_22'
Removing design 'BC_total_DW01_add_23'
Removing design 'BC_total_DW01_add_24'
Removing design 'BC_total_DW01_add_25'
Removing design 'BC_total_DW02_mult_8'
Removing design 'BC_total_DW01_add_27'
Removing design 'BC_total_DW01_add_28'
Removing design 'BC_total_DW01_add_29'
Removing design 'BC_total_DW01_add_30'
Removing design 'BC_total_DW01_add_31'
Removing design 'BC_total_DW01_add_32'
Removing design 'BC_total_DW01_add_33'
Removing design 'BC_total_DW01_add_34'
Removing design 'BC_total_DW01_add_35'
Removing design 'BC_total_DW02_mult_9'
Removing design 'BC_total_DW01_add_36'
Removing design 'BC_total_DW02_mult_10'
Removing design 'BC_total_DW01_add_37'
Removing design 'BC_total_DW02_mult_11'
Removing design 'BC_total_DW01_add_38'
Removing design 'BC_total_DW02_mult_12'
Removing design 'BC_total_DW01_add_39'
Removing design 'BC_total_DW02_mult_13'
Removing design 'BC_total_DW02_mult_14'
Removing design 'BC_total_DW02_mult_16'
Removing design 'BC_total_DW01_add_44'
Removing design 'BC_total_DW01_add_45'
Removing design 'BC_total_DW01_add_46'
Removing design 'BC_total_DW01_add_47'
Removing design 'BC_total_DW01_add_48'
Removing design 'BC_total_DW01_add_49'
Removing design 'BC_total_DW01_add_50'
Removing design 'BC_total_DW01_add_51'
Removing design 'BC_total_DW01_add_52'
Removing design 'BC_total_DW02_mult_17'
Removing design 'BC_total_DW01_add_54'
Removing design 'BC_total_DW01_add_55'
Removing design 'BC_total_DW01_add_56'
Removing design 'BC_total_DW01_add_57'
Removing design 'BC_total_DW01_add_58'
Removing design 'BC_total_DW01_add_59'
Removing design 'BC_total_DW01_add_60'
Removing design 'BC_total_DW01_add_61'
Removing design 'BC_total_DW01_add_62'
Removing design 'BC_total_DW02_mult_18'
Removing design 'BC_total_DW01_add_63'
Removing design 'BC_total_DW02_mult_19'
Removing design 'BC_total_DW01_add_64'
Removing design 'BC_total_DW02_mult_20'
Removing design 'BC_total_DW01_add_65'
Removing design 'BC_total_DW02_mult_21'
Removing design 'BC_total_DW01_add_66'
Removing design 'BC_total_DW02_mult_22'
Removing design 'BC_total_DW02_mult_23'
Removing design 'BC_total_DW02_mult_25'
Removing design 'BC_total_DW01_add_71'
Removing design 'BC_total_DW01_add_72'
Removing design 'BC_total_DW01_add_73'
Removing design 'BC_total_DW01_add_74'
Removing design 'BC_total_DW01_add_75'
Removing design 'BC_total_DW01_add_76'
Removing design 'BC_total_DW01_add_77'
Removing design 'BC_total_DW01_add_78'
Removing design 'BC_total_DW01_add_79'
Removing design 'BC_total_DW02_mult_26'
Removing design 'BC_total_DW01_add_81'
Removing design 'BC_total_DW01_add_82'
Removing design 'BC_total_DW01_add_83'
Removing design 'BC_total_DW01_add_84'
Removing design 'BC_total_DW01_add_85'
Removing design 'BC_total_DW01_add_86'
Removing design 'BC_total_DW01_add_87'
Removing design 'BC_total_DW01_add_88'
Removing design 'BC_total_DW01_add_89'
Removing design 'BC_total_DW02_mult_27'
Removing design 'BC_total_DW01_add_90'
Removing design 'BC_total_DW02_mult_28'
Removing design 'BC_total_DW01_add_91'
Removing design 'BC_total_DW02_mult_29'
Removing design 'BC_total_DW01_add_92'
Removing design 'BC_total_DW02_mult_30'
Removing design 'BC_total_DW01_add_93'
Removing design 'BC_total_DW02_mult_31'
Removing design 'BC_total_DW02_mult_32'
Removing design 'BC_total_DW02_mult_34'
Removing design 'BC_total_DW01_add_98'
Removing design 'BC_total_DW01_add_99'
Removing design 'BC_total_DW01_add_100'
Removing design 'BC_total_DW01_add_101'
Removing design 'BC_total_DW01_add_102'
Removing design 'BC_total_DW01_add_103'
Removing design 'BC_total_DW01_add_104'
Removing design 'BC_total_DW01_add_105'
Removing design 'BC_total_DW01_add_106'
Removing design 'BC_total_DW02_mult_35'
Removing design 'BC_total_DW01_add_108'
Removing design 'BC_total_DW01_add_109'
Removing design 'BC_total_DW01_add_110'
Removing design 'BC_total_DW01_add_111'
Removing design 'BC_total_DW01_add_112'
Removing design 'BC_total_DW01_add_113'
Removing design 'BC_total_DW01_add_114'
Removing design 'BC_total_DW01_add_115'
Removing design 'BC_total_DW01_add_116'
Removing design 'BC_total_DW02_mult_36'
Removing design 'BC_total_DW01_add_117'
Removing design 'BC_total_DW02_mult_37'
Removing design 'BC_total_DW01_add_118'
Removing design 'BC_total_DW02_mult_38'
Removing design 'BC_total_DW01_add_119'
Removing design 'BC_total_DW02_mult_39'
Removing design 'BC_total_DW01_add_120'
Removing design 'BC_total_DW02_mult_40'
Removing design 'BC_total_DW02_mult_41'
Removing design 'BC_total_DW02_mult_43'
Removing design 'BC_total_DW01_add_125'
Removing design 'BC_total_DW01_add_126'
Removing design 'BC_total_DW01_add_127'
Removing design 'BC_total_DW01_add_128'
Removing design 'BC_total_DW01_add_129'
Removing design 'BC_total_DW01_add_130'
Removing design 'BC_total_DW01_add_131'
Removing design 'BC_total_DW01_add_132'
Removing design 'BC_total_DW01_add_133'
Removing design 'BC_total_DW02_mult_44'
Removing design 'BC_total_DW01_add_135'
Removing design 'BC_total_DW01_add_136'
Removing design 'BC_total_DW01_add_137'
Removing design 'BC_total_DW01_add_138'
Removing design 'BC_total_DW01_add_139'
Removing design 'BC_total_DW01_add_140'
Removing design 'BC_total_DW01_add_141'
Removing design 'BC_total_DW01_add_142'
Removing design 'BC_total_DW01_add_143'
Removing design 'BC_total_DW02_mult_45'
Removing design 'BC_total_DW01_add_144'
Removing design 'BC_total_DW02_mult_46'
Removing design 'BC_total_DW01_add_145'
Removing design 'BC_total_DW02_mult_47'
Removing design 'BC_total_DW01_add_146'
Removing design 'BC_total_DW02_mult_48'
Removing design 'BC_total_DW01_add_147'
Removing design 'BC_total_DW02_mult_49'
Removing design 'BC_total_DW02_mult_50'
Removing design 'BC_total_DW02_mult_52'
Removing design 'BC_total_DW01_add_152'
Removing design 'BC_total_DW01_add_153'
Removing design 'BC_total_DW01_add_154'
Removing design 'BC_total_DW01_add_155'
Removing design 'BC_total_DW01_add_156'
Removing design 'BC_total_DW01_add_157'
Removing design 'BC_total_DW01_add_158'
Removing design 'BC_total_DW01_add_159'
Removing design 'BC_total_DW01_add_160'
Removing design 'BC_total_DW02_mult_53'
Removing design 'BC_total_DW01_add_162'
Removing design 'BC_total_DW01_add_163'
Removing design 'BC_total_DW01_add_164'
Removing design 'BC_total_DW01_add_165'
Removing design 'BC_total_DW01_add_166'
Removing design 'BC_total_DW02_mult_54'
Removing design 'BC_total_DW01_add_167'
Removing design 'BC_total_DW02_mult_55'
Removing design 'BC_total_DW02_mult_56'
Removing design 'BC_total_DW02_mult_57'
Removing design 'BC_total_DW02_mult_58'
Removing design 'BC_total_DW01_add_172'
Removing design 'BC_total_DW01_add_173'
Removing design 'BC_total_DW01_add_174'
Removing design 'BC_total_DW01_add_175'
Removing design 'BC_total_DW01_add_176'
Removing design 'BC_total_DW02_mult_59'
Removing design 'BC_total_DW01_add_178'
Removing design 'BC_total_DW01_add_179'
Removing design 'BC_total_DW01_add_180'
Removing design 'BC_total_DW01_add_181'
Removing design 'BC_total_DW01_add_182'
Removing design 'BC_total_DW02_mult_60'
Removing design 'BC_total_DW01_add_183'
Removing design 'BC_total_DW02_mult_61'
Removing design 'BC_total_DW02_mult_62'
Removing design 'BC_total_DW02_mult_63'
Removing design 'BC_total_DW02_mult_64'
Removing design 'BC_total_DW01_add_188'
Removing design 'BC_total_DW01_add_189'
Removing design 'BC_total_DW01_add_190'
Removing design 'BC_total_DW01_add_191'
Removing design 'BC_total_DW01_add_192'
Removing design 'BC_total_DW02_mult_65'
Removing design 'BC_total_DW01_add_194'
Removing design 'BC_total_DW01_add_195'
Removing design 'BC_total_DW01_add_196'
Removing design 'BC_total_DW01_add_197'
Removing design 'BC_total_DW01_add_198'
Removing design 'BC_total_DW02_mult_66'
Removing design 'BC_total_DW01_add_199'
Removing design 'BC_total_DW02_mult_67'
Removing design 'BC_total_DW02_mult_68'
Removing design 'BC_total_DW02_mult_69'
Removing design 'BC_total_DW02_mult_70'
Removing design 'BC_total_DW01_add_204'
Removing design 'BC_total_DW01_add_205'
Removing design 'BC_total_DW01_add_206'
Removing design 'BC_total_DW01_add_207'
Removing design 'BC_total_DW01_add_208'
Removing design 'BC_total_DW02_mult_71'
Removing design 'BC_total_DW01_add_210'
Removing design 'BC_total_DW01_add_211'
Removing design 'BC_total_DW02_mult_72'
Removing design 'BC_total_DW02_mult_73'
Removing design 'BC_total_DW01_add_214'
Removing design 'BC_total_DW01_add_215'
Removing design 'BC_total_DW01_add_216'
Removing design 'BC_total_DW01_add_217'
Removing design 'BC_total_DW01_add_218'
Removing design 'BC_total_DW02_mult_74'
Removing design 'BC_total_DW01_add_219'
Removing design 'BC_total_DW02_mult_75'
Removing design 'BC_total_DW02_mult_76'
Removing design 'BC_total_DW01_add_222'
Removing design 'BC_total_DW01_add_223'
Removing design 'BC_total_DW01_add_224'
Removing design 'BC_total_DW02_mult_77'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/BC_total.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/BC_total.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/BC_total_DW02_mult_77.db:BC_total_DW02_mult_77'
Loaded 249 designs.
Current design is 'BC_total_DW02_mult_77'.
Current design is 'BC_total'.

Thank you...
