DECL|BKUPRETON|member|uint32_t BKUPRETON:1; /**< bit: 17 SRAM On In Backup Mode */
DECL|BODDIS|member|uint32_t BODDIS:1; /**< bit: 13 Brownout Detector Disable */
DECL|BODRSTEN|member|uint32_t BODRSTEN:1; /**< bit: 12 Brownout Detector Reset Enable */
DECL|BODRSTS|member|uint32_t BODRSTS:1; /**< bit: 3 Brownout Detector Reset Status (cleared on read) */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|KEY|member|uint32_t KEY:8; /**< bit: 24..31 Password */
DECL|KEY|member|uint32_t KEY:8; /**< bit: 24..31 Password Key */
DECL|LPDBCCLR|member|uint32_t LPDBCCLR:1; /**< bit: 7 Low-power Debouncer Clear */
DECL|LPDBCEN0|member|uint32_t LPDBCEN0:1; /**< bit: 5 Low-power Debouncer Enable WKUP0 */
DECL|LPDBCEN1|member|uint32_t LPDBCEN1:1; /**< bit: 6 Low-power Debouncer Enable WKUP1 */
DECL|LPDBCS0|member|uint32_t LPDBCS0:1; /**< bit: 13 Low-power Debouncer Wake-up Status on WKUP0 (cleared on read) */
DECL|LPDBCS1|member|uint32_t LPDBCS1:1; /**< bit: 14 Low-power Debouncer Wake-up Status on WKUP1 (cleared on read) */
DECL|LPDBCS|member|uint32_t LPDBCS:2; /**< bit: 13..14 Low-power Debouncer Wake-up Status on WKUPx (cleared on read) */
DECL|LPDBC|member|uint32_t LPDBC:3; /**< bit: 16..18 Low-power Debouncer Period */
DECL|ONREG|member|uint32_t ONREG:1; /**< bit: 14 Voltage Regulator Enable */
DECL|OSCBYPASS|member|uint32_t OSCBYPASS:1; /**< bit: 20 Oscillator Bypass */
DECL|OSCSEL|member|uint32_t OSCSEL:1; /**< bit: 7 32-kHz Oscillator Selection Status */
DECL|REV_SUPC|macro|REV_SUPC
DECL|RTCEN|member|uint32_t RTCEN:1; /**< bit: 3 Real-time Clock Wake-up Enable */
DECL|RTTEN|member|uint32_t RTTEN:1; /**< bit: 2 Real-time Timer Wake-up Enable */
DECL|SMEN|member|uint32_t SMEN:1; /**< bit: 1 Supply Monitor Wake-up Enable */
DECL|SMIEN|member|uint32_t SMIEN:1; /**< bit: 13 Supply Monitor Interrupt Enable */
DECL|SMOS|member|uint32_t SMOS:1; /**< bit: 6 Supply Monitor Output Status */
DECL|SMRSTEN|member|uint32_t SMRSTEN:1; /**< bit: 12 Supply Monitor Reset Enable */
DECL|SMRSTS|member|uint32_t SMRSTS:1; /**< bit: 4 Supply Monitor Reset Status (cleared on read) */
DECL|SMSMPL|member|uint32_t SMSMPL:3; /**< bit: 8..10 Supply Monitor Sampling Period */
DECL|SMS|member|uint32_t SMS:1; /**< bit: 5 Supply Monitor Status (cleared on read) */
DECL|SMTH|member|uint32_t SMTH:4; /**< bit: 0..3 Supply Monitor Threshold */
DECL|SMWS|member|uint32_t SMWS:1; /**< bit: 2 Supply Monitor Detection Wake-up Status (cleared on read) */
DECL|SUPC_6452|macro|SUPC_6452
DECL|SUPC_CR_KEY_Msk|macro|SUPC_CR_KEY_Msk
DECL|SUPC_CR_KEY_PASSWD_Val|macro|SUPC_CR_KEY_PASSWD_Val
DECL|SUPC_CR_KEY_PASSWD|macro|SUPC_CR_KEY_PASSWD
DECL|SUPC_CR_KEY_Pos|macro|SUPC_CR_KEY_Pos
DECL|SUPC_CR_KEY|macro|SUPC_CR_KEY
DECL|SUPC_CR_MASK|macro|SUPC_CR_MASK
DECL|SUPC_CR_Msk|macro|SUPC_CR_Msk
DECL|SUPC_CR_OFFSET|macro|SUPC_CR_OFFSET
DECL|SUPC_CR_Type|typedef|} SUPC_CR_Type;
DECL|SUPC_CR_VROFF_Msk|macro|SUPC_CR_VROFF_Msk
DECL|SUPC_CR_VROFF_NO_EFFECT_Val|macro|SUPC_CR_VROFF_NO_EFFECT_Val
DECL|SUPC_CR_VROFF_NO_EFFECT|macro|SUPC_CR_VROFF_NO_EFFECT
DECL|SUPC_CR_VROFF_Pos|macro|SUPC_CR_VROFF_Pos
DECL|SUPC_CR_VROFF_STOP_VREG_Val|macro|SUPC_CR_VROFF_STOP_VREG_Val
DECL|SUPC_CR_VROFF_STOP_VREG|macro|SUPC_CR_VROFF_STOP_VREG
DECL|SUPC_CR_VROFF|macro|SUPC_CR_VROFF
DECL|SUPC_CR_XTALSEL_CRYSTAL_SEL_Val|macro|SUPC_CR_XTALSEL_CRYSTAL_SEL_Val
DECL|SUPC_CR_XTALSEL_CRYSTAL_SEL|macro|SUPC_CR_XTALSEL_CRYSTAL_SEL
DECL|SUPC_CR_XTALSEL_Msk|macro|SUPC_CR_XTALSEL_Msk
DECL|SUPC_CR_XTALSEL_NO_EFFECT_Val|macro|SUPC_CR_XTALSEL_NO_EFFECT_Val
DECL|SUPC_CR_XTALSEL_NO_EFFECT|macro|SUPC_CR_XTALSEL_NO_EFFECT
DECL|SUPC_CR_XTALSEL_Pos|macro|SUPC_CR_XTALSEL_Pos
DECL|SUPC_CR_XTALSEL|macro|SUPC_CR_XTALSEL
DECL|SUPC_CR|member|__O SUPC_CR_Type SUPC_CR; /**< Offset: 0x00 ( /W 32) Supply Controller Control Register */
DECL|SUPC_CR|member|__O uint32_t SUPC_CR; /**< (SUPC Offset: 0x00) Supply Controller Control Register */
DECL|SUPC_MR_BKUPRETON_Msk|macro|SUPC_MR_BKUPRETON_Msk
DECL|SUPC_MR_BKUPRETON_Pos|macro|SUPC_MR_BKUPRETON_Pos
DECL|SUPC_MR_BKUPRETON|macro|SUPC_MR_BKUPRETON
DECL|SUPC_MR_BODDIS_DISABLE_Val|macro|SUPC_MR_BODDIS_DISABLE_Val
DECL|SUPC_MR_BODDIS_DISABLE|macro|SUPC_MR_BODDIS_DISABLE
DECL|SUPC_MR_BODDIS_ENABLE_Val|macro|SUPC_MR_BODDIS_ENABLE_Val
DECL|SUPC_MR_BODDIS_ENABLE|macro|SUPC_MR_BODDIS_ENABLE
DECL|SUPC_MR_BODDIS_Msk|macro|SUPC_MR_BODDIS_Msk
DECL|SUPC_MR_BODDIS_Pos|macro|SUPC_MR_BODDIS_Pos
DECL|SUPC_MR_BODDIS|macro|SUPC_MR_BODDIS
DECL|SUPC_MR_BODRSTEN_ENABLE_Val|macro|SUPC_MR_BODRSTEN_ENABLE_Val
DECL|SUPC_MR_BODRSTEN_ENABLE|macro|SUPC_MR_BODRSTEN_ENABLE
DECL|SUPC_MR_BODRSTEN_Msk|macro|SUPC_MR_BODRSTEN_Msk
DECL|SUPC_MR_BODRSTEN_NOT_ENABLE_Val|macro|SUPC_MR_BODRSTEN_NOT_ENABLE_Val
DECL|SUPC_MR_BODRSTEN_NOT_ENABLE|macro|SUPC_MR_BODRSTEN_NOT_ENABLE
DECL|SUPC_MR_BODRSTEN_Pos|macro|SUPC_MR_BODRSTEN_Pos
DECL|SUPC_MR_BODRSTEN|macro|SUPC_MR_BODRSTEN
DECL|SUPC_MR_KEY_Msk|macro|SUPC_MR_KEY_Msk
DECL|SUPC_MR_KEY_PASSWD_Val|macro|SUPC_MR_KEY_PASSWD_Val
DECL|SUPC_MR_KEY_PASSWD|macro|SUPC_MR_KEY_PASSWD
DECL|SUPC_MR_KEY_Pos|macro|SUPC_MR_KEY_Pos
DECL|SUPC_MR_KEY|macro|SUPC_MR_KEY
DECL|SUPC_MR_MASK|macro|SUPC_MR_MASK
DECL|SUPC_MR_Msk|macro|SUPC_MR_Msk
DECL|SUPC_MR_OFFSET|macro|SUPC_MR_OFFSET
DECL|SUPC_MR_ONREG_Msk|macro|SUPC_MR_ONREG_Msk
DECL|SUPC_MR_ONREG_ONREG_UNUSED_Val|macro|SUPC_MR_ONREG_ONREG_UNUSED_Val
DECL|SUPC_MR_ONREG_ONREG_UNUSED|macro|SUPC_MR_ONREG_ONREG_UNUSED
DECL|SUPC_MR_ONREG_ONREG_USED_Val|macro|SUPC_MR_ONREG_ONREG_USED_Val
DECL|SUPC_MR_ONREG_ONREG_USED|macro|SUPC_MR_ONREG_ONREG_USED
DECL|SUPC_MR_ONREG_Pos|macro|SUPC_MR_ONREG_Pos
DECL|SUPC_MR_ONREG|macro|SUPC_MR_ONREG
DECL|SUPC_MR_OSCBYPASS_BYPASS_Val|macro|SUPC_MR_OSCBYPASS_BYPASS_Val
DECL|SUPC_MR_OSCBYPASS_BYPASS|macro|SUPC_MR_OSCBYPASS_BYPASS
DECL|SUPC_MR_OSCBYPASS_Msk|macro|SUPC_MR_OSCBYPASS_Msk
DECL|SUPC_MR_OSCBYPASS_NO_EFFECT_Val|macro|SUPC_MR_OSCBYPASS_NO_EFFECT_Val
DECL|SUPC_MR_OSCBYPASS_NO_EFFECT|macro|SUPC_MR_OSCBYPASS_NO_EFFECT
DECL|SUPC_MR_OSCBYPASS_Pos|macro|SUPC_MR_OSCBYPASS_Pos
DECL|SUPC_MR_OSCBYPASS|macro|SUPC_MR_OSCBYPASS
DECL|SUPC_MR_Type|typedef|} SUPC_MR_Type;
DECL|SUPC_MR|member|__IO SUPC_MR_Type SUPC_MR; /**< Offset: 0x08 (R/W 32) Supply Controller Mode Register */
DECL|SUPC_MR|member|__IO uint32_t SUPC_MR; /**< (SUPC Offset: 0x08) Supply Controller Mode Register */
DECL|SUPC_SMMR_MASK|macro|SUPC_SMMR_MASK
DECL|SUPC_SMMR_Msk|macro|SUPC_SMMR_Msk
DECL|SUPC_SMMR_OFFSET|macro|SUPC_SMMR_OFFSET
DECL|SUPC_SMMR_SMIEN_ENABLE_Val|macro|SUPC_SMMR_SMIEN_ENABLE_Val
DECL|SUPC_SMMR_SMIEN_ENABLE|macro|SUPC_SMMR_SMIEN_ENABLE
DECL|SUPC_SMMR_SMIEN_Msk|macro|SUPC_SMMR_SMIEN_Msk
DECL|SUPC_SMMR_SMIEN_NOT_ENABLE_Val|macro|SUPC_SMMR_SMIEN_NOT_ENABLE_Val
DECL|SUPC_SMMR_SMIEN_NOT_ENABLE|macro|SUPC_SMMR_SMIEN_NOT_ENABLE
DECL|SUPC_SMMR_SMIEN_Pos|macro|SUPC_SMMR_SMIEN_Pos
DECL|SUPC_SMMR_SMIEN|macro|SUPC_SMMR_SMIEN
DECL|SUPC_SMMR_SMRSTEN_ENABLE_Val|macro|SUPC_SMMR_SMRSTEN_ENABLE_Val
DECL|SUPC_SMMR_SMRSTEN_ENABLE|macro|SUPC_SMMR_SMRSTEN_ENABLE
DECL|SUPC_SMMR_SMRSTEN_Msk|macro|SUPC_SMMR_SMRSTEN_Msk
DECL|SUPC_SMMR_SMRSTEN_NOT_ENABLE_Val|macro|SUPC_SMMR_SMRSTEN_NOT_ENABLE_Val
DECL|SUPC_SMMR_SMRSTEN_NOT_ENABLE|macro|SUPC_SMMR_SMRSTEN_NOT_ENABLE
DECL|SUPC_SMMR_SMRSTEN_Pos|macro|SUPC_SMMR_SMRSTEN_Pos
DECL|SUPC_SMMR_SMRSTEN|macro|SUPC_SMMR_SMRSTEN
DECL|SUPC_SMMR_SMSMPL_2048SLCK_Val|macro|SUPC_SMMR_SMSMPL_2048SLCK_Val
DECL|SUPC_SMMR_SMSMPL_2048SLCK|macro|SUPC_SMMR_SMSMPL_2048SLCK
DECL|SUPC_SMMR_SMSMPL_256SLCK_Val|macro|SUPC_SMMR_SMSMPL_256SLCK_Val
DECL|SUPC_SMMR_SMSMPL_256SLCK|macro|SUPC_SMMR_SMSMPL_256SLCK
DECL|SUPC_SMMR_SMSMPL_32SLCK_Val|macro|SUPC_SMMR_SMSMPL_32SLCK_Val
DECL|SUPC_SMMR_SMSMPL_32SLCK|macro|SUPC_SMMR_SMSMPL_32SLCK
DECL|SUPC_SMMR_SMSMPL_CSM_Val|macro|SUPC_SMMR_SMSMPL_CSM_Val
DECL|SUPC_SMMR_SMSMPL_CSM|macro|SUPC_SMMR_SMSMPL_CSM
DECL|SUPC_SMMR_SMSMPL_Msk|macro|SUPC_SMMR_SMSMPL_Msk
DECL|SUPC_SMMR_SMSMPL_Pos|macro|SUPC_SMMR_SMSMPL_Pos
DECL|SUPC_SMMR_SMSMPL_SMD_Val|macro|SUPC_SMMR_SMSMPL_SMD_Val
DECL|SUPC_SMMR_SMSMPL_SMD|macro|SUPC_SMMR_SMSMPL_SMD
DECL|SUPC_SMMR_SMSMPL|macro|SUPC_SMMR_SMSMPL
DECL|SUPC_SMMR_SMTH_Msk|macro|SUPC_SMMR_SMTH_Msk
DECL|SUPC_SMMR_SMTH_Pos|macro|SUPC_SMMR_SMTH_Pos
DECL|SUPC_SMMR_SMTH|macro|SUPC_SMMR_SMTH
DECL|SUPC_SMMR_Type|typedef|} SUPC_SMMR_Type;
DECL|SUPC_SMMR|member|__IO SUPC_SMMR_Type SUPC_SMMR; /**< Offset: 0x04 (R/W 32) Supply Controller Supply Monitor Mode Register */
DECL|SUPC_SMMR|member|__IO uint32_t SUPC_SMMR; /**< (SUPC Offset: 0x04) Supply Controller Supply Monitor Mode Register */
DECL|SUPC_SR_BODRSTS_Msk|macro|SUPC_SR_BODRSTS_Msk
DECL|SUPC_SR_BODRSTS_NO_Val|macro|SUPC_SR_BODRSTS_NO_Val
DECL|SUPC_SR_BODRSTS_NO|macro|SUPC_SR_BODRSTS_NO
DECL|SUPC_SR_BODRSTS_PRESENT_Val|macro|SUPC_SR_BODRSTS_PRESENT_Val
DECL|SUPC_SR_BODRSTS_PRESENT|macro|SUPC_SR_BODRSTS_PRESENT
DECL|SUPC_SR_BODRSTS_Pos|macro|SUPC_SR_BODRSTS_Pos
DECL|SUPC_SR_BODRSTS|macro|SUPC_SR_BODRSTS
DECL|SUPC_SR_LPDBCS0_Msk|macro|SUPC_SR_LPDBCS0_Msk
DECL|SUPC_SR_LPDBCS0_NO_Val|macro|SUPC_SR_LPDBCS0_NO_Val
DECL|SUPC_SR_LPDBCS0_NO|macro|SUPC_SR_LPDBCS0_NO
DECL|SUPC_SR_LPDBCS0_PRESENT_Val|macro|SUPC_SR_LPDBCS0_PRESENT_Val
DECL|SUPC_SR_LPDBCS0_PRESENT|macro|SUPC_SR_LPDBCS0_PRESENT
DECL|SUPC_SR_LPDBCS0_Pos|macro|SUPC_SR_LPDBCS0_Pos
DECL|SUPC_SR_LPDBCS0|macro|SUPC_SR_LPDBCS0
DECL|SUPC_SR_LPDBCS1_Msk|macro|SUPC_SR_LPDBCS1_Msk
DECL|SUPC_SR_LPDBCS1_NO_Val|macro|SUPC_SR_LPDBCS1_NO_Val
DECL|SUPC_SR_LPDBCS1_NO|macro|SUPC_SR_LPDBCS1_NO
DECL|SUPC_SR_LPDBCS1_PRESENT_Val|macro|SUPC_SR_LPDBCS1_PRESENT_Val
DECL|SUPC_SR_LPDBCS1_PRESENT|macro|SUPC_SR_LPDBCS1_PRESENT
DECL|SUPC_SR_LPDBCS1_Pos|macro|SUPC_SR_LPDBCS1_Pos
DECL|SUPC_SR_LPDBCS1|macro|SUPC_SR_LPDBCS1
DECL|SUPC_SR_LPDBCS_Msk|macro|SUPC_SR_LPDBCS_Msk
DECL|SUPC_SR_LPDBCS_Pos|macro|SUPC_SR_LPDBCS_Pos
DECL|SUPC_SR_LPDBCS|macro|SUPC_SR_LPDBCS
DECL|SUPC_SR_MASK|macro|SUPC_SR_MASK
DECL|SUPC_SR_Msk|macro|SUPC_SR_Msk
DECL|SUPC_SR_OFFSET|macro|SUPC_SR_OFFSET
DECL|SUPC_SR_OSCSEL_CRYST_Val|macro|SUPC_SR_OSCSEL_CRYST_Val
DECL|SUPC_SR_OSCSEL_CRYST|macro|SUPC_SR_OSCSEL_CRYST
DECL|SUPC_SR_OSCSEL_Msk|macro|SUPC_SR_OSCSEL_Msk
DECL|SUPC_SR_OSCSEL_Pos|macro|SUPC_SR_OSCSEL_Pos
DECL|SUPC_SR_OSCSEL_RC_Val|macro|SUPC_SR_OSCSEL_RC_Val
DECL|SUPC_SR_OSCSEL_RC|macro|SUPC_SR_OSCSEL_RC
DECL|SUPC_SR_OSCSEL|macro|SUPC_SR_OSCSEL
DECL|SUPC_SR_SMOS_HIGH_Val|macro|SUPC_SR_SMOS_HIGH_Val
DECL|SUPC_SR_SMOS_HIGH|macro|SUPC_SR_SMOS_HIGH
DECL|SUPC_SR_SMOS_LOW_Val|macro|SUPC_SR_SMOS_LOW_Val
DECL|SUPC_SR_SMOS_LOW|macro|SUPC_SR_SMOS_LOW
DECL|SUPC_SR_SMOS_Msk|macro|SUPC_SR_SMOS_Msk
DECL|SUPC_SR_SMOS_Pos|macro|SUPC_SR_SMOS_Pos
DECL|SUPC_SR_SMOS|macro|SUPC_SR_SMOS
DECL|SUPC_SR_SMRSTS_Msk|macro|SUPC_SR_SMRSTS_Msk
DECL|SUPC_SR_SMRSTS_NO_Val|macro|SUPC_SR_SMRSTS_NO_Val
DECL|SUPC_SR_SMRSTS_NO|macro|SUPC_SR_SMRSTS_NO
DECL|SUPC_SR_SMRSTS_PRESENT_Val|macro|SUPC_SR_SMRSTS_PRESENT_Val
DECL|SUPC_SR_SMRSTS_PRESENT|macro|SUPC_SR_SMRSTS_PRESENT
DECL|SUPC_SR_SMRSTS_Pos|macro|SUPC_SR_SMRSTS_Pos
DECL|SUPC_SR_SMRSTS|macro|SUPC_SR_SMRSTS
DECL|SUPC_SR_SMS_Msk|macro|SUPC_SR_SMS_Msk
DECL|SUPC_SR_SMS_NO_Val|macro|SUPC_SR_SMS_NO_Val
DECL|SUPC_SR_SMS_NO|macro|SUPC_SR_SMS_NO
DECL|SUPC_SR_SMS_PRESENT_Val|macro|SUPC_SR_SMS_PRESENT_Val
DECL|SUPC_SR_SMS_PRESENT|macro|SUPC_SR_SMS_PRESENT
DECL|SUPC_SR_SMS_Pos|macro|SUPC_SR_SMS_Pos
DECL|SUPC_SR_SMS|macro|SUPC_SR_SMS
DECL|SUPC_SR_SMWS_Msk|macro|SUPC_SR_SMWS_Msk
DECL|SUPC_SR_SMWS_NO_Val|macro|SUPC_SR_SMWS_NO_Val
DECL|SUPC_SR_SMWS_NO|macro|SUPC_SR_SMWS_NO
DECL|SUPC_SR_SMWS_PRESENT_Val|macro|SUPC_SR_SMWS_PRESENT_Val
DECL|SUPC_SR_SMWS_PRESENT|macro|SUPC_SR_SMWS_PRESENT
DECL|SUPC_SR_SMWS_Pos|macro|SUPC_SR_SMWS_Pos
DECL|SUPC_SR_SMWS|macro|SUPC_SR_SMWS
DECL|SUPC_SR_Type|typedef|} SUPC_SR_Type;
DECL|SUPC_SR_WKUPIS0_DIS_Val|macro|SUPC_SR_WKUPIS0_DIS_Val
DECL|SUPC_SR_WKUPIS0_DIS|macro|SUPC_SR_WKUPIS0_DIS
DECL|SUPC_SR_WKUPIS0_EN_Val|macro|SUPC_SR_WKUPIS0_EN_Val
DECL|SUPC_SR_WKUPIS0_EN|macro|SUPC_SR_WKUPIS0_EN
DECL|SUPC_SR_WKUPIS0_Msk|macro|SUPC_SR_WKUPIS0_Msk
DECL|SUPC_SR_WKUPIS0_Pos|macro|SUPC_SR_WKUPIS0_Pos
DECL|SUPC_SR_WKUPIS0|macro|SUPC_SR_WKUPIS0
DECL|SUPC_SR_WKUPIS10_DIS_Val|macro|SUPC_SR_WKUPIS10_DIS_Val
DECL|SUPC_SR_WKUPIS10_DIS|macro|SUPC_SR_WKUPIS10_DIS
DECL|SUPC_SR_WKUPIS10_EN_Val|macro|SUPC_SR_WKUPIS10_EN_Val
DECL|SUPC_SR_WKUPIS10_EN|macro|SUPC_SR_WKUPIS10_EN
DECL|SUPC_SR_WKUPIS10_Msk|macro|SUPC_SR_WKUPIS10_Msk
DECL|SUPC_SR_WKUPIS10_Pos|macro|SUPC_SR_WKUPIS10_Pos
DECL|SUPC_SR_WKUPIS10|macro|SUPC_SR_WKUPIS10
DECL|SUPC_SR_WKUPIS11_DIS_Val|macro|SUPC_SR_WKUPIS11_DIS_Val
DECL|SUPC_SR_WKUPIS11_DIS|macro|SUPC_SR_WKUPIS11_DIS
DECL|SUPC_SR_WKUPIS11_EN_Val|macro|SUPC_SR_WKUPIS11_EN_Val
DECL|SUPC_SR_WKUPIS11_EN|macro|SUPC_SR_WKUPIS11_EN
DECL|SUPC_SR_WKUPIS11_Msk|macro|SUPC_SR_WKUPIS11_Msk
DECL|SUPC_SR_WKUPIS11_Pos|macro|SUPC_SR_WKUPIS11_Pos
DECL|SUPC_SR_WKUPIS11|macro|SUPC_SR_WKUPIS11
DECL|SUPC_SR_WKUPIS12_DIS_Val|macro|SUPC_SR_WKUPIS12_DIS_Val
DECL|SUPC_SR_WKUPIS12_DIS|macro|SUPC_SR_WKUPIS12_DIS
DECL|SUPC_SR_WKUPIS12_EN_Val|macro|SUPC_SR_WKUPIS12_EN_Val
DECL|SUPC_SR_WKUPIS12_EN|macro|SUPC_SR_WKUPIS12_EN
DECL|SUPC_SR_WKUPIS12_Msk|macro|SUPC_SR_WKUPIS12_Msk
DECL|SUPC_SR_WKUPIS12_Pos|macro|SUPC_SR_WKUPIS12_Pos
DECL|SUPC_SR_WKUPIS12|macro|SUPC_SR_WKUPIS12
DECL|SUPC_SR_WKUPIS13_DIS_Val|macro|SUPC_SR_WKUPIS13_DIS_Val
DECL|SUPC_SR_WKUPIS13_DIS|macro|SUPC_SR_WKUPIS13_DIS
DECL|SUPC_SR_WKUPIS13_EN_Val|macro|SUPC_SR_WKUPIS13_EN_Val
DECL|SUPC_SR_WKUPIS13_EN|macro|SUPC_SR_WKUPIS13_EN
DECL|SUPC_SR_WKUPIS13_Msk|macro|SUPC_SR_WKUPIS13_Msk
DECL|SUPC_SR_WKUPIS13_Pos|macro|SUPC_SR_WKUPIS13_Pos
DECL|SUPC_SR_WKUPIS13|macro|SUPC_SR_WKUPIS13
DECL|SUPC_SR_WKUPIS1_DIS_Val|macro|SUPC_SR_WKUPIS1_DIS_Val
DECL|SUPC_SR_WKUPIS1_DIS|macro|SUPC_SR_WKUPIS1_DIS
DECL|SUPC_SR_WKUPIS1_EN_Val|macro|SUPC_SR_WKUPIS1_EN_Val
DECL|SUPC_SR_WKUPIS1_EN|macro|SUPC_SR_WKUPIS1_EN
DECL|SUPC_SR_WKUPIS1_Msk|macro|SUPC_SR_WKUPIS1_Msk
DECL|SUPC_SR_WKUPIS1_Pos|macro|SUPC_SR_WKUPIS1_Pos
DECL|SUPC_SR_WKUPIS1|macro|SUPC_SR_WKUPIS1
DECL|SUPC_SR_WKUPIS2_DIS_Val|macro|SUPC_SR_WKUPIS2_DIS_Val
DECL|SUPC_SR_WKUPIS2_DIS|macro|SUPC_SR_WKUPIS2_DIS
DECL|SUPC_SR_WKUPIS2_EN_Val|macro|SUPC_SR_WKUPIS2_EN_Val
DECL|SUPC_SR_WKUPIS2_EN|macro|SUPC_SR_WKUPIS2_EN
DECL|SUPC_SR_WKUPIS2_Msk|macro|SUPC_SR_WKUPIS2_Msk
DECL|SUPC_SR_WKUPIS2_Pos|macro|SUPC_SR_WKUPIS2_Pos
DECL|SUPC_SR_WKUPIS2|macro|SUPC_SR_WKUPIS2
DECL|SUPC_SR_WKUPIS3_DIS_Val|macro|SUPC_SR_WKUPIS3_DIS_Val
DECL|SUPC_SR_WKUPIS3_DIS|macro|SUPC_SR_WKUPIS3_DIS
DECL|SUPC_SR_WKUPIS3_EN_Val|macro|SUPC_SR_WKUPIS3_EN_Val
DECL|SUPC_SR_WKUPIS3_EN|macro|SUPC_SR_WKUPIS3_EN
DECL|SUPC_SR_WKUPIS3_Msk|macro|SUPC_SR_WKUPIS3_Msk
DECL|SUPC_SR_WKUPIS3_Pos|macro|SUPC_SR_WKUPIS3_Pos
DECL|SUPC_SR_WKUPIS3|macro|SUPC_SR_WKUPIS3
DECL|SUPC_SR_WKUPIS4_DIS_Val|macro|SUPC_SR_WKUPIS4_DIS_Val
DECL|SUPC_SR_WKUPIS4_DIS|macro|SUPC_SR_WKUPIS4_DIS
DECL|SUPC_SR_WKUPIS4_EN_Val|macro|SUPC_SR_WKUPIS4_EN_Val
DECL|SUPC_SR_WKUPIS4_EN|macro|SUPC_SR_WKUPIS4_EN
DECL|SUPC_SR_WKUPIS4_Msk|macro|SUPC_SR_WKUPIS4_Msk
DECL|SUPC_SR_WKUPIS4_Pos|macro|SUPC_SR_WKUPIS4_Pos
DECL|SUPC_SR_WKUPIS4|macro|SUPC_SR_WKUPIS4
DECL|SUPC_SR_WKUPIS5_DIS_Val|macro|SUPC_SR_WKUPIS5_DIS_Val
DECL|SUPC_SR_WKUPIS5_DIS|macro|SUPC_SR_WKUPIS5_DIS
DECL|SUPC_SR_WKUPIS5_EN_Val|macro|SUPC_SR_WKUPIS5_EN_Val
DECL|SUPC_SR_WKUPIS5_EN|macro|SUPC_SR_WKUPIS5_EN
DECL|SUPC_SR_WKUPIS5_Msk|macro|SUPC_SR_WKUPIS5_Msk
DECL|SUPC_SR_WKUPIS5_Pos|macro|SUPC_SR_WKUPIS5_Pos
DECL|SUPC_SR_WKUPIS5|macro|SUPC_SR_WKUPIS5
DECL|SUPC_SR_WKUPIS6_DIS_Val|macro|SUPC_SR_WKUPIS6_DIS_Val
DECL|SUPC_SR_WKUPIS6_DIS|macro|SUPC_SR_WKUPIS6_DIS
DECL|SUPC_SR_WKUPIS6_EN_Val|macro|SUPC_SR_WKUPIS6_EN_Val
DECL|SUPC_SR_WKUPIS6_EN|macro|SUPC_SR_WKUPIS6_EN
DECL|SUPC_SR_WKUPIS6_Msk|macro|SUPC_SR_WKUPIS6_Msk
DECL|SUPC_SR_WKUPIS6_Pos|macro|SUPC_SR_WKUPIS6_Pos
DECL|SUPC_SR_WKUPIS6|macro|SUPC_SR_WKUPIS6
DECL|SUPC_SR_WKUPIS7_DIS_Val|macro|SUPC_SR_WKUPIS7_DIS_Val
DECL|SUPC_SR_WKUPIS7_DIS|macro|SUPC_SR_WKUPIS7_DIS
DECL|SUPC_SR_WKUPIS7_EN_Val|macro|SUPC_SR_WKUPIS7_EN_Val
DECL|SUPC_SR_WKUPIS7_EN|macro|SUPC_SR_WKUPIS7_EN
DECL|SUPC_SR_WKUPIS7_Msk|macro|SUPC_SR_WKUPIS7_Msk
DECL|SUPC_SR_WKUPIS7_Pos|macro|SUPC_SR_WKUPIS7_Pos
DECL|SUPC_SR_WKUPIS7|macro|SUPC_SR_WKUPIS7
DECL|SUPC_SR_WKUPIS8_DIS_Val|macro|SUPC_SR_WKUPIS8_DIS_Val
DECL|SUPC_SR_WKUPIS8_DIS|macro|SUPC_SR_WKUPIS8_DIS
DECL|SUPC_SR_WKUPIS8_EN_Val|macro|SUPC_SR_WKUPIS8_EN_Val
DECL|SUPC_SR_WKUPIS8_EN|macro|SUPC_SR_WKUPIS8_EN
DECL|SUPC_SR_WKUPIS8_Msk|macro|SUPC_SR_WKUPIS8_Msk
DECL|SUPC_SR_WKUPIS8_Pos|macro|SUPC_SR_WKUPIS8_Pos
DECL|SUPC_SR_WKUPIS8|macro|SUPC_SR_WKUPIS8
DECL|SUPC_SR_WKUPIS9_DIS_Val|macro|SUPC_SR_WKUPIS9_DIS_Val
DECL|SUPC_SR_WKUPIS9_DIS|macro|SUPC_SR_WKUPIS9_DIS
DECL|SUPC_SR_WKUPIS9_EN_Val|macro|SUPC_SR_WKUPIS9_EN_Val
DECL|SUPC_SR_WKUPIS9_EN|macro|SUPC_SR_WKUPIS9_EN
DECL|SUPC_SR_WKUPIS9_Msk|macro|SUPC_SR_WKUPIS9_Msk
DECL|SUPC_SR_WKUPIS9_Pos|macro|SUPC_SR_WKUPIS9_Pos
DECL|SUPC_SR_WKUPIS9|macro|SUPC_SR_WKUPIS9
DECL|SUPC_SR_WKUPIS_Msk|macro|SUPC_SR_WKUPIS_Msk
DECL|SUPC_SR_WKUPIS_Pos|macro|SUPC_SR_WKUPIS_Pos
DECL|SUPC_SR_WKUPIS|macro|SUPC_SR_WKUPIS
DECL|SUPC_SR_WKUPS_Msk|macro|SUPC_SR_WKUPS_Msk
DECL|SUPC_SR_WKUPS_NO_Val|macro|SUPC_SR_WKUPS_NO_Val
DECL|SUPC_SR_WKUPS_NO|macro|SUPC_SR_WKUPS_NO
DECL|SUPC_SR_WKUPS_PRESENT_Val|macro|SUPC_SR_WKUPS_PRESENT_Val
DECL|SUPC_SR_WKUPS_PRESENT|macro|SUPC_SR_WKUPS_PRESENT
DECL|SUPC_SR_WKUPS_Pos|macro|SUPC_SR_WKUPS_Pos
DECL|SUPC_SR_WKUPS|macro|SUPC_SR_WKUPS
DECL|SUPC_SR|member|__I SUPC_SR_Type SUPC_SR; /**< Offset: 0x14 (R/ 32) Supply Controller Status Register */
DECL|SUPC_SR|member|__I uint32_t SUPC_SR; /**< (SUPC Offset: 0x14) Supply Controller Status Register */
DECL|SUPC_WUIR_MASK|macro|SUPC_WUIR_MASK
DECL|SUPC_WUIR_Msk|macro|SUPC_WUIR_Msk
DECL|SUPC_WUIR_OFFSET|macro|SUPC_WUIR_OFFSET
DECL|SUPC_WUIR_Type|typedef|} SUPC_WUIR_Type;
DECL|SUPC_WUIR_WKUPEN0_DISABLE_Val|macro|SUPC_WUIR_WKUPEN0_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN0_DISABLE|macro|SUPC_WUIR_WKUPEN0_DISABLE
DECL|SUPC_WUIR_WKUPEN0_ENABLE_Val|macro|SUPC_WUIR_WKUPEN0_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN0_ENABLE|macro|SUPC_WUIR_WKUPEN0_ENABLE
DECL|SUPC_WUIR_WKUPEN0_Msk|macro|SUPC_WUIR_WKUPEN0_Msk
DECL|SUPC_WUIR_WKUPEN0_Pos|macro|SUPC_WUIR_WKUPEN0_Pos
DECL|SUPC_WUIR_WKUPEN0|macro|SUPC_WUIR_WKUPEN0
DECL|SUPC_WUIR_WKUPEN10_DISABLE_Val|macro|SUPC_WUIR_WKUPEN10_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN10_DISABLE|macro|SUPC_WUIR_WKUPEN10_DISABLE
DECL|SUPC_WUIR_WKUPEN10_ENABLE_Val|macro|SUPC_WUIR_WKUPEN10_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN10_ENABLE|macro|SUPC_WUIR_WKUPEN10_ENABLE
DECL|SUPC_WUIR_WKUPEN10_Msk|macro|SUPC_WUIR_WKUPEN10_Msk
DECL|SUPC_WUIR_WKUPEN10_Pos|macro|SUPC_WUIR_WKUPEN10_Pos
DECL|SUPC_WUIR_WKUPEN10|macro|SUPC_WUIR_WKUPEN10
DECL|SUPC_WUIR_WKUPEN11_DISABLE_Val|macro|SUPC_WUIR_WKUPEN11_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN11_DISABLE|macro|SUPC_WUIR_WKUPEN11_DISABLE
DECL|SUPC_WUIR_WKUPEN11_ENABLE_Val|macro|SUPC_WUIR_WKUPEN11_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN11_ENABLE|macro|SUPC_WUIR_WKUPEN11_ENABLE
DECL|SUPC_WUIR_WKUPEN11_Msk|macro|SUPC_WUIR_WKUPEN11_Msk
DECL|SUPC_WUIR_WKUPEN11_Pos|macro|SUPC_WUIR_WKUPEN11_Pos
DECL|SUPC_WUIR_WKUPEN11|macro|SUPC_WUIR_WKUPEN11
DECL|SUPC_WUIR_WKUPEN12_DISABLE_Val|macro|SUPC_WUIR_WKUPEN12_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN12_DISABLE|macro|SUPC_WUIR_WKUPEN12_DISABLE
DECL|SUPC_WUIR_WKUPEN12_ENABLE_Val|macro|SUPC_WUIR_WKUPEN12_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN12_ENABLE|macro|SUPC_WUIR_WKUPEN12_ENABLE
DECL|SUPC_WUIR_WKUPEN12_Msk|macro|SUPC_WUIR_WKUPEN12_Msk
DECL|SUPC_WUIR_WKUPEN12_Pos|macro|SUPC_WUIR_WKUPEN12_Pos
DECL|SUPC_WUIR_WKUPEN12|macro|SUPC_WUIR_WKUPEN12
DECL|SUPC_WUIR_WKUPEN13_DISABLE_Val|macro|SUPC_WUIR_WKUPEN13_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN13_DISABLE|macro|SUPC_WUIR_WKUPEN13_DISABLE
DECL|SUPC_WUIR_WKUPEN13_ENABLE_Val|macro|SUPC_WUIR_WKUPEN13_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN13_ENABLE|macro|SUPC_WUIR_WKUPEN13_ENABLE
DECL|SUPC_WUIR_WKUPEN13_Msk|macro|SUPC_WUIR_WKUPEN13_Msk
DECL|SUPC_WUIR_WKUPEN13_Pos|macro|SUPC_WUIR_WKUPEN13_Pos
DECL|SUPC_WUIR_WKUPEN13|macro|SUPC_WUIR_WKUPEN13
DECL|SUPC_WUIR_WKUPEN1_DISABLE_Val|macro|SUPC_WUIR_WKUPEN1_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN1_DISABLE|macro|SUPC_WUIR_WKUPEN1_DISABLE
DECL|SUPC_WUIR_WKUPEN1_ENABLE_Val|macro|SUPC_WUIR_WKUPEN1_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN1_ENABLE|macro|SUPC_WUIR_WKUPEN1_ENABLE
DECL|SUPC_WUIR_WKUPEN1_Msk|macro|SUPC_WUIR_WKUPEN1_Msk
DECL|SUPC_WUIR_WKUPEN1_Pos|macro|SUPC_WUIR_WKUPEN1_Pos
DECL|SUPC_WUIR_WKUPEN1|macro|SUPC_WUIR_WKUPEN1
DECL|SUPC_WUIR_WKUPEN2_DISABLE_Val|macro|SUPC_WUIR_WKUPEN2_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN2_DISABLE|macro|SUPC_WUIR_WKUPEN2_DISABLE
DECL|SUPC_WUIR_WKUPEN2_ENABLE_Val|macro|SUPC_WUIR_WKUPEN2_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN2_ENABLE|macro|SUPC_WUIR_WKUPEN2_ENABLE
DECL|SUPC_WUIR_WKUPEN2_Msk|macro|SUPC_WUIR_WKUPEN2_Msk
DECL|SUPC_WUIR_WKUPEN2_Pos|macro|SUPC_WUIR_WKUPEN2_Pos
DECL|SUPC_WUIR_WKUPEN2|macro|SUPC_WUIR_WKUPEN2
DECL|SUPC_WUIR_WKUPEN3_DISABLE_Val|macro|SUPC_WUIR_WKUPEN3_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN3_DISABLE|macro|SUPC_WUIR_WKUPEN3_DISABLE
DECL|SUPC_WUIR_WKUPEN3_ENABLE_Val|macro|SUPC_WUIR_WKUPEN3_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN3_ENABLE|macro|SUPC_WUIR_WKUPEN3_ENABLE
DECL|SUPC_WUIR_WKUPEN3_Msk|macro|SUPC_WUIR_WKUPEN3_Msk
DECL|SUPC_WUIR_WKUPEN3_Pos|macro|SUPC_WUIR_WKUPEN3_Pos
DECL|SUPC_WUIR_WKUPEN3|macro|SUPC_WUIR_WKUPEN3
DECL|SUPC_WUIR_WKUPEN4_DISABLE_Val|macro|SUPC_WUIR_WKUPEN4_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN4_DISABLE|macro|SUPC_WUIR_WKUPEN4_DISABLE
DECL|SUPC_WUIR_WKUPEN4_ENABLE_Val|macro|SUPC_WUIR_WKUPEN4_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN4_ENABLE|macro|SUPC_WUIR_WKUPEN4_ENABLE
DECL|SUPC_WUIR_WKUPEN4_Msk|macro|SUPC_WUIR_WKUPEN4_Msk
DECL|SUPC_WUIR_WKUPEN4_Pos|macro|SUPC_WUIR_WKUPEN4_Pos
DECL|SUPC_WUIR_WKUPEN4|macro|SUPC_WUIR_WKUPEN4
DECL|SUPC_WUIR_WKUPEN5_DISABLE_Val|macro|SUPC_WUIR_WKUPEN5_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN5_DISABLE|macro|SUPC_WUIR_WKUPEN5_DISABLE
DECL|SUPC_WUIR_WKUPEN5_ENABLE_Val|macro|SUPC_WUIR_WKUPEN5_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN5_ENABLE|macro|SUPC_WUIR_WKUPEN5_ENABLE
DECL|SUPC_WUIR_WKUPEN5_Msk|macro|SUPC_WUIR_WKUPEN5_Msk
DECL|SUPC_WUIR_WKUPEN5_Pos|macro|SUPC_WUIR_WKUPEN5_Pos
DECL|SUPC_WUIR_WKUPEN5|macro|SUPC_WUIR_WKUPEN5
DECL|SUPC_WUIR_WKUPEN6_DISABLE_Val|macro|SUPC_WUIR_WKUPEN6_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN6_DISABLE|macro|SUPC_WUIR_WKUPEN6_DISABLE
DECL|SUPC_WUIR_WKUPEN6_ENABLE_Val|macro|SUPC_WUIR_WKUPEN6_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN6_ENABLE|macro|SUPC_WUIR_WKUPEN6_ENABLE
DECL|SUPC_WUIR_WKUPEN6_Msk|macro|SUPC_WUIR_WKUPEN6_Msk
DECL|SUPC_WUIR_WKUPEN6_Pos|macro|SUPC_WUIR_WKUPEN6_Pos
DECL|SUPC_WUIR_WKUPEN6|macro|SUPC_WUIR_WKUPEN6
DECL|SUPC_WUIR_WKUPEN7_DISABLE_Val|macro|SUPC_WUIR_WKUPEN7_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN7_DISABLE|macro|SUPC_WUIR_WKUPEN7_DISABLE
DECL|SUPC_WUIR_WKUPEN7_ENABLE_Val|macro|SUPC_WUIR_WKUPEN7_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN7_ENABLE|macro|SUPC_WUIR_WKUPEN7_ENABLE
DECL|SUPC_WUIR_WKUPEN7_Msk|macro|SUPC_WUIR_WKUPEN7_Msk
DECL|SUPC_WUIR_WKUPEN7_Pos|macro|SUPC_WUIR_WKUPEN7_Pos
DECL|SUPC_WUIR_WKUPEN7|macro|SUPC_WUIR_WKUPEN7
DECL|SUPC_WUIR_WKUPEN8_DISABLE_Val|macro|SUPC_WUIR_WKUPEN8_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN8_DISABLE|macro|SUPC_WUIR_WKUPEN8_DISABLE
DECL|SUPC_WUIR_WKUPEN8_ENABLE_Val|macro|SUPC_WUIR_WKUPEN8_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN8_ENABLE|macro|SUPC_WUIR_WKUPEN8_ENABLE
DECL|SUPC_WUIR_WKUPEN8_Msk|macro|SUPC_WUIR_WKUPEN8_Msk
DECL|SUPC_WUIR_WKUPEN8_Pos|macro|SUPC_WUIR_WKUPEN8_Pos
DECL|SUPC_WUIR_WKUPEN8|macro|SUPC_WUIR_WKUPEN8
DECL|SUPC_WUIR_WKUPEN9_DISABLE_Val|macro|SUPC_WUIR_WKUPEN9_DISABLE_Val
DECL|SUPC_WUIR_WKUPEN9_DISABLE|macro|SUPC_WUIR_WKUPEN9_DISABLE
DECL|SUPC_WUIR_WKUPEN9_ENABLE_Val|macro|SUPC_WUIR_WKUPEN9_ENABLE_Val
DECL|SUPC_WUIR_WKUPEN9_ENABLE|macro|SUPC_WUIR_WKUPEN9_ENABLE
DECL|SUPC_WUIR_WKUPEN9_Msk|macro|SUPC_WUIR_WKUPEN9_Msk
DECL|SUPC_WUIR_WKUPEN9_Pos|macro|SUPC_WUIR_WKUPEN9_Pos
DECL|SUPC_WUIR_WKUPEN9|macro|SUPC_WUIR_WKUPEN9
DECL|SUPC_WUIR_WKUPEN_Msk|macro|SUPC_WUIR_WKUPEN_Msk
DECL|SUPC_WUIR_WKUPEN_Pos|macro|SUPC_WUIR_WKUPEN_Pos
DECL|SUPC_WUIR_WKUPEN|macro|SUPC_WUIR_WKUPEN
DECL|SUPC_WUIR_WKUPT0_HIGH_Val|macro|SUPC_WUIR_WKUPT0_HIGH_Val
DECL|SUPC_WUIR_WKUPT0_HIGH|macro|SUPC_WUIR_WKUPT0_HIGH
DECL|SUPC_WUIR_WKUPT0_LOW_Val|macro|SUPC_WUIR_WKUPT0_LOW_Val
DECL|SUPC_WUIR_WKUPT0_LOW|macro|SUPC_WUIR_WKUPT0_LOW
DECL|SUPC_WUIR_WKUPT0_Msk|macro|SUPC_WUIR_WKUPT0_Msk
DECL|SUPC_WUIR_WKUPT0_Pos|macro|SUPC_WUIR_WKUPT0_Pos
DECL|SUPC_WUIR_WKUPT0|macro|SUPC_WUIR_WKUPT0
DECL|SUPC_WUIR_WKUPT10_HIGH_Val|macro|SUPC_WUIR_WKUPT10_HIGH_Val
DECL|SUPC_WUIR_WKUPT10_HIGH|macro|SUPC_WUIR_WKUPT10_HIGH
DECL|SUPC_WUIR_WKUPT10_LOW_Val|macro|SUPC_WUIR_WKUPT10_LOW_Val
DECL|SUPC_WUIR_WKUPT10_LOW|macro|SUPC_WUIR_WKUPT10_LOW
DECL|SUPC_WUIR_WKUPT10_Msk|macro|SUPC_WUIR_WKUPT10_Msk
DECL|SUPC_WUIR_WKUPT10_Pos|macro|SUPC_WUIR_WKUPT10_Pos
DECL|SUPC_WUIR_WKUPT10|macro|SUPC_WUIR_WKUPT10
DECL|SUPC_WUIR_WKUPT11_HIGH_Val|macro|SUPC_WUIR_WKUPT11_HIGH_Val
DECL|SUPC_WUIR_WKUPT11_HIGH|macro|SUPC_WUIR_WKUPT11_HIGH
DECL|SUPC_WUIR_WKUPT11_LOW_Val|macro|SUPC_WUIR_WKUPT11_LOW_Val
DECL|SUPC_WUIR_WKUPT11_LOW|macro|SUPC_WUIR_WKUPT11_LOW
DECL|SUPC_WUIR_WKUPT11_Msk|macro|SUPC_WUIR_WKUPT11_Msk
DECL|SUPC_WUIR_WKUPT11_Pos|macro|SUPC_WUIR_WKUPT11_Pos
DECL|SUPC_WUIR_WKUPT11|macro|SUPC_WUIR_WKUPT11
DECL|SUPC_WUIR_WKUPT12_HIGH_Val|macro|SUPC_WUIR_WKUPT12_HIGH_Val
DECL|SUPC_WUIR_WKUPT12_HIGH|macro|SUPC_WUIR_WKUPT12_HIGH
DECL|SUPC_WUIR_WKUPT12_LOW_Val|macro|SUPC_WUIR_WKUPT12_LOW_Val
DECL|SUPC_WUIR_WKUPT12_LOW|macro|SUPC_WUIR_WKUPT12_LOW
DECL|SUPC_WUIR_WKUPT12_Msk|macro|SUPC_WUIR_WKUPT12_Msk
DECL|SUPC_WUIR_WKUPT12_Pos|macro|SUPC_WUIR_WKUPT12_Pos
DECL|SUPC_WUIR_WKUPT12|macro|SUPC_WUIR_WKUPT12
DECL|SUPC_WUIR_WKUPT13_HIGH_Val|macro|SUPC_WUIR_WKUPT13_HIGH_Val
DECL|SUPC_WUIR_WKUPT13_HIGH|macro|SUPC_WUIR_WKUPT13_HIGH
DECL|SUPC_WUIR_WKUPT13_LOW_Val|macro|SUPC_WUIR_WKUPT13_LOW_Val
DECL|SUPC_WUIR_WKUPT13_LOW|macro|SUPC_WUIR_WKUPT13_LOW
DECL|SUPC_WUIR_WKUPT13_Msk|macro|SUPC_WUIR_WKUPT13_Msk
DECL|SUPC_WUIR_WKUPT13_Pos|macro|SUPC_WUIR_WKUPT13_Pos
DECL|SUPC_WUIR_WKUPT13|macro|SUPC_WUIR_WKUPT13
DECL|SUPC_WUIR_WKUPT1_HIGH_Val|macro|SUPC_WUIR_WKUPT1_HIGH_Val
DECL|SUPC_WUIR_WKUPT1_HIGH|macro|SUPC_WUIR_WKUPT1_HIGH
DECL|SUPC_WUIR_WKUPT1_LOW_Val|macro|SUPC_WUIR_WKUPT1_LOW_Val
DECL|SUPC_WUIR_WKUPT1_LOW|macro|SUPC_WUIR_WKUPT1_LOW
DECL|SUPC_WUIR_WKUPT1_Msk|macro|SUPC_WUIR_WKUPT1_Msk
DECL|SUPC_WUIR_WKUPT1_Pos|macro|SUPC_WUIR_WKUPT1_Pos
DECL|SUPC_WUIR_WKUPT1|macro|SUPC_WUIR_WKUPT1
DECL|SUPC_WUIR_WKUPT2_HIGH_Val|macro|SUPC_WUIR_WKUPT2_HIGH_Val
DECL|SUPC_WUIR_WKUPT2_HIGH|macro|SUPC_WUIR_WKUPT2_HIGH
DECL|SUPC_WUIR_WKUPT2_LOW_Val|macro|SUPC_WUIR_WKUPT2_LOW_Val
DECL|SUPC_WUIR_WKUPT2_LOW|macro|SUPC_WUIR_WKUPT2_LOW
DECL|SUPC_WUIR_WKUPT2_Msk|macro|SUPC_WUIR_WKUPT2_Msk
DECL|SUPC_WUIR_WKUPT2_Pos|macro|SUPC_WUIR_WKUPT2_Pos
DECL|SUPC_WUIR_WKUPT2|macro|SUPC_WUIR_WKUPT2
DECL|SUPC_WUIR_WKUPT3_HIGH_Val|macro|SUPC_WUIR_WKUPT3_HIGH_Val
DECL|SUPC_WUIR_WKUPT3_HIGH|macro|SUPC_WUIR_WKUPT3_HIGH
DECL|SUPC_WUIR_WKUPT3_LOW_Val|macro|SUPC_WUIR_WKUPT3_LOW_Val
DECL|SUPC_WUIR_WKUPT3_LOW|macro|SUPC_WUIR_WKUPT3_LOW
DECL|SUPC_WUIR_WKUPT3_Msk|macro|SUPC_WUIR_WKUPT3_Msk
DECL|SUPC_WUIR_WKUPT3_Pos|macro|SUPC_WUIR_WKUPT3_Pos
DECL|SUPC_WUIR_WKUPT3|macro|SUPC_WUIR_WKUPT3
DECL|SUPC_WUIR_WKUPT4_HIGH_Val|macro|SUPC_WUIR_WKUPT4_HIGH_Val
DECL|SUPC_WUIR_WKUPT4_HIGH|macro|SUPC_WUIR_WKUPT4_HIGH
DECL|SUPC_WUIR_WKUPT4_LOW_Val|macro|SUPC_WUIR_WKUPT4_LOW_Val
DECL|SUPC_WUIR_WKUPT4_LOW|macro|SUPC_WUIR_WKUPT4_LOW
DECL|SUPC_WUIR_WKUPT4_Msk|macro|SUPC_WUIR_WKUPT4_Msk
DECL|SUPC_WUIR_WKUPT4_Pos|macro|SUPC_WUIR_WKUPT4_Pos
DECL|SUPC_WUIR_WKUPT4|macro|SUPC_WUIR_WKUPT4
DECL|SUPC_WUIR_WKUPT5_HIGH_Val|macro|SUPC_WUIR_WKUPT5_HIGH_Val
DECL|SUPC_WUIR_WKUPT5_HIGH|macro|SUPC_WUIR_WKUPT5_HIGH
DECL|SUPC_WUIR_WKUPT5_LOW_Val|macro|SUPC_WUIR_WKUPT5_LOW_Val
DECL|SUPC_WUIR_WKUPT5_LOW|macro|SUPC_WUIR_WKUPT5_LOW
DECL|SUPC_WUIR_WKUPT5_Msk|macro|SUPC_WUIR_WKUPT5_Msk
DECL|SUPC_WUIR_WKUPT5_Pos|macro|SUPC_WUIR_WKUPT5_Pos
DECL|SUPC_WUIR_WKUPT5|macro|SUPC_WUIR_WKUPT5
DECL|SUPC_WUIR_WKUPT6_HIGH_Val|macro|SUPC_WUIR_WKUPT6_HIGH_Val
DECL|SUPC_WUIR_WKUPT6_HIGH|macro|SUPC_WUIR_WKUPT6_HIGH
DECL|SUPC_WUIR_WKUPT6_LOW_Val|macro|SUPC_WUIR_WKUPT6_LOW_Val
DECL|SUPC_WUIR_WKUPT6_LOW|macro|SUPC_WUIR_WKUPT6_LOW
DECL|SUPC_WUIR_WKUPT6_Msk|macro|SUPC_WUIR_WKUPT6_Msk
DECL|SUPC_WUIR_WKUPT6_Pos|macro|SUPC_WUIR_WKUPT6_Pos
DECL|SUPC_WUIR_WKUPT6|macro|SUPC_WUIR_WKUPT6
DECL|SUPC_WUIR_WKUPT7_HIGH_Val|macro|SUPC_WUIR_WKUPT7_HIGH_Val
DECL|SUPC_WUIR_WKUPT7_HIGH|macro|SUPC_WUIR_WKUPT7_HIGH
DECL|SUPC_WUIR_WKUPT7_LOW_Val|macro|SUPC_WUIR_WKUPT7_LOW_Val
DECL|SUPC_WUIR_WKUPT7_LOW|macro|SUPC_WUIR_WKUPT7_LOW
DECL|SUPC_WUIR_WKUPT7_Msk|macro|SUPC_WUIR_WKUPT7_Msk
DECL|SUPC_WUIR_WKUPT7_Pos|macro|SUPC_WUIR_WKUPT7_Pos
DECL|SUPC_WUIR_WKUPT7|macro|SUPC_WUIR_WKUPT7
DECL|SUPC_WUIR_WKUPT8_HIGH_Val|macro|SUPC_WUIR_WKUPT8_HIGH_Val
DECL|SUPC_WUIR_WKUPT8_HIGH|macro|SUPC_WUIR_WKUPT8_HIGH
DECL|SUPC_WUIR_WKUPT8_LOW_Val|macro|SUPC_WUIR_WKUPT8_LOW_Val
DECL|SUPC_WUIR_WKUPT8_LOW|macro|SUPC_WUIR_WKUPT8_LOW
DECL|SUPC_WUIR_WKUPT8_Msk|macro|SUPC_WUIR_WKUPT8_Msk
DECL|SUPC_WUIR_WKUPT8_Pos|macro|SUPC_WUIR_WKUPT8_Pos
DECL|SUPC_WUIR_WKUPT8|macro|SUPC_WUIR_WKUPT8
DECL|SUPC_WUIR_WKUPT9_HIGH_Val|macro|SUPC_WUIR_WKUPT9_HIGH_Val
DECL|SUPC_WUIR_WKUPT9_HIGH|macro|SUPC_WUIR_WKUPT9_HIGH
DECL|SUPC_WUIR_WKUPT9_LOW_Val|macro|SUPC_WUIR_WKUPT9_LOW_Val
DECL|SUPC_WUIR_WKUPT9_LOW|macro|SUPC_WUIR_WKUPT9_LOW
DECL|SUPC_WUIR_WKUPT9_Msk|macro|SUPC_WUIR_WKUPT9_Msk
DECL|SUPC_WUIR_WKUPT9_Pos|macro|SUPC_WUIR_WKUPT9_Pos
DECL|SUPC_WUIR_WKUPT9|macro|SUPC_WUIR_WKUPT9
DECL|SUPC_WUIR_WKUPT_Msk|macro|SUPC_WUIR_WKUPT_Msk
DECL|SUPC_WUIR_WKUPT_Pos|macro|SUPC_WUIR_WKUPT_Pos
DECL|SUPC_WUIR_WKUPT|macro|SUPC_WUIR_WKUPT
DECL|SUPC_WUIR|member|__IO SUPC_WUIR_Type SUPC_WUIR; /**< Offset: 0x10 (R/W 32) Supply Controller Wake-up Inputs Register */
DECL|SUPC_WUIR|member|__IO uint32_t SUPC_WUIR; /**< (SUPC Offset: 0x10) Supply Controller Wake-up Inputs Register */
DECL|SUPC_WUMR_LPDBCCLR_ENABLE_Val|macro|SUPC_WUMR_LPDBCCLR_ENABLE_Val
DECL|SUPC_WUMR_LPDBCCLR_ENABLE|macro|SUPC_WUMR_LPDBCCLR_ENABLE
DECL|SUPC_WUMR_LPDBCCLR_Msk|macro|SUPC_WUMR_LPDBCCLR_Msk
DECL|SUPC_WUMR_LPDBCCLR_NOT_ENABLE_Val|macro|SUPC_WUMR_LPDBCCLR_NOT_ENABLE_Val
DECL|SUPC_WUMR_LPDBCCLR_NOT_ENABLE|macro|SUPC_WUMR_LPDBCCLR_NOT_ENABLE
DECL|SUPC_WUMR_LPDBCCLR_Pos|macro|SUPC_WUMR_LPDBCCLR_Pos
DECL|SUPC_WUMR_LPDBCCLR|macro|SUPC_WUMR_LPDBCCLR
DECL|SUPC_WUMR_LPDBCEN0_ENABLE_Val|macro|SUPC_WUMR_LPDBCEN0_ENABLE_Val
DECL|SUPC_WUMR_LPDBCEN0_ENABLE|macro|SUPC_WUMR_LPDBCEN0_ENABLE
DECL|SUPC_WUMR_LPDBCEN0_Msk|macro|SUPC_WUMR_LPDBCEN0_Msk
DECL|SUPC_WUMR_LPDBCEN0_NOT_ENABLE_Val|macro|SUPC_WUMR_LPDBCEN0_NOT_ENABLE_Val
DECL|SUPC_WUMR_LPDBCEN0_NOT_ENABLE|macro|SUPC_WUMR_LPDBCEN0_NOT_ENABLE
DECL|SUPC_WUMR_LPDBCEN0_Pos|macro|SUPC_WUMR_LPDBCEN0_Pos
DECL|SUPC_WUMR_LPDBCEN0|macro|SUPC_WUMR_LPDBCEN0
DECL|SUPC_WUMR_LPDBCEN1_ENABLE_Val|macro|SUPC_WUMR_LPDBCEN1_ENABLE_Val
DECL|SUPC_WUMR_LPDBCEN1_ENABLE|macro|SUPC_WUMR_LPDBCEN1_ENABLE
DECL|SUPC_WUMR_LPDBCEN1_Msk|macro|SUPC_WUMR_LPDBCEN1_Msk
DECL|SUPC_WUMR_LPDBCEN1_NOT_ENABLE_Val|macro|SUPC_WUMR_LPDBCEN1_NOT_ENABLE_Val
DECL|SUPC_WUMR_LPDBCEN1_NOT_ENABLE|macro|SUPC_WUMR_LPDBCEN1_NOT_ENABLE
DECL|SUPC_WUMR_LPDBCEN1_Pos|macro|SUPC_WUMR_LPDBCEN1_Pos
DECL|SUPC_WUMR_LPDBCEN1|macro|SUPC_WUMR_LPDBCEN1
DECL|SUPC_WUMR_LPDBC_2_RTCOUT_Val|macro|SUPC_WUMR_LPDBC_2_RTCOUT_Val
DECL|SUPC_WUMR_LPDBC_2_RTCOUT|macro|SUPC_WUMR_LPDBC_2_RTCOUT
DECL|SUPC_WUMR_LPDBC_3_RTCOUT_Val|macro|SUPC_WUMR_LPDBC_3_RTCOUT_Val
DECL|SUPC_WUMR_LPDBC_3_RTCOUT|macro|SUPC_WUMR_LPDBC_3_RTCOUT
DECL|SUPC_WUMR_LPDBC_4_RTCOUT_Val|macro|SUPC_WUMR_LPDBC_4_RTCOUT_Val
DECL|SUPC_WUMR_LPDBC_4_RTCOUT|macro|SUPC_WUMR_LPDBC_4_RTCOUT
DECL|SUPC_WUMR_LPDBC_5_RTCOUT_Val|macro|SUPC_WUMR_LPDBC_5_RTCOUT_Val
DECL|SUPC_WUMR_LPDBC_5_RTCOUT|macro|SUPC_WUMR_LPDBC_5_RTCOUT
DECL|SUPC_WUMR_LPDBC_6_RTCOUT_Val|macro|SUPC_WUMR_LPDBC_6_RTCOUT_Val
DECL|SUPC_WUMR_LPDBC_6_RTCOUT|macro|SUPC_WUMR_LPDBC_6_RTCOUT
DECL|SUPC_WUMR_LPDBC_7_RTCOUT_Val|macro|SUPC_WUMR_LPDBC_7_RTCOUT_Val
DECL|SUPC_WUMR_LPDBC_7_RTCOUT|macro|SUPC_WUMR_LPDBC_7_RTCOUT
DECL|SUPC_WUMR_LPDBC_8_RTCOUT_Val|macro|SUPC_WUMR_LPDBC_8_RTCOUT_Val
DECL|SUPC_WUMR_LPDBC_8_RTCOUT|macro|SUPC_WUMR_LPDBC_8_RTCOUT
DECL|SUPC_WUMR_LPDBC_DISABLE_Val|macro|SUPC_WUMR_LPDBC_DISABLE_Val
DECL|SUPC_WUMR_LPDBC_DISABLE|macro|SUPC_WUMR_LPDBC_DISABLE
DECL|SUPC_WUMR_LPDBC_Msk|macro|SUPC_WUMR_LPDBC_Msk
DECL|SUPC_WUMR_LPDBC_Pos|macro|SUPC_WUMR_LPDBC_Pos
DECL|SUPC_WUMR_LPDBC|macro|SUPC_WUMR_LPDBC
DECL|SUPC_WUMR_MASK|macro|SUPC_WUMR_MASK
DECL|SUPC_WUMR_Msk|macro|SUPC_WUMR_Msk
DECL|SUPC_WUMR_OFFSET|macro|SUPC_WUMR_OFFSET
DECL|SUPC_WUMR_RTCEN_ENABLE_Val|macro|SUPC_WUMR_RTCEN_ENABLE_Val
DECL|SUPC_WUMR_RTCEN_ENABLE|macro|SUPC_WUMR_RTCEN_ENABLE
DECL|SUPC_WUMR_RTCEN_Msk|macro|SUPC_WUMR_RTCEN_Msk
DECL|SUPC_WUMR_RTCEN_NOT_ENABLE_Val|macro|SUPC_WUMR_RTCEN_NOT_ENABLE_Val
DECL|SUPC_WUMR_RTCEN_NOT_ENABLE|macro|SUPC_WUMR_RTCEN_NOT_ENABLE
DECL|SUPC_WUMR_RTCEN_Pos|macro|SUPC_WUMR_RTCEN_Pos
DECL|SUPC_WUMR_RTCEN|macro|SUPC_WUMR_RTCEN
DECL|SUPC_WUMR_RTTEN_ENABLE_Val|macro|SUPC_WUMR_RTTEN_ENABLE_Val
DECL|SUPC_WUMR_RTTEN_ENABLE|macro|SUPC_WUMR_RTTEN_ENABLE
DECL|SUPC_WUMR_RTTEN_Msk|macro|SUPC_WUMR_RTTEN_Msk
DECL|SUPC_WUMR_RTTEN_NOT_ENABLE_Val|macro|SUPC_WUMR_RTTEN_NOT_ENABLE_Val
DECL|SUPC_WUMR_RTTEN_NOT_ENABLE|macro|SUPC_WUMR_RTTEN_NOT_ENABLE
DECL|SUPC_WUMR_RTTEN_Pos|macro|SUPC_WUMR_RTTEN_Pos
DECL|SUPC_WUMR_RTTEN|macro|SUPC_WUMR_RTTEN
DECL|SUPC_WUMR_SMEN_ENABLE_Val|macro|SUPC_WUMR_SMEN_ENABLE_Val
DECL|SUPC_WUMR_SMEN_ENABLE|macro|SUPC_WUMR_SMEN_ENABLE
DECL|SUPC_WUMR_SMEN_Msk|macro|SUPC_WUMR_SMEN_Msk
DECL|SUPC_WUMR_SMEN_NOT_ENABLE_Val|macro|SUPC_WUMR_SMEN_NOT_ENABLE_Val
DECL|SUPC_WUMR_SMEN_NOT_ENABLE|macro|SUPC_WUMR_SMEN_NOT_ENABLE
DECL|SUPC_WUMR_SMEN_Pos|macro|SUPC_WUMR_SMEN_Pos
DECL|SUPC_WUMR_SMEN|macro|SUPC_WUMR_SMEN
DECL|SUPC_WUMR_Type|typedef|} SUPC_WUMR_Type;
DECL|SUPC_WUMR_WKUPDBC_32768_SLCK_Val|macro|SUPC_WUMR_WKUPDBC_32768_SLCK_Val
DECL|SUPC_WUMR_WKUPDBC_32768_SLCK|macro|SUPC_WUMR_WKUPDBC_32768_SLCK
DECL|SUPC_WUMR_WKUPDBC_32_SLCK_Val|macro|SUPC_WUMR_WKUPDBC_32_SLCK_Val
DECL|SUPC_WUMR_WKUPDBC_32_SLCK|macro|SUPC_WUMR_WKUPDBC_32_SLCK
DECL|SUPC_WUMR_WKUPDBC_3_SLCK_Val|macro|SUPC_WUMR_WKUPDBC_3_SLCK_Val
DECL|SUPC_WUMR_WKUPDBC_3_SLCK|macro|SUPC_WUMR_WKUPDBC_3_SLCK
DECL|SUPC_WUMR_WKUPDBC_4096_SLCK_Val|macro|SUPC_WUMR_WKUPDBC_4096_SLCK_Val
DECL|SUPC_WUMR_WKUPDBC_4096_SLCK|macro|SUPC_WUMR_WKUPDBC_4096_SLCK
DECL|SUPC_WUMR_WKUPDBC_512_SLCK_Val|macro|SUPC_WUMR_WKUPDBC_512_SLCK_Val
DECL|SUPC_WUMR_WKUPDBC_512_SLCK|macro|SUPC_WUMR_WKUPDBC_512_SLCK
DECL|SUPC_WUMR_WKUPDBC_IMMEDIATE_Val|macro|SUPC_WUMR_WKUPDBC_IMMEDIATE_Val
DECL|SUPC_WUMR_WKUPDBC_IMMEDIATE|macro|SUPC_WUMR_WKUPDBC_IMMEDIATE
DECL|SUPC_WUMR_WKUPDBC_Msk|macro|SUPC_WUMR_WKUPDBC_Msk
DECL|SUPC_WUMR_WKUPDBC_Pos|macro|SUPC_WUMR_WKUPDBC_Pos
DECL|SUPC_WUMR_WKUPDBC|macro|SUPC_WUMR_WKUPDBC
DECL|SUPC_WUMR|member|__IO SUPC_WUMR_Type SUPC_WUMR; /**< Offset: 0x0C (R/W 32) Supply Controller Wake-up Mode Register */
DECL|SUPC_WUMR|member|__IO uint32_t SUPC_WUMR; /**< (SUPC Offset: 0x0C) Supply Controller Wake-up Mode Register */
DECL|Supc|typedef|} Supc;
DECL|Supc|typedef|} Supc;
DECL|VROFF|member|uint32_t VROFF:1; /**< bit: 2 Voltage Regulator Off */
DECL|WKUPDBC|member|uint32_t WKUPDBC:3; /**< bit: 12..14 Wake-up Inputs Debouncer Period */
DECL|WKUPEN0|member|uint32_t WKUPEN0:1; /**< bit: 0 Wake-up Input Enable 0 to 0 */
DECL|WKUPEN10|member|uint32_t WKUPEN10:1; /**< bit: 10 Wake-up Input Enable 0 to 10 */
DECL|WKUPEN11|member|uint32_t WKUPEN11:1; /**< bit: 11 Wake-up Input Enable 0 to 11 */
DECL|WKUPEN12|member|uint32_t WKUPEN12:1; /**< bit: 12 Wake-up Input Enable 0 to 12 */
DECL|WKUPEN13|member|uint32_t WKUPEN13:1; /**< bit: 13 Wake-up Input Enable 0 to 13 */
DECL|WKUPEN1|member|uint32_t WKUPEN1:1; /**< bit: 1 Wake-up Input Enable 0 to 1 */
DECL|WKUPEN2|member|uint32_t WKUPEN2:1; /**< bit: 2 Wake-up Input Enable 0 to 2 */
DECL|WKUPEN3|member|uint32_t WKUPEN3:1; /**< bit: 3 Wake-up Input Enable 0 to 3 */
DECL|WKUPEN4|member|uint32_t WKUPEN4:1; /**< bit: 4 Wake-up Input Enable 0 to 4 */
DECL|WKUPEN5|member|uint32_t WKUPEN5:1; /**< bit: 5 Wake-up Input Enable 0 to 5 */
DECL|WKUPEN6|member|uint32_t WKUPEN6:1; /**< bit: 6 Wake-up Input Enable 0 to 6 */
DECL|WKUPEN7|member|uint32_t WKUPEN7:1; /**< bit: 7 Wake-up Input Enable 0 to 7 */
DECL|WKUPEN8|member|uint32_t WKUPEN8:1; /**< bit: 8 Wake-up Input Enable 0 to 8 */
DECL|WKUPEN9|member|uint32_t WKUPEN9:1; /**< bit: 9 Wake-up Input Enable 0 to 9 */
DECL|WKUPEN|member|uint32_t WKUPEN:14; /**< bit: 0..13 Wake-up Input Enable x to x */
DECL|WKUPIS0|member|uint32_t WKUPIS0:1; /**< bit: 16 WKUPx Input Status (cleared on read) */
DECL|WKUPIS10|member|uint32_t WKUPIS10:1; /**< bit: 26 WKUPx Input Status (cleared on read) */
DECL|WKUPIS11|member|uint32_t WKUPIS11:1; /**< bit: 27 WKUPx Input Status (cleared on read) */
DECL|WKUPIS12|member|uint32_t WKUPIS12:1; /**< bit: 28 WKUPx Input Status (cleared on read) */
DECL|WKUPIS13|member|uint32_t WKUPIS13:1; /**< bit: 29 WKUPx Input Status (cleared on read) */
DECL|WKUPIS1|member|uint32_t WKUPIS1:1; /**< bit: 17 WKUPx Input Status (cleared on read) */
DECL|WKUPIS2|member|uint32_t WKUPIS2:1; /**< bit: 18 WKUPx Input Status (cleared on read) */
DECL|WKUPIS3|member|uint32_t WKUPIS3:1; /**< bit: 19 WKUPx Input Status (cleared on read) */
DECL|WKUPIS4|member|uint32_t WKUPIS4:1; /**< bit: 20 WKUPx Input Status (cleared on read) */
DECL|WKUPIS5|member|uint32_t WKUPIS5:1; /**< bit: 21 WKUPx Input Status (cleared on read) */
DECL|WKUPIS6|member|uint32_t WKUPIS6:1; /**< bit: 22 WKUPx Input Status (cleared on read) */
DECL|WKUPIS7|member|uint32_t WKUPIS7:1; /**< bit: 23 WKUPx Input Status (cleared on read) */
DECL|WKUPIS8|member|uint32_t WKUPIS8:1; /**< bit: 24 WKUPx Input Status (cleared on read) */
DECL|WKUPIS9|member|uint32_t WKUPIS9:1; /**< bit: 25 WKUPx Input Status (cleared on read) */
DECL|WKUPIS|member|uint32_t WKUPIS:14; /**< bit: 16..29 WKUPx Input Status (cleared on read) */
DECL|WKUPS|member|uint32_t WKUPS:1; /**< bit: 1 WKUP Wake-up Status (cleared on read) */
DECL|WKUPT0|member|uint32_t WKUPT0:1; /**< bit: 16 Wake-up Input Type 0 to 0 */
DECL|WKUPT10|member|uint32_t WKUPT10:1; /**< bit: 26 Wake-up Input Type 0 to 10 */
DECL|WKUPT11|member|uint32_t WKUPT11:1; /**< bit: 27 Wake-up Input Type 0 to 11 */
DECL|WKUPT12|member|uint32_t WKUPT12:1; /**< bit: 28 Wake-up Input Type 0 to 12 */
DECL|WKUPT13|member|uint32_t WKUPT13:1; /**< bit: 29 Wake-up Input Type 0 to 13 */
DECL|WKUPT1|member|uint32_t WKUPT1:1; /**< bit: 17 Wake-up Input Type 0 to 1 */
DECL|WKUPT2|member|uint32_t WKUPT2:1; /**< bit: 18 Wake-up Input Type 0 to 2 */
DECL|WKUPT3|member|uint32_t WKUPT3:1; /**< bit: 19 Wake-up Input Type 0 to 3 */
DECL|WKUPT4|member|uint32_t WKUPT4:1; /**< bit: 20 Wake-up Input Type 0 to 4 */
DECL|WKUPT5|member|uint32_t WKUPT5:1; /**< bit: 21 Wake-up Input Type 0 to 5 */
DECL|WKUPT6|member|uint32_t WKUPT6:1; /**< bit: 22 Wake-up Input Type 0 to 6 */
DECL|WKUPT7|member|uint32_t WKUPT7:1; /**< bit: 23 Wake-up Input Type 0 to 7 */
DECL|WKUPT8|member|uint32_t WKUPT8:1; /**< bit: 24 Wake-up Input Type 0 to 8 */
DECL|WKUPT9|member|uint32_t WKUPT9:1; /**< bit: 25 Wake-up Input Type 0 to 9 */
DECL|WKUPT|member|uint32_t WKUPT:14; /**< bit: 16..29 Wake-up Input Type x to x3 */
DECL|XTALSEL|member|uint32_t XTALSEL:1; /**< bit: 3 Crystal Oscillator Select */
DECL|_SAME70_SUPC_COMPONENT_H_|macro|_SAME70_SUPC_COMPONENT_H_
DECL|_SAME70_SUPC_COMPONENT_|macro|_SAME70_SUPC_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :12; /**< bit: 0..11 Reserved */
DECL|uint32_t|member|uint32_t :13; /**< bit: 0..12 Reserved */
DECL|uint32_t|member|uint32_t :13; /**< bit: 19..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 11 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 4 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 4..23 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 15..16 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 18..19 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 21..23 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 4..7 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 8..12 Reserved */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
