@Verdi-Ultra rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_P-2019.06-SP2-12
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = TRUE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[hb]
viewport = 729 20 1181 977 0 0 367 1168
activeNode = "testbench"
activeScope = "testbench"
activeFile = "../../bench/verilog/testbench.sv"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 0
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
amsAnnot = True
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "testbench"
Scope2 = "flopenr"
multipleSelection = 1 0 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-sv" "-f" "run.f" 
invokeDir = /home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/sim/vcs
[hb.sourceTab.1]
scope = testbench
File = /home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/bench/verilog/testbench.sv
Line = 1
[schematics.0]
viewport = 0 25 785 397
viewbbox = -7704 -1725 24704 12225
design = . "testbench.dut" DebussyLib
schmaticId = 5
partial = False
partialHier = False
annotData = AnnotData.0
locatorSession = Locator.0
display_port_name = False
display_pin_name = False
display_instance_name = False
display_local_net_name = False
display_complete_name = False
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = False
display_back_annotation = False
display_back_annotation_in_Line = False
display_param_list = False
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
traceMode = Hierarchical
originate_from = from_import_scope
full_hier_partial_dis = False
detail_rtl = False
hide_extraneous_bus = True
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_domain = True
brighten_power_color = False
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = True
group_paths = False
locator = True
align_locator_right = False
all_hier_ports = False
VCST_path_type = 0
verdi_type_wnd = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
highlight_incomplete_net = False
quick_trace_2_point = False
show_pass_through_net = False
Scope0 = . "testbench" -7828 -3487 17578 7487
[wave.0]
viewPort = 0 25 1170 395 100 65
primaryWindow = TRUE
Empty = /home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/sim/vcs/Verdi-UltraLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
[wave.1]
viewPort = 0 25 1181 394 138 65
primaryWindow = FALSE
SessionFile = /home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/sim/vcs/Verdi-UltraLog/novas_autosave.ses.wave.1
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
