--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3725987 paths analyzed, 1345 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.840ns.
--------------------------------------------------------------------------------
Slack:                  3.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_0 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.253ns (Levels of Logic = 11)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_0 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_0
    SLICE_X12Y14.A4      net (fanout=8)        1.888   M_ctr_q_0
    SLICE_X12Y14.A       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1_SW0
    SLICE_X12Y14.B1      net (fanout=1)        1.221   N95
    SLICE_X12Y14.B       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1
    SLICE_X14Y5.C1       net (fanout=1)        1.683   N73
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.253ns (4.535ns logic, 12.718ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  3.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_17 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.186ns (Levels of Logic = 12)
  Clock Path Skew:      0.457ns (1.133 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_17 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[19]
                                                       buttons/buttonR_cond/M_ctr_q_17
    SLICE_X13Y5.D1       net (fanout=2)        1.440   buttons/buttonR_cond/M_ctr_q[17]
    SLICE_X13Y5.D        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out2
    SLICE_X13Y5.B2       net (fanout=7)        0.566   out1
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.186ns (4.804ns logic, 12.382ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_19 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.183ns (Levels of Logic = 12)
  Clock Path Skew:      0.456ns (1.133 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_19 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[19]
                                                       buttons/buttonB_cond/M_ctr_q_19
    SLICE_X17Y5.A1       net (fanout=2)        1.141   buttons/buttonB_cond/M_ctr_q[19]
    SLICE_X17Y5.A        Tilo                  0.259   out11_0
                                                       buttons/buttonB_cond/out2
    SLICE_X17Y5.D2       net (fanout=6)        1.211   out1_0
    SLICE_X17Y5.D        Tilo                  0.259   out11_0
                                                       buttons/buttonB_edge/out1_2
    SLICE_X9Y7.D6        net (fanout=6)        0.788   out11_0
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.183ns (4.804ns logic, 12.379ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_19 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.134ns (Levels of Logic = 12)
  Clock Path Skew:      0.456ns (1.133 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_19 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[19]
                                                       buttons/buttonB_cond/M_ctr_q_19
    SLICE_X17Y5.A1       net (fanout=2)        1.141   buttons/buttonB_cond/M_ctr_q[19]
    SLICE_X17Y5.A        Tilo                  0.259   out11_0
                                                       buttons/buttonB_cond/out2
    SLICE_X17Y5.D2       net (fanout=6)        1.211   out1_0
    SLICE_X17Y5.D        Tilo                  0.259   out11_0
                                                       buttons/buttonB_edge/out1_2
    SLICE_X13Y5.A1       net (fanout=6)        0.970   out11_0
    SLICE_X13Y5.A        Tilo                  0.259   out1
                                                       Mmux_M_alu_a121_1
    SLICE_X14Y5.C2       net (fanout=6)        1.082   Mmux_M_alu_a121
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.134ns (4.804ns logic, 12.330ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_0 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.115ns (Levels of Logic = 11)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_0 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_0
    SLICE_X12Y14.A4      net (fanout=8)        1.888   M_ctr_q_0
    SLICE_X12Y14.A       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1_SW0
    SLICE_X12Y14.B1      net (fanout=1)        1.221   N95
    SLICE_X12Y14.B       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1
    SLICE_X14Y5.C1       net (fanout=1)        1.683   N73
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.115ns (4.531ns logic, 12.584ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  3.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_0 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.093ns (Levels of Logic = 11)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_0 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_0
    SLICE_X12Y14.A4      net (fanout=8)        1.888   M_ctr_q_0
    SLICE_X12Y14.A       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1_SW0
    SLICE_X12Y14.B1      net (fanout=1)        1.221   N95
    SLICE_X12Y14.B       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1
    SLICE_X14Y5.C1       net (fanout=1)        1.683   N73
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.093ns (4.540ns logic, 12.553ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  3.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_17 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.048ns (Levels of Logic = 12)
  Clock Path Skew:      0.457ns (1.133 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_17 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[19]
                                                       buttons/buttonR_cond/M_ctr_q_17
    SLICE_X13Y5.D1       net (fanout=2)        1.440   buttons/buttonR_cond/M_ctr_q[17]
    SLICE_X13Y5.D        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out2
    SLICE_X13Y5.B2       net (fanout=7)        0.566   out1
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.048ns (4.800ns logic, 12.248ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_19 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.045ns (Levels of Logic = 12)
  Clock Path Skew:      0.456ns (1.133 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_19 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[19]
                                                       buttons/buttonB_cond/M_ctr_q_19
    SLICE_X17Y5.A1       net (fanout=2)        1.141   buttons/buttonB_cond/M_ctr_q[19]
    SLICE_X17Y5.A        Tilo                  0.259   out11_0
                                                       buttons/buttonB_cond/out2
    SLICE_X17Y5.D2       net (fanout=6)        1.211   out1_0
    SLICE_X17Y5.D        Tilo                  0.259   out11_0
                                                       buttons/buttonB_edge/out1_2
    SLICE_X9Y7.D6        net (fanout=6)        0.788   out11_0
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.045ns (4.800ns logic, 12.245ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  3.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_2 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.020ns (Levels of Logic = 12)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_2 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.CQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_2
    SLICE_X13Y5.C1       net (fanout=2)        1.112   buttons/buttonR_cond/M_ctr_q[2]
    SLICE_X13Y5.C        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out1
    SLICE_X13Y5.B1       net (fanout=7)        0.728   out
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.020ns (4.804ns logic, 12.216ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  3.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_17 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.026ns (Levels of Logic = 12)
  Clock Path Skew:      0.457ns (1.133 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_17 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[19]
                                                       buttons/buttonR_cond/M_ctr_q_17
    SLICE_X13Y5.D1       net (fanout=2)        1.440   buttons/buttonR_cond/M_ctr_q[17]
    SLICE_X13Y5.D        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out2
    SLICE_X13Y5.B2       net (fanout=7)        0.566   out1
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.026ns (4.809ns logic, 12.217ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  3.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_19 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.023ns (Levels of Logic = 12)
  Clock Path Skew:      0.456ns (1.133 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_19 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[19]
                                                       buttons/buttonB_cond/M_ctr_q_19
    SLICE_X17Y5.A1       net (fanout=2)        1.141   buttons/buttonB_cond/M_ctr_q[19]
    SLICE_X17Y5.A        Tilo                  0.259   out11_0
                                                       buttons/buttonB_cond/out2
    SLICE_X17Y5.D2       net (fanout=6)        1.211   out1_0
    SLICE_X17Y5.D        Tilo                  0.259   out11_0
                                                       buttons/buttonB_edge/out1_2
    SLICE_X9Y7.D6        net (fanout=6)        0.788   out11_0
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.023ns (4.809ns logic, 12.214ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_17 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.024ns (Levels of Logic = 12)
  Clock Path Skew:      0.457ns (1.133 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_17 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[19]
                                                       buttons/buttonR_cond/M_ctr_q_17
    SLICE_X13Y5.D1       net (fanout=2)        1.440   buttons/buttonR_cond/M_ctr_q[17]
    SLICE_X13Y5.D        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out2
    SLICE_X14Y5.B6       net (fanout=7)        0.369   out1
    SLICE_X14Y5.B        Tilo                  0.235   Mmux_M_alu_b4
                                                       buttons/buttonR_edge/out1_1
    SLICE_X9Y8.D1        net (fanout=4)        1.719   out1_3
    SLICE_X9Y8.D         Tilo                  0.259   Mmux_M_alu_b2
                                                       Mmux_M_alu_b2_1
    SLICE_X11Y5.C3       net (fanout=5)        1.066   Mmux_M_alu_b2
    SLICE_X11Y5.C        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161_SW4
    SLICE_X11Y5.A1       net (fanout=2)        0.750   alu/a[7]_b[7]_div_2/N133
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.024ns (4.809ns logic, 12.215ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  3.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_0 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.998ns (Levels of Logic = 11)
  Clock Path Skew:      0.447ns (1.133 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_0 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.AQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[3]
                                                       buttons/buttonB_cond/M_ctr_q_0
    SLICE_X13Y13.D6      net (fanout=7)        1.561   M_ctr_q_0_0
    SLICE_X13Y13.D       Tilo                  0.259   M_sm_q_FSM_FFd2_3
                                                       Mmux_M_alu_b51_SW0
    SLICE_X17Y5.B1       net (fanout=1)        1.429   N89
    SLICE_X17Y5.B        Tilo                  0.259   out11_0
                                                       Mmux_M_alu_b51
    SLICE_X11Y5.C2       net (fanout=57)       1.813   M_alu_b[2]
    SLICE_X11Y5.C        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161_SW4
    SLICE_X11Y5.A1       net (fanout=2)        0.750   alu/a[7]_b[7]_div_2/N133
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.998ns (4.574ns logic, 12.424ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  3.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_3 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.999ns (Levels of Logic = 12)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_3 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.DQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_3
    SLICE_X13Y5.C2       net (fanout=2)        1.091   buttons/buttonR_cond/M_ctr_q[3]
    SLICE_X13Y5.C        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out1
    SLICE_X13Y5.B1       net (fanout=7)        0.728   out
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.999ns (4.804ns logic, 12.195ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_19 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.996ns (Levels of Logic = 12)
  Clock Path Skew:      0.456ns (1.133 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_19 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[19]
                                                       buttons/buttonB_cond/M_ctr_q_19
    SLICE_X17Y5.A1       net (fanout=2)        1.141   buttons/buttonB_cond/M_ctr_q[19]
    SLICE_X17Y5.A        Tilo                  0.259   out11_0
                                                       buttons/buttonB_cond/out2
    SLICE_X17Y5.D2       net (fanout=6)        1.211   out1_0
    SLICE_X17Y5.D        Tilo                  0.259   out11_0
                                                       buttons/buttonB_edge/out1_2
    SLICE_X13Y5.A1       net (fanout=6)        0.970   out11_0
    SLICE_X13Y5.A        Tilo                  0.259   out1
                                                       Mmux_M_alu_a121_1
    SLICE_X14Y5.C2       net (fanout=6)        1.082   Mmux_M_alu_a121
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.996ns (4.800ns logic, 12.196ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  3.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_19 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.974ns (Levels of Logic = 12)
  Clock Path Skew:      0.456ns (1.133 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_19 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[19]
                                                       buttons/buttonB_cond/M_ctr_q_19
    SLICE_X17Y5.A1       net (fanout=2)        1.141   buttons/buttonB_cond/M_ctr_q[19]
    SLICE_X17Y5.A        Tilo                  0.259   out11_0
                                                       buttons/buttonB_cond/out2
    SLICE_X17Y5.D2       net (fanout=6)        1.211   out1_0
    SLICE_X17Y5.D        Tilo                  0.259   out11_0
                                                       buttons/buttonB_edge/out1_2
    SLICE_X13Y5.A1       net (fanout=6)        0.970   out11_0
    SLICE_X13Y5.A        Tilo                  0.259   out1
                                                       Mmux_M_alu_a121_1
    SLICE_X14Y5.C2       net (fanout=6)        1.082   Mmux_M_alu_a121
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.974ns (4.809ns logic, 12.165ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_2 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.963ns (Levels of Logic = 12)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_2 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.CQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_2
    SLICE_X13Y5.C1       net (fanout=2)        1.112   buttons/buttonR_cond/M_ctr_q[2]
    SLICE_X13Y5.C        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out1
    SLICE_X14Y5.B3       net (fanout=7)        0.636   out
    SLICE_X14Y5.B        Tilo                  0.235   Mmux_M_alu_b4
                                                       buttons/buttonR_edge/out1_1
    SLICE_X9Y8.D1        net (fanout=4)        1.719   out1_3
    SLICE_X9Y8.D         Tilo                  0.259   Mmux_M_alu_b2
                                                       Mmux_M_alu_b2_1
    SLICE_X11Y5.C3       net (fanout=5)        1.066   Mmux_M_alu_b2
    SLICE_X11Y5.C        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161_SW4
    SLICE_X11Y5.A1       net (fanout=2)        0.750   alu/a[7]_b[7]_div_2/N133
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.963ns (4.809ns logic, 12.154ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_0 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.955ns (Levels of Logic = 11)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_0 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_0
    SLICE_X12Y14.A4      net (fanout=8)        1.888   M_ctr_q_0
    SLICE_X12Y14.A       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1_SW0
    SLICE_X12Y14.B1      net (fanout=1)        1.221   N95
    SLICE_X12Y14.B       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1
    SLICE_X14Y5.C1       net (fanout=1)        1.683   N73
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.955ns (4.536ns logic, 12.419ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  3.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_3 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.942ns (Levels of Logic = 12)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_3 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.DQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_3
    SLICE_X13Y5.C2       net (fanout=2)        1.091   buttons/buttonR_cond/M_ctr_q[3]
    SLICE_X13Y5.C        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out1
    SLICE_X14Y5.B3       net (fanout=7)        0.636   out
    SLICE_X14Y5.B        Tilo                  0.235   Mmux_M_alu_b4
                                                       buttons/buttonR_edge/out1_1
    SLICE_X9Y8.D1        net (fanout=4)        1.719   out1_3
    SLICE_X9Y8.D         Tilo                  0.259   Mmux_M_alu_b2
                                                       Mmux_M_alu_b2_1
    SLICE_X11Y5.C3       net (fanout=5)        1.066   Mmux_M_alu_b2
    SLICE_X11Y5.C        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161_SW4
    SLICE_X11Y5.A1       net (fanout=2)        0.750   alu/a[7]_b[7]_div_2/N133
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.942ns (4.809ns logic, 12.133ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  3.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_0 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.882ns (Levels of Logic = 11)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_0 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_0
    SLICE_X12Y14.A4      net (fanout=8)        1.888   M_ctr_q_0
    SLICE_X12Y14.A       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1_SW0
    SLICE_X12Y14.B1      net (fanout=1)        1.221   N95
    SLICE_X12Y14.B       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1
    SLICE_X14Y5.C1       net (fanout=1)        1.683   N73
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y5.D3        net (fanout=2)        0.764   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y5.D         Tilo                  0.235   a[7]_b[7]_div_2_OUT[2]
                                                       alu/a[7]_b[7]_div_2/o<2>2
    SLICE_X3Y13.A3       net (fanout=2)        1.029   a[7]_b[7]_div_2_OUT[2]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.882ns (4.460ns logic, 12.422ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  3.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_17 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.891ns (Levels of Logic = 11)
  Clock Path Skew:      0.457ns (1.133 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_17 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[19]
                                                       buttons/buttonR_cond/M_ctr_q_17
    SLICE_X13Y5.D1       net (fanout=2)        1.440   buttons/buttonR_cond/M_ctr_q[17]
    SLICE_X13Y5.D        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out2
    SLICE_X12Y14.B3      net (fanout=7)        1.302   out1
    SLICE_X12Y14.B       Tilo                  0.254   M_sm_q_FSM_FFd4_3
                                                       Mmux_M_alu_b2_SW1
    SLICE_X14Y5.C1       net (fanout=1)        1.683   N73
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.891ns (4.540ns logic, 12.351ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  3.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_2 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.882ns (Levels of Logic = 12)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_2 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.CQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_2
    SLICE_X13Y5.C1       net (fanout=2)        1.112   buttons/buttonR_cond/M_ctr_q[2]
    SLICE_X13Y5.C        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out1
    SLICE_X13Y5.B1       net (fanout=7)        0.728   out
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.882ns (4.800ns logic, 12.082ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  3.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_17 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.888ns (Levels of Logic = 12)
  Clock Path Skew:      0.457ns (1.133 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_17 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[19]
                                                       buttons/buttonR_cond/M_ctr_q_17
    SLICE_X13Y5.D1       net (fanout=2)        1.440   buttons/buttonR_cond/M_ctr_q[17]
    SLICE_X13Y5.D        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out2
    SLICE_X13Y5.B2       net (fanout=7)        0.566   out1
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.888ns (4.805ns logic, 12.083ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  3.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_19 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.885ns (Levels of Logic = 12)
  Clock Path Skew:      0.456ns (1.133 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_19 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[19]
                                                       buttons/buttonB_cond/M_ctr_q_19
    SLICE_X17Y5.A1       net (fanout=2)        1.141   buttons/buttonB_cond/M_ctr_q[19]
    SLICE_X17Y5.A        Tilo                  0.259   out11_0
                                                       buttons/buttonB_cond/out2
    SLICE_X17Y5.D2       net (fanout=6)        1.211   out1_0
    SLICE_X17Y5.D        Tilo                  0.259   out11_0
                                                       buttons/buttonB_edge/out1_2
    SLICE_X9Y7.D6        net (fanout=6)        0.788   out11_0
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.885ns (4.805ns logic, 12.080ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  3.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_17 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.886ns (Levels of Logic = 12)
  Clock Path Skew:      0.457ns (1.133 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_17 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[19]
                                                       buttons/buttonR_cond/M_ctr_q_17
    SLICE_X13Y5.D1       net (fanout=2)        1.440   buttons/buttonR_cond/M_ctr_q[17]
    SLICE_X13Y5.D        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out2
    SLICE_X14Y5.B6       net (fanout=7)        0.369   out1
    SLICE_X14Y5.B        Tilo                  0.235   Mmux_M_alu_b4
                                                       buttons/buttonR_edge/out1_1
    SLICE_X9Y8.D1        net (fanout=4)        1.719   out1_3
    SLICE_X9Y8.D         Tilo                  0.259   Mmux_M_alu_b2
                                                       Mmux_M_alu_b2_1
    SLICE_X11Y5.C3       net (fanout=5)        1.066   Mmux_M_alu_b2
    SLICE_X11Y5.C        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161_SW4
    SLICE_X11Y5.A1       net (fanout=2)        0.750   alu/a[7]_b[7]_div_2/N133
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.886ns (4.805ns logic, 12.081ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  3.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_19 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.879ns (Levels of Logic = 12)
  Clock Path Skew:      0.456ns (1.133 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_19 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.DQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[19]
                                                       buttons/buttonB_cond/M_ctr_q_19
    SLICE_X17Y5.A1       net (fanout=2)        1.141   buttons/buttonB_cond/M_ctr_q[19]
    SLICE_X17Y5.A        Tilo                  0.259   out11_0
                                                       buttons/buttonB_cond/out2
    SLICE_X17Y5.D2       net (fanout=6)        1.211   out1_0
    SLICE_X17Y5.D        Tilo                  0.259   out11_0
                                                       buttons/buttonB_edge/out1_2
    SLICE_X13Y5.A1       net (fanout=6)        0.970   out11_0
    SLICE_X13Y5.A        Tilo                  0.259   out1
                                                       Mmux_M_alu_a121_1
    SLICE_X8Y4.B2        net (fanout=6)        1.683   Mmux_M_alu_a121
    SLICE_X8Y4.B         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151_SW0
    SLICE_X8Y4.A5        net (fanout=3)        0.252   alu/a[7]_b[7]_div_2/N127
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.879ns (4.823ns logic, 12.056ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  3.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonB_cond/M_ctr_q_0 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.860ns (Levels of Logic = 11)
  Clock Path Skew:      0.447ns (1.133 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonB_cond/M_ctr_q_0 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.AQ       Tcko                  0.525   buttons/buttonB_cond/M_ctr_q[3]
                                                       buttons/buttonB_cond/M_ctr_q_0
    SLICE_X13Y13.D6      net (fanout=7)        1.561   M_ctr_q_0_0
    SLICE_X13Y13.D       Tilo                  0.259   M_sm_q_FSM_FFd2_3
                                                       Mmux_M_alu_b51_SW0
    SLICE_X17Y5.B1       net (fanout=1)        1.429   N89
    SLICE_X17Y5.B        Tilo                  0.259   out11_0
                                                       Mmux_M_alu_b51
    SLICE_X11Y5.C2       net (fanout=57)       1.813   M_alu_b[2]
    SLICE_X11Y5.C        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161_SW4
    SLICE_X11Y5.A1       net (fanout=2)        0.750   alu/a[7]_b[7]_div_2/N133
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.860ns (4.570ns logic, 12.290ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  3.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_3 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.861ns (Levels of Logic = 12)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_3 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.DQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_3
    SLICE_X13Y5.C2       net (fanout=2)        1.091   buttons/buttonR_cond/M_ctr_q[3]
    SLICE_X13Y5.C        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out1
    SLICE_X13Y5.B1       net (fanout=7)        0.728   out
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X8Y4.A3        net (fanout=5)        1.127   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X8Y4.A         Tilo                  0.254   alu/a[7]_b[7]_div_2/N127
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o151
    SLICE_X1Y4.B1        net (fanout=8)        1.248   alu/a[7]_b[7]_div_2/a[5]_GND_17_o_MUX_343_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X0Y4.C6        net (fanout=8)        0.360   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X0Y4.C         Tilo                  0.255   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[5]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut<4>1
    SLICE_X1Y5.B4        net (fanout=3)        0.806   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_lut[4]
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.861ns (4.800ns logic, 12.061ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  3.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_2 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.860ns (Levels of Logic = 12)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_2 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.CQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_2
    SLICE_X13Y5.C1       net (fanout=2)        1.112   buttons/buttonR_cond/M_ctr_q[2]
    SLICE_X13Y5.C        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out1
    SLICE_X13Y5.B1       net (fanout=7)        0.728   out
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.860ns (4.809ns logic, 12.051ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  3.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonR_cond/M_ctr_q_3 (FF)
  Destination:          M_shift_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.839ns (Levels of Logic = 12)
  Clock Path Skew:      0.448ns (1.133 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonR_cond/M_ctr_q_3 to M_shift_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.DQ       Tcko                  0.525   buttons/buttonR_cond/M_ctr_q[3]
                                                       buttons/buttonR_cond/M_ctr_q_3
    SLICE_X13Y5.C2       net (fanout=2)        1.091   buttons/buttonR_cond/M_ctr_q[3]
    SLICE_X13Y5.C        Tilo                  0.259   out1
                                                       buttons/buttonR_cond/out1
    SLICE_X13Y5.B1       net (fanout=7)        0.728   out
    SLICE_X13Y5.B        Tilo                  0.259   out1
                                                       buttons/buttonR_edge/out1_2
    SLICE_X9Y7.D3        net (fanout=6)        1.137   out11_1
    SLICE_X9Y7.D         Tilo                  0.259   N22
                                                       Mmux_M_alu_b2_SW0
    SLICE_X14Y5.C3       net (fanout=3)        1.313   N22
    SLICE_X14Y5.C        Tilo                  0.235   Mmux_M_alu_b4
                                                       alu/a[7]_b[7]_div_2/o<7>11
    SLICE_X11Y5.A3       net (fanout=5)        0.890   alu/a[7]_b[7]_div_2/o[7]
    SLICE_X11Y5.A        Tilo                  0.259   M_alu_a[7]
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_348_o161
    SLICE_X1Y4.B4        net (fanout=5)        1.320   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_342_o
    SLICE_X1Y4.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/o<4>11
    SLICE_X1Y4.D2        net (fanout=8)        0.553   alu/a[7]_b[7]_div_2/o[4]
    SLICE_X1Y4.D         Tilo                  0.259   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_372_o141
    SLICE_X1Y5.B2        net (fanout=4)        0.747   alu/a[7]_b[7]_div_2/a[4]_GND_17_o_MUX_368_o
    SLICE_X1Y5.B         Tilo                  0.259   alu/a[7]_b[7]_div_2/N43
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X4Y4.D4        net (fanout=5)        1.008   alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X4Y4.D         Tilo                  0.254   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
                                                       alu/a[7]_b[7]_div_2/Mmux_a[0]_GND_17_o_MUX_394_o161
    SLICE_X2Y4.AX        net (fanout=2)        0.847   alu/a[7]_b[7]_div_2/a[6]_GND_17_o_MUX_388_o
    SLICE_X2Y4.BMUX      Taxb                  0.310   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
                                                       alu/a[7]_b[7]_div_2/Madd_GND_17_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X3Y13.A1       net (fanout=1)        1.242   alu/a[7]_b[7]_div_2/GND_17_o_b[7]_add_13_OUT[7]
    SLICE_X3Y13.A        Tilo                  0.259   M_lvlCounter_q[2]
                                                       alu/a[7]_b[7]_div_2/o<1>21
    SLICE_X2Y14.B6       net (fanout=2)        0.333   o<1>2
    SLICE_X2Y14.B        Tilo                  0.235   N81
                                                       Mmux_M_shift_d21
    OLOGIC_X0Y18.D1      net (fanout=1)        0.821   M_shift_d[1]
    OLOGIC_X0Y18.CLK0    Todck                 1.178   M_shift_q[1]
                                                       M_shift_q_1
    -------------------------------------------------  ---------------------------
    Total                                     16.839ns (4.809ns logic, 12.030ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_shift_q[0]/CLK0
  Logical resource: M_shift_q_0/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_shift_q[1]/CLK0
  Logical resource: M_shift_q_1/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_shift_q[2]/CLK0
  Logical resource: M_shift_q_2/CK0
  Location pin: OLOGIC_X0Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_sync_out/CLK
  Logical resource: buttons/restart_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_sync_out/CLK
  Logical resource: buttons/start_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_sync_out/CLK
  Logical resource: buttons/buttonY_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_sync_out/CLK
  Logical resource: buttons/buttonB_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_sync_out/CLK
  Logical resource: buttons/buttonR_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_0/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_2/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_3/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_4/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_5/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_6/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_7/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_8/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_9/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_10/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_11/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_12/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_13/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_14/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_15/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_16/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_17/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_18/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_19/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonB_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonB_cond/M_ctr_q_0/CK
  Location pin: SLICE_X16Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.840|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3725987 paths, 0 nets, and 2294 connections

Design statistics:
   Minimum period:  16.840ns{1}   (Maximum frequency:  59.382MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 01:47:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



