module DemoInterconnect_clk_wiz_0_0(aclk, uart, reset, locked, clk_in1)
;
  output aclk; 
  output uart; 
  input reset; 
  output locked; 
  input clk_in1; 
endmodule 