$date
	Sun Oct 23 05:01:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#659708
b1000 !
1"
#659710
b1000 &
b1000 %
1$
#659711
0"
#659714
b100 &
b100 %
#659718
b10 &
b10 %
#659722
b1 &
b1 %
1#
#659726
b0 &
0#
b0 %
0$
#1686705
b1010 !
1"
#1686706
b1010 &
b1010 %
1$
#1686707
0"
#1686710
b101 &
b101 %
#1686714
b10000 &
b10000 %
#1686718
b1000 &
b1000 %
#1686722
b100 &
b100 %
#1686726
b10 &
b10 %
#1686730
b1 &
b1 %
1#
#1686734
b0 &
0#
b0 %
0$
#2653441
b10111 !
1"
#2653442
b10111 &
b10111 %
1$
#2653443
0"
#2653446
b1000110 &
b1000110 %
#2653450
b100011 &
b100011 %
#2653454
b1101010 &
b1101010 %
#2653458
b110101 &
b110101 %
#2653462
b10100000 &
b10100000 %
#2653466
b1010000 &
b1010000 %
#2653470
b101000 &
b101000 %
#2653474
b10100 &
b10100 %
#2653478
b1010 &
b1010 %
#2653482
b101 &
b101 %
#2653486
b10000 &
b10000 %
#2653490
b1000 &
b1000 %
#2653494
b100 &
b100 %
#2653498
b10 &
b10 %
#2653502
b1 &
1#
b1 %
#2653506
b0 &
b0 %
0#
0$
#4500012
