-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                gsp14@EEWS104A-011                                  
-- Generated date:              Mon Apr 25 15:44:52 +0100 2016                      

Solution Settings: mean_vga.v23
  Current state: extract
  Project: sobel_filter
  
  Design Input Files Specified
    $PROJECT_HOME/../sobel_filter_source/blur_sob.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../sobel_filter_source/blur_sob.h
      $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h
    $PROJECT_HOME/../sobel_filter_source/blur_sob.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /mean_vga/core                       5       2          1            0  1          
    Design Total:                        5       2          1            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(8,0,8,0,8)                           9.259      9.259 1.163          1           1 
    mgc_add(9,0,2,1,10)                         10.000     10.000 1.087          1           1 
    mgc_and(10,2)                                7.298      7.298 0.263          1           0 
    mgc_and(9,2)                                 6.568      6.568 0.263          0           1 
    mgc_reg_pos(9,1,0,0,0,1,1)                   0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(3,16)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              25.827     26.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     26.6          25.8            25.8        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             26.6 (100%)   25.8 (100%)     25.8 (100%) 
      MUX:                 0.0           0.0             0.0        
      FUNC:               19.3  (73%)   19.3  (75%)     19.3  (75%) 
      LOGIC:               7.3  (27%)    6.6  (25%)      6.6  (25%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                              Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    reg(counter:rsc:mgc_out_stdreg.d).cse          9         Y                  reg(counter:rsc:mgc_out_stdreg.d).cse                 
                                                                                                                                      
    Total:                                         9              9           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.513056
      Slack:      17.486944
      
      Path                                                  Startpoint                                      Endpoint              Delay  Slack   
      ----------------------------------------------------- ----------------------------------------------- --------------------- ------ -------
      1                                                     mean_vga:core/reg(counter:rsc:mgc_out_stdreg.d) mean_vga:core/and.itm 2.5131 17.4869 
                                                                                                                                                 
        Instance                                            Component                                                             Delta  Delay   
        --------                                            ---------                                                             -----  -----   
        mean_vga:core/reg(counter:rsc:mgc_out_stdreg.d)     mgc_reg_pos_9_1_0_0_0_1_1                                             0.0000 0.0000  
        mean_vga:core/reg(counter:rsc:mgc_out_stdreg.d).cse                                                                       0.0000 0.0000  
        mean_vga:core/acc                                   mgc_add_9_0_2_1_10                                                    1.0874 1.0874  
        mean_vga:core/count#1.sva#1                                                                                               0.0000 1.0874  
        mean_vga:core/slc(count#1.sva#1)#2                                                                                        0.0000 1.0874  
        mean_vga:core/slc(count#1.sva#1)#2.itm                                                                                    0.0000 1.0874  
        mean_vga:core/if#7:acc                              mgc_add_8_0_8_0_8                                                     1.1631 2.2505  
        mean_vga:core/if#7:acc.itm                                                                                                0.0000 2.2505  
        mean_vga:core/slc#2                                                                                                       0.0000 2.2505  
        mean_vga:core/slc#2.itm                                                                                                   0.0000 2.2505  
        mean_vga:core/exs                                                                                                         0.0000 2.2505  
        mean_vga:core/exs.itm                                                                                                     0.0000 2.2505  
        mean_vga:core/and                                   mgc_and_9_2                                                           0.2625 2.5131  
        mean_vga:core/and.itm                                                                                                     0.0000 2.5131  
                                                                                                                                                 
      2                                                     mean_vga:core/reg(counter:rsc:mgc_out_stdreg.d) mean_vga:core/and.itm 1.3499 18.6501 
                                                                                                                                                 
        Instance                                            Component                                                             Delta  Delay   
        --------                                            ---------                                                             -----  -----   
        mean_vga:core/reg(counter:rsc:mgc_out_stdreg.d)     mgc_reg_pos_9_1_0_0_0_1_1                                             0.0000 0.0000  
        mean_vga:core/reg(counter:rsc:mgc_out_stdreg.d).cse                                                                       0.0000 0.0000  
        mean_vga:core/acc                                   mgc_add_9_0_2_1_10                                                    1.0874 1.0874  
        mean_vga:core/count#1.sva#1                                                                                               0.0000 1.0874  
        mean_vga:core/slc(count#1.sva#1)#1                                                                                        0.0000 1.0874  
        mean_vga:core/slc(count#1.sva#1)#1.itm                                                                                    0.0000 1.0874  
        mean_vga:core/and                                   mgc_and_9_2                                                           0.2625 1.3499  
        mean_vga:core/and.itm                                                                                                     0.0000 1.3499  
                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                        Port            Slack (Delay) Messages 
      ----------------------------------------------- ------------- ------- ------- --------
      mean_vga:core/reg(counter:rsc:mgc_out_stdreg.d) and.itm       17.4869  2.5131          
      mean_vga                                        vout:rsc.z    20.0000  0.0000          
      mean_vga                                        counter:rsc.z 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   10     1 
    -                    8     1 
    and                          
    -                    2     1 
    reg                          
    -                    9     1 
    write_port                   
    -                   30     1 
    -                   16     1 
    
  End of Report
