# Reading pref.tcl
# do Exer2_comparador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaop/Documents/Logica_Reconfig/Exer2_comparador/Exer2_comparador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:45:29 on Mar 16,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joaop/Documents/Logica_Reconfig/Exer2_comparador/Exer2_comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Exer2_comparador
# -- Compiling architecture arq of Exer2_comparador
# End time: 21:45:29 on Mar 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joaop/Documents/Logica_Reconfig/Exer2_comparador/tb_Exer2_comparador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:45:29 on Mar 16,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joaop/Documents/Logica_Reconfig/Exer2_comparador/tb_Exer2_comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Exer2_comparador
# -- Compiling architecture tb_arq_Exer2_comparador of tb_Exer2_comparador
# -- Loading entity Exer2_comparador
# End time: 21:45:29 on Mar 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_Exer2_comparador
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_Exer2_comparador 
# Start time: 21:45:29 on Mar 16,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_exer2_comparador(tb_arq_exer2_comparador)
# Loading work.exer2_comparador(arq)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 40 ns
# End time: 21:45:55 on Mar 16,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
