0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/ha_bh_no_0002/ha_bh_no_0002.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/ha_bh_no_0002/ha_bh_no_0002.srcs/sim_1/new/ha_bh_tb_no_0002.v,1707282445,verilog,,,,ha_bh_tb_no_0002,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/ha_bh_no_0002/ha_bh_no_0002.srcs/sources_1/new/ha_bh_no_0002.v,1707282347,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/ha_bh_no_0002/ha_bh_no_0002.srcs/sim_1/new/ha_bh_tb_no_0002.v,,ha_bh_no_0002,,,,,,,,
