Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\SegmentDecoder.v" into library work
Parsing module <SegmentDecoder>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\ise\Map.v" into library work
Parsing module <Map>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\ShiftReg.v" into library work
Parsing module <ShiftReg>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Seg7Remap.v" into library work
Parsing module <Seg7Remap>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Seg7Decode.v" into library work
Parsing module <Seg7Decode>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\AntiJitter.v" into library work
Parsing module <AntiJitter>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\ise\ipcore_dir\PacSelf.v" into library work
Parsing module <PacSelf>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\ise\ipcore_dir\Ghost.v" into library work
Parsing module <Ghost>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\ise\CheckCollision.v" into library work
Parsing module <CheckCollision>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Seg7Device.v" into library work
Parsing module <Seg7Device>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\PS2_keyboard.v" into library work
Parsing module <PS2_keyboard>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Keypad.v" into library work
Parsing module <Keypad>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\KeyControl.v" into library work
Parsing module <KeyControl>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Ghost.v" into library work
Parsing module <Ghost_M>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" Line 40: Port dbg_keyLine is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" Line 61: Port direction is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" Line 77: Port segment is not connected to this instance

Elaborating module <Top>.

Elaborating module <clkdiv>.

Elaborating module <AntiJitter(WIDTH=4)>.

Elaborating module <Keypad>.
WARNING:HDLCompiler:1127 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" Line 40: Assignment to keyCode ignored, since the identifier is never used

Elaborating module <PS2_keyboard>.

Elaborating module <Ghost_M>.

Elaborating module <Map>.
WARNING:HDLCompiler:816 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Ghost.v" Line 24: System function call random not supported
WARNING:HDLCompiler:634 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Ghost.v" Line 20: Net <nextRandomDir> does not have a driver.
WARNING:HDLCompiler:1016 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v" Line 46: Port rdn is not connected to this instance

Elaborating module <Display>.

Elaborating module <PacSelf>.
WARNING:HDLCompiler:1499 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\ise\ipcore_dir\PacSelf.v" Line 39: Empty module <PacSelf> remains a black box.

Elaborating module <Ghost>.
WARNING:HDLCompiler:1499 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\ise\ipcore_dir\Ghost.v" Line 39: Empty module <Ghost> remains a black box.

Elaborating module <vgac>.
WARNING:HDLCompiler:413 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v" Line 63: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v" Line 68: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v" Line 70: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v" Line 72: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v" Line 74: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" Line 66: Size mismatch in connection of port <PacY>. Formal port size is 9-bit while actual signal size is 10-bit.

Elaborating module <KeyControl>.

Elaborating module <CheckCollision>.
WARNING:HDLCompiler:189 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" Line 70: Size mismatch in connection of port <keyCode>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" Line 71: Size mismatch in connection of port <PacY>. Formal port size is 9-bit while actual signal size is 10-bit.

Elaborating module <Seg7Device>.

Elaborating module <Seg7Decode>.

Elaborating module <SegmentDecoder>.

Elaborating module <Seg7Remap>.

Elaborating module <ShiftReg(WIDTH=64)>.
WARNING:HDLCompiler:634 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" Line 70: Net <KeyCode> does not have a driver.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<1>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<2>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<3>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<4>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<5>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<6>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<7>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<8>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<9>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<10>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<11>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<12>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<13>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35. All outputs of instance <a0<14>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v".
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<1>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<2>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<3>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<4>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<5>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<6>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<7>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<8>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<9>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<10>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<11>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<12>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<13>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 35: Output port <O> of the instance <a0<14>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 40: Output port <keyCode> of the instance <k0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 40: Output port <dbg_keyLine> of the instance <k0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 40: Output port <ready> of the instance <k0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 61: Output port <direction> of the instance <ghost1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 77: Output port <segment> of the instance <segDevice> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\toP.v" line 77: Output port <anode> of the instance <segDevice> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <KeyCode> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <KeyReady> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\clkdiv.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_1_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <AntiJitter>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\AntiJitter.v".
        WIDTH = 4
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <O>.
    Found 4-bit subtractor for signal <cnt[3]_GND_3_o_sub_6_OUT> created at line 39.
    Found 4-bit adder for signal <cnt[3]_GND_3_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <AntiJitter> synthesized.

Synthesizing Unit <Keypad>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Keypad.v".
    Found 4-bit register for signal <keyLineX>.
    Found 1-bit register for signal <state>.
    Found 5-bit register for signal <keyLineY>.
    Found 1-bit tristate buffer for signal <keyX<3>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<2>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<1>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<0>> created at line 29
    Found 1-bit tristate buffer for signal <keyY<4>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<3>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<2>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<1>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<0>> created at line 30
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   9 Tristate(s).
Unit <Keypad> synthesized.

Synthesizing Unit <PS2_keyboard>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\PS2_keyboard.v".
    Found 4-bit register for signal <num>.
    Found 8-bit register for signal <temp_data>.
    Found 10-bit register for signal <data>.
    Found 1-bit register for signal <ps2_clk_flag1>.
    Found 1-bit register for signal <ps2_clk_flag2>.
    Found 1-bit register for signal <data_break>.
    Found 1-bit register for signal <data_done>.
    Found 1-bit register for signal <data_expand>.
    Found 1-bit register for signal <ps2_clk_flag0>.
    Found 1-bit register for signal <negedge_ps2_clk_shift>.
    Found 4-bit adder for signal <num[3]_GND_14_o_add_1_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PS2_keyboard> synthesized.

Synthesizing Unit <Ghost_M>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Ghost.v".
WARNING:Xst:653 - Signal <nextRandomDir> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 9-bit register for signal <checkMapY>.
    Found 2-bit register for signal <direction>.
    Found 10-bit register for signal <x>.
    Found 9-bit register for signal <y>.
    Found 10-bit register for signal <checkMapX>.
    Found finite state machine <FSM_0> for signal <direction>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <y[8]_GND_15_o_sub_6_OUT> created at line 33.
    Found 10-bit subtractor for signal <x[9]_GND_15_o_sub_27_OUT> created at line 57.
    Found 10-bit adder for signal <x[9]_GND_15_o_add_12_OUT> created at line 41.
    Found 9-bit adder for signal <y[8]_GND_15_o_add_19_OUT> created at line 49.
    Found 10-bit 4-to-1 multiplexer for signal <direction[1]_x[9]_wide_mux_29_OUT> created at line 26.
    Found 9-bit 4-to-1 multiplexer for signal <direction[1]_y[8]_wide_mux_30_OUT> created at line 26.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Ghost_M> synthesized.

Synthesizing Unit <Map>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\ise\Map.v".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'mapData', unconnected in block 'Map', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mapData>, simulation mismatch.
    Found 1200x1-bit single-port Read Only RAM <Mram_mapData> for signal <mapData>.
    Found 11-bit adder for signal <y[8]_GND_16_o_add_1_OUT> created at line 25.
    Found 5x6-bit multiplier for signal <n0009> created at line 25.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <Map> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v".
WARNING:Xst:647 - Input <clkdiv<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkdiv<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Display.v" line 46: Output port <rdn> of the instance <vga> is unconnected or connected to loadless signal.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_7_OUT> created at line 63.
    Found 11-bit subtractor for signal <GND_18_o_GND_18_o_sub_8_OUT> created at line 63.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_22_OUT> created at line 70.
    Found 11-bit subtractor for signal <GND_18_o_GND_18_o_sub_27_OUT> created at line 72.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_29_OUT> created at line 74.
    Found 11-bit subtractor for signal <GND_18_o_GND_18_o_sub_30_OUT> created at line 74.
    Found 10-bit adder for signal <n0108> created at line 62.
    Found 11-bit adder for signal <n0110> created at line 62.
    Found 32-bit adder for signal <n0087> created at line 63.
    Found 10-bit adder for signal <n0118> created at line 66.
    Found 11-bit adder for signal <n0120> created at line 66.
    Found 32-bit adder for signal <n0090> created at line 68.
    Found 32-bit adder for signal <n0155> created at line 70.
    Found 32-bit adder for signal <n0093> created at line 70.
    Found 32-bit adder for signal <n0095> created at line 72.
    Found 32-bit adder for signal <n0164> created at line 74.
    Found 32-bit adder for signal <n0099> created at line 74.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<9>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<8>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<7>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<6>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<5>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<4>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<3>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<2>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<1>> created at line 55.
    Found 1-bit 4-to-1 multiplexer for signal <GND_18_o_GND_18_o_mux_34_OUT<0>> created at line 55.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pac_add_ip<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_add_ip<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator lessequal for signal <n0000> created at line 62
    Found 10-bit comparator greater for signal <GND_18_o_BUS_0001_LessThan_3_o> created at line 62
    Found 10-bit comparator lessequal for signal <n0005> created at line 62
    Found 11-bit comparator greater for signal <GND_18_o_BUS_0002_LessThan_6_o> created at line 62
    Found 9-bit comparator lessequal for signal <n0014> created at line 66
    Found 10-bit comparator greater for signal <GND_18_o_BUS_0004_LessThan_12_o> created at line 66
    Found 10-bit comparator lessequal for signal <n0019> created at line 66
    Found 11-bit comparator greater for signal <GND_18_o_BUS_0005_LessThan_15_o> created at line 66
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  20 Latch(s).
	inferred   8 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <Display> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\vgac.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 56.
    Found 10-bit adder for signal <h_count[9]_GND_21_o_add_2_OUT> created at line 38.
    Found 10-bit adder for signal <v_count[9]_GND_21_o_add_8_OUT> created at line 50.
    Found 9-bit subtractor for signal <row<8:0>> created at line 55.
    Found 10-bit comparator greater for signal <h_sync> created at line 57
    Found 10-bit comparator greater for signal <v_sync> created at line 58
    Found 10-bit comparator greater for signal <GND_21_o_h_count[9]_LessThan_17_o> created at line 59
    Found 10-bit comparator greater for signal <h_count[9]_PWR_14_o_LessThan_18_o> created at line 60
    Found 10-bit comparator greater for signal <GND_21_o_v_count[9]_LessThan_19_o> created at line 61
    Found 10-bit comparator greater for signal <v_count[9]_PWR_14_o_LessThan_20_o> created at line 62
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vgac> synthesized.

Synthesizing Unit <KeyControl>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\KeyControl.v".
    Found 2-bit register for signal <state_>.
    Found 2-bit register for signal <state>.
    Found 10-bit register for signal <PacX>.
    Found 9-bit register for signal <PacY>.
    Found 1-bit register for signal <wasReady>.
    Found 10-bit subtractor for signal <PacX[9]_GND_42_o_sub_23_OUT> created at line 112.
    Found 9-bit subtractor for signal <PacY[8]_GND_42_o_sub_25_OUT> created at line 120.
    Found 10-bit adder for signal <PacX[9]_GND_42_o_add_23_OUT> created at line 116.
    Found 9-bit adder for signal <PacY[8]_GND_42_o_add_25_OUT> created at line 124.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <KeyControl> synthesized.

Synthesizing Unit <CheckCollision>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\ise\CheckCollision.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <y>.
    Found 10-bit register for signal <x>.
    Found 10-bit subtractor for signal <PacX[9]_GND_43_o_sub_2_OUT> created at line 40.
    Found 9-bit subtractor for signal <PacY[8]_GND_43_o_sub_7_OUT> created at line 51.
    Found 10-bit adder for signal <PacX[9]_GND_43_o_add_3_OUT> created at line 45.
    Found 9-bit adder for signal <PacY[8]_GND_43_o_add_4_OUT> created at line 46.
    Found 10-bit adder for signal <PacX[9]_GND_43_o_add_7_OUT> created at line 55.
    Found 9-bit adder for signal <PacY[8]_GND_43_o_add_8_OUT> created at line 56.
    Found 10-bit 3-to-1 multiplexer for signal <state[1]_PacX[9]_wide_mux_9_OUT> created at line 37.
    Found 9-bit 3-to-1 multiplexer for signal <state[1]_PacY[8]_wide_mux_10_OUT> created at line 37.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <CheckCollision> synthesized.

Synthesizing Unit <Seg7Device>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Seg7Device.v".
    Found 4x4-bit Read Only RAM for signal <anode>
    Found 8-bit 4-to-1 multiplexer for signal <segment> created at line 36.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <Seg7Device> synthesized.

Synthesizing Unit <Seg7Decode>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Seg7Decode.v".
    Summary:
	no macro.
Unit <Seg7Decode> synthesized.

Synthesizing Unit <SegmentDecoder>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\SegmentDecoder.v".
    Found 16x7-bit Read Only RAM for signal <segment>
    Summary:
	inferred   1 RAM(s).
Unit <SegmentDecoder> synthesized.

Synthesizing Unit <Seg7Remap>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\Seg7Remap.v".
    Summary:
	no macro.
Unit <Seg7Remap> synthesized.

Synthesizing Unit <ShiftReg>.
    Related source file is "C:\Users\10308\Desktop\DDLS\PacMan_Repo\src\ShiftReg.v".
        WIDTH = 64
        DELAY = 12
    Found 1-bit register for signal <oe>.
    Found 12-bit register for signal <counter>.
    Found 65-bit register for signal <shift>.
    Found 12-bit adder for signal <counter[11]_GND_49_o_add_5_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftReg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 13
 1200x1-bit single-port Read Only RAM                  : 4
 16x7-bit single-port Read Only RAM                    : 8
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 6x5-bit multiplier                                    : 4
# Adders/Subtractors                                   : 42
 10-bit adder                                          : 5
 10-bit addsub                                         : 3
 10-bit subtractor                                     : 5
 11-bit adder                                          : 6
 11-bit subtractor                                     : 3
 12-bit adder                                          : 1
 32-bit adder                                          : 9
 4-bit adder                                           : 1
 4-bit addsub                                          : 3
 9-bit adder                                           : 1
 9-bit addsub                                          : 3
 9-bit subtractor                                      : 2
# Registers                                            : 47
 1-bit register                                        : 16
 10-bit register                                       : 9
 12-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 8
 5-bit register                                        : 1
 65-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 6
# Latches                                              : 20
 1-bit latch                                           : 20
# Comparators                                          : 14
 10-bit comparator greater                             : 8
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 7
 10-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 65-bit 2-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 9
 1-bit tristate buffer                                 : 9
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/PacSelf.ngc>.
Reading core <ipcore_dir/Ghost.ngc>.
Loading core <PacSelf> for timing and area information for instance <P>.
Loading core <Ghost> for timing and area information for instance <G>.
WARNING:Xst:1290 - Hierarchical block <rdyFilter> is unconnected in block <k0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U1> is unconnected in block <segDevice>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <wasReady> (without init value) has a constant value of 0 in block <Pac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_break> of sequential type is unconnected in block <ps2>.
WARNING:Xst:2677 - Node <data_expand> of sequential type is unconnected in block <ps2>.
WARNING:Xst:2677 - Node <data_8> of sequential type is unconnected in block <ps2>.
WARNING:Xst:2677 - Node <data_9> of sequential type is unconnected in block <ps2>.
WARNING:Xst:2677 - Node <y_0> of sequential type is unconnected in block <cc_turn>.
WARNING:Xst:2677 - Node <y_1> of sequential type is unconnected in block <cc_turn>.
WARNING:Xst:2677 - Node <y_2> of sequential type is unconnected in block <cc_turn>.
WARNING:Xst:2677 - Node <y_3> of sequential type is unconnected in block <cc_turn>.
WARNING:Xst:2677 - Node <x_0> of sequential type is unconnected in block <cc_turn>.
WARNING:Xst:2677 - Node <x_1> of sequential type is unconnected in block <cc_turn>.
WARNING:Xst:2677 - Node <x_2> of sequential type is unconnected in block <cc_turn>.
WARNING:Xst:2677 - Node <x_3> of sequential type is unconnected in block <cc_turn>.
WARNING:Xst:2677 - Node <y_0> of sequential type is unconnected in block <cc_line>.
WARNING:Xst:2677 - Node <y_1> of sequential type is unconnected in block <cc_line>.
WARNING:Xst:2677 - Node <y_2> of sequential type is unconnected in block <cc_line>.
WARNING:Xst:2677 - Node <y_3> of sequential type is unconnected in block <cc_line>.
WARNING:Xst:2677 - Node <x_0> of sequential type is unconnected in block <cc_line>.
WARNING:Xst:2677 - Node <x_1> of sequential type is unconnected in block <cc_line>.
WARNING:Xst:2677 - Node <x_2> of sequential type is unconnected in block <cc_line>.
WARNING:Xst:2677 - Node <x_3> of sequential type is unconnected in block <cc_line>.
WARNING:Xst:2677 - Node <checkMapX_0> of sequential type is unconnected in block <ghost1>.
WARNING:Xst:2677 - Node <checkMapX_1> of sequential type is unconnected in block <ghost1>.
WARNING:Xst:2677 - Node <checkMapX_2> of sequential type is unconnected in block <ghost1>.
WARNING:Xst:2677 - Node <checkMapX_3> of sequential type is unconnected in block <ghost1>.
WARNING:Xst:2677 - Node <checkMapY_0> of sequential type is unconnected in block <ghost1>.
WARNING:Xst:2677 - Node <checkMapY_1> of sequential type is unconnected in block <ghost1>.
WARNING:Xst:2677 - Node <checkMapY_2> of sequential type is unconnected in block <ghost1>.
WARNING:Xst:2677 - Node <checkMapY_3> of sequential type is unconnected in block <ghost1>.

Synthesizing (advanced) Unit <AntiJitter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <AntiJitter> synthesized (advanced).

Synthesizing (advanced) Unit <KeyControl>.
The following registers are absorbed into counter <PacX>: 1 register on signal <PacX>.
The following registers are absorbed into counter <PacY>: 1 register on signal <PacY>.
Unit <KeyControl> synthesized (advanced).

Synthesizing (advanced) Unit <Map>.
	Multiplier <Mmult_n0009> in block <Map> and adder/subtractor <Madd_y[8]_GND_16_o_add_1_OUT> in block <Map> are combined into a MAC<Maddsub_n0009>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mapData> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1200-word x 1-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <y[8]_GND_16_o_add_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Map> synthesized (advanced).

Synthesizing (advanced) Unit <PS2_keyboard>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <PS2_keyboard> synthesized (advanced).

Synthesizing (advanced) Unit <Seg7Device>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clkScan>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
Unit <Seg7Device> synthesized (advanced).

Synthesizing (advanced) Unit <SegmentDecoder>.
INFO:Xst:3231 - The small RAM <Mram_segment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segment>       |          |
    -----------------------------------------------------------------------
Unit <SegmentDecoder> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftReg>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ShiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 13
 1200x1-bit single-port distributed Read Only RAM      : 4
 16x7-bit single-port distributed Read Only RAM        : 8
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 4
 6x5-to-11-bit MAC                                     : 4
# Adders/Subtractors                                   : 27
 10-bit adder                                          : 10
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 7
 11-bit adder                                          : 2
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit addsub                                          : 2
 9-bit subtractor                                      : 2
# Counters                                             : 11
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 12-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 3
 9-bit updown counter                                  : 1
# Registers                                            : 219
 Flip-Flops                                            : 219
# Comparators                                          : 14
 10-bit comparator greater                             : 8
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 69
 1-bit 4-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 5
 10-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <wasReady> (without init value) has a constant value of 0 in block <KeyControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cc_line/x_3> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_line/x_2> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_line/x_1> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_line/x_0> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_line/y_3> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_line/y_2> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_line/y_1> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_line/y_0> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_turn/x_3> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_turn/x_2> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_turn/x_1> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_turn/x_0> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_turn/y_3> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_turn/y_2> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_turn/y_1> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <cc_turn/y_0> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <checkMapX_0> of sequential type is unconnected in block <Ghost_M>.
WARNING:Xst:2677 - Node <checkMapX_1> of sequential type is unconnected in block <Ghost_M>.
WARNING:Xst:2677 - Node <checkMapX_2> of sequential type is unconnected in block <Ghost_M>.
WARNING:Xst:2677 - Node <checkMapX_3> of sequential type is unconnected in block <Ghost_M>.
WARNING:Xst:2677 - Node <checkMapY_0> of sequential type is unconnected in block <Ghost_M>.
WARNING:Xst:2677 - Node <checkMapY_1> of sequential type is unconnected in block <Ghost_M>.
WARNING:Xst:2677 - Node <checkMapY_2> of sequential type is unconnected in block <Ghost_M>.
WARNING:Xst:2677 - Node <checkMapY_3> of sequential type is unconnected in block <Ghost_M>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ghost1/FSM_0> on signal <direction[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2677 - Node <c0/clkdiv_19> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_20> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_21> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_22> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_23> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_24> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_25> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_26> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_27> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_28> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_29> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_30> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <c0/clkdiv_31> of sequential type is unconnected in block <KeyControl>.
WARNING:Xst:2677 - Node <k0/rdyFilter/cnt_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/rdyFilter/cnt_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/rdyFilter/cnt_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/rdyFilter/cnt_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/rdyFilter/O> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineY_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineY_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineY_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineY_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineY_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineX_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineX_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineX_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <k0/keyLineX_0> of sequential type is unconnected in block <Top>.

Optimizing unit <Top> ...

Optimizing unit <PS2_keyboard> ...

Optimizing unit <Display> ...

Optimizing unit <KeyControl> ...

Optimizing unit <Ghost_M> ...

Optimizing unit <Seg7Device> ...

Optimizing unit <ShiftReg> ...
WARNING:Xst:2677 - Node <c0/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c0/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c0/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c0/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c0/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c0/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c0/clkdiv_31> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ps2/data_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ps2/data_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ps2/data_break> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ps2/data_expand> of sequential type is unconnected in block <Top>.
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_0> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_0> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_1> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_1> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_2> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_2> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_3> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_3> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_4> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_4> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_5> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_5> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_6> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_6> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_7> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_8> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_8> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_9> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_9> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_10> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_10> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_11> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_11> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_12> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_12> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_13> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_13> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_14> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_14> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_15> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_15> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_16> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_16> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_17> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_17> 
INFO:Xst:2261 - The FF/Latch <c0/clkdiv_18> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pac/c0/clkdiv_18> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 270
 Flip-Flops                                            : 270

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1649
#      GND                         : 2
#      INV                         : 15
#      LUT1                        : 43
#      LUT2                        : 142
#      LUT3                        : 101
#      LUT4                        : 137
#      LUT5                        : 94
#      LUT6                        : 563
#      MUXCY                       : 211
#      MUXF7                       : 122
#      MUXF8                       : 60
#      VCC                         : 1
#      XORCY                       : 158
# FlipFlops/Latches                : 290
#      FD                          : 103
#      FDC                         : 3
#      FDCE                        : 31
#      FDE                         : 107
#      FDR                         : 26
#      LD                          : 10
#      LDE_1                       : 10
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 5
#      OBUF                        : 18
#      OBUFT                       : 9

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             290  out of  202800     0%  
 Number of Slice LUTs:                 1095  out of  101400     1%  
    Number used as Logic:              1095  out of  101400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1105
   Number with an unused Flip Flop:     815  out of   1105    73%  
   Number with an unused LUT:            10  out of   1105     0%  
   Number of fully used LUT-FF pairs:   280  out of   1105    25%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  33  out of    400     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)     | Load  |
-------------------------------------------------------------+---------------------------+-------+
clk                                                          | BUFGP                     | 76    |
c0/clkdiv_15                                                 | NONE(a0<0>/cnt_0)         | 11    |
c0/clkdiv_1                                                  | BUFG                      | 54    |
DM/isWall_GhostY[8]_AND_71_o(DM/isWall_GhostY[8]_AND_71_o1:O)| NONE(*)(DM/pac_add_ip_0)  | 10    |
DM/isWall(DM_isWall_inv1:O)                                  | NONE(*)(DM/ghost_add_ip_9)| 10    |
c0/clkdiv_18                                                 | NONE(Pac/PacY_8)          | 19    |
c0/clkdiv_24                                                 | BUFG                      | 32    |
c0/clkdiv_3                                                  | BUFG                      | 78    |
-------------------------------------------------------------+---------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.680ns (Maximum Frequency: 213.675MHz)
   Minimum input arrival time before clock: 1.535ns
   Maximum output required time after clock: 2.766ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.459ns (frequency: 224.266MHz)
  Total number of paths / destination ports: 2251 / 99
-------------------------------------------------------------------------
Delay:               4.459ns (Levels of Logic = 8)
  Source:            Pac/cc_turn/y_6 (FF)
  Destination:       Pac/state_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Pac/cc_turn/y_6 to Pac/state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.491  Pac/cc_turn/y_6 (Pac/cc_turn/y_6)
     LUT2:I0->O            1   0.053   0.000  Pac/cc_turn/Wall/Maddsub_n0009_Madd1_lut<4> (Pac/cc_turn/Wall/Maddsub_n0009_Madd1_lut<4>)
     XORCY:LI->O           6   0.134   0.446  Pac/cc_turn/Wall/Maddsub_n0009_Madd1_xor<4> (Pac/cc_turn/Wall/Maddsub_n0009_5)
     LUT6:I5->O           19   0.053   0.532  Pac/cc_turn/Wall/Maddsub_n0009_Madd_xor<5>11 (Pac/cc_turn/Wall/y[8]_GND_16_o_add_1_OUT<5>)
     LUT6:I5->O            1   0.053   0.725  Pac_cc_turn/Wall/Mram_mapData16 (Pac_cc_turn/Wall/Mram_mapData)
     LUT6:I1->O            1   0.053   0.635  Pac_cc_turn/Wall/Mram_mapData191_8 (Pac_cc_turn/Wall/Mram_mapData191_8)
     LUT6:I2->O            1   0.053   0.413  Pac_cc_turn/Wall/Mram_mapData191_4 (Pac_cc_turn/Wall/Mram_mapData191_4)
     LUT4:I3->O            2   0.053   0.419  Pac_cc_turn/isWall_inv1 (Pac/cc_turn/isWall)
     LUT3:I2->O            1   0.053   0.000  Pac/state_1_rstpot (Pac/state_1_rstpot)
     FD:D                      0.011          Pac/state_1
    ----------------------------------------
    Total                      4.459ns (0.798ns logic, 3.661ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clkdiv_15'
  Clock period: 1.824ns (frequency: 548.246MHz)
  Total number of paths / destination ports: 71 / 21
-------------------------------------------------------------------------
Delay:               1.824ns (Levels of Logic = 1)
  Source:            a0<15>/cnt_0 (FF)
  Destination:       a0<15>/O (FF)
  Source Clock:      c0/clkdiv_15 rising
  Destination Clock: c0/clkdiv_15 rising

  Data Path: a0<15>/cnt_0 to a0<15>/O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.282   0.765  a0<15>/cnt_0 (a0<15>/cnt_0)
     LUT5:I0->O            1   0.053   0.399  a0<15>/_n002311 (a0<15>/_n0023)
     FDR:R                     0.325          a0<15>/O
    ----------------------------------------
    Total                      1.824ns (0.660ns logic, 1.164ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clkdiv_1'
  Clock period: 4.680ns (frequency: 213.675MHz)
  Total number of paths / destination ports: 11364 / 76
-------------------------------------------------------------------------
Delay:               4.680ns (Levels of Logic = 8)
  Source:            DM/vga/row_addr_6 (FF)
  Destination:       DM/vga/r_3 (FF)
  Source Clock:      c0/clkdiv_1 rising
  Destination Clock: c0/clkdiv_1 rising

  Data Path: DM/vga/row_addr_6 to DM/vga/r_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.282   0.591  DM/vga/row_addr_6 (DM/vga/row_addr_6)
     LUT2:I0->O            1   0.053   0.000  DM/Wall/Maddsub_n0009_Madd1_lut<4> (DM/Wall/Maddsub_n0009_Madd1_lut<4>)
     MUXCY:S->O            1   0.291   0.000  DM/Wall/Maddsub_n0009_Madd1_cy<4> (DM/Wall/Maddsub_n0009_Madd1_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  DM/Wall/Maddsub_n0009_Madd1_cy<5> (DM/Wall/Maddsub_n0009_Madd1_cy<5>)
     XORCY:CI->O           4   0.320   0.622  DM/Wall/Maddsub_n0009_Madd1_xor<6> (DM/Wall/Maddsub_n0009_7)
     LUT3:I0->O            5   0.053   0.629  DM/Wall/Maddsub_n0009_Madd_xor<7>11 (DM/Wall/y[8]_GND_16_o_add_1_OUT<7>)
     LUT6:I3->O            1   0.053   0.635  DM_Wall/Mram_mapData191_91 (DM_Wall/Mram_mapData191_91)
     LUT6:I2->O            1   0.053   0.413  DM_isWall_inv1_SW0 (DM_N4)
     LUT4:I3->O           23   0.053   0.553  DM_isWall_inv1 (DM/isWall)
     LUT5:I4->O            1   0.053   0.000  DM/Mmux_vga_data13 (DM/vga_data<0>)
     FDR:D                     0.011          DM/vga/r_0
    ----------------------------------------
    Total                      4.680ns (1.237ns logic, 3.443ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clkdiv_18'
  Clock period: 1.621ns (frequency: 616.903MHz)
  Total number of paths / destination ports: 181 / 19
-------------------------------------------------------------------------
Delay:               1.621ns (Levels of Logic = 11)
  Source:            Pac/PacX_0 (FF)
  Destination:       Pac/PacX_9 (FF)
  Source Clock:      c0/clkdiv_18 rising
  Destination Clock: c0/clkdiv_18 rising

  Data Path: Pac/PacX_0 to Pac/PacX_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.282   0.544  Pac/PacX_0 (Pac/PacX_0)
     LUT2:I0->O            1   0.053   0.000  Pac/Mcount_PacX_lut<0> (Pac/Mcount_PacX_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Pac/Mcount_PacX_cy<0> (Pac/Mcount_PacX_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Pac/Mcount_PacX_cy<1> (Pac/Mcount_PacX_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Pac/Mcount_PacX_cy<2> (Pac/Mcount_PacX_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Pac/Mcount_PacX_cy<3> (Pac/Mcount_PacX_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Pac/Mcount_PacX_cy<4> (Pac/Mcount_PacX_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Pac/Mcount_PacX_cy<5> (Pac/Mcount_PacX_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Pac/Mcount_PacX_cy<6> (Pac/Mcount_PacX_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Pac/Mcount_PacX_cy<7> (Pac/Mcount_PacX_cy<7>)
     MUXCY:CI->O           0   0.015   0.000  Pac/Mcount_PacX_cy<8> (Pac/Mcount_PacX_cy<8>)
     XORCY:CI->O           1   0.320   0.000  Pac/Mcount_PacX_xor<9> (Pac/Result<9>1)
     FDE:D                     0.011          Pac/PacX_9
    ----------------------------------------
    Total                      1.621ns (1.077ns logic, 0.544ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clkdiv_24'
  Clock period: 4.570ns (frequency: 218.818MHz)
  Total number of paths / destination ports: 14122 / 32
-------------------------------------------------------------------------
Delay:               4.570ns (Levels of Logic = 8)
  Source:            ghost1/checkMapY_6 (FF)
  Destination:       ghost1/direction_FSM_FFd1 (FF)
  Source Clock:      c0/clkdiv_24 rising
  Destination Clock: c0/clkdiv_24 rising

  Data Path: ghost1/checkMapY_6 to ghost1/direction_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.491  ghost1/checkMapY_6 (ghost1/checkMapY_6)
     LUT2:I0->O            1   0.053   0.000  ghost1/map/Maddsub_n0009_Madd1_lut<4> (ghost1/map/Maddsub_n0009_Madd1_lut<4>)
     MUXCY:S->O            1   0.291   0.000  ghost1/map/Maddsub_n0009_Madd1_cy<4> (ghost1/map/Maddsub_n0009_Madd1_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ghost1/map/Maddsub_n0009_Madd1_cy<5> (ghost1/map/Maddsub_n0009_Madd1_cy<5>)
     XORCY:CI->O           4   0.320   0.622  ghost1/map/Maddsub_n0009_Madd1_xor<6> (ghost1/map/Maddsub_n0009_7)
     LUT3:I0->O            5   0.053   0.629  ghost1/map/Maddsub_n0009_Madd_xor<7>11 (ghost1/map/y[8]_GND_16_o_add_1_OUT<7>)
     LUT6:I3->O            1   0.053   0.635  ghost1_map/Mram_mapData191_91 (ghost1_map/Mram_mapData191_91)
     LUT6:I2->O            1   0.053   0.413  ghost1_checkMapResult_inv1_SW0 (ghost1_N4)
     LUT4:I3->O           21   0.053   0.543  ghost1_checkMapResult_inv1 (ghost1/checkMapResult)
     LUT5:I4->O            1   0.053   0.000  ghost1/x_1_rstpot (ghost1/x_1_rstpot)
     FD:D                      0.011          ghost1/x_1
    ----------------------------------------
    Total                      4.570ns (1.237ns logic, 3.333ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clkdiv_3'
  Clock period: 3.054ns (frequency: 327.444MHz)
  Total number of paths / destination ports: 10086 / 156
-------------------------------------------------------------------------
Delay:               3.054ns (Levels of Logic = 12)
  Source:            segDevice/U2/shift_45 (FF)
  Destination:       segDevice/U2/shift_64 (FF)
  Source Clock:      c0/clkdiv_3 rising
  Destination Clock: c0/clkdiv_3 rising

  Data Path: segDevice/U2/shift_45 to segDevice/U2/shift_64
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.745  segDevice/U2/shift_45 (segDevice/U2/shift_45)
     LUT6:I0->O            1   0.053   0.000  segDevice/U2/out1_wg_lut<1> (segDevice/U2/out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  segDevice/U2/out1_wg_cy<1> (segDevice/U2/out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<2> (segDevice/U2/out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<3> (segDevice/U2/out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<4> (segDevice/U2/out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<5> (segDevice/U2/out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<6> (segDevice/U2/out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<7> (segDevice/U2/out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<8> (segDevice/U2/out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<9> (segDevice/U2/out1_wg_cy<9>)
     MUXCY:CI->O          67   0.178   0.573  segDevice/U2/out1_wg_cy<10> (segDevice/U2/sckEn)
     LUT3:I2->O           65   0.053   0.559  segDevice/U2/_n0033_inv1 (segDevice/U2/_n0033_inv)
     FDE:CE                    0.200          segDevice/U2/shift_0
    ----------------------------------------
    Total                      3.054ns (1.177ns logic, 1.877ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c0/clkdiv_15'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              1.535ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       a0<0>/O (FF)
  Destination Clock: c0/clkdiv_15 rising

  Data Path: SW<0> to a0<0>/O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.758  SW_0_IBUF (SW_0_IBUF)
     LUT5:I0->O            1   0.053   0.399  a0<0>/_n002311 (a0<0>/_n0023)
     FDR:R                     0.325          a0<0>/O
    ----------------------------------------
    Total                      1.535ns (0.378ns logic, 1.157ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              1.143ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Pac/state__1 (FF)
  Destination Clock: clk rising

  Data Path: rst to Pac/state__1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.485  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.053   0.405  Pac/_n0071_inv1 (Pac/_n0071_inv)
     FDE:CE                    0.200          Pac/state__0
    ----------------------------------------
    Total                      1.143ns (0.253ns logic, 0.890ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c0/clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            DM/vga/r_3 (FF)
  Destination:       r<3> (PAD)
  Source Clock:      c0/clkdiv_1 rising

  Data Path: DM/vga/r_3 to r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  DM/vga/r_3 (DM/vga/r_3)
     OBUF:I->O                 0.000          r_3_OBUF (r<3>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c0/clkdiv_15'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.207ns (Levels of Logic = 2)
  Source:            k0/state (FF)
  Destination:       BTN_Y<3> (PAD)
  Source Clock:      c0/clkdiv_15 rising

  Data Path: k0/state to BTN_Y<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.282   0.432  k0/state (k0/state)
     INV:I->O              5   0.067   0.426  k0/state_inv1_INV_0 (k0/state_inv)
     OBUFT:T->O                0.000          BTN_Y_3_OBUFT (BTN_Y<3>)
    ----------------------------------------
    Total                      1.207ns (0.349ns logic, 0.858ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c0/clkdiv_3'
  Total number of paths / destination ports: 66 / 3
-------------------------------------------------------------------------
Offset:              2.766ns (Levels of Logic = 13)
  Source:            segDevice/U2/shift_45 (FF)
  Destination:       SEGLED_CLK (PAD)
  Source Clock:      c0/clkdiv_3 rising

  Data Path: segDevice/U2/shift_45 to SEGLED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.745  segDevice/U2/shift_45 (segDevice/U2/shift_45)
     LUT6:I0->O            1   0.053   0.000  segDevice/U2/out1_wg_lut<1> (segDevice/U2/out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  segDevice/U2/out1_wg_cy<1> (segDevice/U2/out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<2> (segDevice/U2/out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<3> (segDevice/U2/out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<4> (segDevice/U2/out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<5> (segDevice/U2/out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<6> (segDevice/U2/out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<7> (segDevice/U2/out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<8> (segDevice/U2/out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<9> (segDevice/U2/out1_wg_cy<9>)
     MUXCY:CI->O          67   0.178   0.645  segDevice/U2/out1_wg_cy<10> (segDevice/U2/sckEn)
     LUT2:I0->O            1   0.053   0.399  segDevice/U2/sck1 (SEGLED_CLK_OBUF)
     OBUF:I->O                 0.000          SEGLED_CLK_OBUF (SEGLED_CLK)
    ----------------------------------------
    Total                      2.766ns (0.977ns logic, 1.789ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.153ns (Levels of Logic = 2)
  Source:            c0/clkdiv_3 (FF)
  Destination:       SEGLED_CLK (PAD)
  Source Clock:      clk rising

  Data Path: c0/clkdiv_3 to SEGLED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.419  c0/clkdiv_3 (c0/clkdiv_3)
     LUT2:I1->O            1   0.053   0.399  segDevice/U2/sck1 (SEGLED_CLK_OBUF)
     OBUF:I->O                 0.000          SEGLED_CLK_OBUF (SEGLED_CLK)
    ----------------------------------------
    Total                      1.153ns (0.335ns logic, 0.818ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DM/isWall
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clkdiv_1    |    3.006|         |         |         |
c0/clkdiv_24   |    3.773|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DM/isWall_GhostY[8]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clkdiv_1    |         |         |    6.526|         |
c0/clkdiv_18   |         |         |    6.500|         |
clk            |         |         |    1.693|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c0/clkdiv_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
DM/isWall                   |    4.017|         |         |         |
DM/isWall_GhostY[8]_AND_71_o|         |    3.403|         |         |
c0/clkdiv_1                 |    4.680|         |         |         |
c0/clkdiv_15                |    1.603|         |         |         |
c0/clkdiv_18                |    3.745|         |         |         |
c0/clkdiv_24                |    3.723|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock c0/clkdiv_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clkdiv_15   |    1.824|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c0/clkdiv_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clkdiv_18   |    1.621|         |         |         |
clk            |    5.319|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c0/clkdiv_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clkdiv_24   |    4.570|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c0/clkdiv_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clkdiv_24   |    1.217|         |         |         |
c0/clkdiv_3    |    3.054|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clkdiv_15   |    1.157|         |         |         |
c0/clkdiv_18   |    1.738|         |         |         |
clk            |    4.459|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.22 secs
 
--> 

Total memory usage is 4627652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  158 (   0 filtered)
Number of infos    :   45 (   0 filtered)

