Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[14:25:00.187745] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

Version: 21.15-s080_1, built Fri Sep 23 02:57:55 PDT 2022
Options: 
Date:    Wed Feb 26 14:25:00 2025
Host:    cn90.it.auth.gr (x86_64 w/Linux 5.14.0-503.23.2.el9_5.x86_64) (12cores*12cpus*1physical cpu*AMD EPYC 7352 24-Core Processor 512KB) (49037396KB)
PID:     936621
OS:      Rocky Linux release 9.5 (Blue Onyx)


[14:25:00.346288] Periodic Lic check successful
[14:25:00.346299] Feature usage summary:
[14:25:00.346304] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (12 seconds elapsed).

WARNING: This version of the tool is 887 days old.
@genus:root: 1> source run5.tcl
Sourcing './run5.tcl' (Wed Feb 26 14:25:24 EET 2025)...
#@ Begin verbose source ./run5.tcl
@file(run5.tcl) 1: set_db init_lib_search_path /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045
  Setting attribute of root '/': 'init_lib_search_path' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045
@file(run5.tcl) 2: set_db init_hdl_search_path /home/s/sourlieleni/picorv32
  Setting attribute of root '/': 'init_hdl_search_path' = /home/s/sourlieleni/picorv32
@file(run5.tcl) 3: set_db library { /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib }

Threads Configured:4

Reading library /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib
  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 49
  Appending library. [LBR-3]: 1
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_multibitsDFF.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' =  /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib 
@file(run5.tcl) 5: set_db lef_library { /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef   /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef }
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISONLX1_OFF cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
  Setting attribute of root '/': 'lef_library' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef
@file(run5.tcl) 7: read_qrc /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
#@ End verbose source ./run5.tcl
@genus:root: 2> set_db design_power_effort high
  Setting attribute of root '/': 'design_power_effort' = high
1 high
@genus:root: 3> set_db opt_leakage_to_dynamic_ratio 1.0
  Setting attribute of root '/': 'opt_leakage_to_dynamic_ratio' = 1.0
1 1.0
@genus:root: 4> set_db use_multibit_cells true
  Setting attribute of root '/': 'use_multibit_cells' = true
1 true
@genus:root: 5> read_hdl picorv32.v
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file './picorv32.v' on line 206, column 8.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@genus:root: 6> set_db lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
1 true
@genus:root: 7> elaborate picorv32
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'picorv32' from file './picorv32.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'picorv32' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rs1_q' in module 'picorv32_pcpi_fast_mul' in file './picorv32.v' on line 2337.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rs2_q' in module 'picorv32_pcpi_fast_mul' in file './picorv32.v' on line 2337.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rd_q' in module 'picorv32_pcpi_fast_mul' in file './picorv32.v' on line 2338.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'pcpi_insn_valid_q' in module 'picorv32_pcpi_fast_mul' in file './picorv32.v' on line 2341.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file './picorv32.v' on line 1277.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '6' in module 'picorv32' in file './picorv32.v' on line 1277.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file './picorv32.v' on line 1323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '3' in module 'picorv32' in file './picorv32.v' on line 1323.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file './picorv32.v' on line 1506.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '3' in module 'picorv32' in file './picorv32.v' on line 1506.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file './picorv32.v' on line 1653.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '4' in module 'picorv32' in file './picorv32.v' on line 1653.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file './picorv32.v' on line 1662.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '5' in module 'picorv32' in file './picorv32.v' on line 1662.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file './picorv32.v' on line 1673.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '6' in module 'picorv32' in file './picorv32.v' on line 1673.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file './picorv32.v' on line 1682.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '7' in module 'picorv32' in file './picorv32.v' on line 1682.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file './picorv32.v' on line 1707.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'next_insn_opcode' in module 'picorv32' in file './picorv32.v' on line 179.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'new_ascii_instr' in module 'picorv32' in file './picorv32.v' on line 689.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_insn_addr' in module 'picorv32' in file './picorv32.v' on line 181.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_ascii_instr' in module 'picorv32' in file './picorv32.v' on line 758.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_imm' in module 'picorv32' in file './picorv32.v' on line 759.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_opcode' in module 'picorv32' in file './picorv32.v' on line 760.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs1' in module 'picorv32' in file './picorv32.v' on line 761.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs2' in module 'picorv32' in file './picorv32.v' on line 762.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rd' in module 'picorv32' in file './picorv32.v' on line 763.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_next' in module 'picorv32' in file './picorv32.v' on line 764.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_valid_insn' in module 'picorv32' in file './picorv32.v' on line 767.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_ascii_instr' in module 'picorv32' in file './picorv32.v' on line 769.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_imm' in module 'picorv32' in file './picorv32.v' on line 770.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_opcode' in module 'picorv32' in file './picorv32.v' on line 771.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs1' in module 'picorv32' in file './picorv32.v' on line 772.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs2' in module 'picorv32' in file './picorv32.v' on line 773.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-508'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'picorv32'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: picorv32, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: picorv32, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         2.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
design:picorv32
@genus:root: 8> check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                            32
Unloaded Sequential Pin(s)                   1
Unloaded Combinational Pin(s)               51
Assigns                                     68
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             2
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)              1454
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        78
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@genus:root: 9> read_sdc constraints10.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:picorv32/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      9 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.01)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.02)
read_sdc completed in 00:00:00 (hh:mm:ss)
@genus:root: 10> check_timing_intent
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 26 2025  02:28:35 pm
  Module:                 picorv32
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@genus:root: 11> set_db / .use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
1 false
@genus:root: 12> syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.043s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        43.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_j_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-12'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-24'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 82 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'picorv32' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Library based partitioning cannot be done as either there is a single library or there are no cells to partition.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
        : The tool tries to classify the given libraries into different Vth classes. If the leakage properties of the given libraries are too similar then the tool considers all libraries to be of the same Vth class.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.066s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        66.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.040s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        40.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Completed infer macro optimization (accepts: 0, rejects: 61, runtime: 0.045s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.006s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.050s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.005s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.006s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.006s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed optimize datapath elements (accepts: 7, rejects: 0, runtime: 0.006s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      61 |        45.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         6.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         5.00 | 
| hlo_inequality_transform  |       0 |       0 |        50.00 | 
| hlo_reconv_opt            |       0 |       0 |         2.00 | 
| hlo_restructure           |       0 |       0 |         5.00 | 
| hlo_common_select_muxopto |       0 |       2 |         5.00 | 
| hlo_identity_transform    |       0 |       0 |         6.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         6.00 | 
| hlo_optimize_datapath     |       7 |       0 |         6.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       0 |       0 |         2.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 2
Number of non-ctl's : 15
mux_set_mem_do_rdata_1481_495 mux_set_mem_do_wdata_1481_499 mux_set_mem_do_rinst_1481_503 mux_decoder_pseudo_trigger_1481_506 mux_decoder_pseudo_trigger_1852_5897 mux_set_mem_do_rdata_1877_5903 mux_set_mem_do_wdata_1852_5915 mux_decoder_pseudo_trigger_1867_5899 mux_set_mem_do_rdata_1452_5901 mux_set_mem_do_rinst_1452_5907 mux_set_mem_do_wdata_1452_5913 mux_set_mem_do_rdata_1878_5905 mux_set_mem_do_rinst_1806_5909 mux_set_mem_do_rinst_1812_5911 mux_set_mem_do_wdata_1853_5917 
SOP DEBUG : Module= picorv32, Cluster= ctl_1481_9, ctl= 15, Non-ctl= 15
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_1481_9.
Number of non-ctl's : 64
g3221 g3222 g5162 g5183 g5185 g5186 g5187 g5253 g5260 g5316 g5347 g5348 g5350 g5352 g5353 g5373 g5414 g5492 g5526 g5528 g5530 g5534 g5535 g5538 g5720 g5738 g5740 g5749 g5751 g5761 g5763 g5767 g5769 g5771 g5775 g5779 g5803 g5804 g5806 g5809 g5811 g5817 mux_cpu_state_1481_9 mux_decoder_pseudo_trigger_1481_9 mux_decoder_trigger_1481_9 mux_latched_branch_1481_9 mux_latched_is_lb_1481_9 mux_latched_is_lh_1481_9 mux_latched_is_lu_1481_9 mux_latched_rd_1481_9 mux_latched_stalu_1481_9 mux_latched_store_1481_9 mux_mem_do_rinst_1481_9 mux_mem_wordsize_1481_9 mux_pcpi_valid_1481_9 mux_reg_op2_1481_9 mux_reg_sh_1481_9 mux_set_mem_do_rdata_1481_9 mux_set_mem_do_rinst_1481_9 mux_set_mem_do_wdata_1481_9 mux_trap_1481_9 mux_cpu_state_1593_5891 mux_pcpi_valid_1593_5893 mux_pcpi_valid_1600_5895 
SOP DEBUG : Module= picorv32, Cluster= ctl_cpu_state_1481_9, ctl= 4, Non-ctl= 64
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_cpu_state_1481_9.
Number of non-ctl's : 18
g474 g3227 g3228 g3229 g3230 g3231 g3232 g3237 g3238 g3239 g3252 mux_decoded_rd_921_13 mux_decoded_rs2_921_13 mux_instr_jal_921_13 mux_instr_lui_921_13 mux_is_alu_reg_imm_921_13 mux_is_alu_reg_reg_921_13 mux_is_beq_bne_blt_bge_bltu_bgeu_921_13 
SOP DEBUG : Module= picorv32, Cluster= ctl_mem_rdata_latched_921_13, ctl= 1, Non-ctl= 18
implTypeToString() API needs to be updated for implementation 106
Selected impl_type 106 (Unknown) for sop cluster ctl_mem_rdata_latched_921_13.
Number of non-ctl's : 5
mux_cmbsop_instr_div_2440_10 mux_instr_div_2439_431 mux_instr_divu_2439_433 mux_instr_rem_2439_435 mux_instr_remu_2439_437 
SOP DEBUG : Module= picorv32_pcpi_div, Cluster= ctl_2440_10, ctl= 5, Non-ctl= 5
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_2440_10.
Number of non-ctl's : 5
mux_cmbsop_instr_mul_2350_10 mux_instr_mul_2349_123 mux_instr_mulh_2349_125 mux_instr_mulhsu_2349_127 mux_instr_mulhu_2349_129 
SOP DEBUG : Module= picorv32_pcpi_fast_mul, Cluster= ctl_2350_10, ctl= 5, Non-ctl= 5
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_2350_10.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'picorv32':
          live_trim(3) sop(5) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'picorv32'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:4 Speculation: 0
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpuregs_wrdata_1310_4 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpuregs_write_1310_4 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_current_pc_1493_5 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pcpi_int_rd_332_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pcpi_int_wr_332_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1832_6 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1840_6 in module CDN_DP_region_0_0_c1.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '10' reached for message 'RTLOPT-54'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7281 g7282 g7283 g7284 g7285 g7286 g7287 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7281 g7282 g7283 g7284 g7285 g7286 g7287 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7281 g7282 g7283 g7284 g7285 g7286 g7287 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7281 g7282 g7283 g7284 g7285 g7286 g7287 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7281 g7282 g7283 g7284 g7285 g7286 g7287 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7281 g7282 g7283 g7284 g7285 g7286 g7287 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in picorv32: area: 111235800375 ,dp = 58 mux = 163 sg = slow         worst_clk_period: -1.0000 
    wns: 3408  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19131  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in picorv32: area: 101535718095 ,dp = 21 mux = 198 sg = fast         worst_clk_period: -1.0000 
    wns: 3408  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  18973  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in picorv32: area: 101535718095 ,dp = 21 mux = 198 sg = very_slow    worst_clk_period: -1.0000 
    wns: 3408  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  18973  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in picorv32: area: 101530376640 ,dp = 21 mux = 193 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3408  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  18973  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in picorv32: area: 101530376640 ,dp = 21 mux = 193 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3408  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  18973  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in picorv32: area: 101530376640 ,dp = 21 mux = 193 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3408  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  18973  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in picorv32: area: 101535718095 ,dp = 22 mux = 198 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3408  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  18973  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_0_c5 in picorv32: area: 101530376640 ,dp = 21 mux = 193 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3408  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  18973  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 101530376640.  Fastest config wns;  3408
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     111235800375       101535718095       101535718095       101530376640       101530376640       101530376640       101535718095  
##>            WNS          -340.80            -340.80            -340.80            -340.80            -340.80            -340.80            -340.80  
##>            TNS            19131              18973              18973              18973              18973              18973              18973  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  3                  3                  3                  3                  3                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           111235800375 (      )     -340.80 (        )         19131 (        )              
##> datapath_rewrite_one_def       START           111235800375 ( +0.00)     -340.80 (   +0.00)         19131 (       0)              
##>  fast_cse_elim                 START           111235800375 ( +0.00)     -340.80 (   +0.00)         19131 (       0)              
##>                                  END           110322411570 ( -0.82)     -340.80 (   +0.00)         18973 (    -158)           0  
##>  fast_cse_elim                 START           110322411570 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           110322411570 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>  rewrite                       START           110322411570 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              (na,csaa) and_en_v2 --> en_mux
##>                                  END           110370484665 ( +0.04)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           110322411570 ( -0.82)     -340.80 (   +0.00)         18973 (    -158)           0  
##> speculate_in_gdef              START           110322411570 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>  pre_speculate_mux_merge       START           110322411570 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           110322411570 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           110322411570 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##> csa_opto                       START           110322411570 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           109702802790 ( -0.56)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           109702802790 ( -1.38)     -340.80 (   +0.00)         18973 (    -158)           0  
##>canonicalize_by_names           START           109702802790 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           109702802790 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           109702802790 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           109702802790 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>datapath_csa_factoring_one_gde  START           109702802790 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           109702802790 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>dpopt_share_one_def             START           109702802790 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104900834745 ( -4.38)     -340.80 (   +0.00)         18973 (       0)           0  
##>datapath_rewrite_post_share     START           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>dp_combine_const_mult_with_com  START           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>speculate_in_gdef               START           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##> pre_speculate_mux_merge        START           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>dp_operator_level_decompositio  START           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>selective_flatten_dp_config     START           104900834745 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104847420195 ( -0.05)     -340.80 (   +0.00)         18973 (       0)           0  
##>createMaxCarrySave              START           104847420195 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##> datapath_rewrite_one_def       START           104847420195 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>  fast_cse_elim                 START           104847420195 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104847420195 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>  fast_cse_elim                 START           104847420195 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104847420195 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>  rewrite                       START           104847420195 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              (a,ar) add_c_ohmux_version1_1 --> add_c_ohmux_version2
##>                                  END           104505567075 ( -0.33)     -340.80 (   +0.00)         18973 (       0)           0  
##>  fast_cse_elim                 START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>  fast_cse_elim                 START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>  rewrite                       START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              (na,csaa) and_en_v2 --> en_mux
##>                                  END           104852761650 ( +0.33)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           104505567075 ( -0.33)     -340.80 (   +0.00)         18973 (       0)           0  
##> speculate_in_gdef              START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>  pre_speculate_mux_merge       START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##> csa_opto                       START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           104505567075 ( -0.33)     -340.80 (   +0.00)         18973 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>datapath_csa_factoring_one_gde  START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>dpopt_share_one_def             START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>datapath_rewrite_post_share     START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>dp_combine_const_mult_with_com  START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>speculate_in_gdef               START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##> pre_speculate_mux_merge        START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>dp_operator_level_decompositio  START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>selective_flatten_dp_config     START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>createMaxCarrySave              START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##> datapath_rewrite_one_def       START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>  fast_cse_elim                 START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>  fast_cse_elim                 START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##> speculate_in_gdef              START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>  pre_speculate_mux_merge       START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##> csa_opto                       START           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           104505567075 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>context_based_simplify          START           103789812105 ( -0.68)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           101530376640 ( -2.18)     -340.80 (   +0.00)         18973 (       0)           0  
##>group_csa_final_adder_dp        START           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>speculate_in_gdef               START           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##> pre_speculate_mux_merge        START           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>                                  END           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>create_score                    START           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)              
##>                                  END           101530376640 ( +0.00)     -340.80 (   +0.00)         18973 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
MaxCSA: Successfully built Maximal CSA Expression Expr2
MaxCSA: Successfully built Maximal CSA Expression Expr3
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c1 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c2 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c3 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c4 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c5 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c6 in picorv32_pcpi_div':
	  (minus_2488_26, minus_2490_26)
	  (minus_2470_59, sub_2494_26)

CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in picorv32_pcpi_div: area: 19693944585 ,dp = 8 mux = 8 sg = slow         worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = fast         worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_slow    worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in picorv32_pcpi_div: area: 23534450730 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_0_c6 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 3346  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3346  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 18112873905.  Fastest config wns;  3346
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      19693944585        18112873905        18112873905        18112873905        18112873905        18112873905        18112873905        23534450730  
##>            WNS          -334.60            -334.60            -334.60            -334.60            -334.60            -334.60            -334.60            -334.60  
##>            TNS             3346               3346               3346               3346               3346               3346               3346               3346  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            19693944585 (      )    107373847.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START            19693944585 ( +0.00)    107373847.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            19693944585 ( +0.00)    107373847.80 (   +0.00)             0 (       0)              
##>                                  END            19693944585 ( +0.00)    107373847.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            19693944585 ( +0.00)    107373847.80 (   +0.00)             0 (       0)              
##>                                  END            19693944585 ( +0.00)    107373847.80 (   +0.00)             0 (       0)           0  
##>                                  END            19693944585 ( +0.00)    107373847.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            19693944585 ( +0.00)    107373847.80 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( -6.13)    107373847.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            18486775755 ( +0.00)    214748364.70 (+107374516.90)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18486775755 ( -6.13)    214748364.70 (+107374516.90)             0 (       0)           0  
##>canonicalize_by_names           START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18112873905 ( -2.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            18112873905 ( +0.00)     -334.60 (-214748699.30)          3346 (    3346)              
##>                                  END            18112873905 ( +0.00)     -334.60 (   +0.00)          3346 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr4
CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_2_c1 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c2 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c3 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c4 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c5 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c6 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c7 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_2_c7 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 68044795245.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      68044795245        68044795245        68044795245        68044795245        68044795245        68044795245        68044795245        68044795245  
##>            WNS          +214.50            +214.50            +214.50            +214.50            +214.50            +214.50            +214.50            +214.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  6  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            68044795245 (      )      214.50 (        )             0 (        )              
##> rewrite                        START           300232502640 (+341.23)       63.00 ( -151.50)             0 (       0)              (a,ar) Expr4_from --> Expr4_to
##>                                  END           188825775705 (-37.11)       93.50 (  +30.50)             0 (       0)           2  
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           6  
##>createMaxCarrySave              START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>create_score                    START            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      214.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr5
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in picorv32: area: 181609470 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_1_c7 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 165585105.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        181609470          165585105          165585105          165585105          165585105          165585105          165585105          165585105  
##>            WNS         +1280.10           +1280.10           +1280.10           +1280.10           +1280.10           +1280.10           +1280.10           +1280.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              181609470 (      )     1280.10 (        )             0 (        )              
##> rewrite                        START              309804390 (+70.59)     1280.10 (   +0.00)             0 (       0)              (a,ar) Expr5_from --> Expr5_to
##>                                  END              421974945 (+36.21)     1280.10 (   +0.00)             0 (       0)           0  
##>                                  END              181609470 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              181609470 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              181609470 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              181609470 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              181609470 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 (+11.76)     1280.10 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 (+11.76)     1280.10 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              176268015 (-13.16)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( -6.06)     1280.10 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              165585105 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              165585105 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>create_score                    START              165585105 ( +0.00)     1280.10 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)     1280.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'picorv32'.
Number of big hc bmuxes after = 2
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: picorv32, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.040s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |        40.00 | 
----------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: picorv32, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.705s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       705.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-250  |Info    |    1 |Processing multi-dimensional arrays.              |
| CDFG-372  |Info    |  314 |Bitwidth mismatch in assignment.                  |
|           |        |      |Review and make sure the mismatch is              |
|           |        |      | unintentional. Genus can possibly issue bitwidth |
|           |        |      | mismatch warning for explicit assignments        |
|           |        |      | present in RTL as-well-as for implicit           |
|           |        |      | assignments inferred by the tool. For example,   |
|           |        |      | in case of enum declaration without value, the   |
|           |        |      | tool will implicitly assign value to the enum    |
|           |        |      | variables. It also issues the warning for any    |
|           |        |      | bitwidth mismatch that appears in this implicit  |
|           |        |      | assignment.                                      |
| CDFG-373  |Info    |   14 |Sign mismatch in assignment.                      |
| CDFG-472  |Warning |    7 |Unreachable statements for case item.             |
| CDFG-480  |Warning |    8 |Ignored redundant case item.                      |
|           |        |      |When multiple case item expressions match the     |
|           |        |      | case condition, only the statements associated   |
|           |        |      | with the first matching item are considered.     |
| CDFG-500  |Info    |    1 |Unused module input port.                         |
|           |        |      |(In port definition within the module, the input  |
|           |        |      | port is not used in any assignment statements or |
|           |        |      | conditional expressions for decision statements. |
| CDFG-508  |Warning |   45 |Removing unused register.                         |
|           |        |      |Genus removes the flip-flop or latch inferred for |
|           |        |      | an unused signal or variable. To preserve the    |
|           |        |      | flip-flop or latch, set the                      |
|           |        |      | hdl_preserve_unused_registers attribute to true  |
|           |        |      | or use a pragma in the RTL.                      |
| CDFG-738  |Info    |  160 |Common subexpression eliminated.                  |
| CDFG-739  |Info    |  160 |Common subexpression kept.                        |
| CDFG-769  |Info    |    4 |Identified sum-of-products logic to be optimized  |
|           |        |      | during syn_generic.                              |
| CDFG-771  |Info    |    2 |Replaced logic with a constant value.             |
| CDFG-818  |Warning |    1 |Using default parameter value for module          |
|           |        |      | elaboration.                                     |
| CWD-19    |Info    |  302 |An implementation was inferred.                   |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    4 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    4 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| DPOPT-10  |Info    |    7 |Optimized a mux chain.                            |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-2    |Info    |    2 |Elaborating Subdesign.                            |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| GB-6      |Info    |    2 |A datapath component has been ungrouped.          |
| GLO-12    |Info    |   46 |Replacing a flip-flop with a logic constant 0.    |
|           |        |      |To prevent this optimization, set the             |
|           |        |      | 'optimize_constant_0_flops' root attribute to    |
|           |        |      | 'false' or 'optimize_constant_0_seq' instance    |
|           |        |      | attribute to 'false'. You can also see the       |
|           |        |      | complete list of deleted sequential with command |
|           |        |      | 'report sequential -deleted'                     |
|           |        |      | (on Reason 'constant0').                         |
| GLO-24    |Info    |   36 |Replacing a dont care flip-flop with a logic      |
|           |        |      | constant 0.                                      |
|           |        |      |The value used to replace the flop can be set by  |
|           |        |      | the root attribute 'optimize_seq_x_to'.          |
| GLO-34    |Info    |    6 |Deleting instances not driving any primary        |
|           |        |      | outputs.                                         |
|           |        |      |Optimizations such as constant propagation or     |
|           |        |      | redundancy removal could change the connections  |
|           |        |      | so a hierarchical instance does not drive any    |
|           |        |      | primary outputs anymore. To see the list of      |
|           |        |      | deleted hierarchical instances, set the          |
|           |        |      | 'information_level' attribute to 2 or above. If  |
|           |        |      | the message is truncated set the message         |
|           |        |      | attribute 'truncate' to false to see the         |
|           |        |      | complete list. To prevent this optimization, set |
|           |        |      | the 'delete_unloaded_insts' root/subdesign       |
|           |        |      | attribute to 'false' or 'preserve' instance      |
|           |        |      | attribute to 'true'.                             |
| GLO-42    |Info    |    1 |Equivalent sequential instances have been merged. |
|           |        |      |To prevent merging of sequential instances, set   |
|           |        |      | the 'optimize_merge_flops' and                   |
|           |        |      | 'optimize_merge_latches' root attributes to      |
|           |        |      | 'false' or the 'optimize_merge_seq' instance     |
|           |        |      | attribute to 'false'.                            |
| GLO-46    |Info    |    1 |Combinational hierarchical instances are merged.  |
| GLO-51    |Info    |    1 |Hierarchical instance automatically ungrouped.    |
|           |        |      |Hierarchical instances can be automatically       |
|           |        |      | ungrouped to allow for better area or timing     |
|           |        |      | optimization. To prevent this ungroup, set the   |
|           |        |      | root-level attribute 'auto_ungroup' to 'none'.   |
|           |        |      | You can also prevent individual ungroup with     |
|           |        |      | setting the attribute 'ungroup_ok' of instances  |
|           |        |      | or modules to 'false'.                           |
| LBR-3     |Info    |    1 |Appending library.                                |
|           |        |      |Appending libraries will overwrite some of the    |
|           |        |      | characteristics of the library.                  |
| LBR-9     |Warning |   20 |Library cell has no output pins defined.          |
|           |        |      |Add the missing output pin(s)                     |
|           |        |      | , then reload the library. Else the library cell |
|           |        |      | will be marked as timing model i.e. unusable.    |
|           |        |      | Timing_model means that the cell does not have   |
|           |        |      | any defined function. If there is no output pin, |
|           |        |      | Genus will mark library cell as unusable i.e.    |
|           |        |      | the attribute 'usable' will be marked to 'false' |
|           |        |      | on the libcell. Therefore, the cell is not used  |
|           |        |      | for mapping and it will not be picked up from    |
|           |        |      | the library for synthesis. If you query the      |
|           |        |      | attribute 'unusable_reason' on the libcell;      |
|           |        |      | result will be: 'Library cell has no output      |
|           |        |      | pins.'Note: The message LBR-9 is only for the    |
|           |        |      | logical pins and not for the power_ground pins.  |
|           |        |      | Genus will depend upon the output function       |
|           |        |      | defined in the pin group (output pin)            |
|           |        |      | of the cell, to use it for mapping. The pg_pin   |
|           |        |      | will not have any function defined.              |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute. |
|           |        |      |If the remainder of this library cell's semantic  |
|           |        |      | checks are successful, it will be considered as  |
|           |        |      | a timing-model                                   |
|           |        |      | (because one of its outputs does not have a vali |
|           |        |      | d function.                                      |
| LBR-155   |Info    | 1056 |Mismatch in unateness between 'timing_sense'      |
|           |        |      | attribute and the function.                      |
|           |        |      |The 'timing_sense' attribute will be respected.   |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense     |
|           |        |      | arcs have been processed.                        |
|           |        |      |Setting the 'timing_sense' to non_unate.          |
| LBR-412   |Info    |    1 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| LBR-518   |Info    |   49 |Missing a function attribute in the output pin    |
|           |        |      | definition.                                      |
| PHYS-107  |Warning |   16 |Duplicate macro definition.                       |
| PHYS-129  |Info    |  119 |Via with no resistance will have a value of '0.0' |
|           |        |      | assigned for resistance value.                   |
|           |        |      |If this is the expected behavior, this message    |
|           |        |      | can be ignored.                                  |
| PHYS-279  |Warning |   78 |Physical cell not defined in library.             |
|           |        |      |Ensure that the proper library files are          |
|           |        |      | available and have been imported.                |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.      |
| POPT-507  |Info    |    2 |Leakage power optimization was enabled, but       |
|           |        |      | single Vth class seems to be used as leakage     |
|           |        |      | properties of the given libraries look too       |
|           |        |      | similar.                                         |
|           |        |      |The tool tries to classify the given libraries    |
|           |        |      | into different Vth classes. If the leakage       |
|           |        |      | properties of the given libraries are too        |
|           |        |      | similar then the tool considers all libraries to |
|           |        |      | be of the same Vth class.                        |
| RTLOPT-30 |Info    |   12 |Accepted resource sharing opportunity.            |
| RTLOPT-40 |Info    |    6 |Transformed datapath macro.                       |
| RTLOPT-54 |Warning |  156 |Use of 'parallel_case' pragma may hinder datapath |
|           |        |      | resource sharing.                                |
| SDC-201   |Warning |    1 |Unsupported SDC command option.                   |
|           |        |      |The current version does not support this SDC     |
|           |        |      | command option.  However, future versions may be |
|           |        |      | enhanced to support this option.                 |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.         |
| VLOGPT-37 |Warning |    1 |Ignoring unsynthesizable construct.               |
|           |        |      |For example, the following constructs will be     |
|           |        |      | ignored:
    - initial block
    - final block
  |
|           |        |      | - program block
    - property block
    -       |
|           |        |      | sequence block
    - covergroup
    - checker    |
|           |        |      | block
    - gate drive strength
    - system     |
|           |        |      | task enable
    - reg declaration with initial   |
|           |        |      | value
    - specify block.                       |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 1, the total power of 'NAND2XL' is being computed as:
	  Total Power = (Leakage Power * 1) + (Dynamic Power * (1 - 1))
	  Leakage Power:     0.0132850000 nW
	  Dynamic Power:   226.2442120000 nW
	  Total Power:       0.0132850000 nW
	  Leakage Power is contributing 100% to the Total Power.
        : Dynamic power is typically calculated/specified for some 'active period'. For combination of leakage and dynamic power opt_leakage_to_dynamic_ratio must specify the percentage of overall time for which the design is not in the 'active period' but in 'idle mode', i.e. no dynamic power but only leakage power is consumed. For a reasonable optimization across dynamic and leakage power, leakage contribution is expected to be above 5% and below 95%. A contribution of less than 5% will result in limited leakage optimization and contribution of more than 95% will result in limited dynamic optimization. Adjust 'opt_leakage_to_dynamic_ratio' so that leakage contribution comes to an intermediate value if you intend both optimizations to occur.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_next_pc_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_next_pc_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_pc_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_pc_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        1717		 87%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      238		 12%
  Timing exception in enable logic      0		  0%
  Register bank width too small         17		  1%
Total flip-flops                        1972		100%
Total CG Modules                        58
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 sequential instances.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| GB-6     |Info    |    4 |A datapath component has been ungrouped.           |
| GLO-12   |Info    |    2 |Replacing a flip-flop with a logic constant 0.     |
|          |        |      |To prevent this optimization, set the              |
|          |        |      | 'optimize_constant_0_flops' root attribute to     |
|          |        |      | 'false' or 'optimize_constant_0_seq' instance     |
|          |        |      | attribute to 'false'. You can also see the        |
|          |        |      | complete list of deleted sequential with command  |
|          |        |      | 'report sequential -deleted'                      |
|          |        |      | (on Reason 'constant0').                          |
| GLO-34   |Info    |    2 |Deleting instances not driving any primary         |
|          |        |      | outputs.                                          |
|          |        |      |Optimizations such as constant propagation or      |
|          |        |      | redundancy removal could change the connections   |
|          |        |      | so a hierarchical instance does not drive any     |
|          |        |      | primary outputs anymore. To see the list of       |
|          |        |      | deleted hierarchical instances, set the           |
|          |        |      | 'information_level' attribute to 2 or above. If   |
|          |        |      | the message is truncated set the message          |
|          |        |      | attribute 'truncate' to false to see the complete |
|          |        |      | list. To prevent this optimization, set the       |
|          |        |      | 'delete_unloaded_insts' root/subdesign attribute  |
|          |        |      | to 'false' or 'preserve' instance attribute to    |
|          |        |      | 'true'.                                           |
| GLO-42   |Info    |   11 |Equivalent sequential instances have been merged.  |
|          |        |      |To prevent merging of sequential instances, set    |
|          |        |      | the 'optimize_merge_flops' and                    |
|          |        |      | 'optimize_merge_latches' root attributes to       |
|          |        |      | 'false' or the 'optimize_merge_seq' instance      |
|          |        |      | attribute to 'false'.                             |
| GLO-45   |Info    |    2 |Replacing the synchronous part of an always        |
|          |        |      | feeding back flip-flop with a logic constant.     |
|          |        |      |To prevent this optimization, set                  |
|          |        |      | 'optimize_constant_feedback_seqs' root attribute  |
|          |        |      | to 'false'. The instance attribute                |
|          |        |      | 'optimize_constant_feedback_seq' controls this    |
|          |        |      | optimization.                                     |
| GLO-51   |Info    |    2 |Hierarchical instance automatically ungrouped.     |
|          |        |      |Hierarchical instances can be automatically        |
|          |        |      | ungrouped to allow for better area or timing      |
|          |        |      | optimization. To prevent this ungroup, set the    |
|          |        |      | root-level attribute 'auto_ungroup' to 'none'.    |
|          |        |      | You can also prevent individual ungroup with      |
|          |        |      | setting the attribute 'ungroup_ok' of instances   |
|          |        |      | or modules to 'false'.                            |
| POPT-12  |Info    |    1 |Could not find any user created clock-gating       |
|          |        |      | module.                                           |
|          |        |      |Looking for Integrated clock-gating cell in        |
|          |        |      | library.                                          |
| POPT-96  |Info    |    1 |One or more cost groups were automatically created |
|          |        |      | for clock gate enable paths.                      |
|          |        |      |This feature can be disabled by setting the        |
|          |        |      | attribute lp_clock_gating_auto_cost_grouping      |
|          |        |      | false.                                            |
| POPT-502 |Warning |    1 |Total power has skewed contributions from leakage  |
|          |        |      | and dynamic power.                                |
|          |        |      |Dynamic power is typically calculated/specified    |
|          |        |      | for some 'active period'. For combination of      |
|          |        |      | leakage and dynamic power                         |
|          |        |      | opt_leakage_to_dynamic_ratio must specify the     |
|          |        |      | percentage of overall time for which the design   |
|          |        |      | is not in the 'active period' but in 'idle mode', |
|          |        |      | i.e. no dynamic power but only leakage power is   |
|          |        |      | consumed. For a reasonable optimization across    |
|          |        |      | dynamic and leakage power, leakage contribution   |
|          |        |      | is expected to be above 5% and below 95%. A       |
|          |        |      | contribution of less than 5% will result in       |
|          |        |      | limited leakage optimization and contribution of  |
|          |        |      | more than 95% will result in limited dynamic      |
|          |        |      | optimization. Adjust                              |
|          |        |      | 'opt_leakage_to_dynamic_ratio' so that leakage    |
|          |        |      | contribution comes to an intermediate value if    |
|          |        |      | you intend both optimizations to occur.           |
| POPT-507 |Info    |    1 |Leakage power optimization was enabled, but single |
|          |        |      | Vth class seems to be used as leakage properties  |
|          |        |      | of the given libraries look too similar.          |
|          |        |      |The tool tries to classify the given libraries     |
|          |        |      | into different Vth classes. If the leakage        |
|          |        |      | properties of the given libraries are too similar |
|          |        |      | then the tool considers all libraries to be of    |
|          |        |      | the same Vth class.                               |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    61 ps
Target path end-point (Port: picorv32/mem_la_addr[21])

Cost Group 'cg_enable_group_clk' target slack:   101 ps
Target path end-point (Pin: RC_CG_HIER_INST42/RC_CGIC_INST/E (TLATNTSCAX2/E))


Test connection status for design: picorv32
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1961        100.0
Excluded from State Retention    1961        100.0
    - Will not convert           1961        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1961        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 178, CPU_Time 179.898574
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) | 100.0(100.0) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) | 100.0( 99.4) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.6) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     18215     75086       507
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     22914     74478      1038
##>G:Misc                             178
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      180
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'picorv32' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@genus:root: 13> syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 1, the total power of 'NAND2XL' is being computed as:
	  Total Power = (Leakage Power * 1) + (Dynamic Power * (1 - 1))
	  Leakage Power:     0.0132850000 nW
	  Dynamic Power:   226.2442120000 nW
	  Total Power:       0.0132850000 nW
	  Leakage Power is contributing 100% to the Total Power.
Info    : Mapping. [SYNTH-4]
        : Mapping 'picorv32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) |  98.4( 80.5) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.5) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:07:17) |  00:00:03(00:00:42) |   1.6( 19.0) |   14:32:23 (Feb26) |  991.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Library based partitioning cannot be done as either there is a single library or there are no cells to partition.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) |  97.8( 80.2) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.5) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:07:17) |  00:00:03(00:00:42) |   1.6( 18.9) |   14:32:23 (Feb26) |  991.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:30(00:07:18) |  00:00:01(00:00:01) |   0.5(  0.5) |   14:32:24 (Feb26) |  991.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 1, the total power of 'NAND2XL' is being computed as:
	  Total Power = (Leakage Power * 1) + (Dynamic Power * (1 - 1))
	  Leakage Power:     0.0132850000 nW
	  Dynamic Power:   226.2442120000 nW
	  Total Power:       0.0132850000 nW
	  Leakage Power is contributing 100% to the Total Power.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   116 ps
Target path end-point (Pin: genblk1.pcpi_mul_rd_reg[49]/d)

Cost Group 'cg_enable_group_clk' target slack:   100 ps
Target path end-point (Pin: RC_CG_HIER_INST42/RC_CGIC_INST/E (TLATNTSCAX2/E))

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                52476    -9276 
            Worst cost_group: clk, WNS: -9276.7
            Path: pcpi_insn_reg[13]/CK --> genblk2.pcpi_div_instr_remu_reg/D

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk               100      274              4000 
                    clk               116    -9277    -235%     4000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack: -9275 ps
Target path end-point (Pin: genblk2.pcpi_div_instr_remu_reg/D (DFFQXL/D))

Cost Group 'cg_enable_group_clk' target slack:    66 ps
Target path end-point (Pin: RC_CG_HIER_INST42/RC_CGIC_INST/E (TLATNTSCAX2/E))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| GLO-51   |Info    |    1 |Hierarchical instance automatically ungrouped.     |
|          |        |      |Hierarchical instances can be automatically        |
|          |        |      | ungrouped to allow for better area or timing      |
|          |        |      | optimization. To prevent this ungroup, set the    |
|          |        |      | root-level attribute 'auto_ungroup' to 'none'.    |
|          |        |      | You can also prevent individual ungroup with      |
|          |        |      | setting the attribute 'ungroup_ok' of instances   |
|          |        |      | or modules to 'false'.                            |
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| PA-7     |Info    |   34 |Resetting power analysis results.                  |
|          |        |      |All computed switching activities are removed.     |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| POPT-502 |Warning |    2 |Total power has skewed contributions from leakage  |
|          |        |      | and dynamic power.                                |
|          |        |      |Dynamic power is typically calculated/specified    |
|          |        |      | for some 'active period'. For combination of      |
|          |        |      | leakage and dynamic power                         |
|          |        |      | opt_leakage_to_dynamic_ratio must specify the     |
|          |        |      | percentage of overall time for which the design   |
|          |        |      | is not in the 'active period' but in 'idle mode', |
|          |        |      | i.e. no dynamic power but only leakage power is   |
|          |        |      | consumed. For a reasonable optimization across    |
|          |        |      | dynamic and leakage power, leakage contribution   |
|          |        |      | is expected to be above 5% and below 95%. A       |
|          |        |      | contribution of less than 5% will result in       |
|          |        |      | limited leakage optimization and contribution of  |
|          |        |      | more than 95% will result in limited dynamic      |
|          |        |      | optimization. Adjust                              |
|          |        |      | 'opt_leakage_to_dynamic_ratio' so that leakage    |
|          |        |      | contribution comes to an intermediate value if    |
|          |        |      | you intend both optimizations to occur.           |
| POPT-507 |Info    |    2 |Leakage power optimization was enabled, but single |
|          |        |      | Vth class seems to be used as leakage properties  |
|          |        |      | of the given libraries look too similar.          |
|          |        |      |The tool tries to classify the given libraries     |
|          |        |      | into different Vth classes. If the leakage        |
|          |        |      | properties of the given libraries are too similar |
|          |        |      | then the tool considers all libraries to be of    |
|          |        |      | the same Vth class.                               |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                           |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               46658     -943 
            Worst cost_group: clk, WNS: -943.0
            Path: genblk1.pcpi_mul_rs1_reg[21]/CK -->
                    genblk1.pcpi_mul_rd_reg[63]/D

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk                66      126              4000 
                    clk             -9275     -943     +63%     4000 


Test connection status for design: picorv32
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1961        100.0
Excluded from State Retention    1961        100.0
    - Will not convert           1961        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1961        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 199, CPU_Time 201.05757200000005
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) |  46.7( 42.3) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.2) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:07:17) |  00:00:03(00:00:42) |   0.8( 10.0) |   14:32:23 (Feb26) |  991.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:30(00:07:18) |  00:00:01(00:00:01) |   0.3(  0.2) |   14:32:24 (Feb26) |  991.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:10:37) |  00:03:21(00:03:19) |  52.2( 47.3) |   14:35:43 (Feb26) |   1.00 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/picorv32/fv_map.fv.json' for netlist 'fv/picorv32/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/picorv32/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 4.850239999999985
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) |  46.2( 41.9) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.2) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:07:17) |  00:00:03(00:00:42) |   0.8(  9.9) |   14:32:23 (Feb26) |  991.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:30(00:07:18) |  00:00:01(00:00:01) |   0.3(  0.2) |   14:32:24 (Feb26) |  991.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:10:37) |  00:03:21(00:03:19) |  51.6( 46.8) |   14:35:43 (Feb26) |   1.00 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:56(00:10:41) |  00:00:04(00:00:04) |   1.2(  0.9) |   14:35:47 (Feb26) |   1.00 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.8452350000000024
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) |  46.1( 41.8) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.2) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:07:17) |  00:00:03(00:00:42) |   0.8(  9.9) |   14:32:23 (Feb26) |  991.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:30(00:07:18) |  00:00:01(00:00:01) |   0.3(  0.2) |   14:32:24 (Feb26) |  991.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:10:37) |  00:03:21(00:03:19) |  51.5( 46.7) |   14:35:43 (Feb26) |   1.00 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:56(00:10:41) |  00:00:04(00:00:04) |   1.2(  0.9) |   14:35:47 (Feb26) |   1.00 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:57(00:10:42) |  00:00:00(00:00:01) |   0.2(  0.2) |   14:35:48 (Feb26) |  998.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:picorv32 ... 


Test connection status for design: picorv32
===========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:picorv32
Clock-gating declone status
===========================
Total number of clock-gating instances before: 58
Total number of clock-gating instances after : 58
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) |  45.9( 41.7) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.2) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:07:17) |  00:00:03(00:00:42) |   0.8(  9.8) |   14:32:23 (Feb26) |  991.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:30(00:07:18) |  00:00:01(00:00:01) |   0.3(  0.2) |   14:32:24 (Feb26) |  991.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:10:37) |  00:03:21(00:03:19) |  51.3( 46.6) |   14:35:43 (Feb26) |   1.00 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:56(00:10:41) |  00:00:04(00:00:04) |   1.2(  0.9) |   14:35:47 (Feb26) |   1.00 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:57(00:10:42) |  00:00:00(00:00:01) |   0.2(  0.2) |   14:35:48 (Feb26) |  998.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:58(00:10:43) |  00:00:01(00:00:01) |   0.3(  0.2) |   14:35:49 (Feb26) |  998.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 46651     -943   -128422    168966    14491
            Worst cost_group: clk, WNS: -943.0
            Path: genblk1.pcpi_mul_rs1_reg[21]/CK -->
                    genblk1.pcpi_mul_rd_reg[63]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                46651     -943   -128422    168966    14491        652 
            Worst cost_group: clk, WNS: -943.0
            Path: genblk1.pcpi_mul_rs1_reg[21]/CK -->
                    genblk1.pcpi_mul_rd_reg[63]/D
 incr_delay                50360     -209    -19042    166020    15100        809 
            Worst cost_group: clk, WNS: -209.9
            Path: genblk1.pcpi_mul_rs2_reg[21]/CK -->
                    genblk1.pcpi_mul_rd_reg[62]/D
 incr_delay                51245      -42     -1930    163504    15455        853 
            Worst cost_group: clk, WNS: -42.7
            Path: genblk1.pcpi_mul_rs2_reg[15]/CK -->
                    genblk1.pcpi_mul_rd_reg[61]/D
 incr_delay                51406        0         0    163421    15455        862 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      2461  (     1937 /     1957 )  16.94
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        44  (        0 /        0 )  0.00
    plc_st_fence        44  (        0 /        0 )  0.00
        plc_star        44  (        0 /        0 )  0.00
      plc_laf_st        44  (        0 /        0 )  0.00
 plc_laf_st_fence        44  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       711  (      153 /      155 )  5.04
   plc_laf_lo_st        43  (        0 /        0 )  0.00
       plc_lo_st        43  (        0 /        0 )  0.00
        mb_split        43  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_tns                  51406        0         0    163421    15455        862 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 25, CPU_Time 24.507016000000135
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) |  43.2( 39.4) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.2) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:07:17) |  00:00:03(00:00:42) |   0.7(  9.3) |   14:32:23 (Feb26) |  991.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:30(00:07:18) |  00:00:01(00:00:01) |   0.2(  0.2) |   14:32:24 (Feb26) |  991.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:10:37) |  00:03:21(00:03:19) |  48.3( 44.0) |   14:35:43 (Feb26) |   1.00 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:56(00:10:41) |  00:00:04(00:00:04) |   1.2(  0.9) |   14:35:47 (Feb26) |   1.00 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:57(00:10:42) |  00:00:00(00:00:01) |   0.2(  0.2) |   14:35:48 (Feb26) |  998.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:58(00:10:43) |  00:00:01(00:00:01) |   0.2(  0.2) |   14:35:49 (Feb26) |  998.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:22(00:11:08) |  00:00:24(00:00:25) |   5.9(  5.5) |   14:36:14 (Feb26) |   1.01 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

Do rebalance = 0
Time taken for clock gating rebalance (secs) : 0.00
  Setting attribute of root '/': 'mbci_delay_multiplier' = 2.0

Starting multibit mapping with logical grouping

                                   Group   
                                  Tot Wrst     Total 
                           Total  Weighted      Neg      Leakage 
Operation                   Area   Slacks      Slack      Power  
 init_multibit             51406        0         0         862 
-------------------------------------------------------------------------------
 end_multibit              51766     -135     -4524         907 
            Worst cost_group: clk, WNS: -135.4
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[0]_MB_genblk1.pcpi_mul_rs1_reg[1]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          mb_Seq       493  (      476 /      476 )  7.44

Sequential Multibit cells usage statistics
=====================================================================================

                           Merged        Not Merged     Multibit Conversion % 
-----------------------------------------------------------------------------
All Sequentials              1851               110           94.39           
-FlipFlops                   1851               110           94.39           
-Latches                        0                 0            0.00           
------------------------------------------------------------------------------

                            Count       %         
-------------------------------------------------
Single-bit flip-flop         110 
Multi-bit flip-flop          476      94.39     
  4-bit                       454      92.15      
  2-bit                        22       2.24      
-------------------------------------------------


Multibit bits_per_flop: 3.35


Seq_Mbit libcell      Bitwidth  Count   Total Area Multibit Conversion %    Library  
-------------------------------------------------------------------------------------
DFF4X1           (F)         4    440     10232.64         89.29         slow_vdd1v0 
DFF4X2           (F)         4     14       363.89          2.86         slow_vdd1v0 
DFF2X1           (F)         2      3        36.94          0.31         slow_vdd1v0 
DFF2X2           (F)         2     19       259.92          1.94         slow_vdd1v0 
-------------------------------------------------------------------------------------
Total                             476     10893.38         94.39                     




Sequential Multibit not merged statistics
==================================================================================================================================================================================================================================
Total Sequential instances not merged: 110 

    Reason of not merging           Sequential Instances                                                                                Description                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
not_enough_singlebit_to_merge                          9      Instance skipped because either unused bits are not allowed or converting this instance into multibit will leave more bits unused in multibit instance than allowed 
single_inst_in_bus                                    91      Instance is skipped because bus had a single instance. Reset multibit_cells_from_different_busses to true to allow merging across busses                            
worse_timing                                          10      Move not accepted due worse timing                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Time taken for multibit reporting (secs) : 0.24

Time taken for clock gating rebalance (secs) : 0.00
Warning: physical information is not present, merging across busses won't happen.
To override this behaviour, enable attribute multibit_force_logical_second_pass.
PBS_Techmap-Post_MBCI - Elapsed_Time 9, CPU_Time 8.889498000000003
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:03:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:28:42 (Feb26) |  507.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:34) |  00:02:59(00:02:58) |  42.3( 38.6) |   14:31:40 (Feb26) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:26(00:06:35) |  00:00:00(00:00:01) |   0.0(  0.2) |   14:31:41 (Feb26) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:07:17) |  00:00:03(00:00:42) |   0.7(  9.1) |   14:32:23 (Feb26) |  991.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:30(00:07:18) |  00:00:01(00:00:01) |   0.2(  0.2) |   14:32:24 (Feb26) |  991.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:10:37) |  00:03:21(00:03:19) |  47.3( 43.2) |   14:35:43 (Feb26) |   1.00 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:56(00:10:41) |  00:00:04(00:00:04) |   1.1(  0.9) |   14:35:47 (Feb26) |   1.00 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:57(00:10:42) |  00:00:00(00:00:01) |   0.2(  0.2) |   14:35:48 (Feb26) |  998.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:58(00:10:43) |  00:00:01(00:00:01) |   0.2(  0.2) |   14:35:49 (Feb26) |  998.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:22(00:11:08) |  00:00:24(00:00:25) |   5.8(  5.4) |   14:36:14 (Feb26) |   1.01 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:31(00:11:17) |  00:00:08(00:00:09) |   2.1(  2.0) |   14:36:23 (Feb26) |   1.01 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     22914     74478       991
##>M:Pre Cleanup                        0         -         -     22914     74478       991
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -     11502     32325      1000
##>M:Const Prop                         0      -943    128595     11502     32325      1000
##>M:Cleanup                           25         0         0     12441     36380      1008
##>M:MBCI                               9         -         -     11066     36739      1008
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             202
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      240
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'picorv32'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:root: 14> syn_opt
Library based partitioning cannot be done as either there is a single library or there are no cells to partition.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 1, the total power of 'NAND2XL' is being computed as:
	  Total Power = (Leakage Power * 1) + (Dynamic Power * (1 - 1))
	  Leakage Power:     0.0132850000 nW
	  Dynamic Power:   226.2442120000 nW
	  Total Power:       0.0132850000 nW
	  Leakage Power is contributing 100% to the Total Power.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'picorv32' using 'high' effort.
Info: adm_seq_power_effort_experimental for incremental opto
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.

Test connection status for design: picorv32
===========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:picorv32
Forcing hierarchical CG on for clock_gating declone -hier
Clock-gating declone status
===========================
Total number of clock-gating instances before: 58
Total number of clock-gating instances after : 58

Starting multibit mapping with logical grouping

                                   Group   
                                  Tot Wrst     Total 
                           Total  Weighted      Neg      Leakage 
Operation                   Area   Slacks      Slack      Power  
 init_multibit             51766     -135     -4524         907 
            Worst cost_group: clk, WNS: -135.4
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[0]_MB_genblk1.pcpi_mul_rs1_reg[1]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2
-------------------------------------------------------------------------------
 end_multibit              51819     -135     -5668         912 
            Worst cost_group: clk, WNS: -135.4
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[0]_MB_genblk1.pcpi_mul_rs1_reg[1]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          mb_Seq        34  (       27 /       27 )  0.60

Sequential Multibit cells usage statistics
=====================================================================================

                           Merged        Not Merged     Multibit Conversion % 
-----------------------------------------------------------------------------
All Sequentials              1948                13           99.34           
-FlipFlops                   1948                13           99.34           
-Latches                        0                 0            0.00           
------------------------------------------------------------------------------

                            Count       %         
-------------------------------------------------
Single-bit flip-flop          13 
Multi-bit flip-flop          503      99.34     
  4-bit                       478      96.79      
  2-bit                        25       2.55      
-------------------------------------------------


Multibit bits_per_flop: 3.80


Seq_Mbit libcell      Bitwidth  Count   Total Area Multibit Conversion %    Library  
-------------------------------------------------------------------------------------
DFF4X1           (F)         4    455     10581.48         92.15         slow_vdd1v0 
DFF4X2           (F)         4     23       597.82          4.64         slow_vdd1v0 
DFF2X1           (F)         2      4        49.25          0.41         slow_vdd1v0 
DFF2X2           (F)         2     21       287.28          2.14         slow_vdd1v0 
-------------------------------------------------------------------------------------
Total                             503     11515.82         99.34                     




Sequential Multibit not merged statistics
===================================================================================================================================================================================================================================
Total Sequential instances not merged: 13 

     Reason of not merging           Sequential Instances                                                                                Description                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
not_enough_singlebit_to_merge                           1      Instance skipped because either unused bits are not allowed or converting this instance into multibit will leave more bits unused in multibit instance than allowed 
single_seq_in_compatible_group                          4      Instance cannot be combined with other instances to form multibit as it doesn't share common signal                                                                 
worse_timing                                            8      Move not accepted due worse timing                                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Time taken for multibit reporting (secs) : 0.23
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_iopt                 51819     -135     -5668    191034    15455        912 
            Worst cost_group: clk, WNS: -135.4
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[0]_MB_genblk1.pcpi_mul_rs1_reg[1]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2
-------------------------------------------------------------------------------
 const_prop                51819     -135     -5668    191034    15455        912 
            Worst cost_group: clk, WNS: -135.4
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[0]_MB_genblk1.pcpi_mul_rs1_reg[1]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2
 simp_cc_inputs            51740     -135     -5326    191028    15455        910 
            Worst cost_group: clk, WNS: -135.4
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[0]_MB_genblk1.pcpi_mul_rs1_reg[1]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2
-------------------------------------------------------------------------------
 hi_fo_buf                 51740     -135     -5326    191028    15455        910 
            Worst cost_group: clk, WNS: -135.4
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[0]_MB_genblk1.pcpi_mul_rs1_reg[1]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                51740     -135     -5326    191028    15455        910 
            Worst cost_group: clk, WNS: -135.4
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[0]_MB_genblk1.pcpi_mul_rs1_reg[1]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2
 incr_delay                52270        0         0    187351    15455        936 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       350  (      275 /      286 )  3.50
       crit_upsz        88  (       38 /       38 )  0.31
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  52270        0         0    187351    15455        936 
 incr_max_trans            53964        0         0     67916    23774       1033 
 incr_max_trans            53844        0         0     67850    23774       1023 
 incr_max_trans            53653        0         0     67850    23774       1007 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       603  (        0 /        0 )  0.00
        plc_star       603  (        0 /        0 )  0.00
        drc_bufs      1206  (      211 /      603 )  1.44
        drc_fopt       392  (        0 /        0 )  0.10
        drc_bufb       392  (        0 /        0 )  0.00
      simple_buf       392  (       11 /       11 )  1.80
             dup       381  (       15 /       15 )  0.16
       crit_dnsz         0  (        0 /        0 )  0.01
       crit_upsz       366  (        0 /        0 )  0.48
       crit_slew       366  (      183 /      183 )  0.57


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
      drc_buf_sp       468  (        0 /      234 )  0.09
        drc_bufs       468  (        0 /      234 )  0.20
        drc_fopt       234  (        0 /        0 )  0.03
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.69
             dup       234  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.21


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  53653        0         0     67850    23774       1007 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 53653        0         0     67850    23774       1007 
 undup                     53651        0         0     67850    23774       1007 
 rem_buf                   51161        0         0     67822    23774        917 
 rem_inv                   50618        0         0     67822    23774        902 
 merge_bi                  50142        0         0     67822    23774        888 
 merge_bi                  50134        0         0     67822    23774        887 
 merge_bi                  50047        0         0     67822    23774        885 
 rem_inv_qb                50038        0         0     67822    23774        885 
 io_phase                  49998        0         0     67822    23774        884 
 gate_comp                 49843        0         0     67822    23774        880 
 glob_area                 48428        0         0     67821    23774        841 
 area_down                 47967        0         0     67819    23774        820 
 rem_buf                   47885        0         0     67819    23774        818 
 rem_inv                   47856        0         0     67819    23774        817 
 merge_bi                  47827        0         0     67819    23774        817 
 merge_bi                  47826        0         0     67819    23774        817 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        1 /        1 )  0.04
         rem_buf      1366  (      831 /      849 )  4.97
         rem_inv       448  (      233 /      238 )  2.21
        merge_bi       337  (      237 /      245 )  2.21
      rem_inv_qb         8  (        1 /        1 )  0.06
    seq_res_area         5  (        0 /        0 )  0.76
        io_phase        88  (       19 /       21 )  0.40
       gate_comp       615  (       96 /       99 )  4.72
       gcomp_mog        10  (        0 /        0 )  0.57
       glob_area        59  (       54 /       59 )  4.40
       area_down       625  (      256 /      263 )  8.80
      size_n_buf         4  (        0 /        0 )  0.12
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       493  (       32 /       41 )  1.37
         rem_inv       141  (       16 /       18 )  0.61
        merge_bi        87  (       17 /       19 )  0.53
      rem_inv_qb         1  (        0 /        1 )  0.02

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                47826        0         0     67819    23774        817 
 p_rem_buf                 47812        0         0     67819    23774        816 
 p_rem_inv                 47808        0         0     67819    23774        816 
 p_merge_bi                47807        0         0     67819    23774        816 
 io_phase                  47804        0         0     67819    23774        816 
 gate_comp                 47802        0         0     67819    23774        816 
 glob_power                47911        0         0     67819    23774        810 
 power_down                47869        0         0     67819    23774        805 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf       457  (        6 /       13 )  1.58
       p_rem_inv       124  (        2 /        3 )  0.35
      p_merge_bi        71  (        1 /        3 )  0.23
        io_phase        61  (        1 /        1 )  0.12
       gate_comp       489  (        2 /        5 )  2.24
       gcomp_mog        11  (        0 /        0 )  0.82
      glob_power        55  (       48 /       55 )  6.98
      power_down      1271  (      140 /      194 )  12.20
      size_n_buf         0  (        0 /        0 )  0.04


Starting multibit mapping with logical grouping

                                   Group   
                                  Tot Wrst     Total 
                           Total  Weighted      Neg      Leakage 
Operation                   Area   Slacks      Slack      Power  
 init_multibit             47869        0         0         805 
-------------------------------------------------------------------------------
 end_multibit              47859      -75     -1944         805 
            Worst cost_group: clk, WNS: -75.0
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[12]_MB_genblk1.pcpi_mul_rs1_reg[13]_MB_genblk1.pcpi_mul_rs1_reg[30]_MB_genblk1.pcpi_mul_rs1_reg[31]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[44]_MB_genblk1.pcpi_mul_rd_reg[45]_MB_genblk1.pcpi_mul_rd_reg[46]_MB_genblk1.pcpi_mul_rd_reg[47]/D2


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          mb_Seq         4  (        2 /        2 )  0.08

Sequential Multibit cells usage statistics
=====================================================================================

                           Merged        Not Merged     Multibit Conversion % 
-----------------------------------------------------------------------------
All Sequentials              1954                 7           99.64           
-FlipFlops                   1954                 7           99.64           
-Latches                        0                 0            0.00           
------------------------------------------------------------------------------

                            Count       %         
-------------------------------------------------
Single-bit flip-flop           7 
Multi-bit flip-flop          505      99.64     
  4-bit                       479      96.99      
  2-bit                        26       2.65      
-------------------------------------------------


Multibit bits_per_flop: 3.83


Seq_Mbit libcell      Bitwidth  Count   Total Area Multibit Conversion %    Library  
-------------------------------------------------------------------------------------
DFF4X1           (F)         4    458     10651.25         92.71         slow_vdd1v0 
DFF4X2           (F)         4     21       545.83          4.28         slow_vdd1v0 
DFF2X1           (F)         2      3        36.94          0.31         slow_vdd1v0 
DFF2X2           (F)         2     23       314.64          2.35         slow_vdd1v0 
-------------------------------------------------------------------------------------
Total                             505     11548.66         99.64                     




Sequential Multibit not merged statistics
===================================================================================================================================================================
Total Sequential instances not merged: 7 

     Reason of not merging           Sequential Instances                                                Description                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
single_seq_in_compatible_group                          5      Instance cannot be combined with other instances to form multibit as it doesn't share common signal 
worse_timing                                            2      Move not accepted due worse timing                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------



Time taken for multibit reporting (secs) : 0.22
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                47859      -75     -1944     67819    23774        805 
            Worst cost_group: clk, WNS: -75.0
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs1_reg[12]_MB_genblk1.pcpi_mul_rs1_reg[13]_MB_genblk1.pcpi_mul_rs1_reg[30]_MB_genblk1.pcpi_mul_rs1_reg[31]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[44]_MB_genblk1.pcpi_mul_rd_reg[45]_MB_genblk1.pcpi_mul_rd_reg[46]_MB_genblk1.pcpi_mul_rd_reg[47]/D2
 incr_delay                47966       -1        -1     67819    23774        808 
            Worst cost_group: clk, WNS: -1.3
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs2_reg[2]_MB_genblk1.pcpi_mul_rs2_reg[4]_MB_genblk1.pcpi_mul_rs2_reg[8]_MB_genblk1.pcpi_mul_rs2_reg[10]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2
 incr_delay                47972        0         0     67819    23774        808 
 incr_delay                47972        0         0     67819    23774        808 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        33  (       12 /       28 )  7.37
        crr_glob        51  (       12 /       12 )  0.37
         crr_200         7  (        3 /        7 )  0.37
        crr_glob         8  (        2 /        3 )  0.06
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  47972        0         0     67819    23774        808 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
        drc_bufs       468  (        0 /      234 )  0.21
        drc_fopt       234  (        0 /        0 )  0.04
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.99
             dup       234  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.84
       crit_slew       234  (        0 /        0 )  0.44


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
        drc_bufs       468  (        0 /      234 )  0.19
        drc_fopt       234  (        0 /        0 )  0.02
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.76
             dup       234  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.63


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  47972        0         0     67819    23774        808 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 47972        0         0     67819    23774        808 
 rem_buf                   47955        0         0     67819    23774        807 
 rem_inv                   47952        0         0     67819    23774        807 
 merge_bi                  47943        0         0     67819    23774        807 
 io_phase                  47940        0         0     67819    23774        807 
 gate_comp                 47935        0         0     67819    23774        807 
 glob_area                 47731        0         0     67819    23774        807 
 area_down                 47713        0         0     67819    23774        806 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.04
         rem_buf       458  (        8 /       13 )  1.29
         rem_inv       135  (        2 /        3 )  0.52
        merge_bi        77  (        6 /        8 )  0.42
      rem_inv_qb         1  (        0 /        0 )  0.01
        io_phase        63  (        2 /        2 )  0.19
       gate_comp       513  (        4 /        9 )  3.33
       gcomp_mog        12  (        0 /        0 )  0.84
       glob_area        48  (       32 /       48 )  4.10
       area_down       592  (       17 /       23 )  6.35
      size_n_buf         1  (        0 /        0 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                47713        0         0     67819    23774        806 
 p_rem_buf                 47704        0         0     67819    23774        806 
 p_rem_inv                 47699        0         0     67819    23774        806 
 glob_power                47758        0         0     67818    23774        804 
 power_down                47795        0         0     67818    23774        803 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf       450  (        4 /        7 )  0.88
       p_rem_inv       128  (        2 /        2 )  0.40
      p_merge_bi        72  (        0 /        2 )  0.36
        io_phase        61  (        0 /        0 )  0.17
       gate_comp       508  (        0 /        4 )  2.75
       gcomp_mog        12  (        0 /        0 )  0.87
      glob_power        41  (       18 /       41 )  7.26
      power_down      1258  (       73 /      145 )  8.64
      size_n_buf         0  (        0 /        0 )  0.03

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                47795        0         0     67818    23774        803 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  47795        0         0     67818    23774        803 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
        drc_bufs       468  (        0 /      234 )  0.14
        drc_fopt       234  (        0 /        0 )  0.04
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.71
             dup       234  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.62
       crit_slew       234  (        0 /        0 )  0.35


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
        drc_bufs       468  (        0 /      234 )  0.19
        drc_fopt       234  (        0 /        0 )  0.04
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.73
             dup       234  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.62


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| CFM-1    |Info    |    1 |Wrote dofile.                                      |
| CFM-5    |Info    |    1 |Wrote formal verification information.             |
| CPI-506  |Warning |    1 |Command 'commit_power_intent' cannot proceed as    |
|          |        |      | there is no power intent loaded.                  |
| GLO-51   |Info    |   11 |Hierarchical instance automatically ungrouped.     |
|          |        |      |Hierarchical instances can be automatically        |
|          |        |      | ungrouped to allow for better area or timing      |
|          |        |      | optimization. To prevent this ungroup, set the    |
|          |        |      | root-level attribute 'auto_ungroup' to 'none'.    |
|          |        |      | You can also prevent individual ungroup with      |
|          |        |      | setting the attribute 'ungroup_ok' of instances   |
|          |        |      | or modules to 'false'.                            |
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| PA-7     |Info    |    8 |Resetting power analysis results.                  |
|          |        |      |All computed switching activities are removed.     |
| POPT-96  |Info    |    2 |One or more cost groups were automatically created |
|          |        |      | for clock gate enable paths.                      |
|          |        |      |This feature can be disabled by setting the        |
|          |        |      | attribute lp_clock_gating_auto_cost_grouping      |
|          |        |      | false.                                            |
| POPT-502 |Warning |    1 |Total power has skewed contributions from leakage  |
|          |        |      | and dynamic power.                                |
|          |        |      |Dynamic power is typically calculated/specified    |
|          |        |      | for some 'active period'. For combination of      |
|          |        |      | leakage and dynamic power                         |
|          |        |      | opt_leakage_to_dynamic_ratio must specify the     |
|          |        |      | percentage of overall time for which the design   |
|          |        |      | is not in the 'active period' but in 'idle mode', |
|          |        |      | i.e. no dynamic power but only leakage power is   |
|          |        |      | consumed. For a reasonable optimization across    |
|          |        |      | dynamic and leakage power, leakage contribution   |
|          |        |      | is expected to be above 5% and below 95%. A       |
|          |        |      | contribution of less than 5% will result in       |
|          |        |      | limited leakage optimization and contribution of  |
|          |        |      | more than 95% will result in limited dynamic      |
|          |        |      | optimization. Adjust                              |
|          |        |      | 'opt_leakage_to_dynamic_ratio' so that leakage    |
|          |        |      | contribution comes to an intermediate value if    |
|          |        |      | you intend both optimizations to occur.           |
| POPT-507 |Info    |    2 |Leakage power optimization was enabled, but single |
|          |        |      | Vth class seems to be used as leakage properties  |
|          |        |      | of the given libraries look too similar.          |
|          |        |      |The tool tries to classify the given libraries     |
|          |        |      | into different Vth classes. If the leakage        |
|          |        |      | properties of the given libraries are too similar |
|          |        |      | then the tool considers all libraries to be of    |
|          |        |      | the same Vth class.                               |
| SYNTH-5  |Info    |    1 |Done mapping.                                      |
| SYNTH-7  |Info    |    1 |Incrementally optimizing.                          |
--------------------------------------------------------------------------------
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_merge_combo          47795        0         0     67818    23774        822 
-------------------------------------------------------------------------------
 end_merge_combo           47795        0         0     67818    23774        822 

 No Combinational Instance got merged to multibit


Time taken for combo multibit reporting (secs) : 0.22

Time taken for combo multibit merging (secs) : 0.22
 9719 positive slack instances before path adjust. 
Clock:  [0 s]! 

 6359 positive slack instances after path adjust of -100.0 ps. 
 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  47795     -100    -12506     67818    23774
            Worst cost_group: clk, WNS: -100.0
            Path:
CDN_MBIT_reg_pc_reg[1]_MB_reg_pc_reg[2]_MB_reg_pc_reg[3]_MB_reg_pc_reg[4]/CK -->
  CDN_MBIT_reg_out_reg[28]_MB_reg_out_reg[29]_MB_reg_out_reg[30]_MB_reg_out_reg[31]/D4
 incr_tns                  47788      -99     -5597     89511    23774
            Worst cost_group: clk, WNS: -99.0
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs2_reg[14]_MB_genblk1.pcpi_mul_rs2_reg[18]_MB_genblk1.pcpi_mul_rs2_reg[20]_MB_genblk1.pcpi_mul_rs2_reg[22]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2
 incr_tns                  47788      -99     -5597     89511    23774
            Worst cost_group: clk, WNS: -99.0
            Path:
CDN_MBIT_genblk1.pcpi_mul_rs2_reg[14]_MB_genblk1.pcpi_mul_rs2_reg[18]_MB_genblk1.pcpi_mul_rs2_reg[20]_MB_genblk1.pcpi_mul_rs2_reg[22]/CK -->
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      2438  (       45 /      101 )  4.64
   plc_laf_lo_st      2393  (        0 /        0 )  0.00
       plc_lo_st      2393  (        0 /        0 )  0.00
            fopt      2393  (        0 /        4 )  1.27
       crit_dnsz      3865  (      181 /      331 )  8.10
             dup      2212  (        0 /        2 )  0.62
        setup_dn      2212  (        0 /        0 )  0.07
       crr_local         0  (        0 /        0 )  0.00
         buf2inv      2212  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Clock:  [16 s]! 

 9719 positive slack instances after TNS Optimization. 
Runtime spent in Timer Init is 0hr: 0min: 0secs 
11802 driver-metric pairs supplied

 
Global Optimization Status
==========================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_global_opt           47788        0         0     89511    23774
no gcells found!
 Using 4 threads for global opt 
 incr_crr_area             47787        0         0     89511    23774
 incr_crr_area             47787        0         0     89511    23774

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
             crr       175  (        2 /        2(       2) )  23.62
 Total cpu time(and elapsed time)  for tricks : 24.49 (23.62) secs 

Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0 
           Init Opto         0 
          Trick Opto         6 
        Timer Update         0 
        Misc Runtime         0 
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 7secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 1secs 
Runtime spent in Timer Init is 0hr: 0min: 1secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_area_reclaim         47787        0         0     89511    23774
 Using 4 threads for global opt 
 gate_comp                 47765        0         0     89282    23774        801 
 Total cpu time(and elapsed time)  for tricks : 7.17 (2.46) secs 

 area_down                 47658        0         0     87023    23774        798 
 Total cpu time(and elapsed time)  for tricks : 2.97 (2.95) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        32  (       13 /       32 )  2.46
       area_down        31  (       22 /       31 )  2.95
Commit Time(s): 0
 Using 4 threads for global opt 
 gate_comp                 47656        0         0     87023    23774        798 
 Total cpu time(and elapsed time)  for tricks : 8.22 (2.64) secs 

 power_down                47859        0         0     87023    23774        795 
 Total cpu time(and elapsed time)  for tricks : 6.90 (3.77) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        32  (        1 /       32 )  2.64
      power_down        32  (       18 /       32 )  3.77
Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0 
           Init Opto         2 
          Trick Opto         9 
        Timer Update         1 
        Misc Runtime         0 
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 13secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 1secs 
 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_area                 47859        0         0     87023    23774        795 
 io_phase                  47858        0         0     87023    23774        795 
 area_down                 47836        0         0     87023    23774        795 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.05
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        io_phase        61  (        1 /        1 )  0.24
       area_down       657  (       10 /       13 )  4.95

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                47836        0         0     87023    23774        795 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
        io_phase        60  (        0 /        0 )  0.11


# Optimization Runtime Summary: 
                       Step    Elapsed Time(s)         Runtime(s)   WNS(ps)           TNS(ps)           CELL AREA         NET AREA          Leakage Power     Dynamic Power  
##***************************************************************************************************************************************************************
##                     INIT         0 (0.0  %)         0 (0.0  %)   0.0               0                 33670             14123             822            NA             
##                 TPS_OPTO        17 (37.0 %)        16 (19.8 %)   0.0               0                 33664             14123             802            NA             
##            CRR_AREA_OPTO         8 (17.4 %)        26 (32.1 %)   0.0               0                 33663             14123             821            NA             
##             MT_AREA_OPTO        14 (30.4 %)        29 (35.8 %)   0.0               0                 33751             14107             814            NA             
##        AREA_RECLAIM_OPTO         6 (13.0 %)         6 (7.4  %)   0.0               0                 33729             14106             795            NA             
##***************************************************************************************************************************************************************
                                   46                   81 
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'picorv32'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 15> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 26 2025  02:42:33 pm
  Module:                 picorv32
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin CDN_MBIT_genblk1.pcpi_mul_rd_reg[44]_MB_genblk1.pcpi_mul_rd_reg[45]_MB_genblk1.pcpi_mul_rd_reg[46]_MB_genblk1.pcpi_mul_rd_reg[47]/CK->D2
          Group: clk
     Startpoint: (R) CDN_MBIT_genblk1.pcpi_mul_rs2_reg[23]_MB_genblk1.pcpi_mul_rs2_reg[29]_MB_genblk1.pcpi_mul_rs2_reg[31]_MB_genblk1.pcpi_mul_rs2_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) CDN_MBIT_genblk1.pcpi_mul_rd_reg[44]_MB_genblk1.pcpi_mul_rd_reg[45]_MB_genblk1.pcpi_mul_rd_reg[46]_MB_genblk1.pcpi_mul_rd_reg[47]/D2
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+     250 (I)      250 (I) 
           Arrival:=    4250          250     
                                              
             Setup:-     117                  
       Uncertainty:-      15                  
     Required Time:=    4118                  
      Launch Clock:-     250                  
         Data Path:-    3868                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                              Timing Point                                                               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  CDN_MBIT_genblk1.pcpi_mul_rs2_reg[23]_MB_genblk1.pcpi_mul_rs2_reg[29]_MB_genblk1.pcpi_mul_rs2_reg[31]_MB_genblk1.pcpi_mul_rs2_reg[6]/CK -       -      R     (arrival)     29    -    40     0     250    (-,-) 
  CDN_MBIT_genblk1.pcpi_mul_rs2_reg[23]_MB_genblk1.pcpi_mul_rs2_reg[29]_MB_genblk1.pcpi_mul_rs2_reg[31]_MB_genblk1.pcpi_mul_rs2_reg[6]/Q2 -       CK->Q2 F     DFF4X2         1  3.8    64   344     594    (-,-) 
  fopt95156/Y                                                                                                                             -       A->Y   R     CLKINVX6       4  8.2    45    52     646    (-,-) 
  fopt95137/Y                                                                                                                             -       A->Y   F     CLKINVX6       3  4.7    37    44     690    (-,-) 
  fopt95128/Y                                                                                                                             -       A->Y   F     BUFX2          7  7.9   115   130     820    (-,-) 
  fopt95126/Y                                                                                                                             -       A->Y   R     INVX1          2  2.8    84   106     925    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g15807/Y                                                                                                   -       A->Y   R     XOR2XL         2  3.0   123   225    1151    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g15721/Y                                                                                                   -       A->Y   F     INVXL          1  1.8   112   137    1288    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g15214/Y                                                                                                   -       A0N->Y F     OAI2BB1XL      1  2.4   274   246    1534    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_cdnfadd_030_5/S                                                                                            -       A->S   R     ADDFX1         1  2.4    79   414    1948    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_cdnfadd_030_9/S                                                                                            -       A->S   F     ADDFX1         1  2.4    87   349    2297    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_cdnfadd_030_12/S                                                                                           -       A->S   R     ADDFX1         1  2.4    78   325    2622    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_cdnfadd_030_13/S                                                                                           -       CI->S  F     ADDFHX2        2  4.5    97   339    2961    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14577/Y                                                                                                   -       B->Y   R     NAND2X2        3  5.0    82    90    3051    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14491/Y                                                                                                   -       A0->Y  F     OAI21X2        1  3.0   132   146    3196    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14449/Y                                                                                                   -       B0->Y  R     AOI21X4        1  3.2    77   106    3303    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14436/Y                                                                                                   -       B0->Y  F     OAI2BB1X4      1  4.5   106   115    3418    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14423/Y                                                                                                   -       B->Y   R     NOR2X8         5  9.4    87    94    3512    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g17428/Y                                                                                                   -       B->Y   F     NOR2BX2        2  4.5    83    90    3602    (-,-) 
  fopt/Y                                                                                                                                  -       A->Y   F     BUFX6          3  4.4    37   102    3704    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14382/Y                                                                                                   -       B1->Y  R     AOI221X1       1  2.0   213   178    3882    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14356/Y                                                                                                   -       B->Y   R     XOR2XL         1  1.8    80   237    4118    (-,-) 
  CDN_MBIT_genblk1.pcpi_mul_rd_reg[44]_MB_genblk1.pcpi_mul_rd_reg[45]_MB_genblk1.pcpi_mul_rd_reg[46]_MB_genblk1.pcpi_mul_rd_reg[47]/D2    <<<     -      R     DFF4X1         1    -     -     0    4118    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 16> report_area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 26 2025  02:42:48 pm
  Module:                 picorv32
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
picorv32               9755  33729.066 14106.466    47835.532 
@genus:root: 17> report_gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 26 2025  02:42:48 pm
  Module:                 picorv32
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                      
    Gate         Instances    Area        Library    
-----------------------------------------------------
ADDFHX1                 30    225.720    slow_vdd1v0 
ADDFHX2                 11     90.288    slow_vdd1v0 
ADDFHXL                 54    406.296    slow_vdd1v0 
ADDFX1                 274   1405.620    slow_vdd1v0 
ADDFX2                   1      7.866    slow_vdd1v0 
ADDFXL                 110    752.400    slow_vdd1v0 
ADDHX1                   6     22.572    slow_vdd1v0 
ADDHX4                   7     50.274    slow_vdd1v0 
ADDHXL                   9     43.092    slow_vdd1v0 
AND2X1                  43     58.824    slow_vdd1v0 
AND2X2                   4      6.840    slow_vdd1v0 
AND2X4                  28     76.608    slow_vdd1v0 
AND2X6                   4     15.048    slow_vdd1v0 
AND2X8                   1      4.446    slow_vdd1v0 
AND2XL                 437    597.816    slow_vdd1v0 
AND3X1                   4      9.576    slow_vdd1v0 
AND3X4                   5     15.390    slow_vdd1v0 
AND3X6                   3     13.338    slow_vdd1v0 
AND3XL                  16     32.832    slow_vdd1v0 
AND4X2                   1      3.078    slow_vdd1v0 
AND4X4                   2      7.524    slow_vdd1v0 
AND4X6                   1      5.814    slow_vdd1v0 
AND4XL                  22     52.668    slow_vdd1v0 
AO21X1                  12     28.728    slow_vdd1v0 
AO21X2                   5     13.680    slow_vdd1v0 
AO21X4                   2      6.840    slow_vdd1v0 
AO21XL                  80    191.520    slow_vdd1v0 
AO22X1                   6     16.416    slow_vdd1v0 
AO22X4                   1      3.762    slow_vdd1v0 
AO22XL                 233    637.488    slow_vdd1v0 
AOI211X1                14     33.516    slow_vdd1v0 
AOI211X2                 1      3.420    slow_vdd1v0 
AOI211XL                32     65.664    slow_vdd1v0 
AOI21X1                 31     53.010    slow_vdd1v0 
AOI21X2                 21     57.456    slow_vdd1v0 
AOI21X4                 21    107.730    slow_vdd1v0 
AOI21XL                134    229.140    slow_vdd1v0 
AOI221X1               210    502.740    slow_vdd1v0 
AOI222X1                92    283.176    slow_vdd1v0 
AOI22X1                536   1099.872    slow_vdd1v0 
AOI22X2                 11     41.382    slow_vdd1v0 
AOI22X4                  2     12.312    slow_vdd1v0 
AOI22XL                212    435.024    slow_vdd1v0 
AOI2BB1X1               23     47.196    slow_vdd1v0 
AOI2BB1X2               29     89.262    slow_vdd1v0 
AOI2BB1X4               13     53.352    slow_vdd1v0 
AOI2BB1XL               73    149.796    slow_vdd1v0 
AOI31X1                 24     49.248    slow_vdd1v0 
AOI31X2                  1      3.420    slow_vdd1v0 
AOI32X2                  2      8.892    slow_vdd1v0 
BUFX12                   7     35.910    slow_vdd1v0 
BUFX16                   3     20.520    slow_vdd1v0 
BUFX2                  152    259.920    slow_vdd1v0 
BUFX3                   19     38.988    slow_vdd1v0 
BUFX4                    1      2.394    slow_vdd1v0 
BUFX6                   24     73.872    slow_vdd1v0 
CLKAND2X12               2     15.048    slow_vdd1v0 
CLKAND2X2               19     38.988    slow_vdd1v0 
CLKAND2X3               28     86.184    slow_vdd1v0 
CLKAND2X4                2      6.840    slow_vdd1v0 
CLKBUFX12                3     15.390    slow_vdd1v0 
CLKBUFX16                2     13.680    slow_vdd1v0 
CLKBUFX20              234   1920.672    slow_vdd1v0 
CLKINVX12               19     77.976    slow_vdd1v0 
CLKINVX16                6     32.832    slow_vdd1v0 
CLKINVX20                1      6.498    slow_vdd1v0 
CLKINVX4                27     46.170    slow_vdd1v0 
CLKINVX6                26     62.244    slow_vdd1v0 
CLKINVX8                20     61.560    slow_vdd1v0 
CLKMX2X2                 2      6.156    slow_vdd1v0 
CLKMX2X3                 5     20.520    slow_vdd1v0 
CLKMX2X4                31    127.224    slow_vdd1v0 
CLKXOR2X1               17     46.512    slow_vdd1v0 
DFF2X1      (++)         3     36.936    slow_vdd1v0 
DFF2X2      (++)        23    314.640    slow_vdd1v0 
DFF4X1      (++)       459  10674.504    slow_vdd1v0 
DFF4X2      (++)        20    519.840    slow_vdd1v0 
DFFHQX4                  1      8.208    slow_vdd1v0 
DFFQXL                   4     21.888    slow_vdd1v0 
DFFX2                    1      8.208    slow_vdd1v0 
DFFXL                    1      7.524    slow_vdd1v0 
INVX1                   64     43.776    slow_vdd1v0 
INVX2                   90     92.340    slow_vdd1v0 
INVX3                   45     61.560    slow_vdd1v0 
INVXL                  496    339.264    slow_vdd1v0 
MX2X1                   21     50.274    slow_vdd1v0 
MX2XL                  309    739.746    slow_vdd1v0 
MX3XL                    1      4.788    slow_vdd1v0 
MXI2X1                 174    476.064    slow_vdd1v0 
MXI2X2                  43    191.178    slow_vdd1v0 
MXI2XL                  26     62.244    slow_vdd1v0 
NAND2BX1               117    160.056    slow_vdd1v0 
NAND2BX2                17     40.698    slow_vdd1v0 
NAND2BX4                 7     26.334    slow_vdd1v0 
NAND2BXL               190    259.920    slow_vdd1v0 
NAND2X1                298    305.748    slow_vdd1v0 
NAND2X2                 60    102.600    slow_vdd1v0 
NAND2X4                 34    116.280    slow_vdd1v0 
NAND2X6                 12     57.456    slow_vdd1v0 
NAND2X8                  3     16.416    slow_vdd1v0 
NAND2XL                212    217.512    slow_vdd1v0 
NAND3BX1                20     41.040    slow_vdd1v0 
NAND3BX2                 1      3.078    slow_vdd1v0 
NAND3X1                290    495.900    slow_vdd1v0 
NAND3X2                  2      5.472    slow_vdd1v0 
NAND3X4                  4     19.152    slow_vdd1v0 
NAND3X6                  2     14.364    slow_vdd1v0 
NAND3XL                  5      8.550    slow_vdd1v0 
NAND4BBX2                1      5.472    slow_vdd1v0 
NAND4X2                  4     15.048    slow_vdd1v0 
NOR2BX1                 38     51.984    slow_vdd1v0 
NOR2BX2                 13     35.568    slow_vdd1v0 
NOR2BX4                  9     33.858    slow_vdd1v0 
NOR2BXL                114    194.940    slow_vdd1v0 
NOR2X1                 159    163.134    slow_vdd1v0 
NOR2X2                  72    123.120    slow_vdd1v0 
NOR2X4                  55    169.290    slow_vdd1v0 
NOR2X6                  16     65.664    slow_vdd1v0 
NOR2X8                  19    103.968    slow_vdd1v0 
NOR2XL                 279    286.254    slow_vdd1v0 
NOR3BX1                  6     12.312    slow_vdd1v0 
NOR3BX4                  1      5.814    slow_vdd1v0 
NOR3BXL                 18     36.936    slow_vdd1v0 
NOR3X1                  16     27.360    slow_vdd1v0 
NOR3X2                   3      8.208    slow_vdd1v0 
NOR3X4                   4     20.520    slow_vdd1v0 
NOR3X6                   1      7.182    slow_vdd1v0 
NOR3XL                  49     83.790    slow_vdd1v0 
NOR4BX1                  2      4.788    slow_vdd1v0 
NOR4X1                  39     66.690    slow_vdd1v0 
NOR4X2                   7     23.940    slow_vdd1v0 
NOR4X4                   1      6.498    slow_vdd1v0 
OA21X1                   9     18.468    slow_vdd1v0 
OA21X2                   1      3.078    slow_vdd1v0 
OA21X4                   3     11.286    slow_vdd1v0 
OA21XL                  28     76.608    slow_vdd1v0 
OA22X1                  18     43.092    slow_vdd1v0 
OA22X4                   1      4.104    slow_vdd1v0 
OA22XL                  15     46.170    slow_vdd1v0 
OAI211X1                51     87.210    slow_vdd1v0 
OAI211X2                 2      8.208    slow_vdd1v0 
OAI21X1                117    200.070    slow_vdd1v0 
OAI21X2                 31     95.418    slow_vdd1v0 
OAI21X4                 23    110.124    slow_vdd1v0 
OAI21XL                108    184.680    slow_vdd1v0 
OAI221X1                11     26.334    slow_vdd1v0 
OAI221X2                 5     23.940    slow_vdd1v0 
OAI221XL                 1      3.078    slow_vdd1v0 
OAI22X1                317    650.484    slow_vdd1v0 
OAI22X2                116    396.720    slow_vdd1v0 
OAI22X4                 13     84.474    slow_vdd1v0 
OAI22XL                 19     38.988    slow_vdd1v0 
OAI2BB1X1               22     37.620    slow_vdd1v0 
OAI2BB1X2                4     12.312    slow_vdd1v0 
OAI2BB1X4                7     31.122    slow_vdd1v0 
OAI2BB1XL              191    391.932    slow_vdd1v0 
OAI2BB2X1                6     24.624    slow_vdd1v0 
OAI2BB2X2                1      5.472    slow_vdd1v0 
OAI2BB2XL                3     11.286    slow_vdd1v0 
OAI31X1                  2      4.104    slow_vdd1v0 
OAI31X2                  3     11.286    slow_vdd1v0 
OAI31X4                  2     13.680    slow_vdd1v0 
OAI31XL                  8     19.152    slow_vdd1v0 
OAI32X1                 10     23.940    slow_vdd1v0 
OAI33X1                  1      2.736    slow_vdd1v0 
OR2X1                   41     56.088    slow_vdd1v0 
OR2X2                   13     22.230    slow_vdd1v0 
OR2X4                    8     21.888    slow_vdd1v0 
OR2X6                    5     18.810    slow_vdd1v0 
OR2XL                  213    291.384    slow_vdd1v0 
OR3X1                    5     10.260    slow_vdd1v0 
OR3X2                    1      2.394    slow_vdd1v0 
OR3X4                    4     12.312    slow_vdd1v0 
OR3XL                   44     90.288    slow_vdd1v0 
OR4X1                   16     32.832    slow_vdd1v0 
OR4X2                    1      3.420    slow_vdd1v0 
OR4XL                   54    147.744    slow_vdd1v0 
TLATNTSCAX2             58    376.884    slow_vdd1v0 
XNOR2X1                 13     31.122    slow_vdd1v0 
XNOR2XL                255    697.680    slow_vdd1v0 
XOR2XL                 347    949.392    slow_vdd1v0 
XOR3X1                   3     22.572    slow_vdd1v0 
-----------------------------------------------------
total                 9755  33729.066                

(++) : Multibit gate, use report multibit_inferencing command for detailed report.

                                                        
            Type             Instances    Area   Area % 
--------------------------------------------------------
sequential                         512 11591.748   34.4 
inverter                           794   824.220    2.4 
buffer                             445  2381.346    7.1 
clock_gating_integrated_cell        58   376.884    1.1 
logic                             7946 18554.868   55.0 
physical_cells                       0     0.000    0.0 
--------------------------------------------------------
total                             9755 33729.066  100.0 

@genus:root: 18> report_clock_gating
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 26 2025  02:42:49 pm
  Module:                 picorv32
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances       58  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances          58  100.00                     83.32  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops               447   87.30                     87.97  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops            447   87.30                         -  
 Total Ungated Flip-flops           65   12.70                         -  
 Enable not found                   61   93.85                         -  
 Register bank width too small       4    6.15                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  512  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
4-bit     479        1916     416 (86.85%) 63 (13.15%) 
2-bit     26         52       24 (92.31%)  2 (7.69%)   
1-bit     7          7        7 (100.00%)  0 (0.00%)   
-------------------------------------------------------


58
@genus:root: 19> report_power
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Instance: /picorv32
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     2.30912e-07  2.67469e-04  5.53657e-05  3.23066e-04  14.27%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     5.76359e-07  1.91767e-04  1.70586e-03  1.89820e-03  83.85%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     6.73417e-09  3.53640e-05  7.15931e-06  4.25300e-05   1.88%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     8.14005e-07  4.94600e-04  1.76838e-03  2.26380e-03 100.00%
  Percentage           0.04%       21.85%       78.12%      100.00% 100.00%
  -------------------------------------------------------------------------
@genus:root: 20> write_hdl> design.v
@genus:root: 21> write_sdc> constarints.sd
Finished SDC export (command execution time mm:ss (real) = 00:01).
@genus:root: 22> write_script>constraints.g
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

@genus:root: 23> write_design -innovus  picorv32
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'picorv32' to genus_invs_des/genus...
%# Begin write_design (02/26 14:42:58, mem=1434.62M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File genus_invs_des/genus.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file genus_invs_des/genus.default_emulate_constraint_mode.sdc has been written
Info: file genus_invs_des/genus.default_emulate_constraint_mode.sdc has been written

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source genus_invs_des/genus.invs_setup.tcl in an Innovus session.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'picorv32' (command execution time mm:ss cpu = 00:05, real = 00:08).
.
%# End write_design (02/26 14:43:06, total cpu=10:00:05, real=10:00:08, peak res=1046.60M, current mem=1436.62M)
@genus:root: 24> exit

Lic Summary:
[14:43:21.237544] Cdslmd servers: tracker05
[14:43:21.237562] Feature usage summary:
[14:43:21.237563] Genus_Synthesis

Normal exit.