# multiplier_4x4
4x4 CMOS multiplier designed in Cadence Virtuoso (gpdk045) featuring a hierarchically optimized full-adder array. Includes transistor-level sizing, automated Spectre testbenches for timing, power, and energy characterization, and scalability for high-performance arithmetic architectures.
