

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'
================================================================
* Date:           Wed Sep 28 12:33:52 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        sysArray_complex
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.736 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  54.000 ns|  54.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_VITIS_LOOP_42_2  |       16|       16|         1|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 4 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 5 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %c"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i.preheader"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [sysArray_complex/sysArray.cpp:41]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.63ns)   --->   "%icmp_ln41 = icmp_eq  i5 %indvar_flatten_load, i5 16" [sysArray_complex/sysArray.cpp:41]   --->   Operation 13 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln41_1 = add i5 %indvar_flatten_load, i5 1" [sysArray_complex/sysArray.cpp:41]   --->   Operation 14 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.preheader.i, void %PE_Array.exit.exitStub" [sysArray_complex/sysArray.cpp:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [sysArray_complex/sysArray.cpp:42]   --->   Operation 16 'load' 'c_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_load = load i3 %r" [sysArray_complex/sysArray.cpp:41]   --->   Operation 17 'load' 'r_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_VITIS_LOOP_42_2_str"   --->   Operation 18 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.49ns)   --->   "%icmp_ln42 = icmp_eq  i3 %c_load, i3 4" [sysArray_complex/sysArray.cpp:42]   --->   Operation 20 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln41 = select i1 %icmp_ln42, i3 0, i3 %c_load" [sysArray_complex/sysArray.cpp:41]   --->   Operation 21 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln41 = add i3 %r_load, i3 1" [sysArray_complex/sysArray.cpp:41]   --->   Operation 22 'add' 'add_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln41_1 = select i1 %icmp_ln42, i3 %add_ln41, i3 %r_load" [sysArray_complex/sysArray.cpp:41]   --->   Operation 23 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i3 %select_ln41_1" [sysArray_complex/sysArray.cpp:41]   --->   Operation 24 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c_cast = zext i3 %select_ln41" [sysArray_complex/sysArray.cpp:41]   --->   Operation 26 'zext' 'c_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [sysArray_complex/sysArray.cpp:42]   --->   Operation 27 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pe_array_pe_a_pass_0_addr = getelementptr i32 %pe_array_pe_a_pass_0, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 28 'getelementptr' 'pe_array_pe_a_pass_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pe_array_pe_a_pass_1_addr = getelementptr i32 %pe_array_pe_a_pass_1, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 29 'getelementptr' 'pe_array_pe_a_pass_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pe_array_pe_a_pass_2_addr = getelementptr i32 %pe_array_pe_a_pass_2, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 30 'getelementptr' 'pe_array_pe_a_pass_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pe_array_pe_a_pass_3_addr = getelementptr i32 %pe_array_pe_a_pass_3, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 31 'getelementptr' 'pe_array_pe_a_pass_3_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pe_array_pe_b_pass_0_addr = getelementptr i32 %pe_array_pe_b_pass_0, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 32 'getelementptr' 'pe_array_pe_b_pass_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pe_array_pe_b_pass_1_addr = getelementptr i32 %pe_array_pe_b_pass_1, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 33 'getelementptr' 'pe_array_pe_b_pass_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pe_array_pe_b_pass_2_addr = getelementptr i32 %pe_array_pe_b_pass_2, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 34 'getelementptr' 'pe_array_pe_b_pass_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_addr = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 35 'getelementptr' 'pe_array_pe_val_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_addr = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 36 'getelementptr' 'pe_array_pe_val_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_addr = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 37 'getelementptr' 'pe_array_pe_val_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_addr = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 %c_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 38 'getelementptr' 'pe_array_pe_val_3_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "%switch_ln12 = switch i2 %trunc_ln41, void %branch23, i2 0, void %branch20, i2 1, void %branch21, i2 2, void %branch22" [sysArray_complex/sysArray.cpp:12]   --->   Operation 39 'switch' 'switch_ln12' <Predicate = (!icmp_ln41)> <Delay = 0.65>
ST_1 : Operation 40 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_2_addr" [sysArray_complex/sysArray.cpp:12]   --->   Operation 40 'store' 'store_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split.i157389" [sysArray_complex/sysArray.cpp:12]   --->   Operation 41 'br' 'br_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_1_addr" [sysArray_complex/sysArray.cpp:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split.i157389" [sysArray_complex/sysArray.cpp:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_0_addr" [sysArray_complex/sysArray.cpp:12]   --->   Operation 44 'store' 'store_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split.i157389" [sysArray_complex/sysArray.cpp:12]   --->   Operation 45 'br' 'br_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_3_addr" [sysArray_complex/sysArray.cpp:12]   --->   Operation 46 'store' 'store_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split.i157389" [sysArray_complex/sysArray.cpp:12]   --->   Operation 47 'br' 'br_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "%switch_ln13 = switch i2 %trunc_ln41, void %.split.i157273505, i2 0, void %branch44, i2 1, void %branch45, i2 2, void %branch46" [sysArray_complex/sysArray.cpp:13]   --->   Operation 48 'switch' 'switch_ln13' <Predicate = (!icmp_ln41)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_2_addr" [sysArray_complex/sysArray.cpp:13]   --->   Operation 49 'store' 'store_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split.i157273505" [sysArray_complex/sysArray.cpp:13]   --->   Operation 50 'br' 'br_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_1_addr" [sysArray_complex/sysArray.cpp:13]   --->   Operation 51 'store' 'store_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split.i157273505" [sysArray_complex/sysArray.cpp:13]   --->   Operation 52 'br' 'br_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_0_addr" [sysArray_complex/sysArray.cpp:13]   --->   Operation 53 'store' 'store_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split.i157273505" [sysArray_complex/sysArray.cpp:13]   --->   Operation 54 'br' 'br_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "%switch_ln14 = switch i2 %trunc_ln41, void %branch119, i2 0, void %branch116, i2 1, void %branch117, i2 2, void %branch118" [sysArray_complex/sysArray.cpp:14]   --->   Operation 55 'switch' 'switch_ln14' <Predicate = (!icmp_ln41)> <Delay = 0.65>
ST_1 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i2 %pe_array_pe_val_2_addr" [sysArray_complex/sysArray.cpp:14]   --->   Operation 56 'store' 'store_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split.i157273505640" [sysArray_complex/sysArray.cpp:14]   --->   Operation 57 'br' 'br_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i2 %pe_array_pe_val_1_addr" [sysArray_complex/sysArray.cpp:14]   --->   Operation 58 'store' 'store_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split.i157273505640" [sysArray_complex/sysArray.cpp:14]   --->   Operation 59 'br' 'br_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i2 %pe_array_pe_val_0_addr" [sysArray_complex/sysArray.cpp:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split.i157273505640" [sysArray_complex/sysArray.cpp:14]   --->   Operation 61 'br' 'br_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i2 %pe_array_pe_val_3_addr" [sysArray_complex/sysArray.cpp:14]   --->   Operation 62 'store' 'store_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split.i157273505640" [sysArray_complex/sysArray.cpp:14]   --->   Operation 63 'br' 'br_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.57ns)   --->   "%add_ln42 = add i3 %select_ln41, i3 1" [sysArray_complex/sysArray.cpp:42]   --->   Operation 64 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln41 = store i5 %add_ln41_1, i5 %indvar_flatten" [sysArray_complex/sysArray.cpp:41]   --->   Operation 65 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln41 = store i3 %select_ln41_1, i3 %r" [sysArray_complex/sysArray.cpp:41]   --->   Operation 66 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln42 = store i3 %add_ln42, i3 %c" [sysArray_complex/sysArray.cpp:42]   --->   Operation 67 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i.preheader"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	'alloca' operation ('c') [12]  (0 ns)
	'load' operation ('c_load', sysArray_complex/sysArray.cpp:42) on local variable 'c' [26]  (0 ns)
	'icmp' operation ('icmp_ln42', sysArray_complex/sysArray.cpp:42) [30]  (0.5 ns)
	'select' operation ('select_ln41', sysArray_complex/sysArray.cpp:41) [31]  (0.278 ns)
	'add' operation ('add_ln42', sysArray_complex/sysArray.cpp:42) [88]  (0.572 ns)
	'store' operation ('store_ln42', sysArray_complex/sysArray.cpp:42) of variable 'add_ln42', sysArray_complex/sysArray.cpp:42 on local variable 'c' [91]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
