
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)


-- Parsing `./Perifericos/ControladorMatrizLed.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: ./Perifericos/ControladorMatrizLed.v
Parsing Verilog input from `./Perifericos/ControladorMatrizLed.v' to AST representation.
Generating RTLIL representation for module `\ControladorMatrizLed'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/uart.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: ./Perifericos/uart.v
Parsing Verilog input from `./Perifericos/uart.v' to AST representation.
Generating RTLIL representation for module `\BaudClock'.
Generating RTLIL representation for module `\serialTX'.
Generating RTLIL representation for module `\serialRX'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/flashSPI.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: ./Perifericos/flashSPI.v
Parsing Verilog input from `./Perifericos/flashSPI.v' to AST representation.
Generating RTLIL representation for module `\flashSPI'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/utilidades.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: ./Perifericos/utilidades.v
Parsing Verilog input from `./Perifericos/utilidades.v' to AST representation.
Generating RTLIL representation for module `\asciiTo8x8_'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/flashcache.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: ./Perifericos/flashcache.v
Parsing Verilog input from `./Perifericos/flashcache.v' to AST representation.
Generating RTLIL representation for module `\Icache'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/leon_vga.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: ./Perifericos/leon_vga.v
Parsing Verilog input from `./Perifericos/leon_vga.v' to AST representation.
Generating RTLIL representation for module `\VGA'.
Generating RTLIL representation for module `\sync_vga'.
Successfully finished Verilog frontend.

-- Parsing `./Debugger/DebugModule.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: ./Debugger/DebugModule.v
Parsing Verilog input from `./Debugger/DebugModule.v' to AST representation.
Generating RTLIL representation for module `\DebugModule'.
Successfully finished Verilog frontend.

-- Parsing `./Debugger/dtm.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: ./Debugger/dtm.v
Parsing Verilog input from `./Debugger/dtm.v' to AST representation.
Generating RTLIL representation for module `\DTM'.
Successfully finished Verilog frontend.

-- Parsing `./Procesador/ALU.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: ./Procesador/ALU.v
Parsing Verilog input from `./Procesador/ALU.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Successfully finished Verilog frontend.

-- Parsing `./Procesador/CoreLeon.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: ./Procesador/CoreLeon.v
Parsing Verilog input from `./Procesador/CoreLeon.v' to AST representation.
Generating RTLIL representation for module `\CoreLeon'.
Successfully finished Verilog frontend.

-- Parsing `./Procesador/interfaz_mem.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: ./Procesador/interfaz_mem.v
Parsing Verilog input from `./Procesador/interfaz_mem.v' to AST representation.
Generating RTLIL representation for module `\StoretoMEM'.
Generating RTLIL representation for module `\LoadfromMEM'.
Successfully finished Verilog frontend.

-- Parsing `./Procesador/registros_32.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: ./Procesador/registros_32.v
Parsing Verilog input from `./Procesador/registros_32.v' to AST representation.
Generating RTLIL representation for module `\registros'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/UKPtoRVLeon/UKPtoRVLeon.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: ./Perifericos/UKPtoRVLeon/UKPtoRVLeon.v
Parsing Verilog input from `./Perifericos/UKPtoRVLeon/UKPtoRVLeon.v' to AST representation.
Generating RTLIL representation for module `\UKPtoRVLeon'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/UKPtoRVLeon/hid_reader.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: ./Perifericos/UKPtoRVLeon/hid_reader.v
Parsing Verilog input from `./Perifericos/UKPtoRVLeon/hid_reader.v' to AST representation.
Generating RTLIL representation for module `\hid_reader'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/UKPtoRVLeon/usb_hid_host.v' using frontend `verilog' --

15. Executing Verilog-2005 frontend: ./Perifericos/UKPtoRVLeon/usb_hid_host.v
Parsing Verilog input from `./Perifericos/UKPtoRVLeon/usb_hid_host.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./Perifericos/UKPtoRVLeon/usb_hid_host.v:325)
Warning: Yosys has only limited support for tri-state logic at the moment. (./Perifericos/UKPtoRVLeon/usb_hid_host.v:326)
Generating RTLIL representation for module `\usb_hid_host'.
Generating RTLIL representation for module `\ukp'.
Successfully finished Verilog frontend.

-- Parsing `./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v' using frontend `verilog' --

16. Executing Verilog-2005 frontend: ./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v
Parsing Verilog input from `./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v' to AST representation.
Generating RTLIL representation for module `\usb_hid_host_rom'.
Successfully finished Verilog frontend.

-- Parsing `./RVleon.v' using frontend `verilog' --

17. Executing Verilog-2005 frontend: ./RVleon.v
Parsing Verilog input from `./RVleon.v' to AST representation.
Generating RTLIL representation for module `\RVleon'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json hardware.json' --

18. Executing SYNTH_ICE40 pass.

18.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

18.2. Executing HIERARCHY pass (managing design hierarchy).

18.2.1. Finding top of design hierarchy..
root of   0 design levels: memory              
root of   4 design levels: RVleon              
root of   0 design levels: usb_hid_host_rom    
root of   1 design levels: ukp                 
root of   2 design levels: usb_hid_host        
root of   0 design levels: hid_reader          
root of   3 design levels: UKPtoRVLeon         
root of   0 design levels: registros           
root of   0 design levels: LoadfromMEM         
root of   0 design levels: StoretoMEM          
root of   1 design levels: CoreLeon            
root of   0 design levels: ALU                 
root of   2 design levels: DTM                 
root of   0 design levels: DebugModule         
root of   0 design levels: sync_vga            
root of   1 design levels: VGA                 
root of   0 design levels: Icache              
root of   0 design levels: asciiTo8x8_         
root of   0 design levels: flashSPI            
root of   0 design levels: serialRX            
root of   1 design levels: serialTX            
root of   0 design levels: BaudClock           
root of   0 design levels: ControladorMatrizLed
Automatically selected RVleon as design top module.

18.2.2. Analyzing design hierarchy..
Top module:  \RVleon
Used module:     \VGA
Used module:         \asciiTo8x8_
Used module:         \sync_vga
Used module:     \UKPtoRVLeon
Used module:         \hid_reader
Used module:         \usb_hid_host
Used module:             \ukp
Used module:                 \usb_hid_host_rom
Used module:     \serialRX
Used module:     \serialTX
Used module:         \BaudClock
Used module:     \ControladorMatrizLed
Used module:     \memory
Used module:     \flashSPI
Used module:     \Icache
Used module:     \DTM
Used module:     \DebugModule
Used module:     \CoreLeon
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Parameter 1 (\BAUD) = 115200
Parameter 2 (\CLK_GEN) = 12000000

18.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\BaudClock'.
Parameter 1 (\BAUD) = 115200
Parameter 2 (\CLK_GEN) = 12000000
Generating RTLIL representation for module `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000'.
Parameter 1 (\TAM) = 1024

18.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter 1 (\TAM) = 1024
Generating RTLIL representation for module `$paramod\memory\TAM=1024'.
Parameter \INIT_ADDRESS = 16777216

18.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\CoreLeon'.
Parameter \INIT_ADDRESS = 16777216
Generating RTLIL representation for module `$paramod\CoreLeon\INIT_ADDRESS=16777216'.

18.2.6. Analyzing design hierarchy..
Top module:  \RVleon
Used module:     \VGA
Used module:         \asciiTo8x8_
Used module:         \sync_vga
Used module:     \UKPtoRVLeon
Used module:         \hid_reader
Used module:         \usb_hid_host
Used module:             \ukp
Used module:                 \usb_hid_host_rom
Used module:     \serialRX
Used module:     \serialTX
Used module:         $paramod\BaudClock\BAUD=115200\CLK_GEN=12000000
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=1024
Used module:     \flashSPI
Used module:     \Icache
Used module:     \DTM
Used module:     \DebugModule
Used module:     $paramod\CoreLeon\INIT_ADDRESS=16777216
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros

18.2.7. Analyzing design hierarchy..
Top module:  \RVleon
Used module:     \VGA
Used module:         \asciiTo8x8_
Used module:         \sync_vga
Used module:     \UKPtoRVLeon
Used module:         \hid_reader
Used module:         \usb_hid_host
Used module:             \ukp
Used module:                 \usb_hid_host_rom
Used module:     \serialRX
Used module:     \serialTX
Used module:         $paramod\BaudClock\BAUD=115200\CLK_GEN=12000000
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=1024
Used module:     \flashSPI
Used module:     \Icache
Used module:     \DTM
Used module:     \DebugModule
Used module:     $paramod\CoreLeon\INIT_ADDRESS=16777216
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Removing unused module `\memory'.
Removing unused module `\CoreLeon'.
Removing unused module `\BaudClock'.
Removed 3 unused modules.

18.3. Executing PROC pass (convert processes to netlists).

18.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `usb_hid_host_rom.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:10$1068'.
Removing empty process `$paramod\memory\TAM=1024.$proc$./RVleon.v:486$1316'.
Cleaned up 0 empty switches.

18.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:657$1472 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:611$1453 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:583$1442 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:492$1418 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:396$1384 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:261$1371 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:174$1347 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:152$1342 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./Procesador/CoreLeon.v:86$1321 in module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Marked 1 switch rules as full_case in process $proc$./RVleon.v:426$1116 in module RVleon.
Marked 1 switch rules as full_case in process $proc$./RVleon.v:380$1112 in module RVleon.
Marked 2 switch rules as full_case in process $proc$./RVleon.v:369$1109 in module RVleon.
Marked 2 switch rules as full_case in process $proc$./RVleon.v:350$1108 in module RVleon.
Marked 1 switch rules as full_case in process $proc$./RVleon.v:312$1106 in module RVleon.
Marked 1 switch rules as full_case in process $proc$./RVleon.v:262$1082 in module RVleon.
Marked 1 switch rules as full_case in process $proc$./RVleon.v:53$1069 in module RVleon.
Marked 17 switch rules as full_case in process $proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949 in module ukp.
Marked 1 switch rules as full_case in process $proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896 in module usb_hid_host.
Marked 3 switch rules as full_case in process $proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878 in module usb_hid_host.
Marked 2 switch rules as full_case in process $proc$./Perifericos/UKPtoRVLeon/hid_reader.v:61$864 in module hid_reader.
Marked 1 switch rules as full_case in process $proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860 in module hid_reader.
Marked 1 switch rules as full_case in process $proc$./Procesador/registros_32.v:54$720 in module registros.
Marked 1 switch rules as full_case in process $proc$./Debugger/dtm.v:155$375 in module DTM.
Marked 8 switch rules as full_case in process $proc$./Debugger/dtm.v:90$370 in module DTM.
Marked 1 switch rules as full_case in process $proc$./Debugger/dtm.v:85$369 in module DTM.
Marked 1 switch rules as full_case in process $proc$./Debugger/dtm.v:49$367 in module DTM.
Marked 1 switch rules as full_case in process $proc$./Debugger/dtm.v:35$366 in module DTM.
Marked 7 switch rules as full_case in process $proc$./Debugger/DebugModule.v:307$361 in module DebugModule.
Marked 1 switch rules as full_case in process $proc$./Debugger/DebugModule.v:302$360 in module DebugModule.
Marked 2 switch rules as full_case in process $proc$./Debugger/DebugModule.v:262$352 in module DebugModule.
Marked 2 switch rules as full_case in process $proc$./Debugger/DebugModule.v:245$345 in module DebugModule.
Marked 3 switch rules as full_case in process $proc$./Debugger/DebugModule.v:227$338 in module DebugModule.
Marked 1 switch rules as full_case in process $proc$./Debugger/DebugModule.v:209$336 in module DebugModule.
Marked 1 switch rules as full_case in process $proc$./Debugger/DebugModule.v:175$323 in module DebugModule.
Marked 1 switch rules as full_case in process $proc$./Debugger/DebugModule.v:143$313 in module DebugModule.
Marked 1 switch rules as full_case in process $proc$./Debugger/DebugModule.v:113$307 in module DebugModule.
Marked 1 switch rules as full_case in process $proc$./Debugger/DebugModule.v:61$290 in module DebugModule.
Marked 2 switch rules as full_case in process $proc$./Perifericos/leon_vga.v:255$275 in module sync_vga.
Marked 2 switch rules as full_case in process $proc$./Perifericos/leon_vga.v:240$264 in module sync_vga.
Removed 1 dead cases from process $proc$./Perifericos/leon_vga.v:183$235 in module VGA.
Marked 1 switch rules as full_case in process $proc$./Perifericos/leon_vga.v:183$235 in module VGA.
Marked 1 switch rules as full_case in process $proc$./Perifericos/leon_vga.v:160$234 in module VGA.
Marked 3 switch rules as full_case in process $proc$./Perifericos/flashcache.v:128$128 in module Icache.
Removed 1 dead cases from process $proc$./Perifericos/flashcache.v:103$117 in module Icache.
Marked 3 switch rules as full_case in process $proc$./Perifericos/flashcache.v:103$117 in module Icache.
Marked 1 switch rules as full_case in process $proc$./Perifericos/utilidades.v:9$69 in module asciiTo8x8_.
Marked 2 switch rules as full_case in process $proc$./Perifericos/flashSPI.v:47$61 in module flashSPI.
Marked 1 switch rules as full_case in process $proc$./Perifericos/uart.v:169$45 in module serialRX.
Marked 2 switch rules as full_case in process $proc$./Perifericos/uart.v:136$34 in module serialRX.
Marked 1 switch rules as full_case in process $proc$./Perifericos/uart.v:119$33 in module serialRX.
Marked 1 switch rules as full_case in process $proc$./Perifericos/uart.v:88$22 in module serialTX.
Marked 1 switch rules as full_case in process $proc$./Perifericos/uart.v:72$20 in module serialTX.
Marked 1 switch rules as full_case in process $proc$./Perifericos/uart.v:62$19 in module serialTX.
Marked 1 switch rules as full_case in process $proc$./Perifericos/uart.v:29$1284 in module $paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.
Marked 2 switch rules as full_case in process $proc$./Perifericos/ControladorMatrizLed.v:41$4 in module ControladorMatrizLed.
Marked 1 switch rules as full_case in process $proc$./Perifericos/ControladorMatrizLed.v:24$1 in module ControladorMatrizLed.
Removed a total of 2 dead cases.

18.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 137 assignments to connections.

18.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:603$1510'.
  Set init value: \dbg_cause = 3'000
Found init rule in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:602$1509'.
  Set init value: \dbg_ebreakm = 1'0
Found init rule in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:602$1508'.
  Set init value: \dbg_step = 1'0
Found init rule in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:601$1507'.
  Set init value: \dbg_resumeack = 1'0
Found init rule in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:601$1506'.
  Set init value: \dbg_mode = 1'0
Found init rule in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:106$1505'.
  Set init value: \FD_nop = 1'1
Found init rule in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:73$1504'.
  Set init value: \pc = 16777216
Found init rule in `\RVleon.$proc$./RVleon.v:424$1124'.
  Set init value: \vga_sel_mode = 1'0
Found init rule in `\RVleon.$proc$./RVleon.v:422$1123'.
  Set init value: \vga_color_txt = 8'00000000
Found init rule in `\RVleon.$proc$./RVleon.v:421$1122'.
  Set init value: \vga_color_bkn = 8'11111111
Found init rule in `\RVleon.$proc$./RVleon.v:368$1121'.
  Set init value: \rx_readed = 1'1
Found init rule in `\RVleon.$proc$./RVleon.v:52$1119'.
  Set init value: \Espera = 9'000000000
Found init rule in `\RVleon.$proc$./RVleon.v:51$1118'.
  Set init value: \rst = 1'1
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:148$1064'.
  Set init value: \data = 8'00000000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:147$1063'.
  Set init value: \bitadr = 7'0000000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:146$1062'.
  Set init value: \interval = 14'00000000000000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:145$1061'.
  Set init value: \lb4 = 4'0000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:144$1060'.
  Set init value: \timing = 3'000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:143$1059'.
  Set init value: \pc = 14'00000000000000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:141$1058'.
  Set init value: \sb = 8'00000000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:140$1057'.
  Set init value: \wk = 8'00000000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:139$1056'.
  Set init value: \state = 4'0000
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:138$1055'.
  Set init value: \mbit = 2'00
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:137$1054'.
  Set init value: \record1 = 1'0
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:137$1053'.
  Set init value: \bank = 1'0
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1052'.
  Set init value: \dmis = 1'0
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1051'.
  Set init value: \nak = 1'0
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1050'.
  Set init value: \cond = 1'0
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1049'.
  Set init value: \um = 1'0
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1048'.
  Set init value: \up = 1'0
Found init rule in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1047'.
  Set init value: \inst_ready = 1'0
Found init rule in `\DTM.$proc$./Debugger/dtm.v:21$376'.
  Set init value: \dtm_dbyte = 4'0001
Found init rule in `\DebugModule.$proc$./Debugger/DebugModule.v:226$365'.
  Set init value: \abstractcs_cmderr = 2'00
Found init rule in `\DebugModule.$proc$./Debugger/DebugModule.v:112$364'.
  Set init value: \dm_havereset = 1'0
Found init rule in `\DebugModule.$proc$./Debugger/DebugModule.v:112$363'.
  Set init value: \hart_rst_prv = 1'0
Found init rule in `\sync_vga.$proc$./Perifericos/leon_vga.v:226$279'.
  Set init value: \o_vcnt = 10'0000000000
Found init rule in `\sync_vga.$proc$./Perifericos/leon_vga.v:225$278'.
  Set init value: \o_hcnt = 10'0000000000
Found init rule in `\VGA.$proc$./Perifericos/leon_vga.v:146$260'.
  Set init value: \px_rst1 = 1'1
Found init rule in `\VGA.$proc$./Perifericos/leon_vga.v:146$259'.
  Set init value: \px_rst2 = 1'1
Found init rule in `\VGA.$proc$./Perifericos/leon_vga.v:140$258'.
  Set init value: \px_y = 3'000
Found init rule in `\VGA.$proc$./Perifericos/leon_vga.v:140$257'.
  Set init value: \px_x = 3'000
Found init rule in `\VGA.$proc$./Perifericos/leon_vga.v:139$256'.
  Set init value: \blank_q = 1'0
Found init rule in `\VGA.$proc$./Perifericos/leon_vga.v:138$255'.
  Set init value: \vsync_q = 1'1
Found init rule in `\VGA.$proc$./Perifericos/leon_vga.v:137$254'.
  Set init value: \hsync_q = 1'1
Found init rule in `\Icache.$proc$./Perifericos/flashcache.v:94$210'.
  Set init value: \mode = 1'1
Found init rule in `\Icache.$proc$./Perifericos/flashcache.v:80$209'.
  Set init value: \tag_to_save = 8'00000000
Found init rule in `\flashSPI.$proc$./Perifericos/flashSPI.v:36$68'.
  Set init value: \valid = 1'0
Found init rule in `\flashSPI.$proc$./Perifericos/flashSPI.v:35$67'.
  Set init value: \spi_cs_n = 1'1
Found init rule in `\flashSPI.$proc$./Perifericos/flashSPI.v:34$66'.
  Set init value: \rcv_buff = 0
Found init rule in `\flashSPI.$proc$./Perifericos/flashSPI.v:33$65'.
  Set init value: \shift_reg = 32'11111111111111111111111111111111
Found init rule in `\flashSPI.$proc$./Perifericos/flashSPI.v:31$64'.
  Set init value: \state = 2'00
Found init rule in `\serialRX.$proc$./Perifericos/uart.v:183$56'.
  Set init value: \rcv = 1'0
Found init rule in `\serialRX.$proc$./Perifericos/uart.v:168$55'.
  Set init value: \cont = 4'0000
Found init rule in `\serialRX.$proc$./Perifericos/uart.v:159$54'.
  Set init value: \sr = 9'000000000
Found init rule in `\serialRX.$proc$./Perifericos/uart.v:133$53'.
  Set init value: \div2counter = 6'000000
Found init rule in `\serialRX.$proc$./Perifericos/uart.v:118$52'.
  Set init value: \state = 1'0
Found init rule in `\serialRX.$proc$./Perifericos/uart.v:108$51'.
  Set init value: \q_t0 = 1'0
Found init rule in `\serialTX.$proc$./Perifericos/uart.v:87$29'.
  Set init value: \done = 1'0
Found init rule in `\serialTX.$proc$./Perifericos/uart.v:86$28'.
  Set init value: \bits = 4'0000
Found init rule in `\serialTX.$proc$./Perifericos/uart.v:71$27'.
  Set init value: \TX = 1'1
Found init rule in `\serialTX.$proc$./Perifericos/uart.v:70$26'.
  Set init value: \q = 9'111111111
Found init rule in `\serialTX.$proc$./Perifericos/uart.v:61$25'.
  Set init value: \state = 1'0
Found init rule in `\serialTX.$proc$./Perifericos/uart.v:54$24'.
  Set init value: \q_re = 1'0
Found init rule in `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.$proc$./Perifericos/uart.v:23$1287'.
  Set init value: \divcounter = 7'1100111
Found init rule in `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:23$9'.
  Set init value: \timer = 12'000000000000

18.3.5. Executing PROC_ARST pass (detect async resets in processes).

18.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:603$1510'.
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:602$1509'.
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:602$1508'.
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:601$1507'.
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:601$1506'.
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:106$1505'.
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:73$1504'.
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:657$1472'.
     1/3: $0\dbg_cause[2:0]
     2/3: $0\dbg_ebreakm[0:0]
     3/3: $0\dbg_step[0:0]
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:642$1465'.
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:611$1453'.
     1/2: $0\dbg_resumeack[0:0]
     2/2: $0\dbg_mode[0:0]
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:583$1442'.
     1/2: $0\instret[63:0]
     2/2: $0\cycle[63:0]
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
     1/7: $0\MW_RegWrite[0:0]
     2/7: $0\MW_MemRead[0:0]
     3/7: $0\MW_nop[0:0]
     4/7: $0\MW_address_LSB[1:0]
     5/7: $0\MW_funct3[2:0]
     6/7: $0\MW_rd[4:0]
     7/7: $0\MW_resultado[31:0]
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
     1/10: $0\EM_isCSR[0:0]
     2/10: $0\EM_RegWrite[0:0]
     3/10: $0\EM_MemWrite[0:0]
     4/10: $0\EM_MemRead[0:0]
     5/10: $0\EM_nop[0:0]
     6/10: $0\EM_funct3[2:0]
     7/10: $0\EM_rd[4:0]
     8/10: $0\EM_csr[11:0]
     9/10: $0\EM_rs2Data[31:0]
    10/10: $0\EM_resultado[31:0]
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
     1/27: $0\DE_W_fwd_rs2[0:0]
     2/27: $0\DE_W_fwd_rs1[0:0]
     3/27: $0\DE_M_fwd_rs2[0:0]
     4/27: $0\DE_M_fwd_rs1[0:0]
     5/27: $0\DE_ALUfun[0:0]
     6/27: $0\DE_funQual[0:0]
     7/27: $0\DE_AUIPC[0:0]
     8/27: $0\DE_LUI[0:0]
     9/27: $0\DE_error[0:0]
    10/27: $0\DE_isCSR[0:0]
    11/27: $0\DE_isEBREAK[0:0]
    12/27: $0\DE_isBRANCH[0:0]
    13/27: $0\DE_Jump[0:0]
    14/27: $0\DE_isJALR[0:0]
    15/27: $0\DE_ALUSrc2[0:0]
    16/27: $0\DE_MemRead[0:0]
    17/27: $0\DE_RegWrite[0:0]
    18/27: $0\DE_MemWrite[0:0]
    19/27: $0\DE_nop[0:0]
    20/27: $0\DE_funct3[2:0]
    21/27: $0\DE_rd[4:0]
    22/27: $0\DE_rs2[4:0]
    23/27: $0\DE_rs1[4:0]
    24/27: $0\DE_pc[31:0]
    25/27: $0\DE_imm[31:0]
    26/27: $0\DE_rs2Data[31:0]
    27/27: $0\DE_rs1Data[31:0]
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
     1/5: $1\D_ALUSrc2[0:0]
     2/5: $1\D_rs2Read[0:0]
     3/5: $1\D_rs1Read[0:0]
     4/5: $1\D_funQual[0:0]
     5/5: $1\D_RegWrite[0:0]
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:152$1342'.
     1/1: $1\D_imm[31:0]
Creating decoders for process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:86$1321'.
     1/3: $0\FD_nop[0:0]
     2/3: $0\FD_pc[31:0]
     3/3: $0\pc[31:0]
Creating decoders for process `\RVleon.$proc$./RVleon.v:424$1124'.
Creating decoders for process `\RVleon.$proc$./RVleon.v:422$1123'.
Creating decoders for process `\RVleon.$proc$./RVleon.v:421$1122'.
Creating decoders for process `\RVleon.$proc$./RVleon.v:368$1121'.
Creating decoders for process `\RVleon.$proc$./RVleon.v:70$1120'.
Creating decoders for process `\RVleon.$proc$./RVleon.v:52$1119'.
Creating decoders for process `\RVleon.$proc$./RVleon.v:51$1118'.
Creating decoders for process `\RVleon.$proc$./RVleon.v:426$1116'.
     1/4: $0\vga_sel_mode[0:0]
     2/4: $0\vga_hab[0:0]
     3/4: $0\vga_color_txt[7:0]
     4/4: $0\vga_color_bkn[7:0]
Creating decoders for process `\RVleon.$proc$./RVleon.v:380$1112'.
     1/1: $0\SerialData[7:0]
Creating decoders for process `\RVleon.$proc$./RVleon.v:369$1109'.
     1/1: $0\rx_readed[0:0]
Creating decoders for process `\RVleon.$proc$./RVleon.v:350$1108'.
     1/1: $0\tx_ready[0:0]
Creating decoders for process `\RVleon.$proc$./RVleon.v:312$1106'.
     1/4: $0\leds4[7:0]
     2/4: $0\leds2[7:0]
     3/4: $0\leds1[7:0]
     4/4: $0\leds3[7:0]
Creating decoders for process `\RVleon.$proc$./RVleon.v:262$1082'.
     1/3: $0\ram_sig[0:0]
     2/3: $0\IO_sig[0:0]
     3/3: $0\IO_data[31:0]
Creating decoders for process `\RVleon.$proc$./RVleon.v:53$1069'.
     1/2: $0\Espera[8:0]
     2/2: $0\rst[0:0]
Creating decoders for process `\usb_hid_host_rom.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:12$1065'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:148$1064'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:147$1063'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:146$1062'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:145$1061'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:144$1060'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:143$1059'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:141$1058'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:140$1057'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:139$1056'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:138$1055'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:137$1054'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:137$1053'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1052'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1051'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1050'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1049'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1048'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1047'.
Creating decoders for process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
     1/41: $0\data[7:0] [7]
     2/41: $0\data[7:0] [6:0]
     3/41: $0\sb[7:0] [3:0]
     4/41: $0\wk[7:0] [3:0]
     5/41: $0\ukprdyd[0:0]
     6/41: $0\dmi[0:0]
     7/41: $0\dpi[0:0]
     8/41: $0\conct[23:0]
     9/41: $0\dmid[0:0]
    10/41: $0\nrzrxct[2:0]
    11/41: $0\nrztxct[2:0]
    12/41: $0\bitadr[6:0]
    13/41: $0\interval[13:0]
    14/41: $0\lb4w[3:0]
    15/41: $0\lb4[3:0]
    16/41: $0\timing[2:0]
    17/41: $0\wpc[13:0]
    18/41: $0\sadr[3:0]
    19/41: $0\wk[7:0] [7:4]
    20/41: $0\nakd[0:0]
    21/41: $0\mbit[1:0]
    22/41: $0\record1[0:0]
    23/41: $0\bank[0:0]
    24/41: $0\nrzon[0:0]
    25/41: $0\ug[0:0]
    26/41: $0\dmis[0:0]
    27/41: $0\nak[0:0]
    28/41: $0\cond[0:0]
    29/41: $0\um[0:0]
    30/41: $0\up[0:0]
    31/41: $0\inst_ready[0:0]
    32/41: $0\insth[3:0]
    33/41: $0\ukprdy[0:0]
    34/41: $0\connected[0:0]
    35/41: $0\save_b[3:0]
    36/41: $0\save_r[3:0]
    37/41: $0\save[0:0]
    38/41: $0\ukpdat[7:0]
    39/41: $0\pc[13:0]
    40/41: $0\state[3:0]
    41/41: $0\sb[7:0] [7:4]
Creating decoders for process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
     1/7: $0\report[0:0]
     2/7: $0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899
     3/7: $0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_DATA[7:0]$898
     4/7: $0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_ADDR[3:0]$897
     5/7: $0\rcvct[3:0]
     6/7: $0\mouse_dy[7:0]
     7/7: $0\mouse_dx[7:0]
Creating decoders for process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
     1/4: $0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881
     2/4: $0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_DATA[7:0]$880
     3/4: $0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_ADDR[3:0]$879
     4/4: $0\typ[1:0]
Creating decoders for process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:61$864'.
     1/3: $0\mouse_dy[7:0]
     2/3: $0\mouse_dx[7:0]
     3/3: $0\mouse_btn[7:0]
Creating decoders for process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860'.
     1/5: $0\key4[7:0]
     2/5: $0\key3[7:0]
     3/5: $0\key2[7:0]
     4/5: $0\key1[7:0]
     5/5: $0\key_modifiers[7:0]
Creating decoders for process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:30$854'.
     1/2: $0\report_lost_data[0:0]
     2/2: $0\report_no_readed[0:0]
Creating decoders for process `\registros.$proc$./Procesador/registros_32.v:54$720'.
     1/100: $1\i[31:0]
     2/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723
     3/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_DATA[31:0]$722
     4/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_ADDR[31:0]$721
     5/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726
     6/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_DATA[31:0]$725
     7/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_ADDR[31:0]$724
     8/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729
     9/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_DATA[31:0]$728
    10/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_ADDR[31:0]$727
    11/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732
    12/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_DATA[31:0]$731
    13/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_ADDR[31:0]$730
    14/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735
    15/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_DATA[31:0]$734
    16/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_ADDR[31:0]$733
    17/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738
    18/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_DATA[31:0]$737
    19/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_ADDR[31:0]$736
    20/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741
    21/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_DATA[31:0]$740
    22/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_ADDR[31:0]$739
    23/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744
    24/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_DATA[31:0]$743
    25/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_ADDR[31:0]$742
    26/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747
    27/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_DATA[31:0]$746
    28/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_ADDR[31:0]$745
    29/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750
    30/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_DATA[31:0]$749
    31/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_ADDR[31:0]$748
    32/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753
    33/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_DATA[31:0]$752
    34/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_ADDR[31:0]$751
    35/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756
    36/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_DATA[31:0]$755
    37/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_ADDR[31:0]$754
    38/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759
    39/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_DATA[31:0]$758
    40/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_ADDR[31:0]$757
    41/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762
    42/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_DATA[31:0]$761
    43/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_ADDR[31:0]$760
    44/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765
    45/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_DATA[31:0]$764
    46/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_ADDR[31:0]$763
    47/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768
    48/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_DATA[31:0]$767
    49/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_ADDR[31:0]$766
    50/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771
    51/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_DATA[31:0]$770
    52/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_ADDR[31:0]$769
    53/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774
    54/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_DATA[31:0]$773
    55/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_ADDR[31:0]$772
    56/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777
    57/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_DATA[31:0]$776
    58/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_ADDR[31:0]$775
    59/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780
    60/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_DATA[31:0]$779
    61/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_ADDR[31:0]$778
    62/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783
    63/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_DATA[31:0]$782
    64/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_ADDR[31:0]$781
    65/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786
    66/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_DATA[31:0]$785
    67/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_ADDR[31:0]$784
    68/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789
    69/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_DATA[31:0]$788
    70/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_ADDR[31:0]$787
    71/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792
    72/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_DATA[31:0]$791
    73/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_ADDR[31:0]$790
    74/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795
    75/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_DATA[31:0]$794
    76/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_ADDR[31:0]$793
    77/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798
    78/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_DATA[31:0]$797
    79/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_ADDR[31:0]$796
    80/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801
    81/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_DATA[31:0]$800
    82/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_ADDR[31:0]$799
    83/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804
    84/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_DATA[31:0]$803
    85/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_ADDR[31:0]$802
    86/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807
    87/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_DATA[31:0]$806
    88/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_ADDR[31:0]$805
    89/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810
    90/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_DATA[31:0]$809
    91/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_ADDR[31:0]$808
    92/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813
    93/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_DATA[31:0]$812
    94/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_ADDR[31:0]$811
    95/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816
    96/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_DATA[31:0]$815
    97/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_ADDR[31:0]$814
    98/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819
    99/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_DATA[31:0]$818
   100/100: $0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_ADDR[4:0]$817
Creating decoders for process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
     1/13: $0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301
     2/13: $0$memwr$\memArray$./RVleon.v:493$1288_DATA[31:0]$1300
     3/13: $0$memwr$\memArray$./RVleon.v:493$1288_ADDR[9:0]$1299
     4/13: $0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304
     5/13: $0$memwr$\memArray$./RVleon.v:494$1289_DATA[31:0]$1303
     6/13: $0$memwr$\memArray$./RVleon.v:494$1289_ADDR[9:0]$1302
     7/13: $0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307
     8/13: $0$memwr$\memArray$./RVleon.v:495$1290_DATA[31:0]$1306
     9/13: $0$memwr$\memArray$./RVleon.v:495$1290_ADDR[9:0]$1305
    10/13: $0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309
    11/13: $0$memwr$\memArray$./RVleon.v:496$1291_DATA[31:0]$1308
    12/13: $0$memwr$\memArray$./RVleon.v:496$1291_ADDR[9:0]$1298
    13/13: $0\DataOut[31:0]
Creating decoders for process `\ALU.$proc$./Procesador/ALU.v:15$435'.
Creating decoders for process `\ALU.$proc$./Procesador/ALU.v:55$420'.
Creating decoders for process `\ALU.$proc$./Procesador/ALU.v:43$391'.
Creating decoders for process `\DTM.$proc$./Debugger/dtm.v:21$376'.
Creating decoders for process `\DTM.$proc$./Debugger/dtm.v:155$375'.
     1/1: $1\txdata[7:0]
Creating decoders for process `\DTM.$proc$./Debugger/dtm.v:151$374'.
Creating decoders for process `\DTM.$proc$./Debugger/dtm.v:90$370'.
     1/25: $8\dtm_nextstate[2:0]
     2/25: $4\set_valid[0:0]
     3/25: $7\dtm_nextstate[2:0]
     4/25: $6\dtm_nextstate[2:0]
     5/25: $3\set_valid[0:0]
     6/25: $3\inc_dbyte[0:0]
     7/25: $3\load_data[0:0]
     8/25: $5\dtm_nextstate[2:0]
     9/25: $4\set_txmit[0:0]
    10/25: $2\inc_dbyte[0:0]
    11/25: $3\set_txmit[0:0]
    12/25: $4\dtm_nextstate[2:0]
    13/25: $2\set_txmit[0:0]
    14/25: $2\load_data[0:0]
    15/25: $3\dtm_nextstate[2:0]
    16/25: $2\set_valid[0:0]
    17/25: $2\load_addr[0:0]
    18/25: $2\dtm_nextstate[2:0]
    19/25: $1\load_addr[0:0]
    20/25: $1\dtm_nextstate[2:0]
    21/25: $1\set_valid[0:0]
    22/25: $1\CTS[0:0]
    23/25: $1\inc_dbyte[0:0]
    24/25: $1\set_txmit[0:0]
    25/25: $1\load_data[0:0]
Creating decoders for process `\DTM.$proc$./Debugger/dtm.v:85$369'.
     1/1: $0\dtm_state[2:0]
Creating decoders for process `\DTM.$proc$./Debugger/dtm.v:49$367'.
     1/4: $0\dtm_data[31:0] [31:24]
     2/4: $0\dtm_data[31:0] [15:8]
     3/4: $0\dtm_data[31:0] [7:0]
     4/4: $0\dtm_data[31:0] [23:16]
Creating decoders for process `\DTM.$proc$./Debugger/dtm.v:35$366'.
     1/3: $0\dtm_wr[0:0]
     2/3: $0\dtm_dbyte[3:0]
     3/3: $0\dtm_addr[4:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:226$365'.
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:112$364'.
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:112$363'.
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:307$361'.
     1/13: $5\cmd_nxtstate[2:0]
     2/13: $3\cmd_incregno[0:0]
     3/13: $2\cmd_incregno[0:0]
     4/13: $4\cmd_nxtstate[2:0]
     5/13: $3\cmd_nxtstate[2:0]
     6/13: $2\set_cmderr[0:0]
     7/13: $2\cmd_load[0:0]
     8/13: $2\cmd_nxtstate[2:0]
     9/13: $1\cmd_load[0:0]
    10/13: $1\cmd_nxtstate[2:0]
    11/13: $1\set_valid[0:0]
    12/13: $1\cmd_incregno[0:0]
    13/13: $1\set_cmderr[0:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:302$360'.
     1/1: $0\cmd_state[2:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:262$352'.
     1/6: $0\cmd_regno[15:0] [15:5]
     2/6: $0\cmd_regno[15:0] [4:0]
     3/6: $0\cmd_postinc[0:0]
     4/6: $0\cmd_write[0:0]
     5/6: $0\cmd_transfer[0:0]
     6/6: $0\cmd_AccessReg[0:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:245$345'.
     1/1: $0\data0[31:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:227$338'.
     1/2: $0\abstractcs_cmderr[1:0] [1]
     2/2: $0\abstractcs_cmderr[1:0] [0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:209$336'.
     1/1: $0\autoexecdata0[0:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:175$323'.
     1/3: $0\dm_resumeack[0:0]
     2/3: $0\dm_resumereq_sticky[0:0]
     3/3: $0\dm_haltreq_sticky[0:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
     1/6: $0\dmcontrol_haltreq[0:0]
     2/6: $0\dmcontrol_resumereq[0:0]
     3/6: $0\dmcontrol_ackhavereset[0:0]
     4/6: $0\dmcontrol_ndmreset[0:0]
     5/6: $0\dmcontrol_dmactive[0:0]
     6/6: $0\dm_haltOnReset[0:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:113$307'.
     1/1: $0\dm_havereset[0:0]
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:82$302'.
Creating decoders for process `\DebugModule.$proc$./Debugger/DebugModule.v:61$290'.
     1/1: $1\rsp_data[31:0]
Creating decoders for process `\sync_vga.$proc$./Perifericos/leon_vga.v:226$279'.
Creating decoders for process `\sync_vga.$proc$./Perifericos/leon_vga.v:225$278'.
Creating decoders for process `\sync_vga.$proc$./Perifericos/leon_vga.v:255$275'.
     1/2: $0\o_hcnt[9:0]
     2/2: $0\o_vcnt[9:0]
Creating decoders for process `\sync_vga.$proc$./Perifericos/leon_vga.v:240$264'.
     1/2: $1\hsync[0:0]
     2/2: $1\vsync[0:0]
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:146$260'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:146$259'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:140$258'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:140$257'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:139$256'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:138$255'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:137$254'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:204$238'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:183$235'.
     1/1: $1\px_fila[7:0]
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:160$234'.
     1/1: $1\character[7:0]
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
Creating decoders for process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
     1/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220
     2/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_DATA[31:0]$219
     3/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_ADDR[10:0]$218
     4/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223
     5/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_DATA[31:0]$222
     6/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_ADDR[10:0]$221
     7/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226
     8/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_DATA[31:0]$225
     9/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_ADDR[10:0]$224
    10/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229
    11/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_DATA[31:0]$228
    12/12: $0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_ADDR[10:0]$227
Creating decoders for process `\Icache.$proc$./Perifericos/flashcache.v:94$210'.
Creating decoders for process `\Icache.$proc$./Perifericos/flashcache.v:80$209'.
Creating decoders for process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
     1/62: $1\i[31:0]
     2/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$87_EN[0:0]$131
     3/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$87_DATA[0:0]$130
     4/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$87_ADDR[31:0]$129
     5/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$88_EN[0:0]$134
     6/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$88_DATA[0:0]$133
     7/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$88_ADDR[31:0]$132
     8/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$89_EN[0:0]$137
     9/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$89_DATA[0:0]$136
    10/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$89_ADDR[31:0]$135
    11/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$90_EN[0:0]$140
    12/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$90_DATA[0:0]$139
    13/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$90_ADDR[31:0]$138
    14/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$91_EN[0:0]$143
    15/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$91_DATA[0:0]$142
    16/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$91_ADDR[31:0]$141
    17/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$92_EN[0:0]$146
    18/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$92_DATA[0:0]$145
    19/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$92_ADDR[31:0]$144
    20/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$93_EN[0:0]$149
    21/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$93_DATA[0:0]$148
    22/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$93_ADDR[31:0]$147
    23/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$94_EN[0:0]$152
    24/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$94_DATA[0:0]$151
    25/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$94_ADDR[31:0]$150
    26/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$95_EN[0:0]$155
    27/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$95_DATA[0:0]$154
    28/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$95_ADDR[31:0]$153
    29/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$96_EN[0:0]$158
    30/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$96_DATA[0:0]$157
    31/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$96_ADDR[31:0]$156
    32/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$97_EN[0:0]$161
    33/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$97_DATA[0:0]$160
    34/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$97_ADDR[31:0]$159
    35/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$98_EN[0:0]$164
    36/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$98_DATA[0:0]$163
    37/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$98_ADDR[31:0]$162
    38/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$99_EN[0:0]$167
    39/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$99_DATA[0:0]$166
    40/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$99_ADDR[31:0]$165
    41/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$100_EN[0:0]$170
    42/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$100_DATA[0:0]$169
    43/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$100_ADDR[31:0]$168
    44/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$101_EN[0:0]$173
    45/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$101_DATA[0:0]$172
    46/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$101_ADDR[31:0]$171
    47/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$102_EN[0:0]$176
    48/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$102_DATA[0:0]$175
    49/62: $0$memwr$\valid$./Perifericos/flashcache.v:132$102_ADDR[31:0]$174
    50/62: $0$memwr$\valid$./Perifericos/flashcache.v:140$103_EN[0:0]$179
    51/62: $0$memwr$\valid$./Perifericos/flashcache.v:140$103_DATA[0:0]$178
    52/62: $0$memwr$\valid$./Perifericos/flashcache.v:140$103_ADDR[3:0]$177
    53/62: $0$memwr$\valid$./Perifericos/flashcache.v:154$104_EN[0:0]$182
    54/62: $0$memwr$\valid$./Perifericos/flashcache.v:154$104_DATA[0:0]$181
    55/62: $0$memwr$\valid$./Perifericos/flashcache.v:154$104_ADDR[3:0]$180
    56/62: $0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185
    57/62: $0$memwr$\tag$./Perifericos/flashcache.v:156$105_DATA[7:0]$184
    58/62: $0$memwr$\tag$./Perifericos/flashcache.v:156$105_ADDR[3:0]$183
    59/62: $0\mode[0:0]
    60/62: $0\counter[9:0]
    61/62: $0\tag_to_save[7:0]
    62/62: $0\state[0:0]
Creating decoders for process `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
     1/12: $3\mem_rdstrb[0:0]
     2/12: $3\mem_stop[0:0]
     3/12: $2\mem_stop[0:0]
     4/12: $2\mem_rdstrb[0:0]
     5/12: $2\write_cache[0:0]
     6/12: $1\cpu_stop[0:0]
     7/12: $1\ch_HIT[0:0]
     8/12: $1\ch_MISS[0:0]
     9/12: $1\ch_ready[0:0]
    10/12: $1\write_cache[0:0]
    11/12: $1\mem_stop[0:0]
    12/12: $1\mem_rdstrb[0:0]
Creating decoders for process `\Icache.$proc$./Perifericos/flashcache.v:71$106'.
     1/4: $0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109
     2/4: $0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_DATA[31:0]$108
     3/4: $0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_ADDR[9:0]$107
     4/4: $0\instr[31:0]
Creating decoders for process `\asciiTo8x8_.$proc$./Perifericos/utilidades.v:9$69'.
     1/1: $1\letra[63:0]
Creating decoders for process `\flashSPI.$proc$./Perifericos/flashSPI.v:36$68'.
Creating decoders for process `\flashSPI.$proc$./Perifericos/flashSPI.v:35$67'.
Creating decoders for process `\flashSPI.$proc$./Perifericos/flashSPI.v:34$66'.
Creating decoders for process `\flashSPI.$proc$./Perifericos/flashSPI.v:33$65'.
Creating decoders for process `\flashSPI.$proc$./Perifericos/flashSPI.v:31$64'.
Creating decoders for process `\flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
     1/6: $0\rcv_buff[31:0]
     2/6: $0\shift_reg[31:0]
     3/6: $0\shift_cnt[4:0]
     4/6: $0\spi_cs_n[0:0]
     5/6: $0\valid[0:0]
     6/6: $0\state[1:0]
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:183$56'.
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:168$55'.
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:159$54'.
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:133$53'.
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:118$52'.
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:108$51'.
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:185$50'.
     1/1: $0\data[7:0]
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:169$45'.
     1/1: $0\cont[3:0]
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:160$44'.
     1/1: $0\sr[8:0]
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:136$34'.
     1/3: $0\div2counter[5:0]
     2/3: $0\enclk[0:0]
     3/3: $0\baudCLK[0:0]
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:119$33'.
     1/1: $0\state[0:0]
Creating decoders for process `\serialRX.$proc$./Perifericos/uart.v:109$30'.
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:87$29'.
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:86$28'.
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:71$27'.
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:70$26'.
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:61$25'.
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:54$24'.
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:88$22'.
     1/1: $0\bits[3:0]
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:72$20'.
     1/1: $0\q[8:0]
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:62$19'.
     1/1: $0\state[0:0]
Creating decoders for process `\serialTX.$proc$./Perifericos/uart.v:56$16'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.$proc$./Perifericos/uart.v:23$1287'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.$proc$./Perifericos/uart.v:29$1284'.
     1/1: $0\divcounter[6:0]
Creating decoders for process `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:23$9'.
Creating decoders for process `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:41$4'.
     1/2: $0\row[7:0]
     2/2: $0\act_row[3:0]
Creating decoders for process `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:24$1'.
     1/1: $1\timer[11:0]

18.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\D_RegWrite' from process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
No latch inferred for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\D_ALUSrc2' from process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
No latch inferred for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\D_funQual' from process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
No latch inferred for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\D_error' from process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
No latch inferred for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\D_rs1Read' from process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
No latch inferred for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\D_rs2Read' from process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
No latch inferred for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\D_imm' from process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:152$1342'.
No latch inferred for signal `\RVleon.\flag' from process `\RVleon.$proc$./RVleon.v:70$1120'.
No latch inferred for signal `\ALU.$func$\flip32$./Procesador/ALU.v:30$377$\flip32' from process `\ALU.$proc$./Procesador/ALU.v:15$435'.
No latch inferred for signal `\ALU.$func$\flip32$./Procesador/ALU.v:30$379$\flip32' from process `\ALU.$proc$./Procesador/ALU.v:15$435'.
No latch inferred for signal `\ALU.$func$\flip32$./Procesador/ALU.v:30$379$\x' from process `\ALU.$proc$./Procesador/ALU.v:15$435'.
No latch inferred for signal `\ALU.\branch' from process `\ALU.$proc$./Procesador/ALU.v:55$420'.
No latch inferred for signal `\ALU.\ALUout' from process `\ALU.$proc$./Procesador/ALU.v:43$391'.
No latch inferred for signal `\ALU.$func$\flip32$./Procesador/ALU.v:46$378$\flip32' from process `\ALU.$proc$./Procesador/ALU.v:43$391'.
No latch inferred for signal `\ALU.$func$\flip32$./Procesador/ALU.v:46$378$\x' from process `\ALU.$proc$./Procesador/ALU.v:43$391'.
No latch inferred for signal `\DTM.\txdata' from process `\DTM.$proc$./Debugger/dtm.v:155$375'.
No latch inferred for signal `\DTM.\set_valid' from process `\DTM.$proc$./Debugger/dtm.v:90$370'.
No latch inferred for signal `\DTM.\dtm_nextstate' from process `\DTM.$proc$./Debugger/dtm.v:90$370'.
No latch inferred for signal `\DTM.\CTS' from process `\DTM.$proc$./Debugger/dtm.v:90$370'.
No latch inferred for signal `\DTM.\load_addr' from process `\DTM.$proc$./Debugger/dtm.v:90$370'.
No latch inferred for signal `\DTM.\load_data' from process `\DTM.$proc$./Debugger/dtm.v:90$370'.
No latch inferred for signal `\DTM.\set_txmit' from process `\DTM.$proc$./Debugger/dtm.v:90$370'.
No latch inferred for signal `\DTM.\inc_dbyte' from process `\DTM.$proc$./Debugger/dtm.v:90$370'.
No latch inferred for signal `\DebugModule.\set_cmderr' from process `\DebugModule.$proc$./Debugger/DebugModule.v:307$361'.
No latch inferred for signal `\DebugModule.\cmd_load' from process `\DebugModule.$proc$./Debugger/DebugModule.v:307$361'.
No latch inferred for signal `\DebugModule.\cmd_incregno' from process `\DebugModule.$proc$./Debugger/DebugModule.v:307$361'.
No latch inferred for signal `\DebugModule.\set_valid' from process `\DebugModule.$proc$./Debugger/DebugModule.v:307$361'.
No latch inferred for signal `\DebugModule.\cmd_nxtstate' from process `\DebugModule.$proc$./Debugger/DebugModule.v:307$361'.
No latch inferred for signal `\DebugModule.\rsp_data' from process `\DebugModule.$proc$./Debugger/DebugModule.v:61$290'.
No latch inferred for signal `\sync_vga.\hsync' from process `\sync_vga.$proc$./Perifericos/leon_vga.v:240$264'.
No latch inferred for signal `\sync_vga.\vsync' from process `\sync_vga.$proc$./Perifericos/leon_vga.v:240$264'.
No latch inferred for signal `\VGA.\px_fila' from process `\VGA.$proc$./Perifericos/leon_vga.v:183$235'.
No latch inferred for signal `\VGA.\px_bit' from process `\VGA.$proc$./Perifericos/leon_vga.v:183$235'.
No latch inferred for signal `\VGA.\character' from process `\VGA.$proc$./Perifericos/leon_vga.v:160$234'.
No latch inferred for signal `\Icache.\cpu_stop' from process `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
No latch inferred for signal `\Icache.\ch_ready' from process `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
No latch inferred for signal `\Icache.\ch_MISS' from process `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
No latch inferred for signal `\Icache.\ch_HIT' from process `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
No latch inferred for signal `\Icache.\mem_rdstrb' from process `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
No latch inferred for signal `\Icache.\mem_stop' from process `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
No latch inferred for signal `\Icache.\write_cache' from process `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
No latch inferred for signal `\asciiTo8x8_.\letra' from process `\asciiTo8x8_.$proc$./Perifericos/utilidades.v:9$69'.

18.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\dbg_step' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:657$1472'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\dbg_ebreakm' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:657$1472'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\dbg_cause' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:657$1472'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\dbg_isvalid_q' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:642$1465'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\dbg_mode' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:611$1453'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\dbg_resumeack' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:611$1453'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\cycle' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:583$1442'.
  created $dff cell `$procdff$4116' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\instret' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:583$1442'.
  created $dff cell `$procdff$4117' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\MW_resultado' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\MW_rd' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\MW_funct3' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\MW_address_LSB' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\MW_nop' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\MW_MemRead' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\MW_RegWrite' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_resultado' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_rs2Data' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_csr' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_rd' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_funct3' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_nop' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4130' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_MemRead' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4131' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_MemWrite' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4132' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_RegWrite' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4133' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\EM_isCSR' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
  created $dff cell `$procdff$4134' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_rs1Data' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4135' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_rs2Data' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4136' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_imm' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4137' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_pc' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4138' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_rs1' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4139' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_rs2' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4140' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_rd' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4141' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_funct3' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4142' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_nop' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4143' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_MemWrite' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4144' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_RegWrite' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4145' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_MemRead' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_ALUSrc2' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_isJALR' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_Jump' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_isBRANCH' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_isEBREAK' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_isCSR' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_error' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_LUI' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_AUIPC' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_funQual' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_ALUfun' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_M_fwd_rs1' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_M_fwd_rs2' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_W_fwd_rs1' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\DE_W_fwd_rs2' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\pc' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:86$1321'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\FD_pc' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:86$1321'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `$paramod\CoreLeon\INIT_ADDRESS=16777216.\FD_nop' using process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:86$1321'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `\RVleon.\vga_color_bkn' using process `\RVleon.$proc$./RVleon.v:426$1116'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `\RVleon.\vga_color_txt' using process `\RVleon.$proc$./RVleon.v:426$1116'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `\RVleon.\vga_hab' using process `\RVleon.$proc$./RVleon.v:426$1116'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `\RVleon.\vga_sel_mode' using process `\RVleon.$proc$./RVleon.v:426$1116'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `\RVleon.\SerialData' using process `\RVleon.$proc$./RVleon.v:380$1112'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `\RVleon.\rx_readed' using process `\RVleon.$proc$./RVleon.v:369$1109'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `\RVleon.\tx_ready' using process `\RVleon.$proc$./RVleon.v:350$1108'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `\RVleon.\leds1' using process `\RVleon.$proc$./RVleon.v:312$1106'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `\RVleon.\leds2' using process `\RVleon.$proc$./RVleon.v:312$1106'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `\RVleon.\leds3' using process `\RVleon.$proc$./RVleon.v:312$1106'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `\RVleon.\leds4' using process `\RVleon.$proc$./RVleon.v:312$1106'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `\RVleon.\IO_data' using process `\RVleon.$proc$./RVleon.v:262$1082'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `\RVleon.\IO_sig' using process `\RVleon.$proc$./RVleon.v:262$1082'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `\RVleon.\ram_sig' using process `\RVleon.$proc$./RVleon.v:262$1082'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `\RVleon.\rst' using process `\RVleon.$proc$./RVleon.v:53$1069'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `\RVleon.\Espera' using process `\RVleon.$proc$./RVleon.v:53$1069'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `\usb_hid_host_rom.\data' using process `\usb_hid_host_rom.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:12$1065'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `\ukp.\data' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `\ukp.\state' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `\ukp.\pc' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `\ukp.\ukpdat' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `\ukp.\save' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `\ukp.\save_r' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `\ukp.\save_b' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `\ukp.\connected' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `\ukp.\ukprdy' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `\ukp.\insth' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `\ukp.\inst_ready' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `\ukp.\up' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `\ukp.\um' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `\ukp.\cond' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `\ukp.\nak' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `\ukp.\dmis' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `\ukp.\ug' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `\ukp.\nrzon' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `\ukp.\bank' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4200' with positive edge clock.
Creating register for signal `\ukp.\record1' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4201' with positive edge clock.
Creating register for signal `\ukp.\mbit' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4202' with positive edge clock.
Creating register for signal `\ukp.\wk' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4203' with positive edge clock.
Creating register for signal `\ukp.\sb' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4204' with positive edge clock.
Creating register for signal `\ukp.\sadr' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4205' with positive edge clock.
Creating register for signal `\ukp.\wpc' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4206' with positive edge clock.
Creating register for signal `\ukp.\timing' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4207' with positive edge clock.
Creating register for signal `\ukp.\lb4' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4208' with positive edge clock.
Creating register for signal `\ukp.\lb4w' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4209' with positive edge clock.
Creating register for signal `\ukp.\interval' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `\ukp.\bitadr' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `\ukp.\nrztxct' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `\ukp.\nrzrxct' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `\ukp.\dmid' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `\ukp.\conct' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4215' with positive edge clock.
Creating register for signal `\ukp.\dpi' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4216' with positive edge clock.
Creating register for signal `\ukp.\dmi' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4217' with positive edge clock.
Creating register for signal `\ukp.\ukprdyd' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4218' with positive edge clock.
Creating register for signal `\ukp.\nakd' using process `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
  created $dff cell `$procdff$4219' with positive edge clock.
Creating register for signal `\usb_hid_host.\mouse_dx' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4220' with positive edge clock.
Creating register for signal `\usb_hid_host.\mouse_dy' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4221' with positive edge clock.
Creating register for signal `\usb_hid_host.\report' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4222' with positive edge clock.
Creating register for signal `\usb_hid_host.\rcvct' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4223' with positive edge clock.
Creating register for signal `\usb_hid_host.\data_strobe_r' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4224' with positive edge clock.
Creating register for signal `\usb_hid_host.\data_rdy_r' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4225' with positive edge clock.
Creating register for signal `\usb_hid_host.$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_ADDR' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4226' with positive edge clock.
Creating register for signal `\usb_hid_host.$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_DATA' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4227' with positive edge clock.
Creating register for signal `\usb_hid_host.$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
  created $dff cell `$procdff$4228' with positive edge clock.
Creating register for signal `\usb_hid_host.\typ' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
  created $dff cell `$procdff$4229' with positive edge clock.
Creating register for signal `\usb_hid_host.\save_delayed' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
  created $dff cell `$procdff$4230' with positive edge clock.
Creating register for signal `\usb_hid_host.\connected_r' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
  created $dff cell `$procdff$4231' with positive edge clock.
Creating register for signal `\usb_hid_host.$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_ADDR' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
  created $dff cell `$procdff$4232' with positive edge clock.
Creating register for signal `\usb_hid_host.$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_DATA' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `\usb_hid_host.$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN' using process `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
  created $dff cell `$procdff$4234' with positive edge clock.
Creating register for signal `\hid_reader.\mouse_btn' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:61$864'.
  created $dff cell `$procdff$4235' with positive edge clock.
Creating register for signal `\hid_reader.\mouse_dx' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:61$864'.
  created $dff cell `$procdff$4236' with positive edge clock.
Creating register for signal `\hid_reader.\mouse_dy' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:61$864'.
  created $dff cell `$procdff$4237' with positive edge clock.
Creating register for signal `\hid_reader.\key_modifiers' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860'.
  created $dff cell `$procdff$4238' with positive edge clock.
Creating register for signal `\hid_reader.\key1' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860'.
  created $dff cell `$procdff$4239' with positive edge clock.
Creating register for signal `\hid_reader.\key2' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860'.
  created $dff cell `$procdff$4240' with positive edge clock.
Creating register for signal `\hid_reader.\key3' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860'.
  created $dff cell `$procdff$4241' with positive edge clock.
Creating register for signal `\hid_reader.\key4' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860'.
  created $dff cell `$procdff$4242' with positive edge clock.
Creating register for signal `\hid_reader.\report_no_readed' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:30$854'.
  created $dff cell `$procdff$4243' with positive edge clock.
Creating register for signal `\hid_reader.\report_lost_data' using process `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:30$854'.
  created $dff cell `$procdff$4244' with positive edge clock.
Creating register for signal `\registros.\i' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4245' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$685_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4246' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$685_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4247' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4248' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$686_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4249' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$686_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4250' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4251' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$687_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4252' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$687_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4253' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4254' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$688_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4255' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$688_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4256' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4257' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$689_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4258' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$689_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4259' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4260' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$690_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4261' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$690_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4262' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4263' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$691_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4264' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$691_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4265' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4266' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$692_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4267' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$692_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4268' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4269' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$693_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4270' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$693_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4271' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4272' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$694_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4273' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$694_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4274' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4275' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$695_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4276' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$695_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4277' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4278' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$696_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4279' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$696_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4280' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4281' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$697_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4282' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$697_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4283' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4284' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$698_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4285' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$698_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4286' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4287' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$699_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4288' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$699_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4289' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4290' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$700_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4291' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$700_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4292' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4293' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$701_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4294' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$701_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4295' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4296' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$702_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4297' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$702_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4298' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4299' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$703_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4300' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$703_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4301' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4302' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$704_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4303' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$704_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4304' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4305' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$705_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4306' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$705_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4307' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4308' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$706_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4309' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$706_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4310' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4311' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$707_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4312' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$707_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4313' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4314' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$708_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4315' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$708_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4316' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4317' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$709_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4318' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$709_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4319' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4320' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$710_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4321' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$710_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4322' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4323' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$711_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4324' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$711_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4325' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4326' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$712_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4327' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$712_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4328' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4329' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$713_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4330' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$713_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4331' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4332' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$714_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4333' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$714_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4334' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4335' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$715_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4336' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$715_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4337' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4338' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$716_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4339' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$716_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4340' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4341' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:60$717_ADDR' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4342' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:60$717_DATA' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4343' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN' using process `\registros.$proc$./Procesador/registros_32.v:54$720'.
  created $dff cell `$procdff$4344' with negative edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:496$1291_ADDR' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:493$1288_ADDR' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:493$1288_DATA' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:493$1288_EN' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:494$1289_ADDR' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:494$1289_DATA' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:494$1289_EN' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:495$1290_ADDR' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:495$1290_DATA' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:495$1290_EN' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.\DataOut' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:496$1291_DATA' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=1024.$memwr$\memArray$./RVleon.v:496$1291_EN' using process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `\DTM.\txmit' using process `\DTM.$proc$./Debugger/dtm.v:151$374'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `\DTM.\dtm_state' using process `\DTM.$proc$./Debugger/dtm.v:85$369'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `\DTM.\dtm_data' using process `\DTM.$proc$./Debugger/dtm.v:49$367'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `\DTM.\dtm_addr' using process `\DTM.$proc$./Debugger/dtm.v:35$366'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `\DTM.\dtm_dbyte' using process `\DTM.$proc$./Debugger/dtm.v:35$366'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `\DTM.\dtm_wr' using process `\DTM.$proc$./Debugger/dtm.v:35$366'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `\DTM.\dtm_valid' using process `\DTM.$proc$./Debugger/dtm.v:35$366'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `\DebugModule.\cmd_state' using process `\DebugModule.$proc$./Debugger/DebugModule.v:302$360'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `\DebugModule.\cmd_AccessReg' using process `\DebugModule.$proc$./Debugger/DebugModule.v:262$352'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `\DebugModule.\cmd_transfer' using process `\DebugModule.$proc$./Debugger/DebugModule.v:262$352'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `\DebugModule.\cmd_write' using process `\DebugModule.$proc$./Debugger/DebugModule.v:262$352'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `\DebugModule.\cmd_postinc' using process `\DebugModule.$proc$./Debugger/DebugModule.v:262$352'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `\DebugModule.\cmd_regno' using process `\DebugModule.$proc$./Debugger/DebugModule.v:262$352'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `\DebugModule.\data0' using process `\DebugModule.$proc$./Debugger/DebugModule.v:245$345'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `\DebugModule.\abstractcs_cmderr' using process `\DebugModule.$proc$./Debugger/DebugModule.v:227$338'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `\DebugModule.\autoexecdata0' using process `\DebugModule.$proc$./Debugger/DebugModule.v:209$336'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `\DebugModule.\dm_haltreq_sticky' using process `\DebugModule.$proc$./Debugger/DebugModule.v:175$323'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `\DebugModule.\dm_resumereq_sticky' using process `\DebugModule.$proc$./Debugger/DebugModule.v:175$323'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `\DebugModule.\dm_resumeack' using process `\DebugModule.$proc$./Debugger/DebugModule.v:175$323'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `\DebugModule.\dm_haltOnReset' using process `\DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `\DebugModule.\dmcontrol_haltreq' using process `\DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `\DebugModule.\dmcontrol_dmactive' using process `\DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `\DebugModule.\dmcontrol_ndmreset' using process `\DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `\DebugModule.\dmcontrol_ackhavereset' using process `\DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `\DebugModule.\dmcontrol_resumereq' using process `\DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `\DebugModule.\hart_rst_prv' using process `\DebugModule.$proc$./Debugger/DebugModule.v:113$307'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `\DebugModule.\dm_havereset' using process `\DebugModule.$proc$./Debugger/DebugModule.v:113$307'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `\DebugModule.\rsp_valid' using process `\DebugModule.$proc$./Debugger/DebugModule.v:82$302'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `\sync_vga.\o_hcnt' using process `\sync_vga.$proc$./Perifericos/leon_vga.v:255$275'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `\sync_vga.\o_vcnt' using process `\sync_vga.$proc$./Perifericos/leon_vga.v:255$275'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `\VGA.\isel' using process `\VGA.$proc$./Perifericos/leon_vga.v:204$238'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `\VGA.\hsync_q' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `\VGA.\vsync_q' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `\VGA.\blank_q' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `\VGA.\px_x' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `\VGA.\px_y' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `\VGA.\lsb_address' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `\VGA.\full_data' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `\VGA.\px_rst2' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `\VGA.\px_rst1' using process `\VGA.$proc$./Perifericos/leon_vga.v:147$230'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_ADDR' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_DATA' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_ADDR' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_DATA' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_ADDR' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_DATA' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_ADDR' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_DATA' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `\VGA.$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN' using process `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `\Icache.\state' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `\Icache.\i' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `\Icache.\tag_to_save' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `\Icache.\counter' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `\Icache.\mode' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$87_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$87_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$87_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$88_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$88_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$88_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$89_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$89_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$89_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$90_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4424' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$90_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4425' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$90_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4426' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$91_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4427' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$91_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4428' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$91_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4429' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$92_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4430' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$92_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4431' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$92_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4432' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$93_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4433' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$93_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4434' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$93_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4435' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$94_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4436' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$94_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4437' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$94_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4438' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$95_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4439' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$95_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4440' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$95_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4441' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$96_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4442' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$96_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4443' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$96_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4444' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$97_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4445' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$97_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4446' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$97_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4447' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$98_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4448' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$98_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4449' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$98_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4450' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$99_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4451' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$99_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4452' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$99_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4453' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$100_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4454' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$100_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4455' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$100_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4456' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$101_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4457' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$101_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4458' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$101_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4459' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$102_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4460' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$102_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4461' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:132$102_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4462' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:140$103_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4463' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:140$103_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4464' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:140$103_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4465' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:154$104_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4466' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:154$104_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4467' with positive edge clock.
Creating register for signal `\Icache.$memwr$\valid$./Perifericos/flashcache.v:154$104_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4468' with positive edge clock.
Creating register for signal `\Icache.$memwr$\tag$./Perifericos/flashcache.v:156$105_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4469' with positive edge clock.
Creating register for signal `\Icache.$memwr$\tag$./Perifericos/flashcache.v:156$105_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4470' with positive edge clock.
Creating register for signal `\Icache.$memwr$\tag$./Perifericos/flashcache.v:156$105_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
  created $dff cell `$procdff$4471' with positive edge clock.
Creating register for signal `\Icache.\instr' using process `\Icache.$proc$./Perifericos/flashcache.v:71$106'.
  created $dff cell `$procdff$4472' with positive edge clock.
Creating register for signal `\Icache.$memwr$\CACHE$./Perifericos/flashcache.v:76$86_ADDR' using process `\Icache.$proc$./Perifericos/flashcache.v:71$106'.
  created $dff cell `$procdff$4473' with positive edge clock.
Creating register for signal `\Icache.$memwr$\CACHE$./Perifericos/flashcache.v:76$86_DATA' using process `\Icache.$proc$./Perifericos/flashcache.v:71$106'.
  created $dff cell `$procdff$4474' with positive edge clock.
Creating register for signal `\Icache.$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN' using process `\Icache.$proc$./Perifericos/flashcache.v:71$106'.
  created $dff cell `$procdff$4475' with positive edge clock.
Creating register for signal `\flashSPI.\state' using process `\flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
  created $dff cell `$procdff$4476' with positive edge clock.
Creating register for signal `\flashSPI.\valid' using process `\flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
  created $dff cell `$procdff$4477' with positive edge clock.
Creating register for signal `\flashSPI.\spi_cs_n' using process `\flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
  created $dff cell `$procdff$4478' with positive edge clock.
Creating register for signal `\flashSPI.\shift_cnt' using process `\flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
  created $dff cell `$procdff$4479' with positive edge clock.
Creating register for signal `\flashSPI.\shift_reg' using process `\flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
  created $dff cell `$procdff$4480' with positive edge clock.
Creating register for signal `\flashSPI.\rcv_buff' using process `\flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
  created $dff cell `$procdff$4481' with positive edge clock.
Creating register for signal `\serialRX.\data' using process `\serialRX.$proc$./Perifericos/uart.v:185$50'.
  created $dff cell `$procdff$4482' with positive edge clock.
Creating register for signal `\serialRX.\rcv' using process `\serialRX.$proc$./Perifericos/uart.v:185$50'.
  created $dff cell `$procdff$4483' with positive edge clock.
Creating register for signal `\serialRX.\cont' using process `\serialRX.$proc$./Perifericos/uart.v:169$45'.
  created $dff cell `$procdff$4484' with positive edge clock.
Creating register for signal `\serialRX.\sr' using process `\serialRX.$proc$./Perifericos/uart.v:160$44'.
  created $dff cell `$procdff$4485' with positive edge clock.
Creating register for signal `\serialRX.\div2counter' using process `\serialRX.$proc$./Perifericos/uart.v:136$34'.
  created $dff cell `$procdff$4486' with positive edge clock.
Creating register for signal `\serialRX.\baudCLK' using process `\serialRX.$proc$./Perifericos/uart.v:136$34'.
  created $dff cell `$procdff$4487' with positive edge clock.
Creating register for signal `\serialRX.\enclk' using process `\serialRX.$proc$./Perifericos/uart.v:136$34'.
  created $dff cell `$procdff$4488' with positive edge clock.
Creating register for signal `\serialRX.\state' using process `\serialRX.$proc$./Perifericos/uart.v:119$33'.
  created $dff cell `$procdff$4489' with positive edge clock.
Creating register for signal `\serialRX.\d1' using process `\serialRX.$proc$./Perifericos/uart.v:109$30'.
  created $dff cell `$procdff$4490' with positive edge clock.
Creating register for signal `\serialRX.\din' using process `\serialRX.$proc$./Perifericos/uart.v:109$30'.
  created $dff cell `$procdff$4491' with positive edge clock.
Creating register for signal `\serialRX.\q_t0' using process `\serialRX.$proc$./Perifericos/uart.v:109$30'.
  created $dff cell `$procdff$4492' with positive edge clock.
Creating register for signal `\serialTX.\done' using process `\serialTX.$proc$./Perifericos/uart.v:88$22'.
  created $dff cell `$procdff$4493' with positive edge clock.
Creating register for signal `\serialTX.\bits' using process `\serialTX.$proc$./Perifericos/uart.v:88$22'.
  created $dff cell `$procdff$4494' with positive edge clock.
Creating register for signal `\serialTX.\TX' using process `\serialTX.$proc$./Perifericos/uart.v:72$20'.
  created $dff cell `$procdff$4495' with positive edge clock.
Creating register for signal `\serialTX.\q' using process `\serialTX.$proc$./Perifericos/uart.v:72$20'.
  created $dff cell `$procdff$4496' with positive edge clock.
Creating register for signal `\serialTX.\state' using process `\serialTX.$proc$./Perifericos/uart.v:62$19'.
  created $dff cell `$procdff$4497' with positive edge clock.
Creating register for signal `\serialTX.\q_re' using process `\serialTX.$proc$./Perifericos/uart.v:56$16'.
  created $dff cell `$procdff$4498' with positive edge clock.
Creating register for signal `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.\divcounter' using process `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.$proc$./Perifericos/uart.v:29$1284'.
  created $dff cell `$procdff$4499' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\act_row' using process `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:41$4'.
  created $dff cell `$procdff$4500' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\row' using process `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:41$4'.
  created $dff cell `$procdff$4501' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\timer' using process `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:24$1'.
  created $dff cell `$procdff$4502' with positive edge clock.

18.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:603$1510'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:602$1509'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:602$1508'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:601$1507'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:601$1506'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:106$1505'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:73$1504'.
Found and cleaned up 5 empty switches in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:657$1472'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:657$1472'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:642$1465'.
Found and cleaned up 3 empty switches in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:611$1453'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:611$1453'.
Found and cleaned up 3 empty switches in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:583$1442'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:583$1442'.
Found and cleaned up 3 empty switches in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:492$1418'.
Found and cleaned up 3 empty switches in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:396$1384'.
Found and cleaned up 3 empty switches in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:261$1371'.
Found and cleaned up 1 empty switch in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:174$1347'.
Found and cleaned up 1 empty switch in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:152$1342'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:152$1342'.
Found and cleaned up 4 empty switches in `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:86$1321'.
Removing empty process `$paramod\CoreLeon\INIT_ADDRESS=16777216.$proc$./Procesador/CoreLeon.v:86$1321'.
Removing empty process `RVleon.$proc$./RVleon.v:424$1124'.
Removing empty process `RVleon.$proc$./RVleon.v:422$1123'.
Removing empty process `RVleon.$proc$./RVleon.v:421$1122'.
Removing empty process `RVleon.$proc$./RVleon.v:368$1121'.
Removing empty process `RVleon.$proc$./RVleon.v:70$1120'.
Removing empty process `RVleon.$proc$./RVleon.v:52$1119'.
Removing empty process `RVleon.$proc$./RVleon.v:51$1118'.
Found and cleaned up 5 empty switches in `\RVleon.$proc$./RVleon.v:426$1116'.
Removing empty process `RVleon.$proc$./RVleon.v:426$1116'.
Found and cleaned up 2 empty switches in `\RVleon.$proc$./RVleon.v:380$1112'.
Removing empty process `RVleon.$proc$./RVleon.v:380$1112'.
Found and cleaned up 3 empty switches in `\RVleon.$proc$./RVleon.v:369$1109'.
Removing empty process `RVleon.$proc$./RVleon.v:369$1109'.
Found and cleaned up 3 empty switches in `\RVleon.$proc$./RVleon.v:350$1108'.
Removing empty process `RVleon.$proc$./RVleon.v:350$1108'.
Found and cleaned up 6 empty switches in `\RVleon.$proc$./RVleon.v:312$1106'.
Removing empty process `RVleon.$proc$./RVleon.v:312$1106'.
Found and cleaned up 3 empty switches in `\RVleon.$proc$./RVleon.v:262$1082'.
Removing empty process `RVleon.$proc$./RVleon.v:262$1082'.
Found and cleaned up 1 empty switch in `\RVleon.$proc$./RVleon.v:53$1069'.
Removing empty process `RVleon.$proc$./RVleon.v:53$1069'.
Removing empty process `usb_hid_host_rom.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:12$1065'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:148$1064'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:147$1063'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:146$1062'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:145$1061'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:144$1060'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:143$1059'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:141$1058'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:140$1057'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:139$1056'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:138$1055'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:137$1054'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:137$1053'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1052'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1051'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1050'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1049'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1048'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:135$1047'.
Found and cleaned up 42 empty switches in `\ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
Removing empty process `ukp.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:168$949'.
Found and cleaned up 4 empty switches in `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
Removing empty process `usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:78$896'.
Found and cleaned up 5 empty switches in `\usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
Removing empty process `usb_hid_host.$proc$./Perifericos/UKPtoRVLeon/usb_hid_host.v:58$878'.
Found and cleaned up 3 empty switches in `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:61$864'.
Removing empty process `hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:61$864'.
Found and cleaned up 2 empty switches in `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860'.
Removing empty process `hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:46$860'.
Found and cleaned up 3 empty switches in `\hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:30$854'.
Removing empty process `hid_reader.$proc$./Perifericos/UKPtoRVLeon/hid_reader.v:30$854'.
Found and cleaned up 2 empty switches in `\registros.$proc$./Procesador/registros_32.v:54$720'.
Removing empty process `registros.$proc$./Procesador/registros_32.v:54$720'.
Found and cleaned up 6 empty switches in `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
Removing empty process `$paramod\memory\TAM=1024.$proc$./RVleon.v:491$1297'.
Removing empty process `ALU.$proc$./Procesador/ALU.v:15$435'.
Removing empty process `ALU.$proc$./Procesador/ALU.v:55$420'.
Removing empty process `ALU.$proc$./Procesador/ALU.v:43$391'.
Removing empty process `DTM.$proc$./Debugger/dtm.v:21$376'.
Found and cleaned up 1 empty switch in `\DTM.$proc$./Debugger/dtm.v:155$375'.
Removing empty process `DTM.$proc$./Debugger/dtm.v:155$375'.
Removing empty process `DTM.$proc$./Debugger/dtm.v:151$374'.
Found and cleaned up 8 empty switches in `\DTM.$proc$./Debugger/dtm.v:90$370'.
Removing empty process `DTM.$proc$./Debugger/dtm.v:90$370'.
Found and cleaned up 1 empty switch in `\DTM.$proc$./Debugger/dtm.v:85$369'.
Removing empty process `DTM.$proc$./Debugger/dtm.v:85$369'.
Found and cleaned up 6 empty switches in `\DTM.$proc$./Debugger/dtm.v:49$367'.
Removing empty process `DTM.$proc$./Debugger/dtm.v:49$367'.
Found and cleaned up 3 empty switches in `\DTM.$proc$./Debugger/dtm.v:35$366'.
Removing empty process `DTM.$proc$./Debugger/dtm.v:35$366'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:226$365'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:112$364'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:112$363'.
Found and cleaned up 7 empty switches in `\DebugModule.$proc$./Debugger/DebugModule.v:307$361'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:307$361'.
Found and cleaned up 1 empty switch in `\DebugModule.$proc$./Debugger/DebugModule.v:302$360'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:302$360'.
Found and cleaned up 4 empty switches in `\DebugModule.$proc$./Debugger/DebugModule.v:262$352'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:262$352'.
Found and cleaned up 3 empty switches in `\DebugModule.$proc$./Debugger/DebugModule.v:245$345'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:245$345'.
Found and cleaned up 5 empty switches in `\DebugModule.$proc$./Debugger/DebugModule.v:227$338'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:227$338'.
Found and cleaned up 2 empty switches in `\DebugModule.$proc$./Debugger/DebugModule.v:209$336'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:209$336'.
Found and cleaned up 1 empty switch in `\DebugModule.$proc$./Debugger/DebugModule.v:175$323'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:175$323'.
Found and cleaned up 3 empty switches in `\DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:143$313'.
Found and cleaned up 1 empty switch in `\DebugModule.$proc$./Debugger/DebugModule.v:113$307'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:113$307'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:82$302'.
Found and cleaned up 1 empty switch in `\DebugModule.$proc$./Debugger/DebugModule.v:61$290'.
Removing empty process `DebugModule.$proc$./Debugger/DebugModule.v:61$290'.
Removing empty process `sync_vga.$proc$./Perifericos/leon_vga.v:226$279'.
Removing empty process `sync_vga.$proc$./Perifericos/leon_vga.v:225$278'.
Found and cleaned up 2 empty switches in `\sync_vga.$proc$./Perifericos/leon_vga.v:255$275'.
Removing empty process `sync_vga.$proc$./Perifericos/leon_vga.v:255$275'.
Found and cleaned up 2 empty switches in `\sync_vga.$proc$./Perifericos/leon_vga.v:240$264'.
Removing empty process `sync_vga.$proc$./Perifericos/leon_vga.v:240$264'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:146$260'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:146$259'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:140$258'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:140$257'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:139$256'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:138$255'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:137$254'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:204$238'.
Found and cleaned up 1 empty switch in `\VGA.$proc$./Perifericos/leon_vga.v:183$235'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:183$235'.
Found and cleaned up 1 empty switch in `\VGA.$proc$./Perifericos/leon_vga.v:160$234'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:160$234'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:147$230'.
Found and cleaned up 5 empty switches in `\VGA.$proc$./Perifericos/leon_vga.v:125$217'.
Removing empty process `VGA.$proc$./Perifericos/leon_vga.v:125$217'.
Removing empty process `Icache.$proc$./Perifericos/flashcache.v:94$210'.
Removing empty process `Icache.$proc$./Perifericos/flashcache.v:80$209'.
Found and cleaned up 7 empty switches in `\Icache.$proc$./Perifericos/flashcache.v:128$128'.
Removing empty process `Icache.$proc$./Perifericos/flashcache.v:128$128'.
Found and cleaned up 3 empty switches in `\Icache.$proc$./Perifericos/flashcache.v:103$117'.
Removing empty process `Icache.$proc$./Perifericos/flashcache.v:103$117'.
Found and cleaned up 2 empty switches in `\Icache.$proc$./Perifericos/flashcache.v:71$106'.
Removing empty process `Icache.$proc$./Perifericos/flashcache.v:71$106'.
Found and cleaned up 1 empty switch in `\asciiTo8x8_.$proc$./Perifericos/utilidades.v:9$69'.
Removing empty process `asciiTo8x8_.$proc$./Perifericos/utilidades.v:9$69'.
Removing empty process `flashSPI.$proc$./Perifericos/flashSPI.v:36$68'.
Removing empty process `flashSPI.$proc$./Perifericos/flashSPI.v:35$67'.
Removing empty process `flashSPI.$proc$./Perifericos/flashSPI.v:34$66'.
Removing empty process `flashSPI.$proc$./Perifericos/flashSPI.v:33$65'.
Removing empty process `flashSPI.$proc$./Perifericos/flashSPI.v:31$64'.
Found and cleaned up 6 empty switches in `\flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
Removing empty process `flashSPI.$proc$./Perifericos/flashSPI.v:47$61'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:183$56'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:168$55'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:159$54'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:133$53'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:118$52'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:108$51'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$./Perifericos/uart.v:185$50'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:185$50'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$./Perifericos/uart.v:169$45'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:169$45'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$./Perifericos/uart.v:160$44'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:160$44'.
Found and cleaned up 3 empty switches in `\serialRX.$proc$./Perifericos/uart.v:136$34'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:136$34'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$./Perifericos/uart.v:119$33'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:119$33'.
Removing empty process `serialRX.$proc$./Perifericos/uart.v:109$30'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:87$29'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:86$28'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:71$27'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:70$26'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:61$25'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:54$24'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$./Perifericos/uart.v:88$22'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:88$22'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$./Perifericos/uart.v:72$20'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:72$20'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$./Perifericos/uart.v:62$19'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:62$19'.
Removing empty process `serialTX.$proc$./Perifericos/uart.v:56$16'.
Removing empty process `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.$proc$./Perifericos/uart.v:23$1287'.
Found and cleaned up 1 empty switch in `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.$proc$./Perifericos/uart.v:29$1284'.
Removing empty process `$paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.$proc$./Perifericos/uart.v:29$1284'.
Removing empty process `ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:23$9'.
Found and cleaned up 2 empty switches in `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:41$4'.
Removing empty process `ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:41$4'.
Found and cleaned up 1 empty switch in `\ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:24$1'.
Removing empty process `ControladorMatrizLed.$proc$./Perifericos/ControladorMatrizLed.v:24$1'.
Cleaned up 212 empty switches.

18.4. Executing FLATTEN pass (flatten design).
Using template DTM for cells of type DTM.
Using template DebugModule for cells of type DebugModule.
Using template $paramod\CoreLeon\INIT_ADDRESS=16777216 for cells of type $paramod\CoreLeon\INIT_ADDRESS=16777216.
Using template flashSPI for cells of type flashSPI.
Using template Icache for cells of type Icache.
Using template serialRX for cells of type serialRX.
Using template serialTX for cells of type serialTX.
Using template $paramod\memory\TAM=1024 for cells of type $paramod\memory\TAM=1024.
Using template ControladorMatrizLed for cells of type ControladorMatrizLed.
Using template UKPtoRVLeon for cells of type UKPtoRVLeon.
Using template VGA for cells of type VGA.
Using template LoadfromMEM for cells of type LoadfromMEM.
Using template StoretoMEM for cells of type StoretoMEM.
Using template ALU for cells of type ALU.
Using template registros for cells of type registros.
Using template $paramod\BaudClock\BAUD=115200\CLK_GEN=12000000 for cells of type $paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.
Using template usb_hid_host for cells of type usb_hid_host.
Using template hid_reader for cells of type hid_reader.
Using template asciiTo8x8_ for cells of type asciiTo8x8_.
Using template sync_vga for cells of type sync_vga.
Using template ukp for cells of type ukp.
Using template usb_hid_host_rom for cells of type usb_hid_host_rom.
No more expansions possible.
Deleting now unused module $paramod\CoreLeon\INIT_ADDRESS=16777216.
Deleting now unused module usb_hid_host_rom.
Deleting now unused module ukp.
Deleting now unused module usb_hid_host.
Deleting now unused module hid_reader.
Deleting now unused module UKPtoRVLeon.
Deleting now unused module registros.
Deleting now unused module LoadfromMEM.
Deleting now unused module StoretoMEM.
Deleting now unused module $paramod\memory\TAM=1024.
Deleting now unused module ALU.
Deleting now unused module DTM.
Deleting now unused module DebugModule.
Deleting now unused module sync_vga.
Deleting now unused module VGA.
Deleting now unused module Icache.
Deleting now unused module asciiTo8x8_.
Deleting now unused module flashSPI.
Deleting now unused module serialRX.
Deleting now unused module serialTX.
Deleting now unused module $paramod\BaudClock\BAUD=115200\CLK_GEN=12000000.
Deleting now unused module ControladorMatrizLed.

18.5. Executing TRIBUF pass.

18.6. Executing DEMINOUT pass (demote inout ports to input or output).

18.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 68 unused cells and 1768 unused wires.

18.9. Executing CHECK pass (checking for obvious problems).
checking module RVleon..
found and reported 0 problems.

18.10. Executing OPT pass (performing simple optimizations).

18.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 122 cells.

18.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RVleon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\CACHE.$procmux$3787: \CACHE.mode -> 1'0
      Replacing known input bits on port A of cell $techmap\CACHE.$procmux$3784: \CACHE.mode -> 1'1
      Replacing known input bits on port A of cell $techmap\CACHE.$procmux$3825: \CACHE.state -> 1'0
      Replacing known input bits on port A of cell $techmap\CACHE.$procmux$3823: \CACHE.state -> 1'1
      Replacing known input bits on port A of cell $techmap\CACHE.$procmux$3821: \CACHE.state -> 1'1
      Replacing known input bits on port A of cell $techmap\CACHE.$procmux$3816: \CACHE.state -> 1'1
      Replacing known input bits on port A of cell $techmap\CACHE.$procmux$3827: \CACHE.state -> 1'0
      Replacing known input bits on port A of cell $techmap\RV32I.$procmux$1566: \RV32I.EM_nop -> 1'0
      Replacing known input bits on port A of cell $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2395: \USB_KBRD_MOUSE.usb.ukp.inst_ready -> 1'1
      Replacing known input bits on port A of cell $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2393: \USB_KBRD_MOUSE.usb.ukp.inst_ready -> 1'1
      Replacing known input bits on port B of cell $procmux$2038: \Espera -> { 1'1 \Espera [7:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\CACHE.$procmux$3837.
    dead port 2/2 on $mux $techmap\CACHE.$procmux$3839.
    dead port 2/2 on $mux $techmap\CACHE.$procmux$3845.
    dead port 2/2 on $mux $techmap\CACHE.$procmux$3847.
    dead port 2/2 on $mux $techmap\CACHE.$procmux$3852.
    dead port 2/2 on $mux $techmap\CACHE.$procmux$3857.
    dead port 2/2 on $mux $techmap\CACHE.$procmux$3862.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3021.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3029.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3031.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3039.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3041.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3048.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3055.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3062.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3069.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3078.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3080.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3089.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3091.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3099.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3107.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3115.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3124.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3133.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3142.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3152.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3162.
    dead port 2/2 on $mux $techmap\dbgSerialInt.$procmux$3172.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3258.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3266.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3268.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3275.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3282.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3291.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3300.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3310.
    dead port 2/2 on $mux $techmap\dbgmodule.$procmux$3320.
Removed 38 multiplexer ports.

18.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RVleon.
    New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$./Procesador/CoreLeon.v:162$1343: { \RV32I.FD_instr [7] \RV32I.FD_instr [8] \RV32I.FD_instr [9] \RV32I.FD_instr [10] \RV32I.FD_instr [11] }
    New input vector for $reduce_and cell $techmap\CACHE.$reduce_and$./Perifericos/flashcache.v:97$116: { \CACHE.counter [6] \CACHE.counter [7] \CACHE.counter [8] \CACHE.counter [9] }
    New input vector for $reduce_and cell $techmap\CACHE.$reduce_and$./Perifericos/flashcache.v:96$115: { \CACHE.counter [0] \CACHE.counter [1] \CACHE.counter [2] \CACHE.counter [3] \CACHE.counter [4] \CACHE.counter [5] }
    Consolidated identical input bits for $mux cell $techmap\CACHE.$procmux$3757:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\CACHE.$procmux$3757_Y
      New ports: A=1'0, B=1'1, Y=$techmap\CACHE.$procmux$3757_Y [0]
      New connections: $techmap\CACHE.$procmux$3757_Y [7:1] = { $techmap\CACHE.$procmux$3757_Y [0] $techmap\CACHE.$procmux$3757_Y [0] $techmap\CACHE.$procmux$3757_Y [0] $techmap\CACHE.$procmux$3757_Y [0] $techmap\CACHE.$procmux$3757_Y [0] $techmap\CACHE.$procmux$3757_Y [0] $techmap\CACHE.$procmux$3757_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\CACHE.$procmux$3885:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109
      New ports: A=1'0, B=1'1, Y=$techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0]
      New connections: $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [31:1] = { $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] $techmap\CACHE.$0$memwr$\CACHE$./Perifericos/flashcache.v:76$86_EN[31:0]$109 [0] }
    Consolidated identical input bits for $mux cell $techmap\RAM_6KiB.$procmux$2958:
      Old ports: A=0, B=255, Y=$techmap\RAM_6KiB.$procmux$2958_Y
      New ports: A=1'0, B=1'1, Y=$techmap\RAM_6KiB.$procmux$2958_Y [0]
      New connections: $techmap\RAM_6KiB.$procmux$2958_Y [31:1] = { 24'000000000000000000000000 $techmap\RAM_6KiB.$procmux$2958_Y [0] $techmap\RAM_6KiB.$procmux$2958_Y [0] $techmap\RAM_6KiB.$procmux$2958_Y [0] $techmap\RAM_6KiB.$procmux$2958_Y [0] $techmap\RAM_6KiB.$procmux$2958_Y [0] $techmap\RAM_6KiB.$procmux$2958_Y [0] $techmap\RAM_6KiB.$procmux$2958_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\RAM_6KiB.$procmux$2970:
      Old ports: A=0, B=65280, Y=$techmap\RAM_6KiB.$procmux$2970_Y
      New ports: A=1'0, B=1'1, Y=$techmap\RAM_6KiB.$procmux$2970_Y [8]
      New connections: { $techmap\RAM_6KiB.$procmux$2970_Y [31:9] $techmap\RAM_6KiB.$procmux$2970_Y [7:0] } = { 16'0000000000000000 $techmap\RAM_6KiB.$procmux$2970_Y [8] $techmap\RAM_6KiB.$procmux$2970_Y [8] $techmap\RAM_6KiB.$procmux$2970_Y [8] $techmap\RAM_6KiB.$procmux$2970_Y [8] $techmap\RAM_6KiB.$procmux$2970_Y [8] $techmap\RAM_6KiB.$procmux$2970_Y [8] $techmap\RAM_6KiB.$procmux$2970_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\RAM_6KiB.$procmux$2982:
      Old ports: A=0, B=16711680, Y=$techmap\RAM_6KiB.$procmux$2982_Y
      New ports: A=1'0, B=1'1, Y=$techmap\RAM_6KiB.$procmux$2982_Y [16]
      New connections: { $techmap\RAM_6KiB.$procmux$2982_Y [31:17] $techmap\RAM_6KiB.$procmux$2982_Y [15:0] } = { 8'00000000 $techmap\RAM_6KiB.$procmux$2982_Y [16] $techmap\RAM_6KiB.$procmux$2982_Y [16] $techmap\RAM_6KiB.$procmux$2982_Y [16] $techmap\RAM_6KiB.$procmux$2982_Y [16] $techmap\RAM_6KiB.$procmux$2982_Y [16] $techmap\RAM_6KiB.$procmux$2982_Y [16] $techmap\RAM_6KiB.$procmux$2982_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\RAM_6KiB.$procmux$2994:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\RAM_6KiB.$procmux$2994_Y
      New ports: A=1'0, B=1'1, Y=$techmap\RAM_6KiB.$procmux$2994_Y [24]
      New connections: { $techmap\RAM_6KiB.$procmux$2994_Y [31:25] $techmap\RAM_6KiB.$procmux$2994_Y [23:0] } = { $techmap\RAM_6KiB.$procmux$2994_Y [24] $techmap\RAM_6KiB.$procmux$2994_Y [24] $techmap\RAM_6KiB.$procmux$2994_Y [24] $techmap\RAM_6KiB.$procmux$2994_Y [24] $techmap\RAM_6KiB.$procmux$2994_Y [24] $techmap\RAM_6KiB.$procmux$2994_Y [24] $techmap\RAM_6KiB.$procmux$2994_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2656:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$685_EN[31:0]$723 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2665:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$686_EN[31:0]$726 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2674:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$687_EN[31:0]$729 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2683:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$688_EN[31:0]$732 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2692:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$689_EN[31:0]$735 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2701:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$690_EN[31:0]$738 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2710:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$691_EN[31:0]$741 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2719:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$692_EN[31:0]$744 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2728:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$693_EN[31:0]$747 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2737:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$694_EN[31:0]$750 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2746:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$695_EN[31:0]$753 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2755:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$696_EN[31:0]$756 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2764:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$697_EN[31:0]$759 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2773:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$698_EN[31:0]$762 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2782:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$699_EN[31:0]$765 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2791:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$700_EN[31:0]$768 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2800:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$701_EN[31:0]$771 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2809:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$702_EN[31:0]$774 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2818:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$703_EN[31:0]$777 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2827:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$704_EN[31:0]$780 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2836:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$705_EN[31:0]$783 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2845:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$706_EN[31:0]$786 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2854:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$707_EN[31:0]$789 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2863:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$708_EN[31:0]$792 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2872:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$709_EN[31:0]$795 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2881:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$710_EN[31:0]$798 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2890:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$711_EN[31:0]$801 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2899:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$712_EN[31:0]$804 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2908:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$713_EN[31:0]$807 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2917:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$714_EN[31:0]$810 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2926:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$715_EN[31:0]$813 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2935:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:57$716_EN[31:0]$816 [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2943:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$procmux$2943_Y
      New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$procmux$2943_Y [0]
      New connections: $techmap\RV32I.reg32.$procmux$2943_Y [31:1] = { $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] $techmap\RV32I.reg32.$procmux$2943_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\USB_KBRD_MOUSE.usb.$procmux$2551:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y
      New ports: A=1'0, B=1'1, Y=$techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0]
      New connections: $techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [7:1] = { $techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0] $techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0] $techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0] $techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0] $techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0] $techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0] $techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\USB_KBRD_MOUSE.usb.$procmux$2576:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881
      New ports: A=1'0, B=1'1, Y=$techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [0]
      New connections: $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [7:1] = { $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_EN[7:0]$881 [0] }
    New ctrl vector for $pmux cell $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2507: { $techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:151$912_Y $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2080_CMP $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2160_CMP $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2173_CMP $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2064_CMP $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2248_CMP $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2438_CMP $auto$opt_reduce.cc:132:opt_mux$4504 }
    New ctrl vector for $pmux cell $techmap\flash.$procmux$4005: { $techmap\flash.$procmux$4001_CMP $auto$opt_reduce.cc:132:opt_mux$4506 }
    Consolidated identical input bits for $mux cell $techmap\pantalla__UUT.$procmux$3511:
      Old ports: A=0, B=255, Y=$techmap\pantalla__UUT.$procmux$3511_Y
      New ports: A=1'0, B=1'1, Y=$techmap\pantalla__UUT.$procmux$3511_Y [0]
      New connections: $techmap\pantalla__UUT.$procmux$3511_Y [31:1] = { 24'000000000000000000000000 $techmap\pantalla__UUT.$procmux$3511_Y [0] $techmap\pantalla__UUT.$procmux$3511_Y [0] $techmap\pantalla__UUT.$procmux$3511_Y [0] $techmap\pantalla__UUT.$procmux$3511_Y [0] $techmap\pantalla__UUT.$procmux$3511_Y [0] $techmap\pantalla__UUT.$procmux$3511_Y [0] $techmap\pantalla__UUT.$procmux$3511_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\pantalla__UUT.$procmux$3523:
      Old ports: A=0, B=65280, Y=$techmap\pantalla__UUT.$procmux$3523_Y
      New ports: A=1'0, B=1'1, Y=$techmap\pantalla__UUT.$procmux$3523_Y [8]
      New connections: { $techmap\pantalla__UUT.$procmux$3523_Y [31:9] $techmap\pantalla__UUT.$procmux$3523_Y [7:0] } = { 16'0000000000000000 $techmap\pantalla__UUT.$procmux$3523_Y [8] $techmap\pantalla__UUT.$procmux$3523_Y [8] $techmap\pantalla__UUT.$procmux$3523_Y [8] $techmap\pantalla__UUT.$procmux$3523_Y [8] $techmap\pantalla__UUT.$procmux$3523_Y [8] $techmap\pantalla__UUT.$procmux$3523_Y [8] $techmap\pantalla__UUT.$procmux$3523_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\pantalla__UUT.$procmux$3535:
      Old ports: A=0, B=16711680, Y=$techmap\pantalla__UUT.$procmux$3535_Y
      New ports: A=1'0, B=1'1, Y=$techmap\pantalla__UUT.$procmux$3535_Y [16]
      New connections: { $techmap\pantalla__UUT.$procmux$3535_Y [31:17] $techmap\pantalla__UUT.$procmux$3535_Y [15:0] } = { 8'00000000 $techmap\pantalla__UUT.$procmux$3535_Y [16] $techmap\pantalla__UUT.$procmux$3535_Y [16] $techmap\pantalla__UUT.$procmux$3535_Y [16] $techmap\pantalla__UUT.$procmux$3535_Y [16] $techmap\pantalla__UUT.$procmux$3535_Y [16] $techmap\pantalla__UUT.$procmux$3535_Y [16] $techmap\pantalla__UUT.$procmux$3535_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\pantalla__UUT.$procmux$3547:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\pantalla__UUT.$procmux$3547_Y
      New ports: A=1'0, B=1'1, Y=$techmap\pantalla__UUT.$procmux$3547_Y [24]
      New connections: { $techmap\pantalla__UUT.$procmux$3547_Y [31:25] $techmap\pantalla__UUT.$procmux$3547_Y [23:0] } = { $techmap\pantalla__UUT.$procmux$3547_Y [24] $techmap\pantalla__UUT.$procmux$3547_Y [24] $techmap\pantalla__UUT.$procmux$3547_Y [24] $techmap\pantalla__UUT.$procmux$3547_Y [24] $techmap\pantalla__UUT.$procmux$3547_Y [24] $techmap\pantalla__UUT.$procmux$3547_Y [24] $techmap\pantalla__UUT.$procmux$3547_Y [24] 24'000000000000000000000000 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4503: { $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2448_CMP $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2232_CMP $techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:157$935_Y }
  Optimizing cells in module \RVleon.
    Consolidated identical input bits for $mux cell $techmap\CACHE.$procmux$3759:
      Old ports: A=8'00000000, B=$techmap\CACHE.$procmux$3757_Y, Y=$techmap\CACHE.$procmux$3759_Y
      New ports: A=1'0, B=$techmap\CACHE.$procmux$3757_Y [0], Y=$techmap\CACHE.$procmux$3759_Y [0]
      New connections: $techmap\CACHE.$procmux$3759_Y [7:1] = { $techmap\CACHE.$procmux$3759_Y [0] $techmap\CACHE.$procmux$3759_Y [0] $techmap\CACHE.$procmux$3759_Y [0] $techmap\CACHE.$procmux$3759_Y [0] $techmap\CACHE.$procmux$3759_Y [0] $techmap\CACHE.$procmux$3759_Y [0] $techmap\CACHE.$procmux$3759_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\RAM_6KiB.$procmux$2960:
      Old ports: A=0, B=$techmap\RAM_6KiB.$procmux$2958_Y, Y=$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301
      New ports: A=1'0, B=$techmap\RAM_6KiB.$procmux$2958_Y [0], Y=$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [0]
      New connections: $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [31:1] = { 24'000000000000000000000000 $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [0] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [0] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [0] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [0] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [0] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [0] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:493$1288_EN[31:0]$1301 [0] }
    Consolidated identical input bits for $mux cell $techmap\RAM_6KiB.$procmux$2972:
      Old ports: A=0, B=$techmap\RAM_6KiB.$procmux$2970_Y, Y=$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304
      New ports: A=1'0, B=$techmap\RAM_6KiB.$procmux$2970_Y [8], Y=$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [8]
      New connections: { $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [31:9] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [7:0] } = { 16'0000000000000000 $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [8] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [8] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [8] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [8] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [8] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [8] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_EN[31:0]$1304 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\RAM_6KiB.$procmux$2984:
      Old ports: A=0, B=$techmap\RAM_6KiB.$procmux$2982_Y, Y=$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307
      New ports: A=1'0, B=$techmap\RAM_6KiB.$procmux$2982_Y [16], Y=$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [16]
      New connections: { $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [31:17] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [15:0] } = { 8'00000000 $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [16] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [16] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [16] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [16] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [16] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [16] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_EN[31:0]$1307 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\RAM_6KiB.$procmux$2996:
      Old ports: A=0, B=$techmap\RAM_6KiB.$procmux$2994_Y, Y=$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309
      New ports: A=1'0, B=$techmap\RAM_6KiB.$procmux$2994_Y [24], Y=$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [24]
      New connections: { $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [31:25] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [23:0] } = { $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [24] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [24] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [24] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [24] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [24] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [24] $techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:496$1291_EN[31:0]$1309 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$2946:
      Old ports: A=$techmap\RV32I.reg32.$procmux$2943_Y, B=0, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819
      New ports: A=$techmap\RV32I.reg32.$procmux$2943_Y [0], B=1'0, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0]
      New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$./Procesador/registros_32.v:60$717_EN[31:0]$819 [0] }
    Consolidated identical input bits for $mux cell $techmap\USB_KBRD_MOUSE.usb.$procmux$2554:
      Old ports: A=8'00000000, B=$techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y, Y=$techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899
      New ports: A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.$procmux$2551_Y [0], Y=$techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [0]
      New connections: $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [7:1] = { $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [0] $techmap\USB_KBRD_MOUSE.usb.$0$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$869_EN[7:0]$899 [0] }
    Consolidated identical input bits for $mux cell $techmap\pantalla__UUT.$procmux$3513:
      Old ports: A=0, B=$techmap\pantalla__UUT.$procmux$3511_Y, Y=$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220
      New ports: A=1'0, B=$techmap\pantalla__UUT.$procmux$3511_Y [0], Y=$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [0]
      New connections: $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [31:1] = { 24'000000000000000000000000 $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [0] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [0] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [0] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [0] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [0] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [0] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [0] }
    Consolidated identical input bits for $mux cell $techmap\pantalla__UUT.$procmux$3525:
      Old ports: A=0, B=$techmap\pantalla__UUT.$procmux$3523_Y, Y=$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223
      New ports: A=1'0, B=$techmap\pantalla__UUT.$procmux$3523_Y [8], Y=$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [8]
      New connections: { $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [31:9] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [7:0] } = { 16'0000000000000000 $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [8] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [8] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [8] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [8] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [8] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [8] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\pantalla__UUT.$procmux$3537:
      Old ports: A=0, B=$techmap\pantalla__UUT.$procmux$3535_Y, Y=$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226
      New ports: A=1'0, B=$techmap\pantalla__UUT.$procmux$3535_Y [16], Y=$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [16]
      New connections: { $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [31:17] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [15:0] } = { 8'00000000 $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [16] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [16] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [16] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [16] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [16] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [16] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\pantalla__UUT.$procmux$3549:
      Old ports: A=0, B=$techmap\pantalla__UUT.$procmux$3547_Y, Y=$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229
      New ports: A=1'0, B=$techmap\pantalla__UUT.$procmux$3547_Y [24], Y=$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [24]
      New connections: { $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31:25] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [23:0] } = { $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [24] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [24] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [24] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [24] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [24] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [24] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [24] 24'000000000000000000000000 }
  Optimizing cells in module \RVleon.
    Consolidated identical input bits for $mux cell $techmap\CACHE.$procmux$3761:
      Old ports: A=8'00000000, B=$techmap\CACHE.$procmux$3759_Y, Y=$techmap\CACHE.$procmux$3761_Y
      New ports: A=1'0, B=$techmap\CACHE.$procmux$3759_Y [0], Y=$techmap\CACHE.$procmux$3761_Y [0]
      New connections: $techmap\CACHE.$procmux$3761_Y [7:1] = { $techmap\CACHE.$procmux$3761_Y [0] $techmap\CACHE.$procmux$3761_Y [0] $techmap\CACHE.$procmux$3761_Y [0] $techmap\CACHE.$procmux$3761_Y [0] $techmap\CACHE.$procmux$3761_Y [0] $techmap\CACHE.$procmux$3761_Y [0] $techmap\CACHE.$procmux$3761_Y [0] }
  Optimizing cells in module \RVleon.
    Consolidated identical input bits for $mux cell $techmap\CACHE.$procmux$3764:
      Old ports: A=$techmap\CACHE.$procmux$3761_Y, B=8'00000000, Y=$techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185
      New ports: A=$techmap\CACHE.$procmux$3761_Y [0], B=1'0, Y=$techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [0]
      New connections: $techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [7:1] = { $techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [0] $techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [0] $techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [0] $techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [0] $techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [0] $techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [0] $techmap\CACHE.$0$memwr$\tag$./Perifericos/flashcache.v:156$105_EN[7:0]$185 [0] }
  Optimizing cells in module \RVleon.
Performed a total of 64 changes.

18.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 233 cells.

18.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \USB_KBRD_MOUSE.usb.ukp.record1 = 1'0 to constant driver in module RVleon.
Promoting init spec \USB_KBRD_MOUSE.usb.ukp.bank = 1'0 to constant driver in module RVleon.
Promoted 2 init specs to constant drivers.

18.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 0 unused cells and 395 unused wires.

18.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.10.9. Rerunning OPT passes. (Maybe there is more to do..)

18.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RVleon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

18.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RVleon.
Performed a total of 0 changes.

18.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

18.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.10.16. Finished OPT passes. (There is nothing left to do.)

18.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$190 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$191 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$192 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$193 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$194 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$195 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$196 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$197 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$198 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$199 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$200 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$201 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$202 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$203 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$204 (CACHE.valid).
Removed top 28 address bits (of 32) from memory write port RVleon.$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$205 (CACHE.valid).
Removed top 22 address bits (of 32) from memory init port RVleon.$techmap\RAM_6KiB.$meminit$\memArray$./RVleon.v:487$1311 (RAM_6KiB.memArray).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$820 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$821 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$822 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$823 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$824 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$825 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$826 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$827 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$828 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$829 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$830 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$831 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$832 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$833 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$834 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$835 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$836 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$837 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$838 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$839 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$840 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$841 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$842 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$843 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$844 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$845 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$846 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$847 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$848 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$849 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$850 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory write port RVleon.$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$851 (RV32I.reg32.WORKREG).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$870 (USB_KBRD_MOUSE.usb.dat).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$871 (USB_KBRD_MOUSE.usb.dat).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$872 (USB_KBRD_MOUSE.usb.dat).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$873 (USB_KBRD_MOUSE.usb.dat).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$874 (USB_KBRD_MOUSE.usb.dat).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$875 (USB_KBRD_MOUSE.usb.dat).
Removed top 1 address bits (of 4) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$882 (USB_KBRD_MOUSE.usb.dat).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:64$887 (USB_KBRD_MOUSE.usb.regs).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:65$889 (USB_KBRD_MOUSE.usb.regs).
Removed top 29 address bits (of 32) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:66$891 (USB_KBRD_MOUSE.usb.regs).
Removed top 1 address bits (of 4) from memory write port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$910 (USB_KBRD_MOUSE.usb.dat).
Removed top 1 address bits (of 4) from memory write port RVleon.$techmap\USB_KBRD_MOUSE.usb.$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$909 (USB_KBRD_MOUSE.usb.regs).
Removed top 22 address bits (of 32) from memory init port RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.ukprom.$meminit$\mem$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:10$1067 (USB_KBRD_MOUSE.usb.ukp.ukprom.mem).
Removed top 4 address bits (of 14) from memory read port RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.ukprom.$memrd$\mem$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:12$1066 (USB_KBRD_MOUSE.usb.ukp.ukprom.mem).
Removed top 31 bits (of 32) from port B of cell RVleon.$add$./RVleon.v:56$1070 ($add).
Removed top 23 bits (of 32) from port Y of cell RVleon.$add$./RVleon.v:56$1070 ($add).
Removed top 7 bits (of 13) from port B of cell RVleon.$eq$./RVleon.v:167$1073 ($eq).
Removed top 5 bits (of 16) from mux cell RVleon.$ternary$./RVleon.v:244$1081 ($mux).
Removed top 28 bits (of 32) from mux cell RVleon.$ternary$./RVleon.v:279$1089 ($mux).
Removed top 28 bits (of 32) from port A of cell RVleon.$or$./RVleon.v:280$1091 ($or).
Removed top 15 bits (of 32) from mux cell RVleon.$ternary$./RVleon.v:281$1092 ($mux).
Removed top 15 bits (of 32) from port B of cell RVleon.$or$./RVleon.v:281$1093 ($or).
Removed top 16 bits (of 32) from mux cell RVleon.$ternary$./RVleon.v:282$1094 ($mux).
Removed top 16 bits (of 32) from port B of cell RVleon.$or$./RVleon.v:282$1095 ($or).
Removed top 29 bits (of 32) from mux cell RVleon.$ternary$./RVleon.v:284$1098 ($mux).
Removed top 29 bits (of 32) from port B of cell RVleon.$or$./RVleon.v:284$1099 ($or).
Removed top 2 bits (of 3) from port B of cell RVleon.$techmap\dbgSerialInt.$procmux$3125_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell RVleon.$techmap\dbgSerialInt.$procmux$3081_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell RVleon.$techmap\dbgmodule.$procmux$3333_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell RVleon.$techmap\dbgmodule.$procmux$3292_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell RVleon.$techmap\dbgmodule.$procmux$3269_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\dbgmodule.$add$./Debugger/DebugModule.v:282$354 ($add).
Removed top 27 bits (of 32) from port Y of cell RVleon.$techmap\dbgmodule.$add$./Debugger/DebugModule.v:282$354 ($add).
Removed top 31 bits (of 32) from mux cell RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:79$300 ($mux).
Removed top 10 bits (of 32) from mux cell RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:78$298 ($mux).
Removed top 19 bits (of 32) from mux cell RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:77$296 ($mux).
Removed top 12 bits (of 32) from mux cell RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:76$294 ($mux).
Removed top 30 bits (of 32) from mux cell RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:75$292 ($mux).
Removed top 2 bits (of 5) from port B of cell RVleon.$techmap\dbgmodule.$eq$./Debugger/DebugModule.v:51$284 ($eq).
Removed top 12 bits (of 32) from mux cell RVleon.$techmap\RV32I.$procmux$1923 ($mux).
Removed cell RVleon.$techmap\RV32I.$procmux$1821 ($mux).
Removed top 19 bits (of 32) from mux cell RVleon.$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:697$1498 ($mux).
Removed top 8 bits (of 32) from mux cell RVleon.$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:693$1492 ($mux).
Removed top 1 bits (of 32) from mux cell RVleon.$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:686$1482 ($mux).
Removed top 6 bits (of 32) from mux cell RVleon.$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:679$1475 ($mux).
Removed top 3 bits (of 4) from port B of cell RVleon.$techmap\RV32I.$eq$./Procesador/CoreLeon.v:634$1456 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444 ($add).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443 ($add).
Removed top 15 bits (of 16) from port A of cell RVleon.$techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394 ($shl).
Removed top 1 bits (of 16) from port Y of cell RVleon.$techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394 ($shl).
Removed top 1 bits (of 7) from port B of cell RVleon.$techmap\RV32I.$eq$./Procesador/CoreLeon.v:455$1393 ($eq).
Removed top 1 bits (of 2) from port B of cell RVleon.$techmap\RV32I.$eq$./Procesador/CoreLeon.v:192$1360 ($eq).
Removed top 1 bits (of 2) from port B of cell RVleon.$techmap\RV32I.$eq$./Procesador/CoreLeon.v:129$1329 ($eq).
Removed top 1 bits (of 5) from port B of cell RVleon.$techmap\RV32I.$eq$./Procesador/CoreLeon.v:128$1328 ($eq).
Removed top 1 bits (of 5) from port B of cell RVleon.$techmap\RV32I.$eq$./Procesador/CoreLeon.v:127$1327 ($eq).
Removed top 2 bits (of 5) from port B of cell RVleon.$techmap\RV32I.$eq$./Procesador/CoreLeon.v:126$1326 ($eq).
Removed top 29 bits (of 32) from port B of cell RVleon.$techmap\RV32I.$add$./Procesador/CoreLeon.v:83$1320 ($add).
Removed top 1 bits (of 2) from port B of cell RVleon.$techmap\flash.$procmux$3998_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\flash.$sub$./Perifericos/flashSPI.v:65$62 ($sub).
Removed top 27 bits (of 32) from port Y of cell RVleon.$techmap\flash.$sub$./Perifericos/flashSPI.v:65$62 ($sub).
Removed top 31 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4475 ($dff).
Removed top 7 bits (of 8) from FF cell RVleon.$techmap\CACHE.$procdff$4471 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4460 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4457 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4454 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4451 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4448 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4445 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4442 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4439 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4436 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4433 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4430 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4427 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4424 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4421 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4418 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\CACHE.$procdff$4415 ($dff).
Removed cell RVleon.$techmap\CACHE.$procmux$3889 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3887 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3773 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3770 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3768 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3766 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3755 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3752 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3750 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3748 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3746 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3743 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3741 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3739 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3728 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3725 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3723 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3720 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3717 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3715 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3704 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3695 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3686 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3677 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3668 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3659 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3650 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3641 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3632 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3623 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3614 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3605 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3596 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3587 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3578 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3569 ($mux).
Removed cell RVleon.$techmap\CACHE.$procmux$3566 ($mux).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\CACHE.$add$./Perifericos/flashcache.v:152$187 ($add).
Removed top 22 bits (of 32) from port Y of cell RVleon.$techmap\CACHE.$add$./Perifericos/flashcache.v:152$187 ($add).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\UART_RX.$add$./Perifericos/uart.v:173$48 ($add).
Removed top 28 bits (of 32) from port Y of cell RVleon.$techmap\UART_RX.$add$./Perifericos/uart.v:173$48 ($add).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\UART_RX.$sub$./Perifericos/uart.v:138$37 ($sub).
Removed top 26 bits (of 32) from port Y of cell RVleon.$techmap\UART_RX.$sub$./Perifericos/uart.v:138$37 ($sub).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\UART_TX.$add$./Perifericos/uart.v:92$23 ($add).
Removed top 28 bits (of 32) from port Y of cell RVleon.$techmap\UART_TX.$add$./Perifericos/uart.v:92$23 ($add).
Removed top 7 bits (of 32) from FF cell RVleon.$techmap\RAM_6KiB.$procdff$4357 ($dff).
Removed top 8 bits (of 32) from FF cell RVleon.$techmap\RAM_6KiB.$procdff$4354 ($dff).
Removed top 16 bits (of 32) from FF cell RVleon.$techmap\RAM_6KiB.$procdff$4351 ($dff).
Removed top 24 bits (of 32) from FF cell RVleon.$techmap\RAM_6KiB.$procdff$4348 ($dff).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$3004 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$3002 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$3000 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2998 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2992 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2990 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2988 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2986 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2980 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2978 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2976 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2974 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2968 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2966 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2964 ($mux).
Removed cell RVleon.$techmap\RAM_6KiB.$procmux$2962 ($mux).
Removed top 1 bits (of 2) from port B of cell RVleon.$techmap\LEDS8_4.$procmux$4095_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2 ($add).
Removed top 20 bits (of 32) from port Y of cell RVleon.$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2 ($add).
Removed top 7 bits (of 32) from FF cell RVleon.$techmap\pantalla__UUT.$procdff$4409 ($dff).
Removed top 8 bits (of 32) from FF cell RVleon.$techmap\pantalla__UUT.$procdff$4406 ($dff).
Removed top 16 bits (of 32) from FF cell RVleon.$techmap\pantalla__UUT.$procdff$4403 ($dff).
Removed top 24 bits (of 32) from FF cell RVleon.$techmap\pantalla__UUT.$procdff$4400 ($dff).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3557 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3555 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3553 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3545 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3543 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3541 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3533 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3531 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3529 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3521 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3519 ($mux).
Removed cell RVleon.$techmap\pantalla__UUT.$procmux$3517 ($mux).
Removed top 1 bits (of 3) from port B of cell RVleon.$techmap\pantalla__UUT.$procmux$3497_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell RVleon.$techmap\pantalla__UUT.$procmux$3496_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell RVleon.$techmap\pantalla__UUT.$procmux$3495_CMP0 ($eq).
Removed top 7 bits (of 8) from port Y of cell RVleon.$techmap\pantalla__UUT.$shr$./Perifericos/leon_vga.v:195$236 ($shr).
Removed top 30 bits (of 32) from port A of cell RVleon.$techmap\pantalla__UUT.$shl$./Perifericos/leon_vga.v:151$232 ($shl).
Removed top 28 bits (of 32) from port Y of cell RVleon.$techmap\pantalla__UUT.$shl$./Perifericos/leon_vga.v:151$232 ($shl).
Removed top 19 bits (of 32) from port Y of cell RVleon.$techmap\pantalla__UUT.$add$./Perifericos/leon_vga.v:119$216 ($add).
Removed top 19 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.$add$./Perifericos/leon_vga.v:119$216 ($add).
Removed top 25 bits (of 32) from port A of cell RVleon.$techmap\pantalla__UUT.$mul$./Perifericos/leon_vga.v:119$215 ($mul).
Removed top 19 bits (of 32) from port Y of cell RVleon.$techmap\pantalla__UUT.$mul$./Perifericos/leon_vga.v:119$215 ($mul).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\dbgSerialInt.UART_TX.$add$./Perifericos/uart.v:92$23 ($add).
Removed top 28 bits (of 32) from port Y of cell RVleon.$techmap\dbgSerialInt.UART_TX.$add$./Perifericos/uart.v:92$23 ($add).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\dbgSerialInt.UART_RX.$add$./Perifericos/uart.v:173$48 ($add).
Removed top 28 bits (of 32) from port Y of cell RVleon.$techmap\dbgSerialInt.UART_RX.$add$./Perifericos/uart.v:173$48 ($add).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37 ($sub).
Removed top 26 bits (of 32) from port Y of cell RVleon.$techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37 ($sub).
Removed top 31 bits (of 32) from mux cell RVleon.$techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:61$650 ($mux).
Removed top 31 bits (of 32) from mux cell RVleon.$techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:60$648 ($mux).
Removed top 2 bits (of 4) from mux cell RVleon.$techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:35$641 ($mux).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:52$419 ($or).
Removed top 1 bits (of 33) from port A of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:52$419 ($or).
Removed top 1 bits (of 33) from port B of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:52$419 ($or).
Removed top 1 bits (of 33) from mux cell RVleon.$techmap\RV32I.alu.$ternary$./Procesador/ALU.v:52$418 ($mux).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$and$./Procesador/ALU.v:52$416 ($and).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:51$415 ($or).
Removed top 1 bits (of 33) from port A of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:51$415 ($or).
Removed top 1 bits (of 33) from port B of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:51$415 ($or).
Removed top 1 bits (of 33) from mux cell RVleon.$techmap\RV32I.alu.$ternary$./Procesador/ALU.v:51$414 ($mux).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:51$412 ($or).
Removed top 1 bits (of 33) from port B of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:50$411 ($or).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:50$411 ($or).
Removed top 1 bits (of 33) from port A of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:50$411 ($or).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:49$409 ($or).
Removed top 1 bits (of 33) from port A of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:49$409 ($or).
Removed top 1 bits (of 33) from port B of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:49$409 ($or).
Removed top 1 bits (of 33) from mux cell RVleon.$techmap\RV32I.alu.$ternary$./Procesador/ALU.v:49$408 ($mux).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$xor$./Procesador/ALU.v:49$406 ($xor).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:48$405 ($or).
Removed top 1 bits (of 33) from port A of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:48$405 ($or).
Removed top 1 bits (of 33) from port B of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:48$405 ($or).
Removed top 32 bits (of 33) from mux cell RVleon.$techmap\RV32I.alu.$ternary$./Procesador/ALU.v:48$404 ($mux).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:47$402 ($or).
Removed top 1 bits (of 33) from port A of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:47$402 ($or).
Removed top 1 bits (of 33) from port B of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:47$402 ($or).
Removed top 32 bits (of 33) from mux cell RVleon.$techmap\RV32I.alu.$ternary$./Procesador/ALU.v:47$401 ($mux).
Removed top 1 bits (of 33) from port B of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:46$399 ($or).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:46$399 ($or).
Removed top 1 bits (of 33) from port A of cell RVleon.$techmap\RV32I.alu.$or$./Procesador/ALU.v:46$399 ($or).
Removed top 1 bits (of 33) from mux cell RVleon.$techmap\RV32I.alu.$ternary$./Procesador/ALU.v:45$397 ($mux).
Removed top 1 bits (of 33) from mux cell RVleon.$techmap\RV32I.alu.$ternary$./Procesador/ALU.v:45$395 ($mux).
Removed top 1 bits (of 33) from port A of cell RVleon.$techmap\RV32I.alu.$add$./Procesador/ALU.v:34$386 ($add).
Removed top 32 bits (of 33) from port B of cell RVleon.$techmap\RV32I.alu.$add$./Procesador/ALU.v:34$385 ($add).
Removed top 1 bits (of 33) from port Y of cell RVleon.$techmap\RV32I.alu.$sshr$./Procesador/ALU.v:31$383 ($sshr).
Removed top 7 bits (of 8) from port A of cell RVleon.$techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380 ($shl).
Removed top 31 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4344 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4339 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4336 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4333 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4330 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4327 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4324 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4321 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4318 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4315 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4312 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4309 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4306 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4303 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4300 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4297 ($dff).
Removed top 27 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4294 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4291 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4288 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4285 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4282 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4279 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4276 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4273 ($dff).
Removed top 28 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4270 ($dff).
Removed top 29 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4267 ($dff).
Removed top 29 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4264 ($dff).
Removed top 29 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4261 ($dff).
Removed top 29 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4258 ($dff).
Removed top 30 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4255 ($dff).
Removed top 30 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4252 ($dff).
Removed top 31 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4249 ($dff).
Removed top 31 bits (of 32) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4248 ($dff).
Removed cell RVleon.$techmap\RV32I.reg32.$procdff$4246 ($dff).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2956 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2953 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2951 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2948 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2941 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2932 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2923 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2914 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2905 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2896 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2887 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2878 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2869 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2860 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2851 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2842 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2833 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2824 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2815 ($mux).
Removed cell RVleon.$techmap\RV32I.reg32.$procmux$2806 ($mux).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285 ($sub).
Removed top 25 bits (of 32) from port Y of cell RVleon.$techmap\UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285 ($sub).
Removed top 7 bits (of 8) from FF cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procdff$4234 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procdff$4232 ($dff).
Removed top 7 bits (of 8) from FF cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procdff$4228 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procdff$4226 ($dff).
Removed cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procmux$2582 ($mux).
Removed cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procmux$2579 ($mux).
Removed cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procmux$2564 ($mux).
Removed cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procmux$2561 ($mux).
Removed cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procmux$2559 ($mux).
Removed cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$procmux$2556 ($mux).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:97$908 ($add).
Removed top 28 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:97$908 ($add).
Removed top 30 bits (of 32) from mux cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$ternary$./Perifericos/UKPtoRVLeon/usb_hid_host.v:66$893 ($mux).
Removed top 7 bits (of 8) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:66$892 ($eq).
Removed top 7 bits (of 8) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:65$890 ($eq).
Removed top 6 bits (of 8) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:64$888 ($eq).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:62$885 ($eq).
Removed top 3 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3990_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3989_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3988_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3987_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3986_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3985_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3984_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3983_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3982_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3981_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3980_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3979_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3978_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3977_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3976_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3975_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3974_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3973_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3972_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3971_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3970_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3969_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3968_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3967_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3966_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3965_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3964_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3963_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3962_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3961_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3960_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3959_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3958_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3957_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3956_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3955_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3954_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3953_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3952_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3951_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3950_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3949_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3948_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3947_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3946_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3945_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3944_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3943_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3942_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3941_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3940_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3939_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3938_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3937_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3936_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3935_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3934_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3933_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3932_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3931_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3930_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3929_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3928_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3927_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3926_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3925_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3924_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3923_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3922_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3921_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3920_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3919_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3918_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3917_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3916_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3915_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3914_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3913_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3912_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3911_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3910_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3909_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3908_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3907_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3906_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3905_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3904_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3903_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3902_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3901_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3900_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3899_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3898_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3897_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3896_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RVleon.$techmap\pantalla__UUT.Gen_patron.$procmux$3895_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:261$277 ($add).
Removed top 22 bits (of 32) from port Y of cell RVleon.$techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:261$277 ($add).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:259$276 ($add).
Removed top 22 bits (of 32) from port Y of cell RVleon.$techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:259$276 ($add).
Removed top 22 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.sync_gen.$lt$./Perifericos/leon_vga.v:246$269 ($lt).
Removed top 22 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:246$268 ($ge).
Removed top 23 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.sync_gen.$lt$./Perifericos/leon_vga.v:241$266 ($lt).
Removed top 23 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:241$265 ($ge).
Removed top 23 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:238$262 ($ge).
Removed top 22 bits (of 32) from port B of cell RVleon.$techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:238$261 ($ge).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\dbgSerialInt.UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285 ($sub).
Removed top 25 bits (of 32) from port Y of cell RVleon.$techmap\dbgSerialInt.UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285 ($sub).
Removed top 1 bits (of 2) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2325_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2248_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2232_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2173_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2160_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2080_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2064_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:319$1030 ($add).
Removed top 8 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:319$1030 ($add).
Removed top 18 bits (of 32) from mux cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$ternary$./Perifericos/UKPtoRVLeon/usb_hid_host.v:309$1018 ($mux).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:309$1017 ($add).
Removed top 18 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:309$1017 ($add).
Removed top 1 bits (of 3) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:305$1015 ($eq).
Removed top 28 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$gt$./Perifericos/UKPtoRVLeon/usb_hid_host.v:305$1012 ($gt).
Removed top 2 bits (of 7) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:301$1010 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:293$1005 ($add).
Removed top 29 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:293$1005 ($add).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:287$1003 ($add).
Removed top 25 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:287$1003 ($add).
Removed top 3 bits (of 7) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:282$1000 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:278$999 ($add).
Removed top 29 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:278$999 ($add).
Removed top 3 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:265$990 ($sub).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:250$980 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:247$979 ($add).
Removed top 29 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:247$979 ($add).
Removed top 1 bits (of 2) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:243$975 ($eq).
Removed top 31 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:235$974 ($add).
Removed top 18 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:235$974 ($add).
Removed top 29 bits (of 32) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:227$970 ($add).
Removed top 18 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:227$970 ($add).
Removed top 7 bits (of 8) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:196$963 ($sub).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:186$955 ($eq).
Removed top 2 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:183$952 ($eq).
Removed top 3 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:182$951 ($eq).
Removed top 29 bits (of 32) from port A of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:160$945 ($sub).
Removed top 28 bits (of 32) from port Y of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:160$945 ($sub).
Removed top 31 bits (of 32) from mux cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$ternary$./Perifericos/UKPtoRVLeon/usb_hid_host.v:159$944 ($mux).
Removed top 31 bits (of 32) from mux cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$ternary$./Perifericos/UKPtoRVLeon/usb_hid_host.v:158$940 ($mux).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:158$938 ($eq).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:157$935 ($eq).
Removed top 7 bits (of 8) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$ne$./Perifericos/UKPtoRVLeon/usb_hid_host.v:154$924 ($ne).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:153$916 ($eq).
Removed top 1 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:153$915 ($eq).
Removed top 2 bits (of 4) from port B of cell RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$eq$./Perifericos/UKPtoRVLeon/usb_hid_host.v:152$913 ($eq).
Removed top 5 bits (of 16) from port Y of cell RVleon.$shl$./RVleon.v:244$1080 ($shl).
Removed top 12 bits (of 32) from mux cell RVleon.$techmap\RV32I.$procmux$1925 ($mux).
Removed top 3 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4460 ($dff).
Removed top 2 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4457 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4454 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4451 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4436 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4433 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4430 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4427 ($dff).
Removed top 2 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4424 ($dff).
Removed top 2 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4421 ($dff).
Removed top 3 bits (of 4) from FF cell RVleon.$techmap\CACHE.$procdff$4418 ($dff).
Removed cell RVleon.$techmap\CACHE.$procdff$4415 ($dff).
Removed top 7 bits (of 24) from FF cell RVleon.$techmap\RAM_6KiB.$procdff$4354 ($dff).
Removed top 7 bits (of 16) from FF cell RVleon.$techmap\RAM_6KiB.$procdff$4351 ($dff).
Removed top 7 bits (of 8) from FF cell RVleon.$techmap\RAM_6KiB.$procdff$4348 ($dff).
Removed top 7 bits (of 24) from FF cell RVleon.$techmap\pantalla__UUT.$procdff$4406 ($dff).
Removed top 7 bits (of 16) from FF cell RVleon.$techmap\pantalla__UUT.$procdff$4403 ($dff).
Removed top 7 bits (of 8) from FF cell RVleon.$techmap\pantalla__UUT.$procdff$4400 ($dff).
Removed top 4 bits (of 5) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4339 ($dff).
Removed top 3 bits (of 5) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4336 ($dff).
Removed top 2 bits (of 5) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4333 ($dff).
Removed top 2 bits (of 5) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4330 ($dff).
Removed top 1 bits (of 5) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4327 ($dff).
Removed top 1 bits (of 5) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4324 ($dff).
Removed top 1 bits (of 5) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4321 ($dff).
Removed top 1 bits (of 5) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4318 ($dff).
Removed top 3 bits (of 4) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4291 ($dff).
Removed top 2 bits (of 4) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4288 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4285 ($dff).
Removed top 1 bits (of 4) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4282 ($dff).
Removed top 2 bits (of 3) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4267 ($dff).
Removed top 1 bits (of 3) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4264 ($dff).
Removed top 1 bits (of 2) from FF cell RVleon.$techmap\RV32I.reg32.$procdff$4255 ($dff).
Removed top 12 bits (of 32) from mux cell RVleon.$techmap\RV32I.$procmux$1927 ($mux).
Removed top 2 bits (of 3) from FF cell RVleon.$techmap\CACHE.$procdff$4436 ($dff).
Removed top 1 bits (of 3) from FF cell RVleon.$techmap\CACHE.$procdff$4433 ($dff).
Removed top 1 bits (of 2) from FF cell RVleon.$techmap\CACHE.$procdff$4424 ($dff).
Removed top 1 bits (of 32) from mux cell RVleon.$techmap\RV32I.$procmux$1929 ($mux).
Removed top 23 bits (of 32) from wire RVleon.$add$./RVleon.v:56$1070_Y.
Removed top 22 bits (of 32) from wire RVleon.$techmap\CACHE.$add$./Perifericos/flashcache.v:152$187_Y.
Removed top 16 bits (of 32) from wire RVleon.$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:494$1289_DATA[31:0]$1303.
Removed top 8 bits (of 32) from wire RVleon.$techmap\RAM_6KiB.$0$memwr$\memArray$./RVleon.v:495$1290_DATA[31:0]$1306.
Removed top 16 bits (of 32) from wire RVleon.$techmap\RAM_6KiB.$procmux$2974_Y.
Removed top 8 bits (of 32) from wire RVleon.$techmap\RAM_6KiB.$procmux$2986_Y.
Removed top 6 bits (of 32) from wire RVleon.$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:679$1475_Y.
Removed top 1 bits (of 32) from wire RVleon.$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:686$1482_Y.
Removed top 8 bits (of 32) from wire RVleon.$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:693$1492_Y.
Removed top 19 bits (of 32) from wire RVleon.$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:697$1498_Y.
Removed top 1 bits (of 4) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.$0$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$868_ADDR[3:0]$879.
Removed top 18 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:227$970_Y.
Removed top 18 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:235$974_Y.
Removed top 30 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:247$979_Y.
Removed top 29 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:278$999_Y.
Removed top 30 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:287$1003_Y.
Removed top 29 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:293$1005_Y.
Removed top 30 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:309$1017_Y.
Removed top 8 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:319$1030_Y.
Removed top 6 bits (of 7) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2054_Y.
Removed top 18 bits (of 32) from wire RVleon.$techmap\USB_KBRD_MOUSE.usb.ukp.$ternary$./Perifericos/UKPtoRVLeon/usb_hid_host.v:309$1018_Y.
Removed top 25 bits (of 32) from wire RVleon.$techmap\dbgSerialInt.UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285_Y.
Removed top 27 bits (of 32) from wire RVleon.$techmap\dbgmodule.$add$./Debugger/DebugModule.v:282$354_Y.
Removed top 30 bits (of 32) from wire RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:75$292_Y.
Removed top 12 bits (of 32) from wire RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:76$294_Y.
Removed top 19 bits (of 32) from wire RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:77$296_Y.
Removed top 10 bits (of 32) from wire RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:78$298_Y.
Removed top 31 bits (of 32) from wire RVleon.$techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:79$300_Y.
Removed top 27 bits (of 32) from wire RVleon.$techmap\flash.$sub$./Perifericos/flashSPI.v:65$62_Y.
Removed top 16 bits (of 32) from wire RVleon.$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_DATA[31:0]$222.
Removed top 8 bits (of 32) from wire RVleon.$techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_DATA[31:0]$225.
Removed top 24 bits (of 32) from wire RVleon.$techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:259$276_Y.
Removed top 22 bits (of 32) from wire RVleon.$techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:261$277_Y.
Removed top 28 bits (of 32) from wire RVleon.$ternary$./RVleon.v:279$1089_Y.
Removed top 15 bits (of 32) from wire RVleon.$ternary$./RVleon.v:281$1092_Y.
Removed top 16 bits (of 32) from wire RVleon.$ternary$./RVleon.v:282$1094_Y.
Removed top 29 bits (of 32) from wire RVleon.$ternary$./RVleon.v:284$1098_Y.
Removed top 5 bits (of 8) from wire RVleon.MOUSE_status.
Removed top 3 bits (of 4) from wire RVleon.RAM_6KiB.WRmask.
Removed top 1 bits (of 8) from wire RVleon.RV32I.D_funct7.
Removed top 16 bits (of 32) from wire RVleon.RV32I.dcsr.
Removed top 3 bits (of 4) from wire RVleon.RV32I.mem_mask.
Removed top 3 bits (of 4) from wire RVleon.RV32I.store.mask_data.
Removed top 15 bits (of 32) from wire RVleon.UART_data.
Removed top 4 bits (of 8) from wire RVleon.USB_KBRD_MOUSE.HID_printer_status.
Removed top 5 bits (of 8) from wire RVleon.USB_KBRD_MOUSE.MOUSE_status.
Removed top 16 bits (of 64) from wire RVleon.USB_KBRD_MOUSE.hid_report.
Removed top 16 bits (of 64) from wire RVleon.USB_KBRD_MOUSE.show.hid_report.
Removed top 7 bits (of 8) from wire RVleon.USB_KBRD_MOUSE.show.key2.
Removed top 3 bits (of 4) from wire RVleon.Wmask.
Removed top 19 bits (of 32) from wire RVleon.dbgmodule.abstractcs.
Removed top 12 bits (of 32) from wire RVleon.dbgmodule.command.
Removed top 30 bits (of 32) from wire RVleon.dbgmodule.dmcontrol.
Removed top 12 bits (of 32) from wire RVleon.dbgmodule.dmstatus.

18.12. Executing PEEPOPT pass (run peephole optimizers).

18.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 0 unused cells and 157 unused wires.

18.14. Executing SHARE pass (SAT-based resource sharing).
Found 10 cells in module RVleon that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:51$719 ($memrd):
    Found 1 activation_patterns using ctrl signal { \RAM_6KiB.rst \RV32I.Stall_E }.
    Found 1 candidates: $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:49$718
    Analyzing resource sharing with $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:49$718 ($memrd):
      Found 2 activation_patterns using ctrl signal { \RAM_6KiB.rst \RV32I.Stall_E \RV32I.dbg_sel_REG \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y }.
      Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:51$719: { \RAM_6KiB.rst \RV32I.Stall_E } = 2'00
      Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:49$718: { \RAM_6KiB.rst \RV32I.Stall_E } = 2'00
      Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:49$718: { \RV32I.dbg_sel_REG \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 4'1001
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Size of SAT problem: 32 cells, 523 variables, 1206 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \RAM_6KiB.rst \RV32I.Stall_E \RV32I.dbg_sel_REG \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 6'000100
  Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:49$718 ($memrd):
    Found 2 activation_patterns using ctrl signal { \RAM_6KiB.rst \RV32I.Stall_E \RV32I.dbg_sel_REG \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y }.
    No candidates found.
  Analyzing resource sharing options for $techmap\RV32I.alu.$sshr$./Procesador/ALU.v:31$383 ($sshr):
    Found 2 activation_patterns using ctrl signal { \RV32I.alu.funcionIs [5] \RV32I.alu.funcionIs [1] \RAM_6KiB.rst \RV32I.DE_Jump \RV32I.DE_LUI \RV32I.DE_AUIPC \RV32I.Stall_CPU }.
    No candidates found.
  Analyzing resource sharing options for $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380 ($shl):
    Found 6 activation_patterns using ctrl signal { \RV32I.alu.funcionIs [5] \RV32I.alu.funcionIs [1] \RAM_6KiB.rst \RV32I.Stall_F \RV32I.Stall_E \RV32I.DE_Jump \RV32I.DE_LUI \RV32I.DE_AUIPC \RV32I.M_lsbytecsr [0] \RV32I.Stall_CPU \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y }.
    Found 2 candidates: $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394 $shl$./RVleon.v:244$1080
    Analyzing resource sharing with $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394 ($shl):
      Found 4 activation_patterns using ctrl signal { \RAM_6KiB.rst \RV32I.EM_isCSR \RV32I.Stall_CPU \RV32I.dbg_sel_CSR \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y }.
      Forbidden control signals for this pair of cells: { \RV32I.alu.funcionIs \RV32I.E_JumpOrBranch \RV32I.M_lsbytecsr [14:0] \RV32I.M_selcycle \RV32I.M_selcycleh \RV32I.M_selinstret \RV32I.M_selinstreth \RV32I.M_seldcsr \RV32I.wr_dcsr $techmap\RV32I.$logic_or$./Procesador/CoreLeon.v:312$1373_Y }
      Activation pattern for cell $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380: { \RAM_6KiB.rst \RV32I.Stall_F } = 2'00
      Activation pattern for cell $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380: { \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 4'1001
      Activation pattern for cell $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380: { \RAM_6KiB.rst \RV32I.Stall_E } = 2'00
      Activation pattern for cell $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380: { \RAM_6KiB.rst \RV32I.DE_Jump \RV32I.DE_LUI \RV32I.DE_AUIPC \RV32I.Stall_CPU } = 5'00000
      Activation pattern for cell $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394: { \RV32I.dbg_sel_CSR \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 4'1001
      Activation pattern for cell $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394: { \RAM_6KiB.rst \RV32I.EM_isCSR \RV32I.Stall_CPU } = 3'010
      Activation pattern for cell $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394: \RAM_6KiB.rst = 1'0
      Activation pattern for cell $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394: { \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 4'1001
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Size of SAT problem: 76 cells, 855 variables, 2123 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \RAM_6KiB.rst \RV32I.Stall_F \RV32I.Stall_E \RV32I.DE_Jump \RV32I.DE_LUI \RV32I.DE_AUIPC \RV32I.EM_isCSR \RV32I.Stall_CPU \RV32I.dbg_sel_CSR \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 13'0000000000100
    Analyzing resource sharing with $shl$./RVleon.v:244$1080 ($shl):
      Found 1 activation_patterns using ctrl signal $logic_and$./RVleon.v:244$1079_Y.
      Forbidden control signals for this pair of cells: { \USB_KBRD_MOUSE.show.read $techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:38$859_Y \RV32I.alu.funcionIs \UART_TX.txmit \UART_TX.txmit_tic \RV32I.E_JumpOrBranch $techmap\RV32I.$logic_or$./Procesador/CoreLeon.v:312$1373_Y $logic_and$./RVleon.v:374$1111_Y \valid_deco [10] \valid_deco [7:3] \valid_deco [1:0] }
      Activation pattern for cell $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380: { \RAM_6KiB.rst \RV32I.Stall_F } = 2'00
      Activation pattern for cell $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380: { \RV32I.M_lsbytecsr [0] \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 5'11001
      Activation pattern for cell $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380: { \RAM_6KiB.rst \RV32I.Stall_E } = 2'00
      Activation pattern for cell $techmap\RV32I.alu.$shl$./Procesador/ALU.v:25$380: { \RAM_6KiB.rst \RV32I.DE_Jump \RV32I.DE_LUI \RV32I.DE_AUIPC \RV32I.Stall_CPU } = 5'00000
      Activation pattern for cell $shl$./RVleon.v:244$1080: $logic_and$./RVleon.v:244$1079_Y = 1'1
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Size of SAT problem: 76 cells, 854 variables, 2111 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \RAM_6KiB.rst \RV32I.Stall_F \RV32I.Stall_E \RV32I.DE_Jump \RV32I.DE_LUI \RV32I.DE_AUIPC \RV32I.M_lsbytecsr [0] \RV32I.Stall_CPU \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y $logic_and$./RVleon.v:244$1079_Y } = 13'0000000001001
  Analyzing resource sharing options for $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394 ($shl):
    Found 4 activation_patterns using ctrl signal { \RAM_6KiB.rst \RV32I.EM_isCSR \RV32I.Stall_CPU \RV32I.dbg_sel_CSR \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y }.
    Found 1 candidates: $shl$./RVleon.v:244$1080
    Analyzing resource sharing with $shl$./RVleon.v:244$1080 ($shl):
      Found 1 activation_patterns using ctrl signal $logic_and$./RVleon.v:244$1079_Y.
      Forbidden control signals for this pair of cells: { \USB_KBRD_MOUSE.show.read $techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:38$859_Y \UART_TX.txmit \UART_TX.txmit_tic \RV32I.M_lsbytecsr [14:0] \RV32I.M_selcycle \RV32I.M_selcycleh \RV32I.M_selinstret \RV32I.M_selinstreth \RV32I.M_seldcsr \RV32I.wr_dcsr $logic_and$./RVleon.v:374$1111_Y \valid_deco [10] \valid_deco [7:3] \valid_deco [1:0] }
      Activation pattern for cell $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394: { \RV32I.dbg_sel_CSR \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 4'1001
      Activation pattern for cell $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394: { \RAM_6KiB.rst \RV32I.EM_isCSR \RV32I.Stall_CPU } = 3'010
      Activation pattern for cell $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394: \RAM_6KiB.rst = 1'0
      Activation pattern for cell $techmap\RV32I.$shl$./Procesador/CoreLeon.v:457$1394: { \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y } = 4'1001
      Activation pattern for cell $shl$./RVleon.v:244$1080: $logic_and$./RVleon.v:244$1079_Y = 1'1
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Adding exclusive control bits: $techmap\CACHE.$procmux$3804_CMP vs. \CACHE.state
      Size of SAT problem: 31 cells, 533 variables, 1255 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \RAM_6KiB.rst \RV32I.EM_isCSR \RV32I.Stall_CPU \RV32I.dbg_sel_CSR \RV32I.dbg_sel_PIP \dbgmodule.rst_dm $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:248$348_Y $techmap\dbgmodule.$logic_and$./Debugger/DebugModule.v:250$349_Y $logic_and$./RVleon.v:244$1079_Y } = 9'001001001
  Analyzing resource sharing options for $techmap\RAM_6KiB.$memrd$\memArray$./RVleon.v:499$1310 ($memrd):
    Found 1 activation_patterns using ctrl signal \RAM_6KiB.dRE.
    No candidates found.
  Analyzing resource sharing options for $techmap\CACHE.$memrd$\valid$./Perifericos/flashcache.v:85$111 ($memrd):
    Found 3 activation_patterns using ctrl signal { \RAM_6KiB.rst \CACHE.state $techmap\CACHE.$procmux$3804_CMP }.
    No candidates found.
  Analyzing resource sharing options for $techmap\CACHE.$memrd$\tag$./Perifericos/flashcache.v:86$112 ($memrd):
    Found 3 activation_patterns using ctrl signal { \RAM_6KiB.rst \CACHE.state $techmap\CACHE.$procmux$3804_CMP }.
    No candidates found.
  Analyzing resource sharing options for $techmap\CACHE.$memrd$\CACHE$./Perifericos/flashcache.v:73$110 ($memrd):
    Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
    No candidates found.
  Analyzing resource sharing options for $shl$./RVleon.v:244$1080 ($shl):
    Found 1 activation_patterns using ctrl signal $logic_and$./RVleon.v:244$1079_Y.
    No candidates found.

18.15. Executing TECHMAP pass (map to technology primitives).

18.15.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

18.15.2. Continuing TECHMAP pass.
No more expansions possible.

18.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module RVleon:
  creating $macc model for $add$./RVleon.v:56$1070 ($add).
  creating $macc model for $techmap\CACHE.$add$./Perifericos/flashcache.v:152$187 ($add).
  creating $macc model for $techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2 ($add).
  creating $macc model for $techmap\RV32I.$add$./Procesador/CoreLeon.v:383$1380 ($add).
  creating $macc model for $techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443 ($add).
  creating $macc model for $techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444 ($add).
  creating $macc model for $techmap\RV32I.$add$./Procesador/CoreLeon.v:83$1320 ($add).
  creating $macc model for $techmap\RV32I.alu.$add$./Procesador/ALU.v:34$385 ($add).
  creating $macc model for $techmap\RV32I.alu.$add$./Procesador/ALU.v:34$386 ($add).
  creating $macc model for $techmap\RV32I.alu.$add$./Procesador/ALU.v:40$390 ($add).
  creating $macc model for $techmap\UART_RX.$add$./Perifericos/uart.v:173$48 ($add).
  creating $macc model for $techmap\UART_RX.$sub$./Perifericos/uart.v:138$37 ($sub).
  creating $macc model for $techmap\UART_TX.$add$./Perifericos/uart.v:92$23 ($add).
  creating $macc model for $techmap\UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285 ($sub).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:97$908 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:227$970 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:235$974 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:247$979 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:278$999 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:287$1003 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:293$1005 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:309$1017 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:319$1030 ($add).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:160$945 ($sub).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:196$963 ($sub).
  creating $macc model for $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:265$990 ($sub).
  creating $macc model for $techmap\dbgSerialInt.UART_RX.$add$./Perifericos/uart.v:173$48 ($add).
  creating $macc model for $techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37 ($sub).
  creating $macc model for $techmap\dbgSerialInt.UART_TX.$add$./Perifericos/uart.v:92$23 ($add).
  creating $macc model for $techmap\dbgSerialInt.UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285 ($sub).
  creating $macc model for $techmap\dbgmodule.$add$./Debugger/DebugModule.v:282$354 ($add).
  creating $macc model for $techmap\flash.$sub$./Perifericos/flashSPI.v:65$62 ($sub).
  creating $macc model for $techmap\pantalla__UUT.$add$./Perifericos/leon_vga.v:119$216 ($add).
  creating $macc model for $techmap\pantalla__UUT.$mul$./Perifericos/leon_vga.v:119$215 ($mul).
  creating $macc model for $techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:259$276 ($add).
  creating $macc model for $techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:261$277 ($add).
  merging $macc model for $techmap\pantalla__UUT.$mul$./Perifericos/leon_vga.v:119$215 into $techmap\pantalla__UUT.$add$./Perifericos/leon_vga.v:119$216.
  merging $macc model for $techmap\RV32I.alu.$add$./Procesador/ALU.v:34$385 into $techmap\RV32I.alu.$add$./Procesador/ALU.v:34$386.
  creating $alu model for $macc $techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:259$276.
  creating $alu model for $macc $techmap\flash.$sub$./Perifericos/flashSPI.v:65$62.
  creating $alu model for $macc $techmap\dbgmodule.$add$./Debugger/DebugModule.v:282$354.
  creating $alu model for $macc $techmap\dbgSerialInt.UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285.
  creating $alu model for $macc $techmap\dbgSerialInt.UART_TX.$add$./Perifericos/uart.v:92$23.
  creating $alu model for $macc $techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37.
  creating $alu model for $macc $techmap\dbgSerialInt.UART_RX.$add$./Perifericos/uart.v:173$48.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:265$990.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:196$963.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:160$945.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:319$1030.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:309$1017.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:293$1005.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:287$1003.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:278$999.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:247$979.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:235$974.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:227$970.
  creating $alu model for $macc $techmap\USB_KBRD_MOUSE.usb.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:97$908.
  creating $alu model for $macc $techmap\UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285.
  creating $alu model for $macc $techmap\UART_TX.$add$./Perifericos/uart.v:92$23.
  creating $alu model for $macc $techmap\UART_RX.$sub$./Perifericos/uart.v:138$37.
  creating $alu model for $macc $techmap\UART_RX.$add$./Perifericos/uart.v:173$48.
  creating $alu model for $macc $techmap\RV32I.alu.$add$./Procesador/ALU.v:40$390.
  creating $alu model for $macc $techmap\RV32I.alu.$add$./Procesador/ALU.v:34$386.
  creating $alu model for $macc $techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:261$277.
  creating $alu model for $macc $techmap\RV32I.$add$./Procesador/CoreLeon.v:83$1320.
  creating $alu model for $macc $techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444.
  creating $alu model for $macc $techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443.
  creating $alu model for $macc $techmap\RV32I.$add$./Procesador/CoreLeon.v:383$1380.
  creating $alu model for $macc $techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2.
  creating $alu model for $macc $techmap\CACHE.$add$./Perifericos/flashcache.v:152$187.
  creating $alu model for $macc $add$./RVleon.v:56$1070.
  creating $macc cell for $techmap\pantalla__UUT.$add$./Perifericos/leon_vga.v:119$216: $auto$alumacc.cc:365:replace_macc$4561
  creating $alu model for $techmap\LEDS8_4.$gt$./Perifericos/ControladorMatrizLed.v:38$3 ($gt): new $alu
  creating $alu model for $techmap\USB_KBRD_MOUSE.usb.ukp.$gt$./Perifericos/UKPtoRVLeon/usb_hid_host.v:305$1012 ($gt): new $alu
  creating $alu model for $techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:238$261 ($ge): new $alu
  creating $alu model for $techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:238$262 ($ge): new $alu
  creating $alu model for $techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:241$265 ($ge): new $alu
  creating $alu model for $techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:246$268 ($ge): new $alu
  creating $alu model for $techmap\pantalla__UUT.sync_gen.$lt$./Perifericos/leon_vga.v:241$266 ($lt): new $alu
  creating $alu model for $techmap\pantalla__UUT.sync_gen.$lt$./Perifericos/leon_vga.v:246$269 ($lt): new $alu
  creating $alu cell for $techmap\pantalla__UUT.sync_gen.$lt$./Perifericos/leon_vga.v:246$269: $auto$alumacc.cc:485:replace_alu$4570
  creating $alu cell for $techmap\pantalla__UUT.sync_gen.$lt$./Perifericos/leon_vga.v:241$266: $auto$alumacc.cc:485:replace_alu$4575
  creating $alu cell for $techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:246$268: $auto$alumacc.cc:485:replace_alu$4586
  creating $alu cell for $techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:241$265: $auto$alumacc.cc:485:replace_alu$4599
  creating $alu cell for $techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:238$262: $auto$alumacc.cc:485:replace_alu$4608
  creating $alu cell for $techmap\pantalla__UUT.sync_gen.$ge$./Perifericos/leon_vga.v:238$261: $auto$alumacc.cc:485:replace_alu$4617
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$gt$./Perifericos/UKPtoRVLeon/usb_hid_host.v:305$1012: $auto$alumacc.cc:485:replace_alu$4630
  creating $alu cell for $techmap\LEDS8_4.$gt$./Perifericos/ControladorMatrizLed.v:38$3: $auto$alumacc.cc:485:replace_alu$4635
  creating $alu cell for $add$./RVleon.v:56$1070: $auto$alumacc.cc:485:replace_alu$4646
  creating $alu cell for $techmap\CACHE.$add$./Perifericos/flashcache.v:152$187: $auto$alumacc.cc:485:replace_alu$4649
  creating $alu cell for $techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2: $auto$alumacc.cc:485:replace_alu$4652
  creating $alu cell for $techmap\RV32I.$add$./Procesador/CoreLeon.v:383$1380: $auto$alumacc.cc:485:replace_alu$4655
  creating $alu cell for $techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443: $auto$alumacc.cc:485:replace_alu$4658
  creating $alu cell for $techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444: $auto$alumacc.cc:485:replace_alu$4661
  creating $alu cell for $techmap\RV32I.$add$./Procesador/CoreLeon.v:83$1320: $auto$alumacc.cc:485:replace_alu$4664
  creating $alu cell for $techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:261$277: $auto$alumacc.cc:485:replace_alu$4667
  creating $alu cell for $techmap\RV32I.alu.$add$./Procesador/ALU.v:34$386: $auto$alumacc.cc:485:replace_alu$4670
  creating $alu cell for $techmap\RV32I.alu.$add$./Procesador/ALU.v:40$390: $auto$alumacc.cc:485:replace_alu$4673
  creating $alu cell for $techmap\UART_RX.$add$./Perifericos/uart.v:173$48: $auto$alumacc.cc:485:replace_alu$4676
  creating $alu cell for $techmap\UART_RX.$sub$./Perifericos/uart.v:138$37: $auto$alumacc.cc:485:replace_alu$4679
  creating $alu cell for $techmap\UART_TX.$add$./Perifericos/uart.v:92$23: $auto$alumacc.cc:485:replace_alu$4682
  creating $alu cell for $techmap\UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285: $auto$alumacc.cc:485:replace_alu$4685
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:97$908: $auto$alumacc.cc:485:replace_alu$4688
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:227$970: $auto$alumacc.cc:485:replace_alu$4691
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:235$974: $auto$alumacc.cc:485:replace_alu$4694
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:247$979: $auto$alumacc.cc:485:replace_alu$4697
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:278$999: $auto$alumacc.cc:485:replace_alu$4700
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:287$1003: $auto$alumacc.cc:485:replace_alu$4703
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:293$1005: $auto$alumacc.cc:485:replace_alu$4706
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:309$1017: $auto$alumacc.cc:485:replace_alu$4709
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:319$1030: $auto$alumacc.cc:485:replace_alu$4712
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:160$945: $auto$alumacc.cc:485:replace_alu$4715
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:196$963: $auto$alumacc.cc:485:replace_alu$4718
  creating $alu cell for $techmap\USB_KBRD_MOUSE.usb.ukp.$sub$./Perifericos/UKPtoRVLeon/usb_hid_host.v:265$990: $auto$alumacc.cc:485:replace_alu$4721
  creating $alu cell for $techmap\dbgSerialInt.UART_RX.$add$./Perifericos/uart.v:173$48: $auto$alumacc.cc:485:replace_alu$4724
  creating $alu cell for $techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37: $auto$alumacc.cc:485:replace_alu$4727
  creating $alu cell for $techmap\dbgSerialInt.UART_TX.$add$./Perifericos/uart.v:92$23: $auto$alumacc.cc:485:replace_alu$4730
  creating $alu cell for $techmap\dbgSerialInt.UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285: $auto$alumacc.cc:485:replace_alu$4733
  creating $alu cell for $techmap\dbgmodule.$add$./Debugger/DebugModule.v:282$354: $auto$alumacc.cc:485:replace_alu$4736
  creating $alu cell for $techmap\flash.$sub$./Perifericos/flashSPI.v:65$62: $auto$alumacc.cc:485:replace_alu$4739
  creating $alu cell for $techmap\pantalla__UUT.sync_gen.$add$./Perifericos/leon_vga.v:259$276: $auto$alumacc.cc:485:replace_alu$4742
  created 41 $alu and 1 $macc cells.

18.19. Executing OPT pass (performing simple optimizations).

18.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 35 cells.

18.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RVleon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

18.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RVleon.
    New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$4597: { $auto$rtlil.cc:1862:Not$4596 $auto$rtlil.cc:1865:ReduceAnd$4592 }
    New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$4628: { $auto$rtlil.cc:1862:Not$4627 $auto$rtlil.cc:1865:ReduceAnd$4623 }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4580: { $auto$alumacc.cc:501:replace_alu$4576 [0] $auto$alumacc.cc:501:replace_alu$4576 [1] $auto$alumacc.cc:501:replace_alu$4576 [2] $auto$alumacc.cc:501:replace_alu$4576 [3] $auto$alumacc.cc:501:replace_alu$4576 [4] $auto$alumacc.cc:501:replace_alu$4576 [5] $auto$alumacc.cc:501:replace_alu$4576 [6] $auto$alumacc.cc:501:replace_alu$4576 [7] $auto$alumacc.cc:501:replace_alu$4576 [8] $auto$alumacc.cc:501:replace_alu$4576 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4591: { $auto$alumacc.cc:501:replace_alu$4587 [0] $auto$alumacc.cc:501:replace_alu$4587 [1] $auto$alumacc.cc:501:replace_alu$4587 [2] $auto$alumacc.cc:501:replace_alu$4587 [3] $auto$alumacc.cc:501:replace_alu$4587 [4] $auto$alumacc.cc:501:replace_alu$4587 [5] $auto$alumacc.cc:501:replace_alu$4587 [6] $auto$alumacc.cc:501:replace_alu$4587 [7] $auto$alumacc.cc:501:replace_alu$4587 [8] $auto$alumacc.cc:501:replace_alu$4587 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4604: { $auto$alumacc.cc:501:replace_alu$4600 [0] $auto$alumacc.cc:501:replace_alu$4600 [1] $auto$alumacc.cc:501:replace_alu$4600 [2] $auto$alumacc.cc:501:replace_alu$4600 [3] $auto$alumacc.cc:501:replace_alu$4600 [4] $auto$alumacc.cc:501:replace_alu$4600 [5] $auto$alumacc.cc:501:replace_alu$4600 [6] $auto$alumacc.cc:501:replace_alu$4600 [7] $auto$alumacc.cc:501:replace_alu$4600 [8] $auto$alumacc.cc:501:replace_alu$4600 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4613: { $auto$alumacc.cc:501:replace_alu$4609 [0] $auto$alumacc.cc:501:replace_alu$4609 [1] $auto$alumacc.cc:501:replace_alu$4609 [2] $auto$alumacc.cc:501:replace_alu$4609 [3] $auto$alumacc.cc:501:replace_alu$4609 [4] $auto$alumacc.cc:501:replace_alu$4609 [5] $auto$alumacc.cc:501:replace_alu$4609 [6] $auto$alumacc.cc:501:replace_alu$4609 [7] $auto$alumacc.cc:501:replace_alu$4609 [8] $auto$alumacc.cc:501:replace_alu$4609 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4622: { $auto$alumacc.cc:501:replace_alu$4618 [0] $auto$alumacc.cc:501:replace_alu$4618 [1] $auto$alumacc.cc:501:replace_alu$4618 [2] $auto$alumacc.cc:501:replace_alu$4618 [3] $auto$alumacc.cc:501:replace_alu$4618 [4] $auto$alumacc.cc:501:replace_alu$4618 [5] $auto$alumacc.cc:501:replace_alu$4618 [6] $auto$alumacc.cc:501:replace_alu$4618 [7] $auto$alumacc.cc:501:replace_alu$4618 [8] $auto$alumacc.cc:501:replace_alu$4618 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4640: { $auto$alumacc.cc:501:replace_alu$4636 [0] $auto$alumacc.cc:501:replace_alu$4636 [1] $auto$alumacc.cc:501:replace_alu$4636 [2] $auto$alumacc.cc:501:replace_alu$4636 [3] $auto$alumacc.cc:501:replace_alu$4636 [4] $auto$alumacc.cc:501:replace_alu$4636 [5] $auto$alumacc.cc:501:replace_alu$4636 [6] $auto$alumacc.cc:501:replace_alu$4636 [7] $auto$alumacc.cc:501:replace_alu$4636 [8] $auto$alumacc.cc:501:replace_alu$4636 [9] }
  Optimizing cells in module \RVleon.
Performed a total of 8 changes.

18.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.19.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\CACHE.$procdff$4418 ($dff) from module RVleon.
Removing $techmap\CACHE.$procdff$4421 ($dff) from module RVleon.
Removing $techmap\CACHE.$procdff$4427 ($dff) from module RVleon.
Removing $techmap\CACHE.$procdff$4430 ($dff) from module RVleon.
Removing $techmap\CACHE.$procdff$4439 ($dff) from module RVleon.
Removing $techmap\CACHE.$procdff$4442 ($dff) from module RVleon.
Removing $techmap\CACHE.$procdff$4445 ($dff) from module RVleon.
Removing $techmap\CACHE.$procdff$4448 ($dff) from module RVleon.
Removing $techmap\CACHE.$procdff$4458 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4249 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4252 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4258 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4261 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4270 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4273 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4276 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4279 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4294 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4297 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4300 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4303 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4306 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4309 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4312 ($dff) from module RVleon.
Removing $techmap\RV32I.reg32.$procdff$4315 ($dff) from module RVleon.
Replaced 25 DFF cells.

18.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 3 unused cells and 71 unused wires.

18.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.19.9. Rerunning OPT passes. (Maybe there is more to do..)

18.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RVleon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

18.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RVleon.
Performed a total of 0 changes.

18.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

18.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.19.16. Finished OPT passes. (There is nothing left to do.)

18.20. Executing FSM pass (extract and optimize FSM).

18.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking RVleon.LEDS8_4.act_row as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking RVleon.RV32I.dbg_cause as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking RVleon.USB_KBRD_MOUSE.usb.typ as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RVleon.USB_KBRD_MOUSE.usb.ukp.mbit as FSM state register:
    Register has an initialization value.
Not marking RVleon.USB_KBRD_MOUSE.usb.ukp.state as FSM state register:
    Register has an initialization value.
Found FSM state register RVleon.dbgSerialInt.dtm_state.
Not marking RVleon.dbgmodule.cmd_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RVleon.flash.state as FSM state register:
    Register has an initialization value.

18.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\dbgSerialInt.dtm_state' from module `\RVleon'.
  found $dff cell for state register: $techmap\dbgSerialInt.$procdff$4359
  root of input selection tree: $techmap\dbgSerialInt.$0\dtm_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $techmap\dbgSerialInt.$procmux$3022_CMP
  found ctrl input: $techmap\dbgSerialInt.$procmux$3032_CMP
  found ctrl input: $techmap\dbgSerialInt.$procmux$3081_CMP
  found ctrl input: $techmap\dbgSerialInt.$procmux$3125_CMP
  found ctrl input: $techmap\dbgSerialInt.$procmux$3153_CMP
  found state code: 3'000
  found ctrl input: \dbgmodule.rsp_valid
  found ctrl input: \dbgSerialInt.UART_RX.rcv
  found ctrl input: \dbgSerialInt.dtm_dbyte [3]
  found state code: 3'101
  found ctrl input: \dbgSerialInt.UART_TX.done
  found state code: 3'011
  found ctrl input: \dbgSerialInt.UART_RX.data [7]
  found state code: 3'001
  found state code: 3'100
  found ctrl output: $techmap\dbgSerialInt.$procmux$3153_CMP
  found ctrl output: $techmap\dbgSerialInt.$procmux$3125_CMP
  found ctrl output: $techmap\dbgSerialInt.$procmux$3081_CMP
  found ctrl output: $techmap\dbgSerialInt.$procmux$3032_CMP
  found ctrl output: $techmap\dbgSerialInt.$procmux$3022_CMP
  ctrl inputs: { \dbgSerialInt.UART_RX.data [7] \dbgSerialInt.UART_RX.rcv \dbgSerialInt.UART_TX.done \dbgmodule.rsp_valid \dbgSerialInt.dtm_dbyte [3] \rst }
  ctrl outputs: { $techmap\dbgSerialInt.$0\dtm_state[2:0] $techmap\dbgSerialInt.$procmux$3022_CMP $techmap\dbgSerialInt.$procmux$3032_CMP $techmap\dbgSerialInt.$procmux$3081_CMP $techmap\dbgSerialInt.$procmux$3125_CMP $techmap\dbgSerialInt.$procmux$3153_CMP }
  transition:      3'000 6'-0---0 ->      3'000 8'00000001
  transition:      3'000 6'01---0 ->      3'001 8'00100001
  transition:      3'000 6'11---0 ->      3'100 8'10000001
  transition:      3'000 6'-----1 ->      3'000 8'00000001
  transition:      3'100 6'-0---0 ->      3'100 8'10001000
  transition:      3'100 6'-1--00 ->      3'100 8'10001000
  transition:      3'100 6'-1--10 ->      3'101 8'10101000
  transition:      3'100 6'-----1 ->      3'000 8'00001000
  transition:      3'001 6'---0-0 ->      3'001 8'00100010
  transition:      3'001 6'---1-0 ->      3'011 8'01100010
  transition:      3'001 6'-----1 ->      3'000 8'00000010
  transition:      3'101 6'---0-0 ->      3'101 8'10110000
  transition:      3'101 6'---1-0 ->      3'000 8'00010000
  transition:      3'101 6'-----1 ->      3'000 8'00010000
  transition:      3'011 6'--0--0 ->      3'011 8'01100100
  transition:      3'011 6'--1-00 ->      3'011 8'01100100
  transition:      3'011 6'--1-10 ->      3'000 8'00000100
  transition:      3'011 6'-----1 ->      3'000 8'00000100

18.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\dbgSerialInt.dtm_state$4745' from module `\RVleon'.

18.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 16 unused cells and 16 unused wires.

18.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\dbgSerialInt.dtm_state$4745' from module `\RVleon'.
  Removing unused output signal $techmap\dbgSerialInt.$procmux$3022_CMP.
  Removing unused output signal $techmap\dbgSerialInt.$0\dtm_state[2:0] [0].
  Removing unused output signal $techmap\dbgSerialInt.$0\dtm_state[2:0] [1].
  Removing unused output signal $techmap\dbgSerialInt.$0\dtm_state[2:0] [2].

18.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\dbgSerialInt.dtm_state$4745' from module `\RVleon' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  001 -> --1--
  101 -> -1---
  011 -> 1----

18.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\dbgSerialInt.dtm_state$4745' from module `\RVleon':
-------------------------------------

  Information on FSM $fsm$\dbgSerialInt.dtm_state$4745 (\dbgSerialInt.dtm_state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \rst
    1: \dbgSerialInt.dtm_dbyte [3]
    2: \dbgmodule.rsp_valid
    3: \dbgSerialInt.UART_TX.done
    4: \dbgSerialInt.UART_RX.rcv
    5: \dbgSerialInt.UART_RX.data [7]

  Output signals:
    0: $techmap\dbgSerialInt.$procmux$3153_CMP
    1: $techmap\dbgSerialInt.$procmux$3125_CMP
    2: $techmap\dbgSerialInt.$procmux$3081_CMP
    3: $techmap\dbgSerialInt.$procmux$3032_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-0---0   ->     0 4'0001
      1:     0 6'-----1   ->     0 4'0001
      2:     0 6'11---0   ->     1 4'0001
      3:     0 6'01---0   ->     2 4'0001
      4:     1 6'-----1   ->     0 4'1000
      5:     1 6'-1--00   ->     1 4'1000
      6:     1 6'-0---0   ->     1 4'1000
      7:     1 6'-1--10   ->     3 4'1000
      8:     2 6'-----1   ->     0 4'0010
      9:     2 6'---0-0   ->     2 4'0010
     10:     2 6'---1-0   ->     4 4'0010
     11:     3 6'---1-0   ->     0 4'0000
     12:     3 6'-----1   ->     0 4'0000
     13:     3 6'---0-0   ->     3 4'0000
     14:     4 6'--1-10   ->     0 4'0100
     15:     4 6'-----1   ->     0 4'0100
     16:     4 6'--1-00   ->     4 4'0100
     17:     4 6'--0--0   ->     4 4'0100

-------------------------------------

18.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\dbgSerialInt.dtm_state$4745' from module `\RVleon'.

18.21. Executing OPT pass (performing simple optimizations).

18.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 3 cells.

18.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

18.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 0 unused cells and 12 unused wires.

18.21.5. Finished fast OPT passes.

18.22. Executing MEMORY pass.

18.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

18.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\CACHE.$memwr$\CACHE$./Perifericos/flashcache.v:76$189' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\tag$./Perifericos/flashcache.v:156$208' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$190' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$191' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$192' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$193' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$194' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$195' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$196' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$197' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$198' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$199' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$200' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$201' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$202' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$203' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$204' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$205' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:140$206' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:154$207' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:493$1312' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:494$1313' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:495$1314' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:496$1315' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$820' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$821' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$822' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$823' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$824' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$825' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$826' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$827' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$828' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$829' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$830' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$831' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$832' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$833' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$834' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$835' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$836' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$837' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$838' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$839' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$840' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$841' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$842' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$843' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$844' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$845' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$846' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$847' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$848' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$849' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$850' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$851' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:60$852' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$910' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$909' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:127$250' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:128$251' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:129$252' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:130$253' in module `\RVleon': merged $dff to cell.
Checking cell `$techmap\CACHE.$memrd$\CACHE$./Perifericos/flashcache.v:73$110' in module `\RVleon': merged data $dff with rd enable to cell.
Checking cell `$techmap\CACHE.$memrd$\tag$./Perifericos/flashcache.v:86$112' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\CACHE.$memrd$\valid$./Perifericos/flashcache.v:85$111' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\RAM_6KiB.$memrd$\memArray$./RVleon.v:499$1310' in module `\RVleon': merged data $dff with rd enable to cell.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:49$718' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:51$719' in module `\RVleon': merged data $dff with rd enable to cell.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$870' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$871' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$872' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$873' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$874' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$875' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$882' in module `\RVleon': merged address $dff to cell.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:64$887' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:65$889' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:66$891' in module `\RVleon': no (compatible) $dff found.
Checking cell `$techmap\USB_KBRD_MOUSE.usb.ukp.ukprom.$memrd$\mem$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:12$1066' in module `\RVleon': merged data $dff to cell.
Checking cell `$techmap\pantalla__UUT.$memrd$\framebuffer$./Perifericos/leon_vga.v:150$231' in module `\RVleon': merged data $dff to cell.

18.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 46 unused cells and 52 unused wires.

18.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory RVleon.CACHE.valid by address:
  New clock domain: posedge \clk12MHz
    Port 0 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$190) has addr 4'0000.
      Active bits: 1
    Port 1 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$191) has addr 4'0001.
      Active bits: 1
    Port 2 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$192) has addr 4'0010.
      Active bits: 1
    Port 3 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$193) has addr 4'0011.
      Active bits: 1
    Port 4 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$194) has addr 4'0100.
      Active bits: 1
    Port 5 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$195) has addr 4'0101.
      Active bits: 1
    Port 6 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$196) has addr 4'0110.
      Active bits: 1
    Port 7 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$197) has addr 4'0111.
      Active bits: 1
    Port 8 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$198) has addr 4'1000.
      Active bits: 1
    Port 9 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$199) has addr 4'1001.
      Active bits: 1
    Port 10 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$200) has addr 4'1010.
      Active bits: 1
    Port 11 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$201) has addr 4'1011.
      Active bits: 1
    Port 12 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$202) has addr 4'1100.
      Active bits: 1
    Port 13 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$203) has addr 4'1101.
      Active bits: 1
    Port 14 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$204) has addr 4'1110.
      Active bits: 1
    Port 15 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$205) has addr 4'1111.
      Active bits: 1
    Port 16 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:140$206) has addr \RV32I.pc [11:8].
      Active bits: 1
    Port 17 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:154$207) has addr \CACHE.counter [9:6].
      Active bits: 1
Consolidating write ports of memory RVleon.RAM_6KiB.memArray by address:
  New clock domain: posedge \clk12MHz
    Port 0 ($techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:493$1312) has addr \RV32I.EM_resultado [11:2].
      Active bits: 00000000000000000000000011111111
    Port 1 ($techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:494$1313) has addr \RV32I.EM_resultado [11:2].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:495$1314) has addr \RV32I.EM_resultado [11:2].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:496$1315) has addr \RV32I.EM_resultado [11:2].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory RVleon.RV32I.reg32.WORKREG by address:
  New clock domain: negedge \clk12MHz
    Port 0 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$820) has addr 5'00000.
      Active bits: 11111111111111111111111111111111
    Port 1 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$821) has addr 5'00001.
      Active bits: 11111111111111111111111111111111
    Port 2 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$822) has addr 5'00010.
      Active bits: 11111111111111111111111111111111
    Port 3 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$823) has addr 5'00011.
      Active bits: 11111111111111111111111111111111
    Port 4 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$824) has addr 5'00100.
      Active bits: 11111111111111111111111111111111
    Port 5 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$825) has addr 5'00101.
      Active bits: 11111111111111111111111111111111
    Port 6 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$826) has addr 5'00110.
      Active bits: 11111111111111111111111111111111
    Port 7 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$827) has addr 5'00111.
      Active bits: 11111111111111111111111111111111
    Port 8 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$828) has addr 5'01000.
      Active bits: 11111111111111111111111111111111
    Port 9 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$829) has addr 5'01001.
      Active bits: 11111111111111111111111111111111
    Port 10 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$830) has addr 5'01010.
      Active bits: 11111111111111111111111111111111
    Port 11 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$831) has addr 5'01011.
      Active bits: 11111111111111111111111111111111
    Port 12 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$832) has addr 5'01100.
      Active bits: 11111111111111111111111111111111
    Port 13 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$833) has addr 5'01101.
      Active bits: 11111111111111111111111111111111
    Port 14 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$834) has addr 5'01110.
      Active bits: 11111111111111111111111111111111
    Port 15 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$835) has addr 5'01111.
      Active bits: 11111111111111111111111111111111
    Port 16 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$836) has addr 5'10000.
      Active bits: 11111111111111111111111111111111
    Port 17 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$837) has addr 5'10001.
      Active bits: 11111111111111111111111111111111
    Port 18 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$838) has addr 5'10010.
      Active bits: 11111111111111111111111111111111
    Port 19 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$839) has addr 5'10011.
      Active bits: 11111111111111111111111111111111
    Port 20 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$840) has addr 5'10100.
      Active bits: 11111111111111111111111111111111
    Port 21 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$841) has addr 5'10101.
      Active bits: 11111111111111111111111111111111
    Port 22 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$842) has addr 5'10110.
      Active bits: 11111111111111111111111111111111
    Port 23 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$843) has addr 5'10111.
      Active bits: 11111111111111111111111111111111
    Port 24 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$844) has addr 5'11000.
      Active bits: 11111111111111111111111111111111
    Port 25 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$845) has addr 5'11001.
      Active bits: 11111111111111111111111111111111
    Port 26 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$846) has addr 5'11010.
      Active bits: 11111111111111111111111111111111
    Port 27 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$847) has addr 5'11011.
      Active bits: 11111111111111111111111111111111
    Port 28 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$848) has addr 5'11100.
      Active bits: 11111111111111111111111111111111
    Port 29 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$849) has addr 5'11101.
      Active bits: 11111111111111111111111111111111
    Port 30 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$850) has addr 5'11110.
      Active bits: 11111111111111111111111111111111
    Port 31 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$851) has addr 5'11111.
      Active bits: 11111111111111111111111111111111
    Port 32 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:60$852) has addr \RV32I.MW_rd.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory RVleon.pantalla__UUT.framebuffer by address:
  New clock domain: posedge \clk12MHz
    Port 0 ($techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:127$250) has addr \RV32I.EM_resultado [12:2].
      Active bits: 00000000000000000000000011111111
    Port 1 ($techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:128$251) has addr \RV32I.EM_resultado [12:2].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:129$252) has addr \RV32I.EM_resultado [12:2].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:130$253) has addr \RV32I.EM_resultado [12:2].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory RVleon.CACHE.valid using sat-based resource sharing:
  Port 0 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$190) on posedge \clk12MHz: considered
  Port 1 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$191) on posedge \clk12MHz: considered
  Port 2 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$192) on posedge \clk12MHz: considered
  Port 3 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$193) on posedge \clk12MHz: considered
  Port 4 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$194) on posedge \clk12MHz: considered
  Port 5 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$195) on posedge \clk12MHz: considered
  Port 6 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$196) on posedge \clk12MHz: considered
  Port 7 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$197) on posedge \clk12MHz: considered
  Port 8 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$198) on posedge \clk12MHz: considered
  Port 9 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$199) on posedge \clk12MHz: considered
  Port 10 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$200) on posedge \clk12MHz: considered
  Port 11 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$201) on posedge \clk12MHz: considered
  Port 12 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$202) on posedge \clk12MHz: considered
  Port 13 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$203) on posedge \clk12MHz: considered
  Port 14 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$204) on posedge \clk12MHz: considered
  Port 15 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$205) on posedge \clk12MHz: considered
  Port 16 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:140$206) on posedge \clk12MHz: considered
  Port 17 ($techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:154$207) on posedge \clk12MHz: considered
  Common input cone for all EN signals: 23 cells.
  Size of unconstrained SAT problem: 441 variables, 1010 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
  According to SAT solver sharing of port 5 with port 6 is not possible.
  According to SAT solver sharing of port 6 with port 7 is not possible.
  According to SAT solver sharing of port 7 with port 8 is not possible.
  According to SAT solver sharing of port 8 with port 9 is not possible.
  According to SAT solver sharing of port 9 with port 10 is not possible.
  According to SAT solver sharing of port 10 with port 11 is not possible.
  According to SAT solver sharing of port 11 with port 12 is not possible.
  According to SAT solver sharing of port 12 with port 13 is not possible.
  According to SAT solver sharing of port 13 with port 14 is not possible.
  According to SAT solver sharing of port 14 with port 15 is not possible.
  Merging port 15 into port 16.
  Merging port 16 into port 17.
Consolidating write ports of memory RVleon.RV32I.reg32.WORKREG using sat-based resource sharing:
  Port 0 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$820) on negedge \clk12MHz: considered
  Port 1 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$821) on negedge \clk12MHz: considered
  Port 2 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$822) on negedge \clk12MHz: considered
  Port 3 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$823) on negedge \clk12MHz: considered
  Port 4 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$824) on negedge \clk12MHz: considered
  Port 5 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$825) on negedge \clk12MHz: considered
  Port 6 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$826) on negedge \clk12MHz: considered
  Port 7 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$827) on negedge \clk12MHz: considered
  Port 8 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$828) on negedge \clk12MHz: considered
  Port 9 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$829) on negedge \clk12MHz: considered
  Port 10 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$830) on negedge \clk12MHz: considered
  Port 11 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$831) on negedge \clk12MHz: considered
  Port 12 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$832) on negedge \clk12MHz: considered
  Port 13 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$833) on negedge \clk12MHz: considered
  Port 14 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$834) on negedge \clk12MHz: considered
  Port 15 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$835) on negedge \clk12MHz: considered
  Port 16 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$836) on negedge \clk12MHz: considered
  Port 17 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$837) on negedge \clk12MHz: considered
  Port 18 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$838) on negedge \clk12MHz: considered
  Port 19 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$839) on negedge \clk12MHz: considered
  Port 20 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$840) on negedge \clk12MHz: considered
  Port 21 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$841) on negedge \clk12MHz: considered
  Port 22 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$842) on negedge \clk12MHz: considered
  Port 23 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$843) on negedge \clk12MHz: considered
  Port 24 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$844) on negedge \clk12MHz: considered
  Port 25 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$845) on negedge \clk12MHz: considered
  Port 26 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$846) on negedge \clk12MHz: considered
  Port 27 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$847) on negedge \clk12MHz: considered
  Port 28 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$848) on negedge \clk12MHz: considered
  Port 29 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$849) on negedge \clk12MHz: considered
  Port 30 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$850) on negedge \clk12MHz: considered
  Port 31 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$851) on negedge \clk12MHz: considered
  Port 32 ($techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:60$852) on negedge \clk12MHz: considered
  Common input cone for all EN signals: 4 cells.
  Size of unconstrained SAT problem: 29 variables, 66 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
  According to SAT solver sharing of port 5 with port 6 is not possible.
  According to SAT solver sharing of port 6 with port 7 is not possible.
  According to SAT solver sharing of port 7 with port 8 is not possible.
  According to SAT solver sharing of port 8 with port 9 is not possible.
  According to SAT solver sharing of port 9 with port 10 is not possible.
  According to SAT solver sharing of port 10 with port 11 is not possible.
  According to SAT solver sharing of port 11 with port 12 is not possible.
  According to SAT solver sharing of port 12 with port 13 is not possible.
  According to SAT solver sharing of port 13 with port 14 is not possible.
  According to SAT solver sharing of port 14 with port 15 is not possible.
  According to SAT solver sharing of port 15 with port 16 is not possible.
  According to SAT solver sharing of port 16 with port 17 is not possible.
  According to SAT solver sharing of port 17 with port 18 is not possible.
  According to SAT solver sharing of port 18 with port 19 is not possible.
  According to SAT solver sharing of port 19 with port 20 is not possible.
  According to SAT solver sharing of port 20 with port 21 is not possible.
  According to SAT solver sharing of port 21 with port 22 is not possible.
  According to SAT solver sharing of port 22 with port 23 is not possible.
  According to SAT solver sharing of port 23 with port 24 is not possible.
  According to SAT solver sharing of port 24 with port 25 is not possible.
  According to SAT solver sharing of port 25 with port 26 is not possible.
  According to SAT solver sharing of port 26 with port 27 is not possible.
  According to SAT solver sharing of port 27 with port 28 is not possible.
  According to SAT solver sharing of port 28 with port 29 is not possible.
  According to SAT solver sharing of port 29 with port 30 is not possible.
  According to SAT solver sharing of port 30 with port 31 is not possible.
  Merging port 31 into port 32.

18.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\CACHE.CACHE' in module `\RVleon':
  $techmap\CACHE.$memwr$\CACHE$./Perifericos/flashcache.v:76$189 ($memwr)
  $techmap\CACHE.$memrd$\CACHE$./Perifericos/flashcache.v:73$110 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\CACHE.tag' in module `\RVleon':
  $techmap\CACHE.$memwr$\tag$./Perifericos/flashcache.v:156$208 ($memwr)
  $techmap\CACHE.$memrd$\tag$./Perifericos/flashcache.v:86$112 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\CACHE.valid' in module `\RVleon':
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$190 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$191 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$192 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$193 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$194 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$195 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$196 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$197 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$198 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$199 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$200 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$201 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$202 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$203 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:132$204 ($memwr)
  $techmap\CACHE.$memwr$\valid$./Perifericos/flashcache.v:154$207 ($memwr)
  $techmap\CACHE.$memrd$\valid$./Perifericos/flashcache.v:85$111 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RAM_6KiB.memArray' in module `\RVleon':
  $techmap\RAM_6KiB.$meminit$\memArray$./RVleon.v:487$1311 ($meminit)
  $techmap\RAM_6KiB.$memwr$\memArray$./RVleon.v:496$1315 ($memwr)
  $techmap\RAM_6KiB.$memrd$\memArray$./RVleon.v:499$1310 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RV32I.reg32.WORKREG' in module `\RVleon':
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$820 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$821 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$822 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$823 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$824 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$825 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$826 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$827 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$828 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$829 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$830 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$831 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$832 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$833 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$834 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$835 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$836 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$837 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$838 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$839 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$840 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$841 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$842 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$843 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$844 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$845 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$846 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$847 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$848 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$849 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:57$850 ($memwr)
  $techmap\RV32I.reg32.$memwr$\WORKREG$./Procesador/registros_32.v:60$852 ($memwr)
  $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:51$719 ($memrd)
  $techmap\RV32I.reg32.$memrd$\WORKREG$./Procesador/registros_32.v:49$718 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\USB_KBRD_MOUSE.usb.dat' in module `\RVleon':
  $techmap\USB_KBRD_MOUSE.usb.$memwr$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:96$910 ($memwr)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$882 ($memrd)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$875 ($memrd)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$874 ($memrd)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$873 ($memrd)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$872 ($memrd)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$871 ($memrd)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\dat$./Perifericos/UKPtoRVLeon/usb_hid_host.v:53$870 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\USB_KBRD_MOUSE.usb.regs' in module `\RVleon':
  $techmap\USB_KBRD_MOUSE.usb.$memwr$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:61$909 ($memwr)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:66$891 ($memrd)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:65$889 ($memrd)
  $techmap\USB_KBRD_MOUSE.usb.$memrd$\regs$./Perifericos/UKPtoRVLeon/usb_hid_host.v:64$887 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\USB_KBRD_MOUSE.usb.ukp.ukprom.mem' in module `\RVleon':
  $techmap\USB_KBRD_MOUSE.usb.ukp.ukprom.$meminit$\mem$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:10$1067 ($meminit)
  $techmap\USB_KBRD_MOUSE.usb.ukp.ukprom.$memrd$\mem$./Perifericos/UKPtoRVLeon/usb_hid_host_rom.v:12$1066 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\pantalla__UUT.framebuffer' in module `\RVleon':
  $techmap\pantalla__UUT.$memwr$\framebuffer$./Perifericos/leon_vga.v:130$253 ($memwr)
  $techmap\pantalla__UUT.$memrd$\framebuffer$./Perifericos/leon_vga.v:150$231 ($memrd)

18.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing RVleon.CACHE.CACHE:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 2.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: CACHE.CACHE.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: CACHE.CACHE.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: CACHE.CACHE.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: CACHE.CACHE.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: CACHE.CACHE.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: CACHE.CACHE.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: CACHE.CACHE.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: CACHE.CACHE.7.0.0
Processing RVleon.CACHE.tag:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=8 bwaste=3968 waste=3968 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing RVleon.CACHE.valid:
  Properties: ports=17 bits=16 rports=1 wports=16 dbits=1 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=15 bwaste=4080 waste=4080 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=7 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=3 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=1 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing RVleon.RAM_6KiB.memArray:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 2.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: RAM_6KiB.memArray.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: RAM_6KiB.memArray.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: RAM_6KiB.memArray.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: RAM_6KiB.memArray.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: RAM_6KiB.memArray.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: RAM_6KiB.memArray.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: RAM_6KiB.memArray.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: RAM_6KiB.memArray.7.0.0
Processing RVleon.RV32I.reg32.WORKREG:
  Properties: ports=34 bits=1024 rports=2 wports=32 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain !\clk12MHz.
        Mapped to bram port B1.
      Write port #1 is in clock domain !\clk12MHz.
        Failed to map write port #1.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain !\clk12MHz.
        Mapped to bram port B1.
      Write port #1 is in clock domain !\clk12MHz.
        Failed to map write port #1.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain !\clk12MHz.
        Mapped to bram port B1.
      Write port #1 is in clock domain !\clk12MHz.
        Failed to map write port #1.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing RVleon.USB_KBRD_MOUSE.usb.dat:
  Properties: ports=8 bits=64 rports=7 wports=1 dbits=8 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=8 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing RVleon.USB_KBRD_MOUSE.usb.regs:
  Properties: ports=4 bits=56 rports=3 wports=1 dbits=8 abits=3 words=7
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=249 dwaste=8 bwaste=4040 waste=4040 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=505 dwaste=0 bwaste=4040 waste=4040 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1017 dwaste=0 bwaste=4068 waste=4068 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2041 dwaste=0 bwaste=4082 waste=4082 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing RVleon.USB_KBRD_MOUSE.usb.ukp.ukprom.mem:
  Properties: ports=1 bits=2144 rports=1 wports=0 dbits=4 abits=10 words=536
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=232 dwaste=12 bwaste=4000 waste=4000 efficiency=17
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4000 efficiency=17
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=488 dwaste=4 bwaste=4000 waste=4000 efficiency=26
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4000 efficiency=26
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=488 dwaste=0 bwaste=1952 waste=1952 efficiency=52
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=1952 efficiency=52
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1512 dwaste=0 bwaste=3024 waste=3024 efficiency=26
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3024 efficiency=26
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=26, cells=2, acells=1
    Efficiency for rule 2.2: efficiency=52, cells=1, acells=1
    Efficiency for rule 2.1: efficiency=26, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=17, cells=3, acells=3
    Selected rule 2.2 with efficiency 52.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk12MHz.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: USB_KBRD_MOUSE.usb.ukp.ukprom.mem.0.0.0
Processing RVleon.pantalla__UUT.framebuffer:
  Properties: ports=2 bits=40960 rports=1 wports=1 dbits=32 abits=11 words=1280
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \pantalla__UUT.px_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \pantalla__UUT.px_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=83
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \pantalla__UUT.px_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=62
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=1536 waste=1536 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \pantalla__UUT.px_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=1536 efficiency=62
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=62, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=62, cells=16, acells=2
    Efficiency for rule 2.1: efficiency=83, cells=12, acells=3
    Efficiency for rule 1.1: efficiency=100, cells=10, acells=5
    Selected rule 1.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \pantalla__UUT.px_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: pantalla__UUT.framebuffer.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 1 0>: pantalla__UUT.framebuffer.0.1.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 2 0>: pantalla__UUT.framebuffer.0.2.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 3 0>: pantalla__UUT.framebuffer.0.3.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 4 0>: pantalla__UUT.framebuffer.0.4.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: pantalla__UUT.framebuffer.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 1 0>: pantalla__UUT.framebuffer.1.1.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 2 0>: pantalla__UUT.framebuffer.1.2.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 3 0>: pantalla__UUT.framebuffer.1.3.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 4 0>: pantalla__UUT.framebuffer.1.4.0

18.25. Executing TECHMAP pass (map to technology primitives).

18.25.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

18.25.2. Continuing TECHMAP pass.
Using template $paramod$99dcc75410a31e15781a8025a18e22076632e9a6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$979832ec4602973cce00b42e3cafc23f35a41c88\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$71bf1f6231679bcf071001efb771038155c4c26d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$17da8d16cde5bf62ea60131059706dd37cd7a3e4\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$35c839304a26e0e4f7d1874ae512170840d029a6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d66b7f0de947f22bbc4a0d8a10aace0e9ef7dfd5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e4d68129ef422786728423c64393f0a9b91b5b1f\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f10c59eaeb5ac44507af2d8316cfd790fc08de62\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c04f3e924fcadd388ba4ea09fd8b92e9b56800e0\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$49d002b514dc64b30d1ff356f5a5c035f164e9c7\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$0a1072fefecbc31d8682805c3c3239ce8474af4b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$5f081cc1b923fd963e9f7ff29f016c13be78c4c1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$565ca81ad1ee3e05dff0742933dabe79cfb27c77\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$b96f9661bd17e29fe693cb829a6981f6fb200123\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1a41168b02dbfe1d6d385175252fbc61fdbafa21\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c4fe599737df3eaaa640103c13bd1d6ea159aa36\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4c89b4cc10a7ada1e123ccd1f9199f2d3ccb58c2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6a41d6a705c63f92922e934100b600930aeeec31\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

18.26. Executing ICE40_BRAMINIT pass.

18.27. Executing OPT pass (performing simple optimizations).

18.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 25 cells.

18.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

18.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 4 unused cells and 730 unused wires.

18.27.5. Finished fast OPT passes.

18.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \CACHE.tag in module \RVleon:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory cell \CACHE.valid in module \RVleon:
  created 16 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 256 write mux blocks.
Mapping memory cell \RV32I.reg32.WORKREG in module \RVleon:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 62 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory cell \USB_KBRD_MOUSE.usb.dat in module \RVleon:
  created 8 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 49 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory cell \USB_KBRD_MOUSE.usb.regs in module \RVleon:
  created 7 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 21 $mux cells.
  write interface: 7 write mux blocks.

18.29. Executing OPT pass (performing simple optimizations).

18.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RVleon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$4851: $auto$rtlil.cc:1866:ReduceOr$4845 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$4843: $auto$rtlil.cc:1866:ReduceOr$4837 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$4859: $auto$rtlil.cc:1866:ReduceOr$4853 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.

18.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RVleon.
    New input vector for $reduce_or cell $techmap$techmap5059\pantalla__UUT.framebuffer.0.0.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4898 [0] $auto$rtlil.cc:1936:Mux$4898 [1] $auto$rtlil.cc:1936:Mux$4898 [2] $auto$rtlil.cc:1936:Mux$4898 [3] $auto$rtlil.cc:1936:Mux$4898 [4] $auto$rtlil.cc:1936:Mux$4898 [5] $auto$rtlil.cc:1936:Mux$4898 [6] $auto$rtlil.cc:1936:Mux$4898 [7] $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [9] $auto$rtlil.cc:1936:Mux$4898 [10] $auto$rtlil.cc:1936:Mux$4898 [11] $auto$rtlil.cc:1936:Mux$4898 [12] $auto$rtlil.cc:1936:Mux$4898 [13] $auto$rtlil.cc:1936:Mux$4898 [14] $auto$rtlil.cc:1936:Mux$4898 [15] }
    New input vector for $reduce_or cell $techmap$techmap5058\pantalla__UUT.framebuffer.1.4.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$5015 [0] $auto$rtlil.cc:1936:Mux$5015 [1] $auto$rtlil.cc:1936:Mux$5015 [2] $auto$rtlil.cc:1936:Mux$5015 [3] $auto$rtlil.cc:1936:Mux$5015 [4] $auto$rtlil.cc:1936:Mux$5015 [5] $auto$rtlil.cc:1936:Mux$5015 [6] $auto$rtlil.cc:1936:Mux$5015 [7] $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [9] $auto$rtlil.cc:1936:Mux$5015 [10] $auto$rtlil.cc:1936:Mux$5015 [11] $auto$rtlil.cc:1936:Mux$5015 [12] $auto$rtlil.cc:1936:Mux$5015 [13] $auto$rtlil.cc:1936:Mux$5015 [14] $auto$rtlil.cc:1936:Mux$5015 [15] }
    New input vector for $reduce_or cell $techmap$techmap5036\pantalla__UUT.framebuffer.0.3.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4937 [0] $auto$rtlil.cc:1936:Mux$4937 [1] $auto$rtlil.cc:1936:Mux$4937 [2] $auto$rtlil.cc:1936:Mux$4937 [3] $auto$rtlil.cc:1936:Mux$4937 [4] $auto$rtlil.cc:1936:Mux$4937 [5] $auto$rtlil.cc:1936:Mux$4937 [6] $auto$rtlil.cc:1936:Mux$4937 [7] $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [9] $auto$rtlil.cc:1936:Mux$4937 [10] $auto$rtlil.cc:1936:Mux$4937 [11] $auto$rtlil.cc:1936:Mux$4937 [12] $auto$rtlil.cc:1936:Mux$4937 [13] $auto$rtlil.cc:1936:Mux$4937 [14] $auto$rtlil.cc:1936:Mux$4937 [15] }
    New input vector for $reduce_or cell $techmap$techmap5035\pantalla__UUT.framebuffer.1.0.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4963 [0] $auto$rtlil.cc:1936:Mux$4963 [1] $auto$rtlil.cc:1936:Mux$4963 [2] $auto$rtlil.cc:1936:Mux$4963 [3] $auto$rtlil.cc:1936:Mux$4963 [4] $auto$rtlil.cc:1936:Mux$4963 [5] $auto$rtlil.cc:1936:Mux$4963 [6] $auto$rtlil.cc:1936:Mux$4963 [7] $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [9] $auto$rtlil.cc:1936:Mux$4963 [10] $auto$rtlil.cc:1936:Mux$4963 [11] $auto$rtlil.cc:1936:Mux$4963 [12] $auto$rtlil.cc:1936:Mux$4963 [13] $auto$rtlil.cc:1936:Mux$4963 [14] $auto$rtlil.cc:1936:Mux$4963 [15] }
    New input vector for $reduce_or cell $techmap$techmap5034\pantalla__UUT.framebuffer.0.4.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4950 [0] $auto$rtlil.cc:1936:Mux$4950 [1] $auto$rtlil.cc:1936:Mux$4950 [2] $auto$rtlil.cc:1936:Mux$4950 [3] $auto$rtlil.cc:1936:Mux$4950 [4] $auto$rtlil.cc:1936:Mux$4950 [5] $auto$rtlil.cc:1936:Mux$4950 [6] $auto$rtlil.cc:1936:Mux$4950 [7] $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [9] $auto$rtlil.cc:1936:Mux$4950 [10] $auto$rtlil.cc:1936:Mux$4950 [11] $auto$rtlil.cc:1936:Mux$4950 [12] $auto$rtlil.cc:1936:Mux$4950 [13] $auto$rtlil.cc:1936:Mux$4950 [14] $auto$rtlil.cc:1936:Mux$4950 [15] }
    New input vector for $reduce_or cell $techmap$techmap5031\pantalla__UUT.framebuffer.0.1.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4911 [0] $auto$rtlil.cc:1936:Mux$4911 [1] $auto$rtlil.cc:1936:Mux$4911 [2] $auto$rtlil.cc:1936:Mux$4911 [3] $auto$rtlil.cc:1936:Mux$4911 [4] $auto$rtlil.cc:1936:Mux$4911 [5] $auto$rtlil.cc:1936:Mux$4911 [6] $auto$rtlil.cc:1936:Mux$4911 [7] $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [9] $auto$rtlil.cc:1936:Mux$4911 [10] $auto$rtlil.cc:1936:Mux$4911 [11] $auto$rtlil.cc:1936:Mux$4911 [12] $auto$rtlil.cc:1936:Mux$4911 [13] $auto$rtlil.cc:1936:Mux$4911 [14] $auto$rtlil.cc:1936:Mux$4911 [15] }
    New input vector for $reduce_or cell $techmap$techmap5030\pantalla__UUT.framebuffer.1.1.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4976 [0] $auto$rtlil.cc:1936:Mux$4976 [1] $auto$rtlil.cc:1936:Mux$4976 [2] $auto$rtlil.cc:1936:Mux$4976 [3] $auto$rtlil.cc:1936:Mux$4976 [4] $auto$rtlil.cc:1936:Mux$4976 [5] $auto$rtlil.cc:1936:Mux$4976 [6] $auto$rtlil.cc:1936:Mux$4976 [7] $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [9] $auto$rtlil.cc:1936:Mux$4976 [10] $auto$rtlil.cc:1936:Mux$4976 [11] $auto$rtlil.cc:1936:Mux$4976 [12] $auto$rtlil.cc:1936:Mux$4976 [13] $auto$rtlil.cc:1936:Mux$4976 [14] $auto$rtlil.cc:1936:Mux$4976 [15] }
    New input vector for $reduce_or cell $techmap$techmap5027\pantalla__UUT.framebuffer.0.2.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4924 [0] $auto$rtlil.cc:1936:Mux$4924 [1] $auto$rtlil.cc:1936:Mux$4924 [2] $auto$rtlil.cc:1936:Mux$4924 [3] $auto$rtlil.cc:1936:Mux$4924 [4] $auto$rtlil.cc:1936:Mux$4924 [5] $auto$rtlil.cc:1936:Mux$4924 [6] $auto$rtlil.cc:1936:Mux$4924 [7] $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [9] $auto$rtlil.cc:1936:Mux$4924 [10] $auto$rtlil.cc:1936:Mux$4924 [11] $auto$rtlil.cc:1936:Mux$4924 [12] $auto$rtlil.cc:1936:Mux$4924 [13] $auto$rtlil.cc:1936:Mux$4924 [14] $auto$rtlil.cc:1936:Mux$4924 [15] }
    New input vector for $reduce_or cell $techmap$techmap5026\pantalla__UUT.framebuffer.1.3.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$5002 [0] $auto$rtlil.cc:1936:Mux$5002 [1] $auto$rtlil.cc:1936:Mux$5002 [2] $auto$rtlil.cc:1936:Mux$5002 [3] $auto$rtlil.cc:1936:Mux$5002 [4] $auto$rtlil.cc:1936:Mux$5002 [5] $auto$rtlil.cc:1936:Mux$5002 [6] $auto$rtlil.cc:1936:Mux$5002 [7] $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [9] $auto$rtlil.cc:1936:Mux$5002 [10] $auto$rtlil.cc:1936:Mux$5002 [11] $auto$rtlil.cc:1936:Mux$5002 [12] $auto$rtlil.cc:1936:Mux$5002 [13] $auto$rtlil.cc:1936:Mux$5002 [14] $auto$rtlil.cc:1936:Mux$5002 [15] }
    New input vector for $reduce_or cell $techmap$techmap5025\pantalla__UUT.framebuffer.1.2.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4989 [0] $auto$rtlil.cc:1936:Mux$4989 [1] $auto$rtlil.cc:1936:Mux$4989 [2] $auto$rtlil.cc:1936:Mux$4989 [3] $auto$rtlil.cc:1936:Mux$4989 [4] $auto$rtlil.cc:1936:Mux$4989 [5] $auto$rtlil.cc:1936:Mux$4989 [6] $auto$rtlil.cc:1936:Mux$4989 [7] $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [9] $auto$rtlil.cc:1936:Mux$4989 [10] $auto$rtlil.cc:1936:Mux$4989 [11] $auto$rtlil.cc:1936:Mux$4989 [12] $auto$rtlil.cc:1936:Mux$4989 [13] $auto$rtlil.cc:1936:Mux$4989 [14] $auto$rtlil.cc:1936:Mux$4989 [15] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$4792: { $auto$fsm_map.cc:118:implement_pattern_cache$4786 $auto$fsm_map.cc:118:implement_pattern_cache$4790 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$4770: { \rst $auto$fsm_map.cc:118:implement_pattern_cache$4762 $auto$fsm_map.cc:118:implement_pattern_cache$4758 $auto$fsm_map.cc:118:implement_pattern_cache$4766 }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4622: { $auto$alumacc.cc:501:replace_alu$4618 [6] $auto$alumacc.cc:501:replace_alu$4618 [7] $auto$alumacc.cc:501:replace_alu$4618 [8] $auto$alumacc.cc:501:replace_alu$4618 [9] $auto$alumacc.cc:501:replace_alu$4571 [0] $auto$alumacc.cc:501:replace_alu$4571 [1] $auto$alumacc.cc:501:replace_alu$4571 [2] $auto$alumacc.cc:501:replace_alu$4571 [3] $auto$alumacc.cc:501:replace_alu$4571 [4] $auto$alumacc.cc:501:replace_alu$4571 [5] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4591: { $auto$alumacc.cc:501:replace_alu$4587 [3] $auto$alumacc.cc:501:replace_alu$4587 [4] $auto$alumacc.cc:501:replace_alu$4587 [5] $auto$alumacc.cc:501:replace_alu$4587 [6] $auto$alumacc.cc:501:replace_alu$4587 [7] $auto$alumacc.cc:501:replace_alu$4587 [8] $auto$alumacc.cc:501:replace_alu$4587 [9] $auto$alumacc.cc:501:replace_alu$4571 [0] $auto$alumacc.cc:501:replace_alu$4571 [1] $auto$alumacc.cc:501:replace_alu$4571 [2] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$4897:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y=$auto$rtlil.cc:1936:Mux$4898
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y={ $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$4898 [15:9] $auto$rtlil.cc:1936:Mux$4898 [7:1] } = { $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [8] $auto$rtlil.cc:1936:Mux$4898 [0] $auto$rtlil.cc:1936:Mux$4898 [0] $auto$rtlil.cc:1936:Mux$4898 [0] $auto$rtlil.cc:1936:Mux$4898 [0] $auto$rtlil.cc:1936:Mux$4898 [0] $auto$rtlil.cc:1936:Mux$4898 [0] $auto$rtlil.cc:1936:Mux$4898 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$4910:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y=$auto$rtlil.cc:1936:Mux$4911
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y={ $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$4911 [15:9] $auto$rtlil.cc:1936:Mux$4911 [7:1] } = { $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [8] $auto$rtlil.cc:1936:Mux$4911 [0] $auto$rtlil.cc:1936:Mux$4911 [0] $auto$rtlil.cc:1936:Mux$4911 [0] $auto$rtlil.cc:1936:Mux$4911 [0] $auto$rtlil.cc:1936:Mux$4911 [0] $auto$rtlil.cc:1936:Mux$4911 [0] $auto$rtlil.cc:1936:Mux$4911 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$4923:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y=$auto$rtlil.cc:1936:Mux$4924
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y={ $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$4924 [15:9] $auto$rtlil.cc:1936:Mux$4924 [7:1] } = { $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [8] $auto$rtlil.cc:1936:Mux$4924 [0] $auto$rtlil.cc:1936:Mux$4924 [0] $auto$rtlil.cc:1936:Mux$4924 [0] $auto$rtlil.cc:1936:Mux$4924 [0] $auto$rtlil.cc:1936:Mux$4924 [0] $auto$rtlil.cc:1936:Mux$4924 [0] $auto$rtlil.cc:1936:Mux$4924 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$4936:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y=$auto$rtlil.cc:1936:Mux$4937
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y={ $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$4937 [15:9] $auto$rtlil.cc:1936:Mux$4937 [7:1] } = { $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [8] $auto$rtlil.cc:1936:Mux$4937 [0] $auto$rtlil.cc:1936:Mux$4937 [0] $auto$rtlil.cc:1936:Mux$4937 [0] $auto$rtlil.cc:1936:Mux$4937 [0] $auto$rtlil.cc:1936:Mux$4937 [0] $auto$rtlil.cc:1936:Mux$4937 [0] $auto$rtlil.cc:1936:Mux$4937 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$4949:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y=$auto$rtlil.cc:1936:Mux$4950
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:128$212_EN[31:0]$223 [15] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:127$211_EN[31:0]$220 [7] }, Y={ $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$4950 [15:9] $auto$rtlil.cc:1936:Mux$4950 [7:1] } = { $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [8] $auto$rtlil.cc:1936:Mux$4950 [0] $auto$rtlil.cc:1936:Mux$4950 [0] $auto$rtlil.cc:1936:Mux$4950 [0] $auto$rtlil.cc:1936:Mux$4950 [0] $auto$rtlil.cc:1936:Mux$4950 [0] $auto$rtlil.cc:1936:Mux$4950 [0] $auto$rtlil.cc:1936:Mux$4950 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$4962:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y=$auto$rtlil.cc:1936:Mux$4963
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y={ $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$4963 [15:9] $auto$rtlil.cc:1936:Mux$4963 [7:1] } = { $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [8] $auto$rtlil.cc:1936:Mux$4963 [0] $auto$rtlil.cc:1936:Mux$4963 [0] $auto$rtlil.cc:1936:Mux$4963 [0] $auto$rtlil.cc:1936:Mux$4963 [0] $auto$rtlil.cc:1936:Mux$4963 [0] $auto$rtlil.cc:1936:Mux$4963 [0] $auto$rtlil.cc:1936:Mux$4963 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$4975:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y=$auto$rtlil.cc:1936:Mux$4976
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y={ $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$4976 [15:9] $auto$rtlil.cc:1936:Mux$4976 [7:1] } = { $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [8] $auto$rtlil.cc:1936:Mux$4976 [0] $auto$rtlil.cc:1936:Mux$4976 [0] $auto$rtlil.cc:1936:Mux$4976 [0] $auto$rtlil.cc:1936:Mux$4976 [0] $auto$rtlil.cc:1936:Mux$4976 [0] $auto$rtlil.cc:1936:Mux$4976 [0] $auto$rtlil.cc:1936:Mux$4976 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$4988:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y=$auto$rtlil.cc:1936:Mux$4989
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y={ $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$4989 [15:9] $auto$rtlil.cc:1936:Mux$4989 [7:1] } = { $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [8] $auto$rtlil.cc:1936:Mux$4989 [0] $auto$rtlil.cc:1936:Mux$4989 [0] $auto$rtlil.cc:1936:Mux$4989 [0] $auto$rtlil.cc:1936:Mux$4989 [0] $auto$rtlil.cc:1936:Mux$4989 [0] $auto$rtlil.cc:1936:Mux$4989 [0] $auto$rtlil.cc:1936:Mux$4989 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$5001:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y=$auto$rtlil.cc:1936:Mux$5002
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y={ $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$5002 [15:9] $auto$rtlil.cc:1936:Mux$5002 [7:1] } = { $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [8] $auto$rtlil.cc:1936:Mux$5002 [0] $auto$rtlil.cc:1936:Mux$5002 [0] $auto$rtlil.cc:1936:Mux$5002 [0] $auto$rtlil.cc:1936:Mux$5002 [0] $auto$rtlil.cc:1936:Mux$5002 [0] $auto$rtlil.cc:1936:Mux$5002 [0] $auto$rtlil.cc:1936:Mux$5002 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:902:replace_cell$5014:
      Old ports: A=16'0000000000000000, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y=$auto$rtlil.cc:1936:Mux$5015
      New ports: A=2'00, B={ $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:130$214_EN[31:0]$229 [31] $techmap\pantalla__UUT.$0$memwr$\framebuffer$./Perifericos/leon_vga.v:129$213_EN[31:0]$226 [23] }, Y={ $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [0] }
      New connections: { $auto$rtlil.cc:1936:Mux$5015 [15:9] $auto$rtlil.cc:1936:Mux$5015 [7:1] } = { $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [8] $auto$rtlil.cc:1936:Mux$5015 [0] $auto$rtlil.cc:1936:Mux$5015 [0] $auto$rtlil.cc:1936:Mux$5015 [0] $auto$rtlil.cc:1936:Mux$5015 [0] $auto$rtlil.cc:1936:Mux$5015 [0] $auto$rtlil.cc:1936:Mux$5015 [0] $auto$rtlil.cc:1936:Mux$5015 [0] }
    Consolidated identical input bits for $mux cell $techmap\CACHE.$ternary$./Perifericos/flashcache.v:142$186:
      Old ports: A={ \RV32I.pc [11:8] 6'000000 }, B=10'0000000000, Y=$techmap\CACHE.$ternary$./Perifericos/flashcache.v:142$186_Y
      New ports: A=\RV32I.pc [11:8], B=4'0000, Y=$techmap\CACHE.$ternary$./Perifericos/flashcache.v:142$186_Y [9:6]
      New connections: $techmap\CACHE.$ternary$./Perifericos/flashcache.v:142$186_Y [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1923:
      Old ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] \RV32I.FD_instr [30:21] 1'0 }, Y=$techmap\RV32I.$procmux$1923_Y [19:0]
      New ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] 1'0 }, Y={ $techmap\RV32I.$procmux$1923_Y [19:11] $techmap\RV32I.$procmux$1923_Y [0] }
      New connections: $techmap\RV32I.$procmux$1923_Y [10:1] = \RV32I.FD_instr [30:21]
    Consolidated identical input bits for $mux cell $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416:
      Old ports: A=0, B={ 16'1111000000000000 \RV32I.dbg_ebreakm 6'000011 \RV32I.dbg_cause 3'000 \RV32I.dbg_step 2'11 }, Y=$techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y
      New ports: A=6'000000, B={ \RV32I.dbg_ebreakm \RV32I.dbg_cause \RV32I.dbg_step 1'1 }, Y={ $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [15] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [8:6] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [2] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [0] }
      New connections: { $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [31:16] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [14:9] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [5:3] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [1] } = { $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [0] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [0] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [0] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [0] 16'0000000000000000 $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [0] $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [0] 3'000 $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:469$1416_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:679$1475:
      Old ports: A=26'00000000000000000000000000, B={ \RV32I.DE_error \RV32I.E_JumpOrBranch 1'0 \RV32I.rs1Hazard \RV32I.rs2Hazard \RV32I.loadHazard \RV32I.DE_W_fwd_rs2 \RV32I.DE_W_fwd_rs1 \RV32I.DE_M_fwd_rs2 \RV32I.DE_M_fwd_rs1 3'000 \RV32I.Flush_M $techmap\RV32I.$or$./Procesador/CoreLeon.v:677$1473_Y $techmap\RV32I.$or$./Procesador/CoreLeon.v:677$1473_Y 1'0 \RV32I.Flush_M \RV32I.Flush_E \RV32I.E_JumpOrBranch 1'0 \RV32I.MW_nop \RV32I.EM_nop \RV32I.DE_nop \RV32I.FD_nop 1'0 }, Y=$auto$wreduce.cc:460:run$4513 [25:0]
      New ports: A=16'0000000000000000, B={ \RV32I.DE_error \RV32I.rs1Hazard \RV32I.rs2Hazard \RV32I.loadHazard \RV32I.DE_W_fwd_rs2 \RV32I.DE_W_fwd_rs1 \RV32I.DE_M_fwd_rs2 \RV32I.DE_M_fwd_rs1 $techmap\RV32I.$or$./Procesador/CoreLeon.v:677$1473_Y \RV32I.Flush_M \RV32I.Flush_E \RV32I.E_JumpOrBranch \RV32I.MW_nop \RV32I.EM_nop \RV32I.DE_nop \RV32I.FD_nop }, Y={ $auto$wreduce.cc:460:run$4513 [25] $auto$wreduce.cc:460:run$4513 [22:16] $auto$wreduce.cc:460:run$4513 [10] $auto$wreduce.cc:460:run$4513 [8:6] $auto$wreduce.cc:460:run$4513 [4:1] }
      New connections: { $auto$wreduce.cc:460:run$4513 [24:23] $auto$wreduce.cc:460:run$4513 [15:11] $auto$wreduce.cc:460:run$4513 [9] $auto$wreduce.cc:460:run$4513 [5] $auto$wreduce.cc:460:run$4513 [0] } = { $auto$wreduce.cc:460:run$4513 [6] 4'0000 $auto$wreduce.cc:460:run$4513 [8] $auto$wreduce.cc:460:run$4513 [10] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\RV32I.$ternary$./Procesador/CoreLeon.v:697$1498:
      Old ports: A=13'0000000000000, B={ \RV32I.MW_address_LSB \RV32I.MW_rd \RV32I.MW_funct3 \RV32I.MW_RegWrite \RV32I.MW_MemRead 1'0 }, Y=$auto$wreduce.cc:460:run$4516 [12:0]
      New ports: A=12'000000000000, B={ \RV32I.MW_address_LSB \RV32I.MW_rd \RV32I.MW_funct3 \RV32I.MW_RegWrite \RV32I.MW_MemRead }, Y=$auto$wreduce.cc:460:run$4516 [12:1]
      New connections: $auto$wreduce.cc:460:run$4516 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651:
      Old ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y
      New ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16:0]
      New connections: $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [31:17] = { $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] $techmap\RV32I.load.$ternary$./Procesador/interfaz_mem.v:67$651_Y [16] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:33$639:
      Old ports: A=4'0011, B=4'1100, Y=$techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:33$639_Y
      New ports: A=2'01, B=2'10, Y={ $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:33$639_Y [2] $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:33$639_Y [0] }
      New connections: { $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:33$639_Y [3] $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:33$639_Y [1] } = { $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:33$639_Y [2] $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:33$639_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:34$640:
      Old ports: A=4'0100, B=4'1000, Y=$techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:34$640_Y
      New ports: A=2'01, B=2'10, Y=$techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:34$640_Y [3:2]
      New connections: $techmap\RV32I.store.$ternary$./Procesador/interfaz_mem.v:34$640_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2484:
      Old ports: A={ 4'0000 \USB_KBRD_MOUSE.usb.ukp.ukprom.data \USB_KBRD_MOUSE.usb.ukp.lb4 2'00 }, B={ \USB_KBRD_MOUSE.usb.ukp.ukprom.data \USB_KBRD_MOUSE.usb.ukp.lb4 \USB_KBRD_MOUSE.usb.ukp.lb4w 2'00 }, Y=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2484_Y
      New ports: A={ 4'0000 \USB_KBRD_MOUSE.usb.ukp.ukprom.data \USB_KBRD_MOUSE.usb.ukp.lb4 }, B={ \USB_KBRD_MOUSE.usb.ukp.ukprom.data \USB_KBRD_MOUSE.usb.ukp.lb4 \USB_KBRD_MOUSE.usb.ukp.lb4w }, Y=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2484_Y [13:2]
      New connections: $techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2484_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\dbgmodule.$procmux$3289:
      Old ports: A=3'100, B=3'010, Y=$techmap\dbgmodule.$3\cmd_nxtstate[2:0]
      New ports: A=2'10, B=2'01, Y=$techmap\dbgmodule.$3\cmd_nxtstate[2:0] [2:1]
      New connections: $techmap\dbgmodule.$3\cmd_nxtstate[2:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:76$294:
      Old ports: A=20'00000000000000000000, B={ \dbgmodule.dm_havereset \dbgmodule.dm_havereset \dbgmodule.dm_resumeack \dbgmodule.dm_resumeack 2'00 \dbgmodule.dmcontrol_ndmreset \dbgmodule.dmcontrol_ndmreset \dbgmodule.dmstatus [11] \dbgmodule.dmstatus [11] \RV32I.dbg_mode \RV32I.dbg_mode 8'10101111 }, Y=$auto$wreduce.cc:460:run$4531 [19:0]
      New ports: A=6'000000, B={ \dbgmodule.dm_havereset \dbgmodule.dm_resumeack \dbgmodule.dmcontrol_ndmreset \dbgmodule.dmstatus [11] \RV32I.dbg_mode 1'1 }, Y={ $auto$wreduce.cc:460:run$4531 [18] $auto$wreduce.cc:460:run$4531 [16] $auto$wreduce.cc:460:run$4531 [12] $auto$wreduce.cc:460:run$4531 [10] $auto$wreduce.cc:460:run$4531 [8] $auto$wreduce.cc:460:run$4531 [0] }
      New connections: { $auto$wreduce.cc:460:run$4531 [19] $auto$wreduce.cc:460:run$4531 [17] $auto$wreduce.cc:460:run$4531 [15:13] $auto$wreduce.cc:460:run$4531 [11] $auto$wreduce.cc:460:run$4531 [9] $auto$wreduce.cc:460:run$4531 [7:1] } = { $auto$wreduce.cc:460:run$4531 [18] $auto$wreduce.cc:460:run$4531 [16] 2'00 $auto$wreduce.cc:460:run$4531 [12] $auto$wreduce.cc:460:run$4531 [10] $auto$wreduce.cc:460:run$4531 [8] $auto$wreduce.cc:460:run$4531 [0] 1'0 $auto$wreduce.cc:460:run$4531 [0] 1'0 $auto$wreduce.cc:460:run$4531 [0] $auto$wreduce.cc:460:run$4531 [0] $auto$wreduce.cc:460:run$4531 [0] }
    Consolidated identical input bits for $mux cell $techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:77$296:
      Old ports: A=13'0000000000000, B={ \dbgmodule.abstractcs_busy 1'1 \dbgmodule.abstractcs_cmderr 9'000000001 }, Y=$auto$wreduce.cc:460:run$4532 [12:0]
      New ports: A=4'0000, B={ \dbgmodule.abstractcs_busy \dbgmodule.abstractcs_cmderr 1'1 }, Y={ $auto$wreduce.cc:460:run$4532 [12] $auto$wreduce.cc:460:run$4532 [10:9] $auto$wreduce.cc:460:run$4532 [0] }
      New connections: { $auto$wreduce.cc:460:run$4532 [11] $auto$wreduce.cc:460:run$4532 [8:1] } = { $auto$wreduce.cc:460:run$4532 [0] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\dbgmodule.$ternary$./Debugger/DebugModule.v:78$298:
      Old ports: A=22'0000000000000000000000, B={ 2'10 \dbgmodule.cmd_postinc 1'0 \dbgmodule.cmd_transfer \dbgmodule.cmd_write \dbgmodule.cmd_regno }, Y=$auto$wreduce.cc:460:run$4533 [21:0]
      New ports: A=20'00000000000000000000, B={ 1'1 \dbgmodule.cmd_postinc \dbgmodule.cmd_transfer \dbgmodule.cmd_write \dbgmodule.cmd_regno }, Y={ $auto$wreduce.cc:460:run$4533 [21] $auto$wreduce.cc:460:run$4533 [19] $auto$wreduce.cc:460:run$4533 [17:0] }
      New connections: { $auto$wreduce.cc:460:run$4533 [20] $auto$wreduce.cc:460:run$4533 [18] } = 2'00
    Consolidated identical input bits for $pmux cell $techmap\pantalla__UUT.Gen_patron.$procmux$3894:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=6144'111110001111001101110011001110000011001110000111110011111111111100000111000011001000110011000111110011000111100000110000000000000001100000111100001111000001100000011000000000000001100000000000001101100011011000000000000000000000000000000000000000000000000000110110001101100111111100110110011111110011011000110110000000000000110000111110000000110001111000110000000111110000110000000000000000000110001100110011000110000000110001100110011000110000000000011100001101100001110001101110001110110011001101101110000000000000011000000110000000110000000000000000000000000000000000000000000110000000110000000110000001100000011000001100000110000000000000000110000011000001100000011000000110000000110000000110000000000000000001100110001111001111111100111100011001100000000000000000000000000000110000001100001111110000110000001100000000000000000000000000000000000000000000000000000000000000110000001100000001100000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000001100000011000000000001100000001100000001100000001100000001100000001100000001000000000011111001100011011100110111101101101111011001110011111000000000000011000000111000001100000011000000110000001100001111110000000000011110001100110011000000011100000001100011001100111111000000000001111000110011001100000001110000110000001100110001111000000000001110000011110000110110001100110111111100110000011110000000000000111111000000110001111100110000001100000011001100011110000000000001110000000110000000110001111100110011001100110001111000000000001111110011001100110000000110000000110000001100000011000000000000011110001100110011001100011110001100110011001100011110000000000001111000110011001100110011111000110000000110000000111000000000000000000000110000001100000000000000000000001100000011000000000000000000000011000000110000000000000000000000110000001100000001100001100000001100000001100000001100000110000011000001100000000000000000000000000000111111000000000000000000111111000000000000000000000110000011000001100000110000000110000000110000000110000000000001111000110011001100000001100000001100000000000000110000000000001111100110001101111011011110110111101100000011000111100000000000001100000111100011001100110011001111110011001100110011000000000011111101100110011001100011111001100110011001100011111100000000001111000110011000000011000000110000001101100110001111000000000000011111001101100110011001100110011001100011011000011111000000000111111101000110000101100001111000010110010001100111111100000000011111110100011000010110000111100001011000000110000011110000000000111100011001100000001100000011011100110110011001111100000000000011001100110011001100110011111100110011001100110011001100000000000111100000110000001100000011000000110000001100000111100000000001111000001100000011000000110000001100110011001100011110000000000110011101100110001101100001111000110110011001100110011100000000000011110000011000000110000001100100011001100110011111110000000001100011011101110111111101111111011010110110001101100011000000000110001101100111011011110111101101110011011000110110001100000000000111000011011001100011011000110110001100110110000111000000000000111111011001100110011000111110000001100000011000001111000000000001111000110011001100110011001100111011000111100011100000000000001111110110011001100110001111100011011001100110011001110000000000011110001100110000011100001110001110000011001100011110000000000011111100101101000011000000110000001100000011000001111000000000001100110011001100110011001100110011001100110011001111110000000000110011001100110011001100110011001100110001111000001100000000000110001101100011011000110110101101111111011101110110001100000000011000110110001100110110000111000001110000110110011000110000000000110011001100110011001100011110000011000000110000011110000000000111111101100011001100010001100001001100011001100111111100000000000111100000011000000110000001100000011000000110000111100000000000000011000001100000110000011000001100000110000001000000000000000001111000011000000110000001100000011000000110000001111000000000000010000001110000110110011000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000110000001100000110000000000000000000000000000000000000000000000000000000000000011110001100000011111000110011011011100000000000000111000001100000011000111110011001100110011000111011000000000000000000000000000111100011001100000011001100110001111000000000001110000011000000110000001111100011001100110011011011100000000000000000000000000001111000110011001111110000001100011110000000000001110000110110000001100000111100000110000001100000111100000000000000000000000001101110001100110011001100111110001100000001111100000111000001100011011001101110011001100110011001100111000000000000110000000000000011100000110000001100000011000001111000000000001100000000000000110000001100000011000000110011001100110001111000000111000001100110011000110110000111100011011001100111000000000000111000001100000011000000110000001100000011000001111000000000000000000000000000110011011111110111111101101011011000110000000000000000000000000001111100110011001100110011001100110011000000000000000000000000000111100011001100110011001100110001111000000000000000000000000000111011011001100110011000111110000001100000111100000000000000000110111000110011001100110011111000110000011110000000000000000000001110110110111001100110000001100000111100000000000000000000000000111110000000110001111000110000000111110000000000001000000011000011111000001100000011000010110000011000000000000000000000000000001100110011001100110011001100110110111000000000000000000000000000110011001100110011001100011110000011000000000000000000000000000110001101101011011111110111111100110110000000000000000000000000011000110011011000011100001101100110001100000000000000000000000000110011001100110011001100111110001100000001111100000000000000000011111100011001000011000010011000111111000000000011100000001100000011000000011100001100000011000011100000000000000110000001100000011000000000000001100000011000000110000000000000000111000011000000110000111000000011000000110000000111000000000110111000111011000000000000000000000000000000000000000000000000, Y=\pantalla__UUT.letra
      New ports: A=58'0000000000000000000000000000000000000000000000000000000000, B=5568'111100011100111110011001110000011001100001111100111111111100001110001100000110011000111110011001111000001100000000000011000011110001111000001100000011000000000000011000000000011011001101100000000000000000000000000000000000000000000001101100110110111111100110110011111110110110001101100000000001100011111000000110001111000110000001111100001100000000000000011000110110011000110000000110011001100110001100000000111000110110001110001101110001110110110011011011100000000000110000011000000110000000000000000000000000000000000000001100000011000000110000001100000011000011000001100000000000001100001100001100000011000000110000001100000001100000000000000110011001111001111111100111100110011000000000000000000000000011000001100001111110000110000011000000000000000000000000000000000000000000000000000000001100000011000000100000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000011000000110000000011000000110000001100000001100000001100000011000000010000000111110110001111100110111101101101111110011100111110000000000110000011100001100000011000000110000011000011111100000000111100110011011000000011100000001100110011001111110000000011110011001101100000001110000110000011001100011110000000011100001111000110110001100110111111101100000111100000000001111110000011001111100110000001100000110011000111100000000011100000011000000110001111100110011011001100011110000000011111101100110110000000110000000110000011000000110000000000111100110011011001100011110001100110110011000111100000000011110011001101100110011111000110000001100000001110000000000000000011000001100000000000000000000011000000110000000000000000001100000110000000000000000000001100000011000000100011000000110000001100000001100000110000110000011000000000000000000000000111111000000000000000001111110000000000000000001100001100001100000110000000110000001100000001100000000011110011001101100000001100000001100000000000001100000000011111011000111111011011110110111101100000110001111000000000011000011110011001100110011001111110110011001100110000000111111110011011001100011111001100110110011000111111000000011110011001100000011000000110000001111001100011110000000000111110110110110011001100110011001100110110000111110000001111111100011000101100001111000010110100011001111111000000111111110001100010110000111100001011000001100000111100000001111001100110000001100000011011100111100110011111000000000110011011001101100110011111100110011011001100110011000000001111000011000001100000011000000110000011000001111000000011110000110000011000000110000001100110110011000111100000001100111110011001101100001111000110110110011001100111000000000111100001100000110000001100100011011001100111111100000011000111110111111111101111111011010111100011011000110000001100011110011111011110111101101110011110001101100011000000001110001101101100011011000110110001101101100001110000000001111111100110110011000111110000001100000110000011110000000011110011001101100110011001100111011001111000111000000000011111111001101100110001111100011011011001100110011100000000111100110011000011100001110001110000110011000111100000000111111010110100011000000110000001100000110000011110000000011001101100110110011001100110011001101100110011111100000001100110110011011001100110011001100110011110000011000000001100011110001111000110110101101111111111011101100011000000110001111000110110110000111000001110001101100110001100000001100110110011011001100011110000011000001100000111100000001111111110001101100010001100001001100110011001111111000000001111000001100000110000001100000011000001100001111000000000000110000110000110000011000001100001100000010000000000000011110001100000110000001100000011000001100000011110000000000100000111000110110011000110000000000000000000000000000000000000000000000000000000000000000000000000000000001111110001100000110000110000000000000000000000000000000000000000000000000000000011110001100000011111001100110110111000000000001110000110000011000111110011001101100110001110110000000000000000000000111100011001100000011011001100011110000000011100001100000110000001111100011001101100110110111000000000000000000000001111000110011001111110000011000111100000000011100011011000001100000111100000110000011000001111000000000000000000001101110001100110011001101111100011000000111100001110000110011011001101110011001101100110011001110000000001100000000000011100000110000001100000110000011110000000011000000000000110000001100000011000001100110011001100111000001110000110110011000110110000111100110110011001110000000001110000110000011000000110000001100000110000011110000000000000000000000110011011111110111111111010110110001100000000000000000000001111100110011001100110110011001100110000000000000000000000111100011001100110011011001100011110000000000000000000000111011011001100110011001111100000011000011100000000000000110111000110011001100110111110001100000111000000000000000001110110110111001100110000011000001111000000000000000000000111110000000110001111001100000001111100000000010000001100011111000001100000011000101100000110000000000000000000000001100110011001100110011011001101101110000000000000000000000110011001100110011001100111100000110000000000000000000000110001101101011011111111111111001101100000000000000000000011000110011011000011100011011001100011000000000000000000000110011001100110011001101111100011000000111100000000000000011111100011001000011000100110001111110000000111000000110000011000000011100001100000110000111000000000001100000110000011000000000000001100000110000001100000000000001110001100000110000111000000011000001100000001110000001101110011101100000000000000000000000000000000000000000000, Y={ \pantalla__UUT.letra [62:56] \pantalla__UUT.letra [54:48] \pantalla__UUT.letra [46:24] \pantalla__UUT.letra [22:7] \pantalla__UUT.letra [5:3] \pantalla__UUT.letra [1:0] }
      New connections: { \pantalla__UUT.letra [63] \pantalla__UUT.letra [55] \pantalla__UUT.letra [47] \pantalla__UUT.letra [23] \pantalla__UUT.letra [6] \pantalla__UUT.letra [2] } = { \pantalla__UUT.letra [15] \pantalla__UUT.letra [15] \pantalla__UUT.letra [31] \pantalla__UUT.letra [15] \pantalla__UUT.letra [5] \pantalla__UUT.letra [1] }
    Consolidated identical input bits for $mux cell $ternary$./RVleon.v:281$1092:
      Old ports: A=17'00000000000000000, B={ \rx_readed 7'0000000 \tx_ready \SerialData }, Y=$auto$wreduce.cc:460:run$4541 [16:0]
      New ports: A=10'0000000000, B={ \rx_readed \tx_ready \SerialData }, Y={ $auto$wreduce.cc:460:run$4541 [16] $auto$wreduce.cc:460:run$4541 [8:0] }
      New connections: $auto$wreduce.cc:460:run$4541 [15:9] = 7'0000000
    Consolidated identical input bits for $mux cell $ternary$./RVleon.v:282$1094:
      Old ports: A=16'0000000000000000, B={ \USB_KBRD_MOUSE.show.key_modifiers 5'00000 \USB_KBRD_MOUSE.show.report_lost_data \USB_KBRD_MOUSE.show.report_no_readed \USB_KBRD_MOUSE.usb.typ [0] }, Y=$auto$wreduce.cc:460:run$4542 [15:0]
      New ports: A=11'00000000000, B={ \USB_KBRD_MOUSE.show.key_modifiers \USB_KBRD_MOUSE.show.report_lost_data \USB_KBRD_MOUSE.show.report_no_readed \USB_KBRD_MOUSE.usb.typ [0] }, Y={ $auto$wreduce.cc:460:run$4542 [15:8] $auto$wreduce.cc:460:run$4542 [2:0] }
      New connections: $auto$wreduce.cc:460:run$4542 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $ternary$./RVleon.v:285$1100:
      Old ports: A=0, B={ \USB_KBRD_MOUSE.show.mouse_dy \USB_KBRD_MOUSE.show.mouse_dx 8'00000000 \USB_KBRD_MOUSE.show.mouse_btn }, Y=$ternary$./RVleon.v:285$1100_Y
      New ports: A=24'000000000000000000000000, B={ \USB_KBRD_MOUSE.show.mouse_dy \USB_KBRD_MOUSE.show.mouse_dx \USB_KBRD_MOUSE.show.mouse_btn }, Y={ $ternary$./RVleon.v:285$1100_Y [31:16] $ternary$./RVleon.v:285$1100_Y [7:0] }
      New connections: $ternary$./RVleon.v:285$1100_Y [15:8] = 8'00000000
    Consolidated identical input bits for $mux cell $ternary$./RVleon.v:286$1102:
      Old ports: A=0, B={ \vga_color_bkn \vga_color_txt 13'0000000000000 \pantalla__UUT.blank_q \vga_sel_mode \vga_hab }, Y=$ternary$./RVleon.v:286$1102_Y
      New ports: A=19'0000000000000000000, B={ \vga_color_bkn \vga_color_txt \pantalla__UUT.blank_q \vga_sel_mode \vga_hab }, Y={ $ternary$./RVleon.v:286$1102_Y [31:16] $ternary$./RVleon.v:286$1102_Y [2:0] }
      New connections: $ternary$./RVleon.v:286$1102_Y [15:3] = 13'0000000000000
  Optimizing cells in module \RVleon.
    New input vector for $reduce_or cell $techmap$techmap5059\pantalla__UUT.framebuffer.0.0.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4898 [0] $auto$rtlil.cc:1936:Mux$4898 [8] }
    New input vector for $reduce_or cell $techmap$techmap5058\pantalla__UUT.framebuffer.1.4.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$5015 [0] $auto$rtlil.cc:1936:Mux$5015 [8] }
    New input vector for $reduce_or cell $techmap$techmap5036\pantalla__UUT.framebuffer.0.3.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4937 [0] $auto$rtlil.cc:1936:Mux$4937 [8] }
    New input vector for $reduce_or cell $techmap$techmap5035\pantalla__UUT.framebuffer.1.0.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4963 [0] $auto$rtlil.cc:1936:Mux$4963 [8] }
    New input vector for $reduce_or cell $techmap$techmap5034\pantalla__UUT.framebuffer.0.4.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4950 [0] $auto$rtlil.cc:1936:Mux$4950 [8] }
    New input vector for $reduce_or cell $techmap$techmap5031\pantalla__UUT.framebuffer.0.1.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4911 [0] $auto$rtlil.cc:1936:Mux$4911 [8] }
    New input vector for $reduce_or cell $techmap$techmap5030\pantalla__UUT.framebuffer.1.1.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4976 [0] $auto$rtlil.cc:1936:Mux$4976 [8] }
    New input vector for $reduce_or cell $techmap$techmap5027\pantalla__UUT.framebuffer.0.2.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4924 [0] $auto$rtlil.cc:1936:Mux$4924 [8] }
    New input vector for $reduce_or cell $techmap$techmap5026\pantalla__UUT.framebuffer.1.3.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$5002 [0] $auto$rtlil.cc:1936:Mux$5002 [8] }
    New input vector for $reduce_or cell $techmap$techmap5025\pantalla__UUT.framebuffer.1.2.0.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v:222$5024: { $auto$rtlil.cc:1936:Mux$4989 [0] $auto$rtlil.cc:1936:Mux$4989 [8] }
    Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1925:
      Old ports: A=$techmap\RV32I.$procmux$1923_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:25] \RV32I.FD_instr [11:7] }, Y=$techmap\RV32I.$procmux$1925_Y [19:0]
      New ports: A={ $techmap\RV32I.$procmux$1923_Y [19:11] \RV32I.FD_instr [24:21] $techmap\RV32I.$procmux$1923_Y [0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [11:7] }, Y={ $techmap\RV32I.$procmux$1925_Y [19:11] $techmap\RV32I.$procmux$1925_Y [4:0] }
      New connections: $techmap\RV32I.$procmux$1925_Y [10:5] = \RV32I.FD_instr [30:25]
  Optimizing cells in module \RVleon.
    Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1927:
      Old ports: A=$techmap\RV32I.$procmux$1925_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [30:25] \RV32I.FD_instr [11:8] 1'0 }, Y=$techmap\RV32I.$procmux$1927_Y [19:0]
      New ports: A={ $techmap\RV32I.$procmux$1925_Y [19:11] $techmap\RV32I.$procmux$1925_Y [4:0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [11:8] 1'0 }, Y={ $techmap\RV32I.$procmux$1927_Y [19:11] $techmap\RV32I.$procmux$1927_Y [4:0] }
      New connections: $techmap\RV32I.$procmux$1927_Y [10:5] = \RV32I.FD_instr [30:25]
  Optimizing cells in module \RVleon.
Performed a total of 54 changes.

18.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 1 cells.

18.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

18.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 19 unused cells and 4078 unused wires.

18.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.29.9. Rerunning OPT passes. (Maybe there is more to do..)

18.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RVleon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

18.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RVleon.
Performed a total of 0 changes.

18.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

18.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 0 unused cells and 26 unused wires.

18.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.29.16. Finished OPT passes. (There is nothing left to do.)

18.30. Executing ICE40_WRAPCARRY pass (wrap carries).

18.31. Executing TECHMAP pass (map to technology primitives).

18.31.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

18.31.2. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

18.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:78e6292d594f4146f77a41580b1c18eccbe10f1b$paramod$d8bb3ee906576818d9d3f6047d237bdf866a40b4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod$constmap:87abe2316cc6610b0baeaa43520e24e3a643de19$paramod$64f823f745ad7ff5873fc691d8457ded9d5f9fd2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=10\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \pantalla__UUT.sync_gen.o_hcnt [9:3] (7 bits, unsigned)
  add 7'1010000 * \pantalla__UUT.sync_gen.o_vcnt [8:3] (7x6 bits, unsigned)
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=58\S_WIDTH=96 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=7 for cells of type $pmux.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$c0ce9816029619292782cb5b36d4688c8936cd49\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4edb66e0d088a61c7edd1b98fbc82bc43943c3a9$paramod$5d172ccbeb3c362c32df416f9b456bae59d0c474\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$2c522b46cc21505f45a595eaa4706e490799228e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=14\Y_WIDTH=14 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port B: 1'1
Creating constmapped module `$paramod$constmap:548655ea7a9f4b8765fbaf18e57c3e0ed50fbb05$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx'.

18.31.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:548655ea7a9f4b8765fbaf18e57c3e0ed50fbb05$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$32962.
    dead port 2/2 on $mux $procmux$32959.
    dead port 2/2 on $mux $procmux$32956.
    dead port 2/2 on $mux $procmux$32950.
    dead port 2/2 on $mux $procmux$32947.
    dead port 2/2 on $mux $procmux$32941.
    dead port 2/2 on $mux $procmux$32938.
Removed 7 multiplexer ports.

18.31.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:548655ea7a9f4b8765fbaf18e57c3e0ed50fbb05$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx.
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:548655ea7a9f4b8765fbaf18e57c3e0ed50fbb05$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod$constmap:69b2869550cc5b61038ac76a9b3c4bbd147dd7ee$paramod$c93dff91361b8229cab066c0b64da176df19eeef\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=1\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=13 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=13\B_WIDTH=13\Y_WIDTH=13 for cells of type $alu.
No more expansions possible.

18.32. Executing ICE40_OPT pass (performing simple optimizations).

18.32.1. Running ICE40 specific optimizations.

18.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 2307 cells.

18.32.4. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 537 unused cells and 2275 unused wires.

18.32.6. Rerunning OPT passes. (Removed registers in this run.)

18.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4570.slice[0].carry: CO=\pantalla__UUT.sync_gen.o_hcnt [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4575.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4586.slice[0].carry: CO=\pantalla__UUT.sync_gen.o_hcnt [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4599.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4608.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4575.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4617.slice[0].carry: CO=\pantalla__UUT.sync_gen.o_hcnt [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4630.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4635.slice[0].carry: CO=\LEDS8_4.timer [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4646.slice[0].carry: CO=\Espera [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4649.slice[0].carry: CO=\CACHE.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4652.slice[0].carry: CO=\LEDS8_4.timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4658.slice[0].carry: CO=\RV32I.cycle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4661.slice[0].carry: CO=\RV32I.instret [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4664.slice[0].carry: CO=\RV32I.pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4667.slice[0].carry: CO=\pantalla__UUT.sync_gen.o_hcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4670.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$4670.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4676.slice[0].carry: CO=\UART_RX.cont [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4679.slice[0].carry: CO=\UART_RX.div2counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4682.slice[0].carry: CO=\UART_TX.bits [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4685.slice[0].carry: CO=\UART_TX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4688.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.rcvct [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4691.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4694.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.pc [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4697.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.nrztxct [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4700.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.timing [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4703.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.bitadr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4706.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.nrzrxct [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4709.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.interval [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4712.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.conct [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4715.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4715.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4715.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4718.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.wk [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4721.slice[0].carry: CO=\USB_KBRD_MOUSE.usb.ukp.sadr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4724.slice[0].carry: CO=\dbgSerialInt.UART_RX.cont [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4727.slice[0].carry: CO=\dbgSerialInt.UART_RX.div2counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4730.slice[0].carry: CO=\dbgSerialInt.UART_TX.bits [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4733.slice[0].carry: CO=\dbgSerialInt.UART_TX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4736.slice[0].carry: CO=\dbgmodule.cmd_regno [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4739.slice[0].carry: CO=\flash.shift_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4742.slice[0].carry: CO=\pantalla__UUT.sync_gen.o_vcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$maccmap.cc:240:synth$26179.slice[0].carry: CO=1'0

18.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 1 cells.

18.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 9 unused cells and 2 unused wires.

18.32.12. Rerunning OPT passes. (Removed registers in this run.)

18.32.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4575.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4599.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$4575.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4630.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4715.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$maccmap.cc:240:synth$26179.slice[1].carry: CO=1'0

18.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 4 unused cells and 0 unused wires.

18.32.18. Rerunning OPT passes. (Removed registers in this run.)

18.32.19. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4575.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$4575.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4630.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$4630.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$alumacc.cc:485:replace_alu$4715.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$maccmap.cc:240:synth$26179.slice[2].carry: CO=1'0

18.32.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.32.22. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 2 unused cells and 1 unused wires.

18.32.24. Rerunning OPT passes. (Removed registers in this run.)

18.32.25. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$maccmap.cc:240:synth$26179.slice[3].carry: CO=1'0

18.32.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.32.28. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.32.30. Rerunning OPT passes. (Removed registers in this run.)

18.32.31. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$maccmap.cc:240:synth$26179.slice[4].carry: CO=1'0

18.32.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.32.34. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.32.36. Rerunning OPT passes. (Removed registers in this run.)

18.32.37. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$maccmap.cc:240:synth$26179.slice[5].carry: CO=1'0

18.32.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.32.40. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.32.42. Rerunning OPT passes. (Removed registers in this run.)

18.32.43. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$maccmap.cc:240:synth$26179.slice[6].carry: CO=1'0

18.32.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.32.46. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.32.48. Rerunning OPT passes. (Removed registers in this run.)

18.32.49. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) RVleon.$auto$maccmap.cc:240:synth$26179.slice[7].carry: CO=1'0

18.32.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.32.52. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.32.54. Rerunning OPT passes. (Removed registers in this run.)

18.32.55. Running ICE40 specific optimizations.

18.32.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.32.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.32.58. Executing OPT_RMDFF pass (remove dff with constant values).

18.32.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.32.60. Finished OPT passes. (There is nothing left to do.)

18.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

18.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module RVleon:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14341 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[3][0][0]$y$5290 [0] -> \CACHE.tag[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14342 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[3][0][0]$y$5290 [1] -> \CACHE.tag[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14343 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[3][0][0]$y$5290 [2] -> \CACHE.tag[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14344 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[3][0][0]$y$5290 [3] -> \CACHE.tag[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14345 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[3][0][0]$y$5290 [4] -> \CACHE.tag[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14346 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[3][0][0]$y$5290 [5] -> \CACHE.tag[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14347 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[3][0][0]$y$5290 [6] -> \CACHE.tag[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14348 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[3][0][0]$y$5290 [7] -> \CACHE.tag[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14758 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[0][0][0]$y$13814 [0] -> \USB_KBRD_MOUSE.usb.dat[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14759 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[0][0][0]$y$13814 [1] -> \USB_KBRD_MOUSE.usb.dat[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14760 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[0][0][0]$y$13814 [2] -> \USB_KBRD_MOUSE.usb.dat[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14761 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[0][0][0]$y$13814 [3] -> \USB_KBRD_MOUSE.usb.dat[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14762 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[0][0][0]$y$13814 [4] -> \USB_KBRD_MOUSE.usb.dat[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14763 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[0][0][0]$y$13814 [5] -> \USB_KBRD_MOUSE.usb.dat[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14764 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[0][0][0]$y$13814 [6] -> \USB_KBRD_MOUSE.usb.dat[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14765 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[0][0][0]$y$13814 [7] -> \USB_KBRD_MOUSE.usb.dat[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15499 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[14][15][0]$y$6961 -> \CACHE.valid[14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15766 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[6][0][0]$y$14007 [0] -> \USB_KBRD_MOUSE.usb.regs[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15767 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[6][0][0]$y$14007 [1] -> \USB_KBRD_MOUSE.usb.regs[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15768 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[6][0][0]$y$14007 [2] -> \USB_KBRD_MOUSE.usb.regs[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15769 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[6][0][0]$y$14007 [3] -> \USB_KBRD_MOUSE.usb.regs[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15770 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[6][0][0]$y$14007 [4] -> \USB_KBRD_MOUSE.usb.regs[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15771 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[6][0][0]$y$14007 [5] -> \USB_KBRD_MOUSE.usb.regs[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15772 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[6][0][0]$y$14007 [6] -> \USB_KBRD_MOUSE.usb.regs[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15773 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[6][0][0]$y$14007 [7] -> \USB_KBRD_MOUSE.usb.regs[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15774 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[5][0][0]$y$13999 [0] -> \USB_KBRD_MOUSE.usb.regs[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15775 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[5][0][0]$y$13999 [1] -> \USB_KBRD_MOUSE.usb.regs[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15776 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[5][0][0]$y$13999 [2] -> \USB_KBRD_MOUSE.usb.regs[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15777 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[5][0][0]$y$13999 [3] -> \USB_KBRD_MOUSE.usb.regs[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15778 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[5][0][0]$y$13999 [4] -> \USB_KBRD_MOUSE.usb.regs[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15779 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[5][0][0]$y$13999 [5] -> \USB_KBRD_MOUSE.usb.regs[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15780 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[5][0][0]$y$13999 [6] -> \USB_KBRD_MOUSE.usb.regs[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15781 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[5][0][0]$y$13999 [7] -> \USB_KBRD_MOUSE.usb.regs[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15782 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[4][0][0]$y$13993 [0] -> \USB_KBRD_MOUSE.usb.regs[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15783 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[4][0][0]$y$13993 [1] -> \USB_KBRD_MOUSE.usb.regs[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15784 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[4][0][0]$y$13993 [2] -> \USB_KBRD_MOUSE.usb.regs[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15785 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[4][0][0]$y$13993 [3] -> \USB_KBRD_MOUSE.usb.regs[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15786 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[4][0][0]$y$13993 [4] -> \USB_KBRD_MOUSE.usb.regs[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15787 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[4][0][0]$y$13993 [5] -> \USB_KBRD_MOUSE.usb.regs[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15788 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[4][0][0]$y$13993 [6] -> \USB_KBRD_MOUSE.usb.regs[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15789 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.regs$wrmux[4][0][0]$y$13993 [7] -> \USB_KBRD_MOUSE.usb.regs[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15933 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[7][0][0]$y$13868 [0] -> \USB_KBRD_MOUSE.usb.dat[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15934 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[7][0][0]$y$13868 [1] -> \USB_KBRD_MOUSE.usb.dat[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15935 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[7][0][0]$y$13868 [2] -> \USB_KBRD_MOUSE.usb.dat[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15936 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[7][0][0]$y$13868 [3] -> \USB_KBRD_MOUSE.usb.dat[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15937 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[7][0][0]$y$13868 [4] -> \USB_KBRD_MOUSE.usb.dat[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15938 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[7][0][0]$y$13868 [5] -> \USB_KBRD_MOUSE.usb.dat[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15939 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[7][0][0]$y$13868 [6] -> \USB_KBRD_MOUSE.usb.dat[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15940 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[7][0][0]$y$13868 [7] -> \USB_KBRD_MOUSE.usb.dat[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15941 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[6][0][0]$y$13862 [0] -> \USB_KBRD_MOUSE.usb.dat[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15942 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[6][0][0]$y$13862 [1] -> \USB_KBRD_MOUSE.usb.dat[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15943 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[6][0][0]$y$13862 [2] -> \USB_KBRD_MOUSE.usb.dat[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15944 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[6][0][0]$y$13862 [3] -> \USB_KBRD_MOUSE.usb.dat[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15945 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[6][0][0]$y$13862 [4] -> \USB_KBRD_MOUSE.usb.dat[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15946 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[6][0][0]$y$13862 [5] -> \USB_KBRD_MOUSE.usb.dat[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15947 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[6][0][0]$y$13862 [6] -> \USB_KBRD_MOUSE.usb.dat[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15948 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[6][0][0]$y$13862 [7] -> \USB_KBRD_MOUSE.usb.dat[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15949 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[5][0][0]$y$13854 [0] -> \USB_KBRD_MOUSE.usb.dat[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15950 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[5][0][0]$y$13854 [1] -> \USB_KBRD_MOUSE.usb.dat[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15951 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[5][0][0]$y$13854 [2] -> \USB_KBRD_MOUSE.usb.dat[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15952 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[5][0][0]$y$13854 [3] -> \USB_KBRD_MOUSE.usb.dat[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15953 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[5][0][0]$y$13854 [4] -> \USB_KBRD_MOUSE.usb.dat[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15954 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[5][0][0]$y$13854 [5] -> \USB_KBRD_MOUSE.usb.dat[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15955 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[5][0][0]$y$13854 [6] -> \USB_KBRD_MOUSE.usb.dat[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15956 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[5][0][0]$y$13854 [7] -> \USB_KBRD_MOUSE.usb.dat[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15957 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[4][0][0]$y$13848 [0] -> \USB_KBRD_MOUSE.usb.dat[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15958 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[4][0][0]$y$13848 [1] -> \USB_KBRD_MOUSE.usb.dat[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15959 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[4][0][0]$y$13848 [2] -> \USB_KBRD_MOUSE.usb.dat[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15960 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[4][0][0]$y$13848 [3] -> \USB_KBRD_MOUSE.usb.dat[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15961 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[4][0][0]$y$13848 [4] -> \USB_KBRD_MOUSE.usb.dat[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15962 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[4][0][0]$y$13848 [5] -> \USB_KBRD_MOUSE.usb.dat[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15963 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[4][0][0]$y$13848 [6] -> \USB_KBRD_MOUSE.usb.dat[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15964 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[4][0][0]$y$13848 [7] -> \USB_KBRD_MOUSE.usb.dat[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15965 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[3][0][0]$y$13838 [0] -> \USB_KBRD_MOUSE.usb.dat[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15966 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[3][0][0]$y$13838 [1] -> \USB_KBRD_MOUSE.usb.dat[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15967 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[3][0][0]$y$13838 [2] -> \USB_KBRD_MOUSE.usb.dat[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15968 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[3][0][0]$y$13838 [3] -> \USB_KBRD_MOUSE.usb.dat[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15969 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[3][0][0]$y$13838 [4] -> \USB_KBRD_MOUSE.usb.dat[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15970 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[3][0][0]$y$13838 [5] -> \USB_KBRD_MOUSE.usb.dat[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15971 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[3][0][0]$y$13838 [6] -> \USB_KBRD_MOUSE.usb.dat[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15972 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[3][0][0]$y$13838 [7] -> \USB_KBRD_MOUSE.usb.dat[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15973 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[2][0][0]$y$13832 [0] -> \USB_KBRD_MOUSE.usb.dat[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15974 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[2][0][0]$y$13832 [1] -> \USB_KBRD_MOUSE.usb.dat[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15975 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[2][0][0]$y$13832 [2] -> \USB_KBRD_MOUSE.usb.dat[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15976 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[2][0][0]$y$13832 [3] -> \USB_KBRD_MOUSE.usb.dat[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15977 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[2][0][0]$y$13832 [4] -> \USB_KBRD_MOUSE.usb.dat[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15978 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[2][0][0]$y$13832 [5] -> \USB_KBRD_MOUSE.usb.dat[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15979 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[2][0][0]$y$13832 [6] -> \USB_KBRD_MOUSE.usb.dat[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15980 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[2][0][0]$y$13832 [7] -> \USB_KBRD_MOUSE.usb.dat[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15981 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[1][0][0]$y$13822 [0] -> \USB_KBRD_MOUSE.usb.dat[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15982 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[1][0][0]$y$13822 [1] -> \USB_KBRD_MOUSE.usb.dat[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15983 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[1][0][0]$y$13822 [2] -> \USB_KBRD_MOUSE.usb.dat[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15984 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[1][0][0]$y$13822 [3] -> \USB_KBRD_MOUSE.usb.dat[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15985 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[1][0][0]$y$13822 [4] -> \USB_KBRD_MOUSE.usb.dat[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15986 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[1][0][0]$y$13822 [5] -> \USB_KBRD_MOUSE.usb.dat[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15987 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[1][0][0]$y$13822 [6] -> \USB_KBRD_MOUSE.usb.dat[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15988 to $_DFFE_PP_ for $memory\USB_KBRD_MOUSE.usb.dat$wrmux[1][0][0]$y$13822 [7] -> \USB_KBRD_MOUSE.usb.dat[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17140 to $_DFFE_PP_ for $0\vga_color_bkn[7:0] [0] -> \vga_color_bkn [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17141 to $_DFFE_PP_ for $0\vga_color_bkn[7:0] [1] -> \vga_color_bkn [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17142 to $_DFFE_PP_ for $0\vga_color_bkn[7:0] [2] -> \vga_color_bkn [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17143 to $_DFFE_PP_ for $0\vga_color_bkn[7:0] [3] -> \vga_color_bkn [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17144 to $_DFFE_PP_ for $0\vga_color_bkn[7:0] [4] -> \vga_color_bkn [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17145 to $_DFFE_PP_ for $0\vga_color_bkn[7:0] [5] -> \vga_color_bkn [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17146 to $_DFFE_PP_ for $0\vga_color_bkn[7:0] [6] -> \vga_color_bkn [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17147 to $_DFFE_PP_ for $0\vga_color_bkn[7:0] [7] -> \vga_color_bkn [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17148 to $_DFFE_PP_ for $0\vga_color_txt[7:0] [0] -> \vga_color_txt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17149 to $_DFFE_PP_ for $0\vga_color_txt[7:0] [1] -> \vga_color_txt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17150 to $_DFFE_PP_ for $0\vga_color_txt[7:0] [2] -> \vga_color_txt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17151 to $_DFFE_PP_ for $0\vga_color_txt[7:0] [3] -> \vga_color_txt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17152 to $_DFFE_PP_ for $0\vga_color_txt[7:0] [4] -> \vga_color_txt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17153 to $_DFFE_PP_ for $0\vga_color_txt[7:0] [5] -> \vga_color_txt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17154 to $_DFFE_PP_ for $0\vga_color_txt[7:0] [6] -> \vga_color_txt [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17155 to $_DFFE_PP_ for $0\vga_color_txt[7:0] [7] -> \vga_color_txt [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17156 to $_DFFE_PP_ for $0\vga_hab[0:0] -> \vga_hab.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17157 to $_DFFE_PP_ for $0\vga_sel_mode[0:0] -> \vga_sel_mode.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17158 to $_DFFE_PP_ for $0\SerialData[7:0] [0] -> \SerialData [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17159 to $_DFFE_PP_ for $0\SerialData[7:0] [1] -> \SerialData [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17160 to $_DFFE_PP_ for $0\SerialData[7:0] [2] -> \SerialData [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17161 to $_DFFE_PP_ for $0\SerialData[7:0] [3] -> \SerialData [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17162 to $_DFFE_PP_ for $0\SerialData[7:0] [4] -> \SerialData [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17163 to $_DFFE_PP_ for $0\SerialData[7:0] [5] -> \SerialData [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17164 to $_DFFE_PP_ for $0\SerialData[7:0] [6] -> \SerialData [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17165 to $_DFFE_PP_ for $0\SerialData[7:0] [7] -> \SerialData [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17166 to $_DFFE_PP_ for $0\rx_readed[0:0] -> \rx_readed.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17167 to $_DFFE_PP_ for $0\tx_ready[0:0] -> \tx_ready.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17168 to $_DFFE_PP_ for $0\leds1[7:0] [0] -> \leds1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17169 to $_DFFE_PP_ for $0\leds1[7:0] [1] -> \leds1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17170 to $_DFFE_PP_ for $0\leds1[7:0] [2] -> \leds1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17171 to $_DFFE_PP_ for $0\leds1[7:0] [3] -> \leds1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17172 to $_DFFE_PP_ for $0\leds1[7:0] [4] -> \leds1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17173 to $_DFFE_PP_ for $0\leds1[7:0] [5] -> \leds1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17174 to $_DFFE_PP_ for $0\leds1[7:0] [6] -> \leds1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17175 to $_DFFE_PP_ for $0\leds1[7:0] [7] -> \leds1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17176 to $_DFFE_PP_ for $0\leds2[7:0] [0] -> \leds2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17177 to $_DFFE_PP_ for $0\leds2[7:0] [1] -> \leds2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17178 to $_DFFE_PP_ for $0\leds2[7:0] [2] -> \leds2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17179 to $_DFFE_PP_ for $0\leds2[7:0] [3] -> \leds2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17180 to $_DFFE_PP_ for $0\leds2[7:0] [4] -> \leds2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17181 to $_DFFE_PP_ for $0\leds2[7:0] [5] -> \leds2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17182 to $_DFFE_PP_ for $0\leds2[7:0] [6] -> \leds2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17183 to $_DFFE_PP_ for $0\leds2[7:0] [7] -> \leds2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17184 to $_DFFE_PP_ for $0\leds3[7:0] [0] -> \leds3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17185 to $_DFFE_PP_ for $0\leds3[7:0] [1] -> \leds3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17186 to $_DFFE_PP_ for $0\leds3[7:0] [2] -> \leds3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17187 to $_DFFE_PP_ for $0\leds3[7:0] [3] -> \leds3 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17188 to $_DFFE_PP_ for $0\leds3[7:0] [4] -> \leds3 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17189 to $_DFFE_PP_ for $0\leds3[7:0] [5] -> \leds3 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17190 to $_DFFE_PP_ for $0\leds3[7:0] [6] -> \leds3 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17191 to $_DFFE_PP_ for $0\leds3[7:0] [7] -> \leds3 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17192 to $_DFFE_PP_ for $0\leds4[7:0] [0] -> \leds4 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17193 to $_DFFE_PP_ for $0\leds4[7:0] [1] -> \leds4 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17194 to $_DFFE_PP_ for $0\leds4[7:0] [2] -> \leds4 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17195 to $_DFFE_PP_ for $0\leds4[7:0] [3] -> \leds4 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17196 to $_DFFE_PP_ for $0\leds4[7:0] [4] -> \leds4 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17197 to $_DFFE_PP_ for $0\leds4[7:0] [5] -> \leds4 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17198 to $_DFFE_PP_ for $0\leds4[7:0] [6] -> \leds4 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17199 to $_DFFE_PP_ for $0\leds4[7:0] [7] -> \leds4 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17200 to $_DFFE_PP_ for $0\IO_data[31:0] [0] -> \IO_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17201 to $_DFFE_PP_ for $0\IO_data[31:0] [1] -> \IO_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17202 to $_DFFE_PP_ for $0\IO_data[31:0] [2] -> \IO_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17203 to $_DFFE_PP_ for $0\IO_data[31:0] [3] -> \IO_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17204 to $_DFFE_PP_ for $0\IO_data[31:0] [4] -> \IO_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17205 to $_DFFE_PP_ for $0\IO_data[31:0] [5] -> \IO_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17206 to $_DFFE_PP_ for $0\IO_data[31:0] [6] -> \IO_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17207 to $_DFFE_PP_ for $0\IO_data[31:0] [7] -> \IO_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17208 to $_DFFE_PP_ for $0\IO_data[31:0] [8] -> \IO_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17209 to $_DFFE_PP_ for $0\IO_data[31:0] [9] -> \IO_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17210 to $_DFFE_PP_ for $0\IO_data[31:0] [10] -> \IO_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17211 to $_DFFE_PP_ for $0\IO_data[31:0] [11] -> \IO_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17212 to $_DFFE_PP_ for $0\IO_data[31:0] [12] -> \IO_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17213 to $_DFFE_PP_ for $0\IO_data[31:0] [13] -> \IO_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17214 to $_DFFE_PP_ for $0\IO_data[31:0] [14] -> \IO_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17215 to $_DFFE_PP_ for $0\IO_data[31:0] [15] -> \IO_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17216 to $_DFFE_PP_ for $0\IO_data[31:0] [16] -> \IO_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17217 to $_DFFE_PP_ for $0\IO_data[31:0] [17] -> \IO_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17218 to $_DFFE_PP_ for $0\IO_data[31:0] [18] -> \IO_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17219 to $_DFFE_PP_ for $0\IO_data[31:0] [19] -> \IO_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17220 to $_DFFE_PP_ for $0\IO_data[31:0] [20] -> \IO_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17221 to $_DFFE_PP_ for $0\IO_data[31:0] [21] -> \IO_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17222 to $_DFFE_PP_ for $0\IO_data[31:0] [22] -> \IO_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17223 to $_DFFE_PP_ for $0\IO_data[31:0] [23] -> \IO_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17224 to $_DFFE_PP_ for $0\IO_data[31:0] [24] -> \IO_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17225 to $_DFFE_PP_ for $0\IO_data[31:0] [25] -> \IO_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17226 to $_DFFE_PP_ for $0\IO_data[31:0] [26] -> \IO_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17227 to $_DFFE_PP_ for $0\IO_data[31:0] [27] -> \IO_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17228 to $_DFFE_PP_ for $0\IO_data[31:0] [28] -> \IO_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17229 to $_DFFE_PP_ for $0\IO_data[31:0] [29] -> \IO_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17230 to $_DFFE_PP_ for $0\IO_data[31:0] [30] -> \IO_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17231 to $_DFFE_PP_ for $0\IO_data[31:0] [31] -> \IO_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17232 to $_DFFE_PP_ for $0\IO_sig[0:0] -> \IO_sig.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17233 to $_DFFE_PP_ for $0\ram_sig[0:0] -> \ram_sig.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17234 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17235 to $_DFFE_PP_ for $0\Espera[8:0] [0] -> \Espera [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17236 to $_DFFE_PP_ for $0\Espera[8:0] [1] -> \Espera [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17237 to $_DFFE_PP_ for $0\Espera[8:0] [2] -> \Espera [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17238 to $_DFFE_PP_ for $0\Espera[8:0] [3] -> \Espera [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17239 to $_DFFE_PP_ for $0\Espera[8:0] [4] -> \Espera [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17240 to $_DFFE_PP_ for $0\Espera[8:0] [5] -> \Espera [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17241 to $_DFFE_PP_ for $0\Espera[8:0] [6] -> \Espera [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17242 to $_DFFE_PP_ for $0\Espera[8:0] [7] -> \Espera [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17313 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_wr[0:0] -> \dbgSerialInt.dtm_wr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17314 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_dbyte[3:0] [0] -> \dbgSerialInt.dtm_dbyte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17315 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_dbyte[3:0] [1] -> \dbgSerialInt.dtm_dbyte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17316 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_dbyte[3:0] [2] -> \dbgSerialInt.dtm_dbyte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17317 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_dbyte[3:0] [3] -> \dbgSerialInt.dtm_dbyte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17318 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_addr[4:0] [0] -> \dbgSerialInt.dtm_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17319 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_addr[4:0] [1] -> \dbgSerialInt.dtm_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17320 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_addr[4:0] [2] -> \dbgSerialInt.dtm_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17321 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_addr[4:0] [3] -> \dbgSerialInt.dtm_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17322 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_addr[4:0] [4] -> \dbgSerialInt.dtm_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17323 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [0] -> \dbgSerialInt.dtm_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17324 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [1] -> \dbgSerialInt.dtm_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17325 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [2] -> \dbgSerialInt.dtm_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17326 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [3] -> \dbgSerialInt.dtm_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17327 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [4] -> \dbgSerialInt.dtm_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17328 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [5] -> \dbgSerialInt.dtm_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17329 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [6] -> \dbgSerialInt.dtm_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17330 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [7] -> \dbgSerialInt.dtm_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17331 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [8] -> \dbgSerialInt.dtm_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17332 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [9] -> \dbgSerialInt.dtm_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17333 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [10] -> \dbgSerialInt.dtm_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17334 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [11] -> \dbgSerialInt.dtm_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17335 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [12] -> \dbgSerialInt.dtm_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17336 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [13] -> \dbgSerialInt.dtm_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17337 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [14] -> \dbgSerialInt.dtm_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17338 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [15] -> \dbgSerialInt.dtm_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17339 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [16] -> \dbgSerialInt.dtm_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17340 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [17] -> \dbgSerialInt.dtm_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17341 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [18] -> \dbgSerialInt.dtm_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17342 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [19] -> \dbgSerialInt.dtm_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17343 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [20] -> \dbgSerialInt.dtm_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17344 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [21] -> \dbgSerialInt.dtm_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17345 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [22] -> \dbgSerialInt.dtm_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17346 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [23] -> \dbgSerialInt.dtm_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17347 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [24] -> \dbgSerialInt.dtm_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17348 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [25] -> \dbgSerialInt.dtm_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17349 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [26] -> \dbgSerialInt.dtm_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17350 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [27] -> \dbgSerialInt.dtm_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17351 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [28] -> \dbgSerialInt.dtm_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17352 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [29] -> \dbgSerialInt.dtm_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17353 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [30] -> \dbgSerialInt.dtm_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17354 to $_DFFE_PP_ for $techmap\dbgSerialInt.$0\dtm_data[31:0] [31] -> \dbgSerialInt.dtm_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17488 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[13][0][0]$y$5360 [0] -> \CACHE.tag[13] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17489 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[13][0][0]$y$5360 [1] -> \CACHE.tag[13] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17490 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[13][0][0]$y$5360 [2] -> \CACHE.tag[13] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17491 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[13][0][0]$y$5360 [3] -> \CACHE.tag[13] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17492 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[13][0][0]$y$5360 [4] -> \CACHE.tag[13] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17493 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[13][0][0]$y$5360 [5] -> \CACHE.tag[13] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17494 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[13][0][0]$y$5360 [6] -> \CACHE.tag[13] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17495 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[13][0][0]$y$5360 [7] -> \CACHE.tag[13] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17498 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[12][0][0]$y$5354 [0] -> \CACHE.tag[12] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17499 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[12][0][0]$y$5354 [1] -> \CACHE.tag[12] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17500 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[12][0][0]$y$5354 [2] -> \CACHE.tag[12] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17501 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[12][0][0]$y$5354 [3] -> \CACHE.tag[12] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17502 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[12][0][0]$y$5354 [4] -> \CACHE.tag[12] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17503 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[12][0][0]$y$5354 [5] -> \CACHE.tag[12] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17504 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[12][0][0]$y$5354 [6] -> \CACHE.tag[12] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17505 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[12][0][0]$y$5354 [7] -> \CACHE.tag[12] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17510 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[10][0][0]$y$5340 [0] -> \CACHE.tag[10] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17511 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[10][0][0]$y$5340 [1] -> \CACHE.tag[10] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17512 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[10][0][0]$y$5340 [2] -> \CACHE.tag[10] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17513 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[10][0][0]$y$5340 [3] -> \CACHE.tag[10] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17514 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[10][0][0]$y$5340 [4] -> \CACHE.tag[10] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17515 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[10][0][0]$y$5340 [5] -> \CACHE.tag[10] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17516 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[10][0][0]$y$5340 [6] -> \CACHE.tag[10] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17517 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[10][0][0]$y$5340 [7] -> \CACHE.tag[10] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17521 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[9][0][0]$y$5334 [0] -> \CACHE.tag[9] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17522 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[9][0][0]$y$5334 [1] -> \CACHE.tag[9] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17523 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[9][0][0]$y$5334 [2] -> \CACHE.tag[9] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17524 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[9][0][0]$y$5334 [3] -> \CACHE.tag[9] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17525 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[9][0][0]$y$5334 [4] -> \CACHE.tag[9] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17526 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[9][0][0]$y$5334 [5] -> \CACHE.tag[9] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17527 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[9][0][0]$y$5334 [6] -> \CACHE.tag[9] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17528 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[9][0][0]$y$5334 [7] -> \CACHE.tag[9] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17587 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[3][15][0]$y$5895 -> \CACHE.valid[3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17672 to $_DFFE_PP_ for $techmap\dbgmodule.$0\dmcontrol_ndmreset[0:0] -> \dbgmodule.dmcontrol_ndmreset.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17673 to $_DFFE_PP_ for $techmap\dbgmodule.$0\dmcontrol_dmactive[0:0] -> \dbgmodule.dmcontrol_dmactive.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17675 to $_DFFE_PP_ for $techmap\dbgmodule.$0\dm_haltOnReset[0:0] -> \dbgmodule.dm_haltOnReset.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17679 to $_DFFE_PP_ for $techmap\dbgmodule.$0\autoexecdata0[0:0] -> \dbgmodule.autoexecdata0.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17680 to $_DFFE_PP_ for $techmap\dbgmodule.$0\abstractcs_cmderr[1:0] [0] -> \dbgmodule.abstractcs_cmderr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17681 to $_DFFE_PP_ for $techmap\dbgmodule.$0\abstractcs_cmderr[1:0] [1] -> \dbgmodule.abstractcs_cmderr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17682 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [0] -> \dbgmodule.data0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17683 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [1] -> \dbgmodule.data0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17684 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [2] -> \dbgmodule.data0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17685 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [3] -> \dbgmodule.data0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17686 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [4] -> \dbgmodule.data0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17687 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [5] -> \dbgmodule.data0 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17688 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [6] -> \dbgmodule.data0 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17689 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [7] -> \dbgmodule.data0 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17690 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [8] -> \dbgmodule.data0 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17691 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [9] -> \dbgmodule.data0 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17692 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [10] -> \dbgmodule.data0 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17693 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [11] -> \dbgmodule.data0 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17694 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [12] -> \dbgmodule.data0 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17695 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [13] -> \dbgmodule.data0 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17696 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [14] -> \dbgmodule.data0 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17697 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [15] -> \dbgmodule.data0 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17698 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [16] -> \dbgmodule.data0 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17699 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [17] -> \dbgmodule.data0 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17700 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [18] -> \dbgmodule.data0 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17701 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [19] -> \dbgmodule.data0 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17702 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [20] -> \dbgmodule.data0 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17703 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [21] -> \dbgmodule.data0 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17704 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [22] -> \dbgmodule.data0 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17705 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [23] -> \dbgmodule.data0 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17706 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [24] -> \dbgmodule.data0 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17707 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [25] -> \dbgmodule.data0 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17708 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [26] -> \dbgmodule.data0 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17709 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [27] -> \dbgmodule.data0 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17710 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [28] -> \dbgmodule.data0 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17711 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [29] -> \dbgmodule.data0 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17712 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [30] -> \dbgmodule.data0 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17713 to $_DFFE_PP_ for $techmap\dbgmodule.$0\data0[31:0] [31] -> \dbgmodule.data0 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17714 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [0] -> \dbgmodule.cmd_regno [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17715 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [1] -> \dbgmodule.cmd_regno [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17716 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [2] -> \dbgmodule.cmd_regno [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17717 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [3] -> \dbgmodule.cmd_regno [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17718 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [4] -> \dbgmodule.cmd_regno [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17719 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [5] -> \dbgmodule.cmd_regno [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17720 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [6] -> \dbgmodule.cmd_regno [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17721 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [7] -> \dbgmodule.cmd_regno [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17722 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [8] -> \dbgmodule.cmd_regno [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17723 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [9] -> \dbgmodule.cmd_regno [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17724 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [10] -> \dbgmodule.cmd_regno [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17725 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [11] -> \dbgmodule.cmd_regno [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17726 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [12] -> \dbgmodule.cmd_regno [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17727 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [13] -> \dbgmodule.cmd_regno [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17728 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [14] -> \dbgmodule.cmd_regno [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17729 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_regno[15:0] [15] -> \dbgmodule.cmd_regno [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17730 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_postinc[0:0] -> \dbgmodule.cmd_postinc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17731 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_write[0:0] -> \dbgmodule.cmd_write.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17732 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_transfer[0:0] -> \dbgmodule.cmd_transfer.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17733 to $_DFFE_PP_ for $techmap\dbgmodule.$0\cmd_AccessReg[0:0] -> \dbgmodule.cmd_AccessReg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17969 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[6][0][0]$y$5312 [0] -> \CACHE.tag[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17970 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[6][0][0]$y$5312 [1] -> \CACHE.tag[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17971 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[6][0][0]$y$5312 [2] -> \CACHE.tag[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17972 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[6][0][0]$y$5312 [3] -> \CACHE.tag[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17973 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[6][0][0]$y$5312 [4] -> \CACHE.tag[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17974 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[6][0][0]$y$5312 [5] -> \CACHE.tag[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17975 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[6][0][0]$y$5312 [6] -> \CACHE.tag[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17976 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[6][0][0]$y$5312 [7] -> \CACHE.tag[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19894 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_nop[0:0] -> \RV32I.FD_nop.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19895 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [0] -> \RV32I.FD_pc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19896 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [1] -> \RV32I.FD_pc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19897 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [2] -> \RV32I.FD_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19898 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [3] -> \RV32I.FD_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19899 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [4] -> \RV32I.FD_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19900 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [5] -> \RV32I.FD_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19901 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [6] -> \RV32I.FD_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19902 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [7] -> \RV32I.FD_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19903 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [8] -> \RV32I.FD_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19904 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [9] -> \RV32I.FD_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19905 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [10] -> \RV32I.FD_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19906 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [11] -> \RV32I.FD_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19907 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [12] -> \RV32I.FD_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19908 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [13] -> \RV32I.FD_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19909 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [14] -> \RV32I.FD_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19910 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [15] -> \RV32I.FD_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19911 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [16] -> \RV32I.FD_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19912 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [17] -> \RV32I.FD_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19913 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [18] -> \RV32I.FD_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19914 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [19] -> \RV32I.FD_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19915 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [20] -> \RV32I.FD_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19916 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [21] -> \RV32I.FD_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19917 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [22] -> \RV32I.FD_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19918 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [23] -> \RV32I.FD_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19919 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [24] -> \RV32I.FD_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19920 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [25] -> \RV32I.FD_pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19921 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [26] -> \RV32I.FD_pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19922 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [27] -> \RV32I.FD_pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19923 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [28] -> \RV32I.FD_pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19924 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [29] -> \RV32I.FD_pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19925 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [30] -> \RV32I.FD_pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19926 to $_DFFE_PP_ for $techmap\RV32I.$0\FD_pc[31:0] [31] -> \RV32I.FD_pc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19927 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [0] -> \RV32I.pc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19928 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [1] -> \RV32I.pc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19929 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [2] -> \RV32I.pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19930 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [3] -> \RV32I.pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19931 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [4] -> \RV32I.pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19932 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [5] -> \RV32I.pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19933 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [6] -> \RV32I.pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19934 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [7] -> \RV32I.pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19935 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [8] -> \RV32I.pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19936 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [9] -> \RV32I.pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19937 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [10] -> \RV32I.pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19938 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [11] -> \RV32I.pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19939 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [12] -> \RV32I.pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19940 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [13] -> \RV32I.pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19941 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [14] -> \RV32I.pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19942 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [15] -> \RV32I.pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19943 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [16] -> \RV32I.pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19944 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [17] -> \RV32I.pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19945 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [18] -> \RV32I.pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19946 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [19] -> \RV32I.pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19947 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [20] -> \RV32I.pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19948 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [21] -> \RV32I.pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19949 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [22] -> \RV32I.pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19950 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [23] -> \RV32I.pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19951 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [24] -> \RV32I.pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19952 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [25] -> \RV32I.pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19953 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [26] -> \RV32I.pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19954 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [27] -> \RV32I.pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19955 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [28] -> \RV32I.pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19956 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [29] -> \RV32I.pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19957 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [30] -> \RV32I.pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19958 to $_DFFE_PP_ for $techmap\RV32I.$0\pc[31:0] [31] -> \RV32I.pc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19959 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_W_fwd_rs2[0:0] -> \RV32I.DE_W_fwd_rs2.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19960 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_W_fwd_rs1[0:0] -> \RV32I.DE_W_fwd_rs1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19961 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_M_fwd_rs2[0:0] -> \RV32I.DE_M_fwd_rs2.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19962 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_M_fwd_rs1[0:0] -> \RV32I.DE_M_fwd_rs1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19963 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUfun[0:0] -> \RV32I.DE_ALUfun.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19964 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funQual[0:0] -> \RV32I.DE_funQual.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19965 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_AUIPC[0:0] -> \RV32I.DE_AUIPC.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19966 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_LUI[0:0] -> \RV32I.DE_LUI.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19967 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_error[0:0] -> \RV32I.DE_error.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19968 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isCSR[0:0] -> \RV32I.DE_isCSR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19969 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isEBREAK[0:0] -> \RV32I.DE_isEBREAK.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19970 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isBRANCH[0:0] -> \RV32I.DE_isBRANCH.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19971 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_Jump[0:0] -> \RV32I.DE_Jump.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19972 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isJALR[0:0] -> \RV32I.DE_isJALR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19973 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc2[0:0] -> \RV32I.DE_ALUSrc2.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19974 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemRead[0:0] -> \RV32I.DE_MemRead.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19975 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_RegWrite[0:0] -> \RV32I.DE_RegWrite.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19976 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemWrite[0:0] -> \RV32I.DE_MemWrite.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19977 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_nop[0:0] -> \RV32I.DE_nop.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19978 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [0] -> \RV32I.DE_funct3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19979 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [1] -> \RV32I.DE_funct3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19980 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [2] -> \RV32I.DE_funct3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19981 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [0] -> \RV32I.DE_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19982 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [1] -> \RV32I.DE_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19983 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [2] -> \RV32I.DE_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19984 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [3] -> \RV32I.DE_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19985 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [4] -> \RV32I.DE_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19986 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [0] -> \RV32I.DE_rs2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19987 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [1] -> \RV32I.DE_rs2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19988 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [2] -> \RV32I.DE_rs2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19989 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [3] -> \RV32I.DE_rs2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19990 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [4] -> \RV32I.DE_rs2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19991 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [0] -> \RV32I.DE_rs1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19992 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [1] -> \RV32I.DE_rs1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19993 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [2] -> \RV32I.DE_rs1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19994 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [3] -> \RV32I.DE_rs1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19995 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [4] -> \RV32I.DE_rs1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19996 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [0] -> \RV32I.DE_pc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19997 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [1] -> \RV32I.DE_pc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19998 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [2] -> \RV32I.DE_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19999 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [3] -> \RV32I.DE_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20000 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [4] -> \RV32I.DE_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20001 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [5] -> \RV32I.DE_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20002 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [6] -> \RV32I.DE_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20003 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [7] -> \RV32I.DE_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20004 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [8] -> \RV32I.DE_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20005 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [9] -> \RV32I.DE_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20006 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [10] -> \RV32I.DE_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20007 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [11] -> \RV32I.DE_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20008 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [12] -> \RV32I.DE_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20009 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [13] -> \RV32I.DE_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20010 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [14] -> \RV32I.DE_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20011 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [15] -> \RV32I.DE_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20012 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [16] -> \RV32I.DE_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20013 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [17] -> \RV32I.DE_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20014 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [18] -> \RV32I.DE_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20015 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [19] -> \RV32I.DE_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20016 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [20] -> \RV32I.DE_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20017 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [21] -> \RV32I.DE_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20018 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [22] -> \RV32I.DE_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20019 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [23] -> \RV32I.DE_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20020 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [24] -> \RV32I.DE_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20021 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [25] -> \RV32I.DE_pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20022 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [26] -> \RV32I.DE_pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20023 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [27] -> \RV32I.DE_pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20024 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [28] -> \RV32I.DE_pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20025 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [29] -> \RV32I.DE_pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20026 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [30] -> \RV32I.DE_pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20027 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [31] -> \RV32I.DE_pc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20028 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [0] -> \RV32I.DE_imm [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20029 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [1] -> \RV32I.DE_imm [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20030 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [2] -> \RV32I.DE_imm [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20031 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [3] -> \RV32I.DE_imm [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20032 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [4] -> \RV32I.DE_imm [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20033 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [5] -> \RV32I.DE_imm [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20034 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [6] -> \RV32I.DE_imm [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20035 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [7] -> \RV32I.DE_imm [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20036 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [8] -> \RV32I.DE_imm [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20037 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [9] -> \RV32I.DE_imm [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20038 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [10] -> \RV32I.DE_imm [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20039 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [11] -> \RV32I.DE_imm [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20040 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [12] -> \RV32I.DE_imm [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20041 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [13] -> \RV32I.DE_imm [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20042 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [14] -> \RV32I.DE_imm [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20043 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [15] -> \RV32I.DE_imm [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20044 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [16] -> \RV32I.DE_imm [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20045 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [17] -> \RV32I.DE_imm [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20046 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [18] -> \RV32I.DE_imm [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20047 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [19] -> \RV32I.DE_imm [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20048 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [20] -> \RV32I.DE_imm [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20049 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [21] -> \RV32I.DE_imm [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20050 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [22] -> \RV32I.DE_imm [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20051 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [23] -> \RV32I.DE_imm [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20052 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [24] -> \RV32I.DE_imm [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20053 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [25] -> \RV32I.DE_imm [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20054 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [26] -> \RV32I.DE_imm [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20055 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [27] -> \RV32I.DE_imm [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20056 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [28] -> \RV32I.DE_imm [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20057 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [29] -> \RV32I.DE_imm [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20058 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [30] -> \RV32I.DE_imm [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20059 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [31] -> \RV32I.DE_imm [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20061 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [0] -> \RV32I.DE_rs1Data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20062 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [1] -> \RV32I.DE_rs1Data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20063 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [2] -> \RV32I.DE_rs1Data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20064 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [3] -> \RV32I.DE_rs1Data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20065 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [4] -> \RV32I.DE_rs1Data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20066 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [5] -> \RV32I.DE_rs1Data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20067 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [6] -> \RV32I.DE_rs1Data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20068 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [7] -> \RV32I.DE_rs1Data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20069 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [8] -> \RV32I.DE_rs1Data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20070 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [9] -> \RV32I.DE_rs1Data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20071 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [10] -> \RV32I.DE_rs1Data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20072 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [11] -> \RV32I.DE_rs1Data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20073 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [12] -> \RV32I.DE_rs1Data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20074 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [13] -> \RV32I.DE_rs1Data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20075 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [14] -> \RV32I.DE_rs1Data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20076 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [15] -> \RV32I.DE_rs1Data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20077 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [16] -> \RV32I.DE_rs1Data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20078 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [17] -> \RV32I.DE_rs1Data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20079 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [18] -> \RV32I.DE_rs1Data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20080 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [19] -> \RV32I.DE_rs1Data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20081 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [20] -> \RV32I.DE_rs1Data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20082 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [21] -> \RV32I.DE_rs1Data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20083 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [22] -> \RV32I.DE_rs1Data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20084 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [23] -> \RV32I.DE_rs1Data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20085 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [24] -> \RV32I.DE_rs1Data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20086 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [25] -> \RV32I.DE_rs1Data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20087 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [26] -> \RV32I.DE_rs1Data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20088 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [27] -> \RV32I.DE_rs1Data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20089 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [28] -> \RV32I.DE_rs1Data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20090 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [29] -> \RV32I.DE_rs1Data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20091 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [30] -> \RV32I.DE_rs1Data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20092 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [31] -> \RV32I.DE_rs1Data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20093 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_isCSR[0:0] -> \RV32I.EM_isCSR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20094 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_RegWrite[0:0] -> \RV32I.EM_RegWrite.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20095 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemWrite[0:0] -> \RV32I.EM_MemWrite.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20096 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemRead[0:0] -> \RV32I.EM_MemRead.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20097 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_nop[0:0] -> \RV32I.EM_nop.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20098 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [0] -> \RV32I.EM_funct3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20099 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [1] -> \RV32I.EM_funct3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20100 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [2] -> \RV32I.EM_funct3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20101 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [0] -> \RV32I.EM_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20102 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [1] -> \RV32I.EM_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20103 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [2] -> \RV32I.EM_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20104 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [3] -> \RV32I.EM_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20105 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [4] -> \RV32I.EM_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20106 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [0] -> \RV32I.EM_csr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20107 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [1] -> \RV32I.EM_csr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20108 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [2] -> \RV32I.EM_csr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20109 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [3] -> \RV32I.EM_csr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20110 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [4] -> \RV32I.EM_csr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20111 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [5] -> \RV32I.EM_csr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20112 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [6] -> \RV32I.EM_csr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20113 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [7] -> \RV32I.EM_csr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20114 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [8] -> \RV32I.EM_csr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20115 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [9] -> \RV32I.EM_csr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20116 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [10] -> \RV32I.EM_csr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20117 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [11] -> \RV32I.EM_csr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20118 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [0] -> \RV32I.EM_rs2Data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20119 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [1] -> \RV32I.EM_rs2Data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20120 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [2] -> \RV32I.EM_rs2Data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20121 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [3] -> \RV32I.EM_rs2Data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20122 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [4] -> \RV32I.EM_rs2Data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20123 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [5] -> \RV32I.EM_rs2Data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20124 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [6] -> \RV32I.EM_rs2Data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20125 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [7] -> \RV32I.EM_rs2Data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20126 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [8] -> \RV32I.EM_rs2Data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20127 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [9] -> \RV32I.EM_rs2Data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20128 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [10] -> \RV32I.EM_rs2Data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20129 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [11] -> \RV32I.EM_rs2Data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20130 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [12] -> \RV32I.EM_rs2Data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20131 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [13] -> \RV32I.EM_rs2Data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20132 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [14] -> \RV32I.EM_rs2Data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20133 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [15] -> \RV32I.EM_rs2Data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20134 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [16] -> \RV32I.EM_rs2Data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20135 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [17] -> \RV32I.EM_rs2Data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20136 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [18] -> \RV32I.EM_rs2Data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20137 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [19] -> \RV32I.EM_rs2Data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20138 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [20] -> \RV32I.EM_rs2Data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20139 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [21] -> \RV32I.EM_rs2Data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20140 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [22] -> \RV32I.EM_rs2Data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20141 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [23] -> \RV32I.EM_rs2Data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20142 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [24] -> \RV32I.EM_rs2Data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20143 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [25] -> \RV32I.EM_rs2Data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20144 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [26] -> \RV32I.EM_rs2Data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20145 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [27] -> \RV32I.EM_rs2Data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20146 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [28] -> \RV32I.EM_rs2Data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20147 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [29] -> \RV32I.EM_rs2Data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20148 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [30] -> \RV32I.EM_rs2Data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20149 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [31] -> \RV32I.EM_rs2Data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20150 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [0] -> \RV32I.EM_resultado [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20151 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [1] -> \RV32I.EM_resultado [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20152 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [2] -> \RV32I.EM_resultado [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20153 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [3] -> \RV32I.EM_resultado [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20154 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [4] -> \RV32I.EM_resultado [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20155 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [5] -> \RV32I.EM_resultado [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20156 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [6] -> \RV32I.EM_resultado [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20157 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [7] -> \RV32I.EM_resultado [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20158 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [8] -> \RV32I.EM_resultado [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20159 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [9] -> \RV32I.EM_resultado [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20160 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [10] -> \RV32I.EM_resultado [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20161 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [11] -> \RV32I.EM_resultado [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20162 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [12] -> \RV32I.EM_resultado [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20163 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [13] -> \RV32I.EM_resultado [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20164 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [14] -> \RV32I.EM_resultado [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20165 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [15] -> \RV32I.EM_resultado [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20166 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [16] -> \RV32I.EM_resultado [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20167 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [17] -> \RV32I.EM_resultado [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20168 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [18] -> \RV32I.EM_resultado [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20169 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [19] -> \RV32I.EM_resultado [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20170 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [20] -> \RV32I.EM_resultado [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20171 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [21] -> \RV32I.EM_resultado [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20172 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [22] -> \RV32I.EM_resultado [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20173 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [23] -> \RV32I.EM_resultado [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20174 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [24] -> \RV32I.EM_resultado [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20175 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [25] -> \RV32I.EM_resultado [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20176 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [26] -> \RV32I.EM_resultado [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20177 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [27] -> \RV32I.EM_resultado [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20178 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [28] -> \RV32I.EM_resultado [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20179 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [29] -> \RV32I.EM_resultado [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20180 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [30] -> \RV32I.EM_resultado [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20181 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [31] -> \RV32I.EM_resultado [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20182 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_RegWrite[0:0] -> \RV32I.MW_RegWrite.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20183 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_MemRead[0:0] -> \RV32I.MW_MemRead.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20184 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_nop[0:0] -> \RV32I.MW_nop.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20185 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_address_LSB[1:0] [0] -> \RV32I.MW_address_LSB [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20186 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_address_LSB[1:0] [1] -> \RV32I.MW_address_LSB [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20187 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_funct3[2:0] [0] -> \RV32I.MW_funct3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20188 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_funct3[2:0] [1] -> \RV32I.MW_funct3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20189 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_funct3[2:0] [2] -> \RV32I.MW_funct3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20190 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_rd[4:0] [0] -> \RV32I.MW_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20191 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_rd[4:0] [1] -> \RV32I.MW_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20192 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_rd[4:0] [2] -> \RV32I.MW_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20193 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_rd[4:0] [3] -> \RV32I.MW_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20194 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_rd[4:0] [4] -> \RV32I.MW_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20195 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [0] -> \RV32I.MW_resultado [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20196 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [1] -> \RV32I.MW_resultado [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20197 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [2] -> \RV32I.MW_resultado [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20198 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [3] -> \RV32I.MW_resultado [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20199 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [4] -> \RV32I.MW_resultado [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20200 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [5] -> \RV32I.MW_resultado [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20201 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [6] -> \RV32I.MW_resultado [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20202 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [7] -> \RV32I.MW_resultado [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20203 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [8] -> \RV32I.MW_resultado [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20204 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [9] -> \RV32I.MW_resultado [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20205 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [10] -> \RV32I.MW_resultado [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20206 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [11] -> \RV32I.MW_resultado [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20207 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [12] -> \RV32I.MW_resultado [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20208 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [13] -> \RV32I.MW_resultado [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20209 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [14] -> \RV32I.MW_resultado [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20210 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [15] -> \RV32I.MW_resultado [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20211 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [16] -> \RV32I.MW_resultado [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20212 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [17] -> \RV32I.MW_resultado [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20213 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [18] -> \RV32I.MW_resultado [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20214 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [19] -> \RV32I.MW_resultado [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20215 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [20] -> \RV32I.MW_resultado [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20216 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [21] -> \RV32I.MW_resultado [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20217 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [22] -> \RV32I.MW_resultado [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20218 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [23] -> \RV32I.MW_resultado [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20219 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [24] -> \RV32I.MW_resultado [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20220 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [25] -> \RV32I.MW_resultado [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20221 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [26] -> \RV32I.MW_resultado [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20222 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [27] -> \RV32I.MW_resultado [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20223 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [28] -> \RV32I.MW_resultado [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20224 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [29] -> \RV32I.MW_resultado [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20225 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [30] -> \RV32I.MW_resultado [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20226 to $_DFFE_PP_ for $techmap\RV32I.$0\MW_resultado[31:0] [31] -> \RV32I.MW_resultado [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20227 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [0] -> \RV32I.instret [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20228 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [1] -> \RV32I.instret [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20229 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [2] -> \RV32I.instret [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20230 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [3] -> \RV32I.instret [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20231 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [4] -> \RV32I.instret [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20232 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [5] -> \RV32I.instret [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20233 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [6] -> \RV32I.instret [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20234 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [7] -> \RV32I.instret [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20235 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [8] -> \RV32I.instret [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20236 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [9] -> \RV32I.instret [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20237 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [10] -> \RV32I.instret [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20238 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [11] -> \RV32I.instret [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20239 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [12] -> \RV32I.instret [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20240 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [13] -> \RV32I.instret [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20241 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [14] -> \RV32I.instret [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20242 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [15] -> \RV32I.instret [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20243 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [16] -> \RV32I.instret [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20244 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [17] -> \RV32I.instret [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20245 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [18] -> \RV32I.instret [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20246 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [19] -> \RV32I.instret [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20247 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [20] -> \RV32I.instret [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20248 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [21] -> \RV32I.instret [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20249 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [22] -> \RV32I.instret [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20250 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [23] -> \RV32I.instret [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20251 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [24] -> \RV32I.instret [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20252 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [25] -> \RV32I.instret [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20253 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [26] -> \RV32I.instret [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20254 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [27] -> \RV32I.instret [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20255 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [28] -> \RV32I.instret [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20256 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [29] -> \RV32I.instret [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20257 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [30] -> \RV32I.instret [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20258 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [31] -> \RV32I.instret [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20259 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [32] -> \RV32I.instret [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20260 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [33] -> \RV32I.instret [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20261 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [34] -> \RV32I.instret [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20262 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [35] -> \RV32I.instret [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20263 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [36] -> \RV32I.instret [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20264 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [37] -> \RV32I.instret [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20265 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [38] -> \RV32I.instret [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20266 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [39] -> \RV32I.instret [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20267 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [40] -> \RV32I.instret [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20268 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [41] -> \RV32I.instret [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20269 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [42] -> \RV32I.instret [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20270 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [43] -> \RV32I.instret [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20271 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [44] -> \RV32I.instret [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20272 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [45] -> \RV32I.instret [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20273 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [46] -> \RV32I.instret [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20274 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [47] -> \RV32I.instret [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20275 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [48] -> \RV32I.instret [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20276 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [49] -> \RV32I.instret [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20277 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [50] -> \RV32I.instret [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20278 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [51] -> \RV32I.instret [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20279 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [52] -> \RV32I.instret [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20280 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [53] -> \RV32I.instret [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20281 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [54] -> \RV32I.instret [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20282 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [55] -> \RV32I.instret [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20283 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [56] -> \RV32I.instret [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20284 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [57] -> \RV32I.instret [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20285 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [58] -> \RV32I.instret [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20286 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [59] -> \RV32I.instret [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20287 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [60] -> \RV32I.instret [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20288 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [61] -> \RV32I.instret [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20289 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [62] -> \RV32I.instret [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20290 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [63] -> \RV32I.instret [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20291 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [0] -> \RV32I.cycle [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20292 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [1] -> \RV32I.cycle [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20293 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [2] -> \RV32I.cycle [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20294 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [3] -> \RV32I.cycle [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20295 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [4] -> \RV32I.cycle [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20296 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [5] -> \RV32I.cycle [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20297 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [6] -> \RV32I.cycle [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20298 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [7] -> \RV32I.cycle [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20299 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [8] -> \RV32I.cycle [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20300 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [9] -> \RV32I.cycle [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20301 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [10] -> \RV32I.cycle [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20302 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [11] -> \RV32I.cycle [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20303 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [12] -> \RV32I.cycle [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20304 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [13] -> \RV32I.cycle [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20305 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [14] -> \RV32I.cycle [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20306 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [15] -> \RV32I.cycle [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20307 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [16] -> \RV32I.cycle [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20308 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [17] -> \RV32I.cycle [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20309 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [18] -> \RV32I.cycle [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20310 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [19] -> \RV32I.cycle [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20311 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [20] -> \RV32I.cycle [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20312 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [21] -> \RV32I.cycle [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20313 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [22] -> \RV32I.cycle [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20314 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [23] -> \RV32I.cycle [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20315 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [24] -> \RV32I.cycle [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20316 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [25] -> \RV32I.cycle [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20317 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [26] -> \RV32I.cycle [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20318 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [27] -> \RV32I.cycle [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20319 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [28] -> \RV32I.cycle [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20320 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [29] -> \RV32I.cycle [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20321 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [30] -> \RV32I.cycle [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20322 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [31] -> \RV32I.cycle [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20323 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [32] -> \RV32I.cycle [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20324 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [33] -> \RV32I.cycle [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20325 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [34] -> \RV32I.cycle [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20326 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [35] -> \RV32I.cycle [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20327 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [36] -> \RV32I.cycle [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20328 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [37] -> \RV32I.cycle [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20329 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [38] -> \RV32I.cycle [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20330 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [39] -> \RV32I.cycle [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20331 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [40] -> \RV32I.cycle [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20332 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [41] -> \RV32I.cycle [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20333 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [42] -> \RV32I.cycle [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20334 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [43] -> \RV32I.cycle [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20335 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [44] -> \RV32I.cycle [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20336 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [45] -> \RV32I.cycle [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20337 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [46] -> \RV32I.cycle [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20338 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [47] -> \RV32I.cycle [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20339 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [48] -> \RV32I.cycle [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20340 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [49] -> \RV32I.cycle [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20341 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [50] -> \RV32I.cycle [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20342 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [51] -> \RV32I.cycle [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20343 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [52] -> \RV32I.cycle [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20344 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [53] -> \RV32I.cycle [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20345 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [54] -> \RV32I.cycle [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20346 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [55] -> \RV32I.cycle [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20347 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [56] -> \RV32I.cycle [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20348 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [57] -> \RV32I.cycle [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20349 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [58] -> \RV32I.cycle [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20350 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [59] -> \RV32I.cycle [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20351 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [60] -> \RV32I.cycle [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20352 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [61] -> \RV32I.cycle [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20353 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [62] -> \RV32I.cycle [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20354 to $_DFFE_PP_ for $techmap\RV32I.$0\cycle[63:0] [63] -> \RV32I.cycle [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20356 to $_DFFE_PP_ for $techmap\RV32I.$0\dbg_mode[0:0] -> \RV32I.dbg_mode.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20358 to $_DFFE_PP_ for $techmap\RV32I.$0\dbg_cause[2:0] [0] -> \RV32I.dbg_cause [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20359 to $_DFFE_PP_ for $techmap\RV32I.$0\dbg_cause[2:0] [1] -> \RV32I.dbg_cause [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20360 to $_DFFE_PP_ for $techmap\RV32I.$0\dbg_cause[2:0] [2] -> \RV32I.dbg_cause [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20361 to $_DFFE_PP_ for $techmap\RV32I.$0\dbg_ebreakm[0:0] -> \RV32I.dbg_ebreakm.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20362 to $_DFFE_PP_ for $techmap\RV32I.$0\dbg_step[0:0] -> \RV32I.dbg_step.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23753 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[0][15][0]$y$5569 -> \CACHE.valid[0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23754 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [0] -> \RV32I.reg32.WORKREG[0] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23755 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [1] -> \RV32I.reg32.WORKREG[0] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23756 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [2] -> \RV32I.reg32.WORKREG[0] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23757 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [3] -> \RV32I.reg32.WORKREG[0] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23758 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [4] -> \RV32I.reg32.WORKREG[0] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23759 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [5] -> \RV32I.reg32.WORKREG[0] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23760 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [6] -> \RV32I.reg32.WORKREG[0] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23761 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [7] -> \RV32I.reg32.WORKREG[0] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23762 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [8] -> \RV32I.reg32.WORKREG[0] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23763 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [9] -> \RV32I.reg32.WORKREG[0] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23764 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [10] -> \RV32I.reg32.WORKREG[0] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23765 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [11] -> \RV32I.reg32.WORKREG[0] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23766 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [12] -> \RV32I.reg32.WORKREG[0] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23767 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [13] -> \RV32I.reg32.WORKREG[0] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23768 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [14] -> \RV32I.reg32.WORKREG[0] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23769 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [15] -> \RV32I.reg32.WORKREG[0] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23770 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [16] -> \RV32I.reg32.WORKREG[0] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23771 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [17] -> \RV32I.reg32.WORKREG[0] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23772 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [18] -> \RV32I.reg32.WORKREG[0] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23773 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [19] -> \RV32I.reg32.WORKREG[0] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23774 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [20] -> \RV32I.reg32.WORKREG[0] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23775 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [21] -> \RV32I.reg32.WORKREG[0] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23776 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [22] -> \RV32I.reg32.WORKREG[0] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23777 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [23] -> \RV32I.reg32.WORKREG[0] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23778 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [24] -> \RV32I.reg32.WORKREG[0] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23779 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [25] -> \RV32I.reg32.WORKREG[0] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23780 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [26] -> \RV32I.reg32.WORKREG[0] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23781 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [27] -> \RV32I.reg32.WORKREG[0] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23782 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [28] -> \RV32I.reg32.WORKREG[0] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23783 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [29] -> \RV32I.reg32.WORKREG[0] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23784 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [30] -> \RV32I.reg32.WORKREG[0] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$23785 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][31][0]$y$7535 [31] -> \RV32I.reg32.WORKREG[0] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23882 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [0] -> \flash.rcv_buff [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23883 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [1] -> \flash.rcv_buff [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23884 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [2] -> \flash.rcv_buff [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23885 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [3] -> \flash.rcv_buff [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23886 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [4] -> \flash.rcv_buff [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23887 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [5] -> \flash.rcv_buff [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23888 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [6] -> \flash.rcv_buff [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23889 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [7] -> \flash.rcv_buff [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23890 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [8] -> \flash.rcv_buff [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23891 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [9] -> \flash.rcv_buff [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23892 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [10] -> \flash.rcv_buff [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23893 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [11] -> \flash.rcv_buff [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23894 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [12] -> \flash.rcv_buff [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23895 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [13] -> \flash.rcv_buff [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23896 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [14] -> \flash.rcv_buff [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23897 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [15] -> \flash.rcv_buff [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23898 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [16] -> \flash.rcv_buff [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23899 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [17] -> \flash.rcv_buff [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23900 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [18] -> \flash.rcv_buff [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23901 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [19] -> \flash.rcv_buff [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23902 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [20] -> \flash.rcv_buff [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23903 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [21] -> \flash.rcv_buff [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23904 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [22] -> \flash.rcv_buff [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23905 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [23] -> \flash.rcv_buff [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23906 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [24] -> \flash.rcv_buff [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23907 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [25] -> \flash.rcv_buff [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23908 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [26] -> \flash.rcv_buff [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23909 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [27] -> \flash.rcv_buff [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23910 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [28] -> \flash.rcv_buff [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23911 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [29] -> \flash.rcv_buff [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23912 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [30] -> \flash.rcv_buff [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23913 to $_DFFE_PP_ for $techmap\flash.$0\rcv_buff[31:0] [31] -> \flash.rcv_buff [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23914 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [0] -> \flash.shift_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23915 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [1] -> \flash.shift_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23916 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [2] -> \flash.shift_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23917 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [3] -> \flash.shift_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23918 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [4] -> \flash.shift_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23919 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [5] -> \flash.shift_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23920 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [6] -> \flash.shift_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23921 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [7] -> \flash.shift_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23922 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [8] -> \flash.shift_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23923 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [9] -> \flash.shift_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23924 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [10] -> \flash.shift_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23925 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [11] -> \flash.shift_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23926 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [12] -> \flash.shift_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23927 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [13] -> \flash.shift_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23928 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [14] -> \flash.shift_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23929 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [15] -> \flash.shift_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23930 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [16] -> \flash.shift_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23931 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [17] -> \flash.shift_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23932 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [18] -> \flash.shift_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23933 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [19] -> \flash.shift_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23934 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [20] -> \flash.shift_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23935 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [21] -> \flash.shift_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23936 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [22] -> \flash.shift_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23937 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [23] -> \flash.shift_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23938 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [24] -> \flash.shift_reg [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23939 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [25] -> \flash.shift_reg [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23940 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [26] -> \flash.shift_reg [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23941 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [27] -> \flash.shift_reg [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23942 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [28] -> \flash.shift_reg [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23943 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [29] -> \flash.shift_reg [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23944 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [30] -> \flash.shift_reg [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23945 to $_DFFE_PP_ for $techmap\flash.$0\shift_reg[31:0] [31] -> \flash.shift_reg [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23946 to $_DFFE_PP_ for $techmap\flash.$0\shift_cnt[4:0] [0] -> \flash.shift_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23947 to $_DFFE_PP_ for $techmap\flash.$0\shift_cnt[4:0] [1] -> \flash.shift_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23948 to $_DFFE_PP_ for $techmap\flash.$0\shift_cnt[4:0] [2] -> \flash.shift_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23949 to $_DFFE_PP_ for $techmap\flash.$0\shift_cnt[4:0] [3] -> \flash.shift_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23950 to $_DFFE_PP_ for $techmap\flash.$0\shift_cnt[4:0] [4] -> \flash.shift_cnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23951 to $_DFFE_PP_ for $techmap\flash.$0\spi_cs_n[0:0] -> \flash.spi_cs_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23952 to $_DFFE_PP_ for $techmap\flash.$0\valid[0:0] -> \flash.valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23953 to $_DFFE_PP_ for $techmap\flash.$0\state[1:0] [0] -> \flash.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23954 to $_DFFE_PP_ for $techmap\flash.$0\state[1:0] [1] -> \flash.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24352 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [0] -> \RV32I.DE_rs2Data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24353 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [1] -> \RV32I.DE_rs2Data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24354 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [2] -> \RV32I.DE_rs2Data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24355 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [3] -> \RV32I.DE_rs2Data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24356 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [4] -> \RV32I.DE_rs2Data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24357 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [5] -> \RV32I.DE_rs2Data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24358 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [6] -> \RV32I.DE_rs2Data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24359 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [7] -> \RV32I.DE_rs2Data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24360 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [8] -> \RV32I.DE_rs2Data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24361 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [9] -> \RV32I.DE_rs2Data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24362 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [10] -> \RV32I.DE_rs2Data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24363 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [11] -> \RV32I.DE_rs2Data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24364 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [12] -> \RV32I.DE_rs2Data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24365 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [13] -> \RV32I.DE_rs2Data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24366 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [14] -> \RV32I.DE_rs2Data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24367 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [15] -> \RV32I.DE_rs2Data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24368 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [16] -> \RV32I.DE_rs2Data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24369 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [17] -> \RV32I.DE_rs2Data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24370 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [18] -> \RV32I.DE_rs2Data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24371 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [19] -> \RV32I.DE_rs2Data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24372 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [20] -> \RV32I.DE_rs2Data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24373 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [21] -> \RV32I.DE_rs2Data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24374 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [22] -> \RV32I.DE_rs2Data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24375 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [23] -> \RV32I.DE_rs2Data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24376 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [24] -> \RV32I.DE_rs2Data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24377 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [25] -> \RV32I.DE_rs2Data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24378 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [26] -> \RV32I.DE_rs2Data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24379 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [27] -> \RV32I.DE_rs2Data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24380 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [28] -> \RV32I.DE_rs2Data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24381 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [29] -> \RV32I.DE_rs2Data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24382 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [30] -> \RV32I.DE_rs2Data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24383 to $_DFFE_PP_ for $auto$rtlil.cc:1936:Mux$7125 [31] -> \RV32I.DE_rs2Data [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24384 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [0] -> \RV32I.reg32.WORKREG[31] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24385 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [1] -> \RV32I.reg32.WORKREG[31] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24386 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [2] -> \RV32I.reg32.WORKREG[31] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24387 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [3] -> \RV32I.reg32.WORKREG[31] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24388 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [4] -> \RV32I.reg32.WORKREG[31] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24389 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [5] -> \RV32I.reg32.WORKREG[31] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24390 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [6] -> \RV32I.reg32.WORKREG[31] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24391 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [7] -> \RV32I.reg32.WORKREG[31] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24392 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [8] -> \RV32I.reg32.WORKREG[31] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24393 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [9] -> \RV32I.reg32.WORKREG[31] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24394 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [10] -> \RV32I.reg32.WORKREG[31] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24395 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [11] -> \RV32I.reg32.WORKREG[31] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24396 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [12] -> \RV32I.reg32.WORKREG[31] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24397 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [13] -> \RV32I.reg32.WORKREG[31] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24398 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [14] -> \RV32I.reg32.WORKREG[31] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24399 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [15] -> \RV32I.reg32.WORKREG[31] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24400 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [16] -> \RV32I.reg32.WORKREG[31] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24401 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [17] -> \RV32I.reg32.WORKREG[31] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24402 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [18] -> \RV32I.reg32.WORKREG[31] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24403 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [19] -> \RV32I.reg32.WORKREG[31] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24404 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [20] -> \RV32I.reg32.WORKREG[31] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24405 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [21] -> \RV32I.reg32.WORKREG[31] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24406 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [22] -> \RV32I.reg32.WORKREG[31] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24407 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [23] -> \RV32I.reg32.WORKREG[31] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24408 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [24] -> \RV32I.reg32.WORKREG[31] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24409 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [25] -> \RV32I.reg32.WORKREG[31] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24410 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [26] -> \RV32I.reg32.WORKREG[31] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24411 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [27] -> \RV32I.reg32.WORKREG[31] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24412 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [28] -> \RV32I.reg32.WORKREG[31] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24413 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [29] -> \RV32I.reg32.WORKREG[31] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24414 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [30] -> \RV32I.reg32.WORKREG[31] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24415 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][31][0]$y$13635 [31] -> \RV32I.reg32.WORKREG[31] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24416 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [0] -> \RV32I.reg32.WORKREG[30] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24417 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [1] -> \RV32I.reg32.WORKREG[30] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24418 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [2] -> \RV32I.reg32.WORKREG[30] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24419 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [3] -> \RV32I.reg32.WORKREG[30] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24420 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [4] -> \RV32I.reg32.WORKREG[30] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24421 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [5] -> \RV32I.reg32.WORKREG[30] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24422 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [6] -> \RV32I.reg32.WORKREG[30] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24423 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [7] -> \RV32I.reg32.WORKREG[30] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24424 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [8] -> \RV32I.reg32.WORKREG[30] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24425 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [9] -> \RV32I.reg32.WORKREG[30] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24426 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [10] -> \RV32I.reg32.WORKREG[30] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24427 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [11] -> \RV32I.reg32.WORKREG[30] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24428 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [12] -> \RV32I.reg32.WORKREG[30] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24429 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [13] -> \RV32I.reg32.WORKREG[30] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24430 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [14] -> \RV32I.reg32.WORKREG[30] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24431 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [15] -> \RV32I.reg32.WORKREG[30] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24432 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [16] -> \RV32I.reg32.WORKREG[30] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24433 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [17] -> \RV32I.reg32.WORKREG[30] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24434 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [18] -> \RV32I.reg32.WORKREG[30] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24435 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [19] -> \RV32I.reg32.WORKREG[30] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24436 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [20] -> \RV32I.reg32.WORKREG[30] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24437 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [21] -> \RV32I.reg32.WORKREG[30] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24438 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [22] -> \RV32I.reg32.WORKREG[30] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24439 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [23] -> \RV32I.reg32.WORKREG[30] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24440 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [24] -> \RV32I.reg32.WORKREG[30] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24441 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [25] -> \RV32I.reg32.WORKREG[30] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24442 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [26] -> \RV32I.reg32.WORKREG[30] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24443 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [27] -> \RV32I.reg32.WORKREG[30] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24444 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [28] -> \RV32I.reg32.WORKREG[30] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24445 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [29] -> \RV32I.reg32.WORKREG[30] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24446 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [30] -> \RV32I.reg32.WORKREG[30] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24447 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][31][0]$y$13443 [31] -> \RV32I.reg32.WORKREG[30] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24448 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [0] -> \RV32I.reg32.WORKREG[29] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24449 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [1] -> \RV32I.reg32.WORKREG[29] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24450 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [2] -> \RV32I.reg32.WORKREG[29] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24451 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [3] -> \RV32I.reg32.WORKREG[29] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24452 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [4] -> \RV32I.reg32.WORKREG[29] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24453 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [5] -> \RV32I.reg32.WORKREG[29] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24454 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [6] -> \RV32I.reg32.WORKREG[29] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24455 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [7] -> \RV32I.reg32.WORKREG[29] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24456 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [8] -> \RV32I.reg32.WORKREG[29] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24457 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [9] -> \RV32I.reg32.WORKREG[29] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24458 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [10] -> \RV32I.reg32.WORKREG[29] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24459 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [11] -> \RV32I.reg32.WORKREG[29] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24460 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [12] -> \RV32I.reg32.WORKREG[29] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24461 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [13] -> \RV32I.reg32.WORKREG[29] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24462 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [14] -> \RV32I.reg32.WORKREG[29] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24463 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [15] -> \RV32I.reg32.WORKREG[29] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24464 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [16] -> \RV32I.reg32.WORKREG[29] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24465 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [17] -> \RV32I.reg32.WORKREG[29] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24466 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [18] -> \RV32I.reg32.WORKREG[29] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24467 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [19] -> \RV32I.reg32.WORKREG[29] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24468 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [20] -> \RV32I.reg32.WORKREG[29] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24469 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [21] -> \RV32I.reg32.WORKREG[29] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24470 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [22] -> \RV32I.reg32.WORKREG[29] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24471 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [23] -> \RV32I.reg32.WORKREG[29] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24472 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [24] -> \RV32I.reg32.WORKREG[29] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24473 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [25] -> \RV32I.reg32.WORKREG[29] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24474 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [26] -> \RV32I.reg32.WORKREG[29] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24475 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [27] -> \RV32I.reg32.WORKREG[29] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24476 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [28] -> \RV32I.reg32.WORKREG[29] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24477 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [29] -> \RV32I.reg32.WORKREG[29] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24478 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [30] -> \RV32I.reg32.WORKREG[29] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24479 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][31][0]$y$13251 [31] -> \RV32I.reg32.WORKREG[29] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24480 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [0] -> \RV32I.reg32.WORKREG[28] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24481 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [1] -> \RV32I.reg32.WORKREG[28] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24482 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [2] -> \RV32I.reg32.WORKREG[28] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24483 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [3] -> \RV32I.reg32.WORKREG[28] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24484 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [4] -> \RV32I.reg32.WORKREG[28] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24485 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [5] -> \RV32I.reg32.WORKREG[28] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24486 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [6] -> \RV32I.reg32.WORKREG[28] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24487 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [7] -> \RV32I.reg32.WORKREG[28] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24488 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [8] -> \RV32I.reg32.WORKREG[28] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24489 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [9] -> \RV32I.reg32.WORKREG[28] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24490 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [10] -> \RV32I.reg32.WORKREG[28] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24491 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [11] -> \RV32I.reg32.WORKREG[28] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24492 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [12] -> \RV32I.reg32.WORKREG[28] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24493 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [13] -> \RV32I.reg32.WORKREG[28] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24494 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [14] -> \RV32I.reg32.WORKREG[28] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24495 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [15] -> \RV32I.reg32.WORKREG[28] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24496 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [16] -> \RV32I.reg32.WORKREG[28] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24497 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [17] -> \RV32I.reg32.WORKREG[28] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24498 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [18] -> \RV32I.reg32.WORKREG[28] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24499 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [19] -> \RV32I.reg32.WORKREG[28] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24500 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [20] -> \RV32I.reg32.WORKREG[28] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24501 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [21] -> \RV32I.reg32.WORKREG[28] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24502 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [22] -> \RV32I.reg32.WORKREG[28] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24503 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [23] -> \RV32I.reg32.WORKREG[28] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24504 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [24] -> \RV32I.reg32.WORKREG[28] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24505 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [25] -> \RV32I.reg32.WORKREG[28] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24506 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [26] -> \RV32I.reg32.WORKREG[28] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24507 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [27] -> \RV32I.reg32.WORKREG[28] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24508 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [28] -> \RV32I.reg32.WORKREG[28] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24509 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [29] -> \RV32I.reg32.WORKREG[28] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24510 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [30] -> \RV32I.reg32.WORKREG[28] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24511 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][31][0]$y$13059 [31] -> \RV32I.reg32.WORKREG[28] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24512 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [0] -> \RV32I.reg32.WORKREG[27] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24513 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [1] -> \RV32I.reg32.WORKREG[27] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24514 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [2] -> \RV32I.reg32.WORKREG[27] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24515 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [3] -> \RV32I.reg32.WORKREG[27] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24516 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [4] -> \RV32I.reg32.WORKREG[27] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24517 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [5] -> \RV32I.reg32.WORKREG[27] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24518 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [6] -> \RV32I.reg32.WORKREG[27] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24519 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [7] -> \RV32I.reg32.WORKREG[27] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24520 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [8] -> \RV32I.reg32.WORKREG[27] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24521 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [9] -> \RV32I.reg32.WORKREG[27] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24522 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [10] -> \RV32I.reg32.WORKREG[27] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24523 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [11] -> \RV32I.reg32.WORKREG[27] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24524 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [12] -> \RV32I.reg32.WORKREG[27] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24525 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [13] -> \RV32I.reg32.WORKREG[27] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24526 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [14] -> \RV32I.reg32.WORKREG[27] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24527 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [15] -> \RV32I.reg32.WORKREG[27] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24528 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [16] -> \RV32I.reg32.WORKREG[27] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24529 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [17] -> \RV32I.reg32.WORKREG[27] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24530 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [18] -> \RV32I.reg32.WORKREG[27] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24531 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [19] -> \RV32I.reg32.WORKREG[27] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24532 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [20] -> \RV32I.reg32.WORKREG[27] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24533 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [21] -> \RV32I.reg32.WORKREG[27] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24534 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [22] -> \RV32I.reg32.WORKREG[27] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24535 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [23] -> \RV32I.reg32.WORKREG[27] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24536 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [24] -> \RV32I.reg32.WORKREG[27] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24537 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [25] -> \RV32I.reg32.WORKREG[27] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24538 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [26] -> \RV32I.reg32.WORKREG[27] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24539 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [27] -> \RV32I.reg32.WORKREG[27] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24540 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [28] -> \RV32I.reg32.WORKREG[27] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24541 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [29] -> \RV32I.reg32.WORKREG[27] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24542 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [30] -> \RV32I.reg32.WORKREG[27] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24543 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][31][0]$y$12849 [31] -> \RV32I.reg32.WORKREG[27] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24546 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [0] -> \RV32I.reg32.WORKREG[26] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24547 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [1] -> \RV32I.reg32.WORKREG[26] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24548 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [2] -> \RV32I.reg32.WORKREG[26] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24549 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [3] -> \RV32I.reg32.WORKREG[26] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24550 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [4] -> \RV32I.reg32.WORKREG[26] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24551 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [5] -> \RV32I.reg32.WORKREG[26] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24552 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [6] -> \RV32I.reg32.WORKREG[26] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24553 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [7] -> \RV32I.reg32.WORKREG[26] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24554 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [8] -> \RV32I.reg32.WORKREG[26] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24555 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [9] -> \RV32I.reg32.WORKREG[26] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24556 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [10] -> \RV32I.reg32.WORKREG[26] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24557 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [11] -> \RV32I.reg32.WORKREG[26] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24558 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [12] -> \RV32I.reg32.WORKREG[26] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24559 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [13] -> \RV32I.reg32.WORKREG[26] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24560 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [14] -> \RV32I.reg32.WORKREG[26] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24561 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [15] -> \RV32I.reg32.WORKREG[26] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24562 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [16] -> \RV32I.reg32.WORKREG[26] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24563 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [17] -> \RV32I.reg32.WORKREG[26] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24564 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [18] -> \RV32I.reg32.WORKREG[26] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24565 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [19] -> \RV32I.reg32.WORKREG[26] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24566 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [20] -> \RV32I.reg32.WORKREG[26] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24567 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [21] -> \RV32I.reg32.WORKREG[26] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24568 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [22] -> \RV32I.reg32.WORKREG[26] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24569 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [23] -> \RV32I.reg32.WORKREG[26] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24570 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [24] -> \RV32I.reg32.WORKREG[26] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24571 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [25] -> \RV32I.reg32.WORKREG[26] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24572 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [26] -> \RV32I.reg32.WORKREG[26] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24573 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [27] -> \RV32I.reg32.WORKREG[26] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24574 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [28] -> \RV32I.reg32.WORKREG[26] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24575 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [29] -> \RV32I.reg32.WORKREG[26] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24576 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [30] -> \RV32I.reg32.WORKREG[26] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24577 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][31][0]$y$12657 [31] -> \RV32I.reg32.WORKREG[26] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24578 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [0] -> \RV32I.reg32.WORKREG[25] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24579 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [1] -> \RV32I.reg32.WORKREG[25] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24580 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [2] -> \RV32I.reg32.WORKREG[25] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24581 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [3] -> \RV32I.reg32.WORKREG[25] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24582 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [4] -> \RV32I.reg32.WORKREG[25] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24583 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [5] -> \RV32I.reg32.WORKREG[25] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24584 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [6] -> \RV32I.reg32.WORKREG[25] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24585 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [7] -> \RV32I.reg32.WORKREG[25] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24586 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [8] -> \RV32I.reg32.WORKREG[25] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24587 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [9] -> \RV32I.reg32.WORKREG[25] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24588 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [10] -> \RV32I.reg32.WORKREG[25] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24589 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [11] -> \RV32I.reg32.WORKREG[25] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24590 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [12] -> \RV32I.reg32.WORKREG[25] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24591 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [13] -> \RV32I.reg32.WORKREG[25] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24592 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [14] -> \RV32I.reg32.WORKREG[25] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24593 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [15] -> \RV32I.reg32.WORKREG[25] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24594 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [16] -> \RV32I.reg32.WORKREG[25] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24595 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [17] -> \RV32I.reg32.WORKREG[25] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24596 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [18] -> \RV32I.reg32.WORKREG[25] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24597 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [19] -> \RV32I.reg32.WORKREG[25] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24598 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [20] -> \RV32I.reg32.WORKREG[25] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24599 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [21] -> \RV32I.reg32.WORKREG[25] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24600 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [22] -> \RV32I.reg32.WORKREG[25] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24601 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [23] -> \RV32I.reg32.WORKREG[25] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24602 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [24] -> \RV32I.reg32.WORKREG[25] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24603 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [25] -> \RV32I.reg32.WORKREG[25] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24604 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [26] -> \RV32I.reg32.WORKREG[25] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24605 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [27] -> \RV32I.reg32.WORKREG[25] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24606 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [28] -> \RV32I.reg32.WORKREG[25] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24607 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [29] -> \RV32I.reg32.WORKREG[25] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24608 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [30] -> \RV32I.reg32.WORKREG[25] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24609 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][31][0]$y$12465 [31] -> \RV32I.reg32.WORKREG[25] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24610 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [0] -> \RV32I.reg32.WORKREG[24] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24611 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [1] -> \RV32I.reg32.WORKREG[24] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24612 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [2] -> \RV32I.reg32.WORKREG[24] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24613 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [3] -> \RV32I.reg32.WORKREG[24] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24614 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [4] -> \RV32I.reg32.WORKREG[24] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24615 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [5] -> \RV32I.reg32.WORKREG[24] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24616 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [6] -> \RV32I.reg32.WORKREG[24] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24617 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [7] -> \RV32I.reg32.WORKREG[24] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24618 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [8] -> \RV32I.reg32.WORKREG[24] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24619 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [9] -> \RV32I.reg32.WORKREG[24] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24620 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [10] -> \RV32I.reg32.WORKREG[24] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24621 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [11] -> \RV32I.reg32.WORKREG[24] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24622 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [12] -> \RV32I.reg32.WORKREG[24] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24623 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [13] -> \RV32I.reg32.WORKREG[24] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24624 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [14] -> \RV32I.reg32.WORKREG[24] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24625 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [15] -> \RV32I.reg32.WORKREG[24] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24626 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [16] -> \RV32I.reg32.WORKREG[24] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24627 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [17] -> \RV32I.reg32.WORKREG[24] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24628 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [18] -> \RV32I.reg32.WORKREG[24] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24629 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [19] -> \RV32I.reg32.WORKREG[24] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24630 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [20] -> \RV32I.reg32.WORKREG[24] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24631 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [21] -> \RV32I.reg32.WORKREG[24] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24632 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [22] -> \RV32I.reg32.WORKREG[24] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24633 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [23] -> \RV32I.reg32.WORKREG[24] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24634 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [24] -> \RV32I.reg32.WORKREG[24] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24635 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [25] -> \RV32I.reg32.WORKREG[24] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24636 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [26] -> \RV32I.reg32.WORKREG[24] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24637 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [27] -> \RV32I.reg32.WORKREG[24] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24638 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [28] -> \RV32I.reg32.WORKREG[24] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24639 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [29] -> \RV32I.reg32.WORKREG[24] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24640 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [30] -> \RV32I.reg32.WORKREG[24] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24641 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][31][0]$y$12273 [31] -> \RV32I.reg32.WORKREG[24] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24642 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [0] -> \RV32I.reg32.WORKREG[23] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24643 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [1] -> \RV32I.reg32.WORKREG[23] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24644 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [2] -> \RV32I.reg32.WORKREG[23] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24645 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [3] -> \RV32I.reg32.WORKREG[23] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24646 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [4] -> \RV32I.reg32.WORKREG[23] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24647 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [5] -> \RV32I.reg32.WORKREG[23] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24648 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [6] -> \RV32I.reg32.WORKREG[23] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24649 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [7] -> \RV32I.reg32.WORKREG[23] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24650 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [8] -> \RV32I.reg32.WORKREG[23] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24651 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [9] -> \RV32I.reg32.WORKREG[23] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24652 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [10] -> \RV32I.reg32.WORKREG[23] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24653 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [11] -> \RV32I.reg32.WORKREG[23] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24654 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [12] -> \RV32I.reg32.WORKREG[23] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24655 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [13] -> \RV32I.reg32.WORKREG[23] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24656 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [14] -> \RV32I.reg32.WORKREG[23] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24657 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [15] -> \RV32I.reg32.WORKREG[23] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24658 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [16] -> \RV32I.reg32.WORKREG[23] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24659 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [17] -> \RV32I.reg32.WORKREG[23] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24660 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [18] -> \RV32I.reg32.WORKREG[23] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24661 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [19] -> \RV32I.reg32.WORKREG[23] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24662 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [20] -> \RV32I.reg32.WORKREG[23] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24663 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [21] -> \RV32I.reg32.WORKREG[23] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24664 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [22] -> \RV32I.reg32.WORKREG[23] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24665 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [23] -> \RV32I.reg32.WORKREG[23] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24666 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [24] -> \RV32I.reg32.WORKREG[23] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24667 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [25] -> \RV32I.reg32.WORKREG[23] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24668 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [26] -> \RV32I.reg32.WORKREG[23] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24669 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [27] -> \RV32I.reg32.WORKREG[23] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24670 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [28] -> \RV32I.reg32.WORKREG[23] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24671 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [29] -> \RV32I.reg32.WORKREG[23] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24672 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [30] -> \RV32I.reg32.WORKREG[23] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24673 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][31][0]$y$12061 [31] -> \RV32I.reg32.WORKREG[23] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24674 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [0] -> \RV32I.reg32.WORKREG[22] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24675 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [1] -> \RV32I.reg32.WORKREG[22] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24676 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [2] -> \RV32I.reg32.WORKREG[22] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24677 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [3] -> \RV32I.reg32.WORKREG[22] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24678 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [4] -> \RV32I.reg32.WORKREG[22] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24679 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [5] -> \RV32I.reg32.WORKREG[22] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24680 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [6] -> \RV32I.reg32.WORKREG[22] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24681 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [7] -> \RV32I.reg32.WORKREG[22] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24682 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [8] -> \RV32I.reg32.WORKREG[22] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24683 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [9] -> \RV32I.reg32.WORKREG[22] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24684 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [10] -> \RV32I.reg32.WORKREG[22] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24685 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [11] -> \RV32I.reg32.WORKREG[22] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24686 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [12] -> \RV32I.reg32.WORKREG[22] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24687 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [13] -> \RV32I.reg32.WORKREG[22] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24688 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [14] -> \RV32I.reg32.WORKREG[22] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24689 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [15] -> \RV32I.reg32.WORKREG[22] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24690 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [16] -> \RV32I.reg32.WORKREG[22] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24691 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [17] -> \RV32I.reg32.WORKREG[22] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24692 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [18] -> \RV32I.reg32.WORKREG[22] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24693 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [19] -> \RV32I.reg32.WORKREG[22] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24694 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [20] -> \RV32I.reg32.WORKREG[22] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24695 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [21] -> \RV32I.reg32.WORKREG[22] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24696 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [22] -> \RV32I.reg32.WORKREG[22] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24697 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [23] -> \RV32I.reg32.WORKREG[22] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24698 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [24] -> \RV32I.reg32.WORKREG[22] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24699 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [25] -> \RV32I.reg32.WORKREG[22] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24700 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [26] -> \RV32I.reg32.WORKREG[22] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24701 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [27] -> \RV32I.reg32.WORKREG[22] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24702 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [28] -> \RV32I.reg32.WORKREG[22] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24703 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [29] -> \RV32I.reg32.WORKREG[22] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24704 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [30] -> \RV32I.reg32.WORKREG[22] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24705 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][31][0]$y$11869 [31] -> \RV32I.reg32.WORKREG[22] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24706 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [0] -> \RV32I.reg32.WORKREG[21] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24707 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [1] -> \RV32I.reg32.WORKREG[21] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24708 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [2] -> \RV32I.reg32.WORKREG[21] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24709 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [3] -> \RV32I.reg32.WORKREG[21] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24710 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [4] -> \RV32I.reg32.WORKREG[21] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24711 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [5] -> \RV32I.reg32.WORKREG[21] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24712 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [6] -> \RV32I.reg32.WORKREG[21] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24713 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [7] -> \RV32I.reg32.WORKREG[21] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24714 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [8] -> \RV32I.reg32.WORKREG[21] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24715 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [9] -> \RV32I.reg32.WORKREG[21] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24716 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [10] -> \RV32I.reg32.WORKREG[21] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24717 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [11] -> \RV32I.reg32.WORKREG[21] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24718 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [12] -> \RV32I.reg32.WORKREG[21] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24719 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [13] -> \RV32I.reg32.WORKREG[21] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24720 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [14] -> \RV32I.reg32.WORKREG[21] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24721 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [15] -> \RV32I.reg32.WORKREG[21] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24722 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [16] -> \RV32I.reg32.WORKREG[21] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24723 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [17] -> \RV32I.reg32.WORKREG[21] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24724 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [18] -> \RV32I.reg32.WORKREG[21] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24725 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [19] -> \RV32I.reg32.WORKREG[21] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24726 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [20] -> \RV32I.reg32.WORKREG[21] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24727 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [21] -> \RV32I.reg32.WORKREG[21] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24728 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [22] -> \RV32I.reg32.WORKREG[21] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24729 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [23] -> \RV32I.reg32.WORKREG[21] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24730 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [24] -> \RV32I.reg32.WORKREG[21] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24731 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [25] -> \RV32I.reg32.WORKREG[21] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24732 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [26] -> \RV32I.reg32.WORKREG[21] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24733 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [27] -> \RV32I.reg32.WORKREG[21] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24734 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [28] -> \RV32I.reg32.WORKREG[21] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24735 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [29] -> \RV32I.reg32.WORKREG[21] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24736 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [30] -> \RV32I.reg32.WORKREG[21] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24737 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][31][0]$y$11677 [31] -> \RV32I.reg32.WORKREG[21] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24738 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [0] -> \RV32I.reg32.WORKREG[20] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24739 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [1] -> \RV32I.reg32.WORKREG[20] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24740 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [2] -> \RV32I.reg32.WORKREG[20] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24741 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [3] -> \RV32I.reg32.WORKREG[20] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24742 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [4] -> \RV32I.reg32.WORKREG[20] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24743 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [5] -> \RV32I.reg32.WORKREG[20] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24744 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [6] -> \RV32I.reg32.WORKREG[20] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24745 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [7] -> \RV32I.reg32.WORKREG[20] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24746 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [8] -> \RV32I.reg32.WORKREG[20] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24747 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [9] -> \RV32I.reg32.WORKREG[20] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24748 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [10] -> \RV32I.reg32.WORKREG[20] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24749 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [11] -> \RV32I.reg32.WORKREG[20] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24750 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [12] -> \RV32I.reg32.WORKREG[20] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24751 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [13] -> \RV32I.reg32.WORKREG[20] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24752 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [14] -> \RV32I.reg32.WORKREG[20] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24753 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [15] -> \RV32I.reg32.WORKREG[20] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24754 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [16] -> \RV32I.reg32.WORKREG[20] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24755 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [17] -> \RV32I.reg32.WORKREG[20] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24756 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [18] -> \RV32I.reg32.WORKREG[20] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24757 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [19] -> \RV32I.reg32.WORKREG[20] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24758 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [20] -> \RV32I.reg32.WORKREG[20] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24759 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [21] -> \RV32I.reg32.WORKREG[20] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24760 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [22] -> \RV32I.reg32.WORKREG[20] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24761 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [23] -> \RV32I.reg32.WORKREG[20] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24762 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [24] -> \RV32I.reg32.WORKREG[20] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24763 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [25] -> \RV32I.reg32.WORKREG[20] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24764 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [26] -> \RV32I.reg32.WORKREG[20] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24765 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [27] -> \RV32I.reg32.WORKREG[20] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24766 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [28] -> \RV32I.reg32.WORKREG[20] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24767 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [29] -> \RV32I.reg32.WORKREG[20] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24768 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [30] -> \RV32I.reg32.WORKREG[20] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24769 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][31][0]$y$11485 [31] -> \RV32I.reg32.WORKREG[20] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24770 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [0] -> \RV32I.reg32.WORKREG[19] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24771 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [1] -> \RV32I.reg32.WORKREG[19] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24772 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [2] -> \RV32I.reg32.WORKREG[19] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24773 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [3] -> \RV32I.reg32.WORKREG[19] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24774 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [4] -> \RV32I.reg32.WORKREG[19] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24775 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [5] -> \RV32I.reg32.WORKREG[19] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24776 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [6] -> \RV32I.reg32.WORKREG[19] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24777 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [7] -> \RV32I.reg32.WORKREG[19] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24778 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [8] -> \RV32I.reg32.WORKREG[19] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24779 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [9] -> \RV32I.reg32.WORKREG[19] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24780 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [10] -> \RV32I.reg32.WORKREG[19] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24781 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [11] -> \RV32I.reg32.WORKREG[19] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24782 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [12] -> \RV32I.reg32.WORKREG[19] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24783 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [13] -> \RV32I.reg32.WORKREG[19] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24784 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [14] -> \RV32I.reg32.WORKREG[19] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24785 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [15] -> \RV32I.reg32.WORKREG[19] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24786 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [16] -> \RV32I.reg32.WORKREG[19] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24787 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [17] -> \RV32I.reg32.WORKREG[19] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24788 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [18] -> \RV32I.reg32.WORKREG[19] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24789 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [19] -> \RV32I.reg32.WORKREG[19] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24790 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [20] -> \RV32I.reg32.WORKREG[19] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24791 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [21] -> \RV32I.reg32.WORKREG[19] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24792 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [22] -> \RV32I.reg32.WORKREG[19] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24793 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [23] -> \RV32I.reg32.WORKREG[19] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24794 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [24] -> \RV32I.reg32.WORKREG[19] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24795 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [25] -> \RV32I.reg32.WORKREG[19] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24796 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [26] -> \RV32I.reg32.WORKREG[19] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24797 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [27] -> \RV32I.reg32.WORKREG[19] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24798 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [28] -> \RV32I.reg32.WORKREG[19] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24799 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [29] -> \RV32I.reg32.WORKREG[19] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24800 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [30] -> \RV32I.reg32.WORKREG[19] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24801 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][31][0]$y$11275 [31] -> \RV32I.reg32.WORKREG[19] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24802 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [0] -> \RV32I.reg32.WORKREG[18] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24803 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [1] -> \RV32I.reg32.WORKREG[18] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24804 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [2] -> \RV32I.reg32.WORKREG[18] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24805 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [3] -> \RV32I.reg32.WORKREG[18] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24806 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [4] -> \RV32I.reg32.WORKREG[18] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24807 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [5] -> \RV32I.reg32.WORKREG[18] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24808 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [6] -> \RV32I.reg32.WORKREG[18] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24809 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [7] -> \RV32I.reg32.WORKREG[18] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24810 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [8] -> \RV32I.reg32.WORKREG[18] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24811 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [9] -> \RV32I.reg32.WORKREG[18] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24812 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [10] -> \RV32I.reg32.WORKREG[18] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24813 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [11] -> \RV32I.reg32.WORKREG[18] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24814 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [12] -> \RV32I.reg32.WORKREG[18] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24815 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [13] -> \RV32I.reg32.WORKREG[18] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24816 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [14] -> \RV32I.reg32.WORKREG[18] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24817 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [15] -> \RV32I.reg32.WORKREG[18] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24818 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [16] -> \RV32I.reg32.WORKREG[18] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24819 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [17] -> \RV32I.reg32.WORKREG[18] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24820 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [18] -> \RV32I.reg32.WORKREG[18] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24821 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [19] -> \RV32I.reg32.WORKREG[18] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24822 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [20] -> \RV32I.reg32.WORKREG[18] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24823 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [21] -> \RV32I.reg32.WORKREG[18] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24824 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [22] -> \RV32I.reg32.WORKREG[18] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24825 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [23] -> \RV32I.reg32.WORKREG[18] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24826 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [24] -> \RV32I.reg32.WORKREG[18] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24827 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [25] -> \RV32I.reg32.WORKREG[18] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24828 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [26] -> \RV32I.reg32.WORKREG[18] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24829 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [27] -> \RV32I.reg32.WORKREG[18] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24830 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [28] -> \RV32I.reg32.WORKREG[18] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24831 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [29] -> \RV32I.reg32.WORKREG[18] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24832 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [30] -> \RV32I.reg32.WORKREG[18] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24833 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][31][0]$y$11083 [31] -> \RV32I.reg32.WORKREG[18] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24834 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [0] -> \RV32I.reg32.WORKREG[17] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24835 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [1] -> \RV32I.reg32.WORKREG[17] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24836 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [2] -> \RV32I.reg32.WORKREG[17] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24837 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [3] -> \RV32I.reg32.WORKREG[17] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24838 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [4] -> \RV32I.reg32.WORKREG[17] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24839 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [5] -> \RV32I.reg32.WORKREG[17] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24840 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [6] -> \RV32I.reg32.WORKREG[17] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24841 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [7] -> \RV32I.reg32.WORKREG[17] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24842 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [8] -> \RV32I.reg32.WORKREG[17] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24843 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [9] -> \RV32I.reg32.WORKREG[17] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24844 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [10] -> \RV32I.reg32.WORKREG[17] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24845 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [11] -> \RV32I.reg32.WORKREG[17] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24846 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [12] -> \RV32I.reg32.WORKREG[17] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24847 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [13] -> \RV32I.reg32.WORKREG[17] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24848 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [14] -> \RV32I.reg32.WORKREG[17] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24849 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [15] -> \RV32I.reg32.WORKREG[17] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24850 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [16] -> \RV32I.reg32.WORKREG[17] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24851 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [17] -> \RV32I.reg32.WORKREG[17] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24852 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [18] -> \RV32I.reg32.WORKREG[17] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24853 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [19] -> \RV32I.reg32.WORKREG[17] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24854 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [20] -> \RV32I.reg32.WORKREG[17] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24855 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [21] -> \RV32I.reg32.WORKREG[17] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24856 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [22] -> \RV32I.reg32.WORKREG[17] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24857 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [23] -> \RV32I.reg32.WORKREG[17] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24858 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [24] -> \RV32I.reg32.WORKREG[17] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24859 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [25] -> \RV32I.reg32.WORKREG[17] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24860 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [26] -> \RV32I.reg32.WORKREG[17] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24861 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [27] -> \RV32I.reg32.WORKREG[17] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24862 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [28] -> \RV32I.reg32.WORKREG[17] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24863 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [29] -> \RV32I.reg32.WORKREG[17] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24864 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [30] -> \RV32I.reg32.WORKREG[17] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24865 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][31][0]$y$10891 [31] -> \RV32I.reg32.WORKREG[17] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24866 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [0] -> \RV32I.reg32.WORKREG[16] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24867 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [1] -> \RV32I.reg32.WORKREG[16] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24868 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [2] -> \RV32I.reg32.WORKREG[16] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24869 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [3] -> \RV32I.reg32.WORKREG[16] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24870 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [4] -> \RV32I.reg32.WORKREG[16] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24871 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [5] -> \RV32I.reg32.WORKREG[16] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24872 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [6] -> \RV32I.reg32.WORKREG[16] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24873 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [7] -> \RV32I.reg32.WORKREG[16] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24874 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [8] -> \RV32I.reg32.WORKREG[16] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24875 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [9] -> \RV32I.reg32.WORKREG[16] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24876 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [10] -> \RV32I.reg32.WORKREG[16] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24877 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [11] -> \RV32I.reg32.WORKREG[16] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24878 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [12] -> \RV32I.reg32.WORKREG[16] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24879 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [13] -> \RV32I.reg32.WORKREG[16] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24880 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [14] -> \RV32I.reg32.WORKREG[16] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24881 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [15] -> \RV32I.reg32.WORKREG[16] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24882 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [16] -> \RV32I.reg32.WORKREG[16] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24883 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [17] -> \RV32I.reg32.WORKREG[16] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24884 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [18] -> \RV32I.reg32.WORKREG[16] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24885 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [19] -> \RV32I.reg32.WORKREG[16] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24886 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [20] -> \RV32I.reg32.WORKREG[16] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24887 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [21] -> \RV32I.reg32.WORKREG[16] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24888 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [22] -> \RV32I.reg32.WORKREG[16] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24889 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [23] -> \RV32I.reg32.WORKREG[16] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24890 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [24] -> \RV32I.reg32.WORKREG[16] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24891 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [25] -> \RV32I.reg32.WORKREG[16] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24892 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [26] -> \RV32I.reg32.WORKREG[16] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24893 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [27] -> \RV32I.reg32.WORKREG[16] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24894 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [28] -> \RV32I.reg32.WORKREG[16] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24895 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [29] -> \RV32I.reg32.WORKREG[16] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24896 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [30] -> \RV32I.reg32.WORKREG[16] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24897 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][31][0]$y$10699 [31] -> \RV32I.reg32.WORKREG[16] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24899 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [0] -> \RV32I.reg32.WORKREG[15] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24900 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [1] -> \RV32I.reg32.WORKREG[15] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24901 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [2] -> \RV32I.reg32.WORKREG[15] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24902 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [3] -> \RV32I.reg32.WORKREG[15] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24903 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [4] -> \RV32I.reg32.WORKREG[15] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24904 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [5] -> \RV32I.reg32.WORKREG[15] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24905 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [6] -> \RV32I.reg32.WORKREG[15] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24906 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [7] -> \RV32I.reg32.WORKREG[15] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24907 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [8] -> \RV32I.reg32.WORKREG[15] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24908 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [9] -> \RV32I.reg32.WORKREG[15] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24909 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [10] -> \RV32I.reg32.WORKREG[15] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24910 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [11] -> \RV32I.reg32.WORKREG[15] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24911 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [12] -> \RV32I.reg32.WORKREG[15] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24912 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [13] -> \RV32I.reg32.WORKREG[15] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24913 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [14] -> \RV32I.reg32.WORKREG[15] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24914 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [15] -> \RV32I.reg32.WORKREG[15] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24915 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [16] -> \RV32I.reg32.WORKREG[15] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24916 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [17] -> \RV32I.reg32.WORKREG[15] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24917 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [18] -> \RV32I.reg32.WORKREG[15] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24918 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [19] -> \RV32I.reg32.WORKREG[15] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24919 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [20] -> \RV32I.reg32.WORKREG[15] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24920 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [21] -> \RV32I.reg32.WORKREG[15] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24921 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [22] -> \RV32I.reg32.WORKREG[15] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24922 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [23] -> \RV32I.reg32.WORKREG[15] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24923 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [24] -> \RV32I.reg32.WORKREG[15] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24924 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [25] -> \RV32I.reg32.WORKREG[15] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24925 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [26] -> \RV32I.reg32.WORKREG[15] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24926 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [27] -> \RV32I.reg32.WORKREG[15] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24927 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [28] -> \RV32I.reg32.WORKREG[15] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24928 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [29] -> \RV32I.reg32.WORKREG[15] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24929 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [30] -> \RV32I.reg32.WORKREG[15] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24930 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][31][0]$y$10485 [31] -> \RV32I.reg32.WORKREG[15] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24931 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [0] -> \RV32I.reg32.WORKREG[14] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24932 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [1] -> \RV32I.reg32.WORKREG[14] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24933 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [2] -> \RV32I.reg32.WORKREG[14] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24934 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [3] -> \RV32I.reg32.WORKREG[14] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24935 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [4] -> \RV32I.reg32.WORKREG[14] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24936 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [5] -> \RV32I.reg32.WORKREG[14] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24937 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [6] -> \RV32I.reg32.WORKREG[14] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24938 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [7] -> \RV32I.reg32.WORKREG[14] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24939 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [8] -> \RV32I.reg32.WORKREG[14] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24940 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [9] -> \RV32I.reg32.WORKREG[14] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24941 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [10] -> \RV32I.reg32.WORKREG[14] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24942 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [11] -> \RV32I.reg32.WORKREG[14] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24943 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [12] -> \RV32I.reg32.WORKREG[14] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24944 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [13] -> \RV32I.reg32.WORKREG[14] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24945 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [14] -> \RV32I.reg32.WORKREG[14] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24946 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [15] -> \RV32I.reg32.WORKREG[14] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24947 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [16] -> \RV32I.reg32.WORKREG[14] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24948 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [17] -> \RV32I.reg32.WORKREG[14] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24949 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [18] -> \RV32I.reg32.WORKREG[14] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24950 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [19] -> \RV32I.reg32.WORKREG[14] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24951 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [20] -> \RV32I.reg32.WORKREG[14] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24952 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [21] -> \RV32I.reg32.WORKREG[14] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24953 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [22] -> \RV32I.reg32.WORKREG[14] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24954 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [23] -> \RV32I.reg32.WORKREG[14] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24955 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [24] -> \RV32I.reg32.WORKREG[14] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24956 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [25] -> \RV32I.reg32.WORKREG[14] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24957 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [26] -> \RV32I.reg32.WORKREG[14] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24958 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [27] -> \RV32I.reg32.WORKREG[14] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24959 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [28] -> \RV32I.reg32.WORKREG[14] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24960 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [29] -> \RV32I.reg32.WORKREG[14] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24961 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [30] -> \RV32I.reg32.WORKREG[14] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24962 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][31][0]$y$10293 [31] -> \RV32I.reg32.WORKREG[14] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24963 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [0] -> \RV32I.reg32.WORKREG[13] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24964 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [1] -> \RV32I.reg32.WORKREG[13] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24965 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [2] -> \RV32I.reg32.WORKREG[13] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24966 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [3] -> \RV32I.reg32.WORKREG[13] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24967 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [4] -> \RV32I.reg32.WORKREG[13] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24968 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [5] -> \RV32I.reg32.WORKREG[13] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24969 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [6] -> \RV32I.reg32.WORKREG[13] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24970 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [7] -> \RV32I.reg32.WORKREG[13] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24971 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [8] -> \RV32I.reg32.WORKREG[13] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24972 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [9] -> \RV32I.reg32.WORKREG[13] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24973 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [10] -> \RV32I.reg32.WORKREG[13] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24974 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [11] -> \RV32I.reg32.WORKREG[13] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24975 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [12] -> \RV32I.reg32.WORKREG[13] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24976 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [13] -> \RV32I.reg32.WORKREG[13] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24977 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [14] -> \RV32I.reg32.WORKREG[13] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24978 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [15] -> \RV32I.reg32.WORKREG[13] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24979 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [16] -> \RV32I.reg32.WORKREG[13] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24980 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [17] -> \RV32I.reg32.WORKREG[13] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24981 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [18] -> \RV32I.reg32.WORKREG[13] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24982 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [19] -> \RV32I.reg32.WORKREG[13] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24983 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [20] -> \RV32I.reg32.WORKREG[13] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24984 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [21] -> \RV32I.reg32.WORKREG[13] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24985 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [22] -> \RV32I.reg32.WORKREG[13] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24986 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [23] -> \RV32I.reg32.WORKREG[13] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24987 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [24] -> \RV32I.reg32.WORKREG[13] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24988 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [25] -> \RV32I.reg32.WORKREG[13] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24989 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [26] -> \RV32I.reg32.WORKREG[13] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24990 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [27] -> \RV32I.reg32.WORKREG[13] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24991 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [28] -> \RV32I.reg32.WORKREG[13] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24992 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [29] -> \RV32I.reg32.WORKREG[13] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24993 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [30] -> \RV32I.reg32.WORKREG[13] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24994 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][31][0]$y$10101 [31] -> \RV32I.reg32.WORKREG[13] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24995 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [0] -> \RV32I.reg32.WORKREG[12] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24996 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [1] -> \RV32I.reg32.WORKREG[12] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24997 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [2] -> \RV32I.reg32.WORKREG[12] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24998 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [3] -> \RV32I.reg32.WORKREG[12] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$24999 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [4] -> \RV32I.reg32.WORKREG[12] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25000 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [5] -> \RV32I.reg32.WORKREG[12] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25001 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [6] -> \RV32I.reg32.WORKREG[12] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25002 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [7] -> \RV32I.reg32.WORKREG[12] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25003 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [8] -> \RV32I.reg32.WORKREG[12] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25004 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [9] -> \RV32I.reg32.WORKREG[12] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25005 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [10] -> \RV32I.reg32.WORKREG[12] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25006 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [11] -> \RV32I.reg32.WORKREG[12] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25007 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [12] -> \RV32I.reg32.WORKREG[12] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25008 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [13] -> \RV32I.reg32.WORKREG[12] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25009 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [14] -> \RV32I.reg32.WORKREG[12] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25010 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [15] -> \RV32I.reg32.WORKREG[12] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25011 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [16] -> \RV32I.reg32.WORKREG[12] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25012 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [17] -> \RV32I.reg32.WORKREG[12] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25013 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [18] -> \RV32I.reg32.WORKREG[12] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25014 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [19] -> \RV32I.reg32.WORKREG[12] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25015 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [20] -> \RV32I.reg32.WORKREG[12] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25016 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [21] -> \RV32I.reg32.WORKREG[12] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25017 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [22] -> \RV32I.reg32.WORKREG[12] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25018 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [23] -> \RV32I.reg32.WORKREG[12] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25019 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [24] -> \RV32I.reg32.WORKREG[12] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25020 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [25] -> \RV32I.reg32.WORKREG[12] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25021 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [26] -> \RV32I.reg32.WORKREG[12] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25022 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [27] -> \RV32I.reg32.WORKREG[12] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25023 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [28] -> \RV32I.reg32.WORKREG[12] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25024 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [29] -> \RV32I.reg32.WORKREG[12] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25025 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [30] -> \RV32I.reg32.WORKREG[12] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25026 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][31][0]$y$9909 [31] -> \RV32I.reg32.WORKREG[12] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25029 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [0] -> \RV32I.reg32.WORKREG[11] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25030 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [1] -> \RV32I.reg32.WORKREG[11] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25031 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [2] -> \RV32I.reg32.WORKREG[11] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25032 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [3] -> \RV32I.reg32.WORKREG[11] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25033 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [4] -> \RV32I.reg32.WORKREG[11] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25034 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [5] -> \RV32I.reg32.WORKREG[11] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25035 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [6] -> \RV32I.reg32.WORKREG[11] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25036 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [7] -> \RV32I.reg32.WORKREG[11] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25037 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [8] -> \RV32I.reg32.WORKREG[11] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25038 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [9] -> \RV32I.reg32.WORKREG[11] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25039 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [10] -> \RV32I.reg32.WORKREG[11] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25040 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [11] -> \RV32I.reg32.WORKREG[11] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25041 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [12] -> \RV32I.reg32.WORKREG[11] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25042 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [13] -> \RV32I.reg32.WORKREG[11] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25043 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [14] -> \RV32I.reg32.WORKREG[11] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25044 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [15] -> \RV32I.reg32.WORKREG[11] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25045 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [16] -> \RV32I.reg32.WORKREG[11] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25046 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [17] -> \RV32I.reg32.WORKREG[11] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25047 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [18] -> \RV32I.reg32.WORKREG[11] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25048 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [19] -> \RV32I.reg32.WORKREG[11] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25049 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [20] -> \RV32I.reg32.WORKREG[11] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25050 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [21] -> \RV32I.reg32.WORKREG[11] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25051 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [22] -> \RV32I.reg32.WORKREG[11] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25052 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [23] -> \RV32I.reg32.WORKREG[11] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25053 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [24] -> \RV32I.reg32.WORKREG[11] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25054 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [25] -> \RV32I.reg32.WORKREG[11] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25055 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [26] -> \RV32I.reg32.WORKREG[11] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25056 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [27] -> \RV32I.reg32.WORKREG[11] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25057 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [28] -> \RV32I.reg32.WORKREG[11] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25058 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [29] -> \RV32I.reg32.WORKREG[11] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25059 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [30] -> \RV32I.reg32.WORKREG[11] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25060 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][31][0]$y$9699 [31] -> \RV32I.reg32.WORKREG[11] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25074 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [0] -> \RV32I.reg32.WORKREG[10] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25075 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [1] -> \RV32I.reg32.WORKREG[10] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25076 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [2] -> \RV32I.reg32.WORKREG[10] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25077 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [3] -> \RV32I.reg32.WORKREG[10] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25078 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [4] -> \RV32I.reg32.WORKREG[10] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25079 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [5] -> \RV32I.reg32.WORKREG[10] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25080 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [6] -> \RV32I.reg32.WORKREG[10] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25081 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [7] -> \RV32I.reg32.WORKREG[10] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25082 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [8] -> \RV32I.reg32.WORKREG[10] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25083 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [9] -> \RV32I.reg32.WORKREG[10] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25084 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [10] -> \RV32I.reg32.WORKREG[10] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25085 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [11] -> \RV32I.reg32.WORKREG[10] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25086 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [12] -> \RV32I.reg32.WORKREG[10] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25087 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [13] -> \RV32I.reg32.WORKREG[10] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25088 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [14] -> \RV32I.reg32.WORKREG[10] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25089 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [15] -> \RV32I.reg32.WORKREG[10] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25090 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [16] -> \RV32I.reg32.WORKREG[10] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25091 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [17] -> \RV32I.reg32.WORKREG[10] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25092 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [18] -> \RV32I.reg32.WORKREG[10] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25093 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [19] -> \RV32I.reg32.WORKREG[10] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25094 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [20] -> \RV32I.reg32.WORKREG[10] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25095 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [21] -> \RV32I.reg32.WORKREG[10] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25096 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [22] -> \RV32I.reg32.WORKREG[10] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25097 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [23] -> \RV32I.reg32.WORKREG[10] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25098 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [24] -> \RV32I.reg32.WORKREG[10] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25099 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [25] -> \RV32I.reg32.WORKREG[10] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25100 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [26] -> \RV32I.reg32.WORKREG[10] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25101 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [27] -> \RV32I.reg32.WORKREG[10] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25102 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [28] -> \RV32I.reg32.WORKREG[10] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25103 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [29] -> \RV32I.reg32.WORKREG[10] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25104 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [30] -> \RV32I.reg32.WORKREG[10] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25105 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][31][0]$y$9507 [31] -> \RV32I.reg32.WORKREG[10] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25106 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [0] -> \RV32I.reg32.WORKREG[9] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25107 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [1] -> \RV32I.reg32.WORKREG[9] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25108 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [2] -> \RV32I.reg32.WORKREG[9] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25109 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [3] -> \RV32I.reg32.WORKREG[9] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25110 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [4] -> \RV32I.reg32.WORKREG[9] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25111 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [5] -> \RV32I.reg32.WORKREG[9] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25112 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [6] -> \RV32I.reg32.WORKREG[9] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25113 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [7] -> \RV32I.reg32.WORKREG[9] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25114 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [8] -> \RV32I.reg32.WORKREG[9] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25115 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [9] -> \RV32I.reg32.WORKREG[9] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25116 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [10] -> \RV32I.reg32.WORKREG[9] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25117 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [11] -> \RV32I.reg32.WORKREG[9] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25118 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [12] -> \RV32I.reg32.WORKREG[9] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25119 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [13] -> \RV32I.reg32.WORKREG[9] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25120 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [14] -> \RV32I.reg32.WORKREG[9] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25121 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [15] -> \RV32I.reg32.WORKREG[9] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25122 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [16] -> \RV32I.reg32.WORKREG[9] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25123 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [17] -> \RV32I.reg32.WORKREG[9] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25124 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [18] -> \RV32I.reg32.WORKREG[9] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25125 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [19] -> \RV32I.reg32.WORKREG[9] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25126 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [20] -> \RV32I.reg32.WORKREG[9] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25127 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [21] -> \RV32I.reg32.WORKREG[9] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25128 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [22] -> \RV32I.reg32.WORKREG[9] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25129 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [23] -> \RV32I.reg32.WORKREG[9] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25130 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [24] -> \RV32I.reg32.WORKREG[9] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25131 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [25] -> \RV32I.reg32.WORKREG[9] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25132 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [26] -> \RV32I.reg32.WORKREG[9] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25133 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [27] -> \RV32I.reg32.WORKREG[9] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25134 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [28] -> \RV32I.reg32.WORKREG[9] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25135 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [29] -> \RV32I.reg32.WORKREG[9] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25136 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [30] -> \RV32I.reg32.WORKREG[9] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25137 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][31][0]$y$9315 [31] -> \RV32I.reg32.WORKREG[9] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25138 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [0] -> \RV32I.reg32.WORKREG[8] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25139 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [1] -> \RV32I.reg32.WORKREG[8] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25140 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [2] -> \RV32I.reg32.WORKREG[8] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25141 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [3] -> \RV32I.reg32.WORKREG[8] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25142 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [4] -> \RV32I.reg32.WORKREG[8] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25143 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [5] -> \RV32I.reg32.WORKREG[8] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25144 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [6] -> \RV32I.reg32.WORKREG[8] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25145 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [7] -> \RV32I.reg32.WORKREG[8] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25146 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [8] -> \RV32I.reg32.WORKREG[8] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25147 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [9] -> \RV32I.reg32.WORKREG[8] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25148 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [10] -> \RV32I.reg32.WORKREG[8] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25149 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [11] -> \RV32I.reg32.WORKREG[8] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25150 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [12] -> \RV32I.reg32.WORKREG[8] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25151 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [13] -> \RV32I.reg32.WORKREG[8] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25152 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [14] -> \RV32I.reg32.WORKREG[8] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25153 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [15] -> \RV32I.reg32.WORKREG[8] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25154 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [16] -> \RV32I.reg32.WORKREG[8] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25155 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [17] -> \RV32I.reg32.WORKREG[8] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25156 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [18] -> \RV32I.reg32.WORKREG[8] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25157 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [19] -> \RV32I.reg32.WORKREG[8] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25158 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [20] -> \RV32I.reg32.WORKREG[8] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25159 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [21] -> \RV32I.reg32.WORKREG[8] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25160 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [22] -> \RV32I.reg32.WORKREG[8] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25161 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [23] -> \RV32I.reg32.WORKREG[8] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25162 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [24] -> \RV32I.reg32.WORKREG[8] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25163 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [25] -> \RV32I.reg32.WORKREG[8] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25164 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [26] -> \RV32I.reg32.WORKREG[8] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25165 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [27] -> \RV32I.reg32.WORKREG[8] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25166 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [28] -> \RV32I.reg32.WORKREG[8] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25167 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [29] -> \RV32I.reg32.WORKREG[8] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25168 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [30] -> \RV32I.reg32.WORKREG[8] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25169 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][31][0]$y$9123 [31] -> \RV32I.reg32.WORKREG[8] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25171 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [0] -> \RV32I.reg32.WORKREG[7] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25172 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [1] -> \RV32I.reg32.WORKREG[7] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25173 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [2] -> \RV32I.reg32.WORKREG[7] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25174 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [3] -> \RV32I.reg32.WORKREG[7] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25175 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [4] -> \RV32I.reg32.WORKREG[7] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25176 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [5] -> \RV32I.reg32.WORKREG[7] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25177 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [6] -> \RV32I.reg32.WORKREG[7] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25178 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [7] -> \RV32I.reg32.WORKREG[7] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25179 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [8] -> \RV32I.reg32.WORKREG[7] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25180 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [9] -> \RV32I.reg32.WORKREG[7] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25181 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [10] -> \RV32I.reg32.WORKREG[7] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25182 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [11] -> \RV32I.reg32.WORKREG[7] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25183 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [12] -> \RV32I.reg32.WORKREG[7] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25184 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [13] -> \RV32I.reg32.WORKREG[7] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25185 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [14] -> \RV32I.reg32.WORKREG[7] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25186 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [15] -> \RV32I.reg32.WORKREG[7] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25187 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [16] -> \RV32I.reg32.WORKREG[7] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25188 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [17] -> \RV32I.reg32.WORKREG[7] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25189 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [18] -> \RV32I.reg32.WORKREG[7] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25190 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [19] -> \RV32I.reg32.WORKREG[7] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25191 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [20] -> \RV32I.reg32.WORKREG[7] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25192 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [21] -> \RV32I.reg32.WORKREG[7] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25193 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [22] -> \RV32I.reg32.WORKREG[7] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25194 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [23] -> \RV32I.reg32.WORKREG[7] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25195 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [24] -> \RV32I.reg32.WORKREG[7] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25196 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [25] -> \RV32I.reg32.WORKREG[7] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25197 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [26] -> \RV32I.reg32.WORKREG[7] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25198 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [27] -> \RV32I.reg32.WORKREG[7] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25199 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [28] -> \RV32I.reg32.WORKREG[7] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25200 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [29] -> \RV32I.reg32.WORKREG[7] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25201 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [30] -> \RV32I.reg32.WORKREG[7] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25202 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][31][0]$y$8909 [31] -> \RV32I.reg32.WORKREG[7] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25203 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [0] -> \RV32I.reg32.WORKREG[6] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25204 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [1] -> \RV32I.reg32.WORKREG[6] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25205 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [2] -> \RV32I.reg32.WORKREG[6] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25206 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [3] -> \RV32I.reg32.WORKREG[6] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25207 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [4] -> \RV32I.reg32.WORKREG[6] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25208 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [5] -> \RV32I.reg32.WORKREG[6] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25209 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [6] -> \RV32I.reg32.WORKREG[6] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25210 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [7] -> \RV32I.reg32.WORKREG[6] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25211 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [8] -> \RV32I.reg32.WORKREG[6] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25212 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [9] -> \RV32I.reg32.WORKREG[6] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25213 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [10] -> \RV32I.reg32.WORKREG[6] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25214 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [11] -> \RV32I.reg32.WORKREG[6] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25215 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [12] -> \RV32I.reg32.WORKREG[6] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25216 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [13] -> \RV32I.reg32.WORKREG[6] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25217 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [14] -> \RV32I.reg32.WORKREG[6] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25218 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [15] -> \RV32I.reg32.WORKREG[6] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25219 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [16] -> \RV32I.reg32.WORKREG[6] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25220 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [17] -> \RV32I.reg32.WORKREG[6] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25221 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [18] -> \RV32I.reg32.WORKREG[6] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25222 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [19] -> \RV32I.reg32.WORKREG[6] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25223 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [20] -> \RV32I.reg32.WORKREG[6] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25224 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [21] -> \RV32I.reg32.WORKREG[6] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25225 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [22] -> \RV32I.reg32.WORKREG[6] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25226 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [23] -> \RV32I.reg32.WORKREG[6] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25227 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [24] -> \RV32I.reg32.WORKREG[6] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25228 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [25] -> \RV32I.reg32.WORKREG[6] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25229 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [26] -> \RV32I.reg32.WORKREG[6] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25230 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [27] -> \RV32I.reg32.WORKREG[6] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25231 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [28] -> \RV32I.reg32.WORKREG[6] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25232 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [29] -> \RV32I.reg32.WORKREG[6] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25233 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [30] -> \RV32I.reg32.WORKREG[6] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25234 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][31][0]$y$8717 [31] -> \RV32I.reg32.WORKREG[6] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25235 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [0] -> \RV32I.reg32.WORKREG[5] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25236 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [1] -> \RV32I.reg32.WORKREG[5] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25237 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [2] -> \RV32I.reg32.WORKREG[5] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25238 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [3] -> \RV32I.reg32.WORKREG[5] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25239 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [4] -> \RV32I.reg32.WORKREG[5] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25240 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [5] -> \RV32I.reg32.WORKREG[5] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25241 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [6] -> \RV32I.reg32.WORKREG[5] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25242 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [7] -> \RV32I.reg32.WORKREG[5] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25243 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [8] -> \RV32I.reg32.WORKREG[5] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25244 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [9] -> \RV32I.reg32.WORKREG[5] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25245 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [10] -> \RV32I.reg32.WORKREG[5] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25246 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [11] -> \RV32I.reg32.WORKREG[5] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25247 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [12] -> \RV32I.reg32.WORKREG[5] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25248 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [13] -> \RV32I.reg32.WORKREG[5] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25249 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [14] -> \RV32I.reg32.WORKREG[5] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25250 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [15] -> \RV32I.reg32.WORKREG[5] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25251 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [16] -> \RV32I.reg32.WORKREG[5] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25252 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [17] -> \RV32I.reg32.WORKREG[5] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25253 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [18] -> \RV32I.reg32.WORKREG[5] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25254 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [19] -> \RV32I.reg32.WORKREG[5] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25255 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [20] -> \RV32I.reg32.WORKREG[5] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25256 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [21] -> \RV32I.reg32.WORKREG[5] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25257 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [22] -> \RV32I.reg32.WORKREG[5] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25258 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [23] -> \RV32I.reg32.WORKREG[5] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25259 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [24] -> \RV32I.reg32.WORKREG[5] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25260 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [25] -> \RV32I.reg32.WORKREG[5] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25261 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [26] -> \RV32I.reg32.WORKREG[5] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25262 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [27] -> \RV32I.reg32.WORKREG[5] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25263 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [28] -> \RV32I.reg32.WORKREG[5] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25264 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [29] -> \RV32I.reg32.WORKREG[5] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25265 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [30] -> \RV32I.reg32.WORKREG[5] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25266 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][31][0]$y$8525 [31] -> \RV32I.reg32.WORKREG[5] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25267 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [0] -> \RV32I.reg32.WORKREG[4] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25268 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [1] -> \RV32I.reg32.WORKREG[4] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25269 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [2] -> \RV32I.reg32.WORKREG[4] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25270 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [3] -> \RV32I.reg32.WORKREG[4] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25271 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [4] -> \RV32I.reg32.WORKREG[4] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25272 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [5] -> \RV32I.reg32.WORKREG[4] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25273 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [6] -> \RV32I.reg32.WORKREG[4] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25274 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [7] -> \RV32I.reg32.WORKREG[4] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25275 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [8] -> \RV32I.reg32.WORKREG[4] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25276 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [9] -> \RV32I.reg32.WORKREG[4] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25277 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [10] -> \RV32I.reg32.WORKREG[4] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25278 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [11] -> \RV32I.reg32.WORKREG[4] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25279 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [12] -> \RV32I.reg32.WORKREG[4] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25280 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [13] -> \RV32I.reg32.WORKREG[4] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25281 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [14] -> \RV32I.reg32.WORKREG[4] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25282 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [15] -> \RV32I.reg32.WORKREG[4] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25283 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [16] -> \RV32I.reg32.WORKREG[4] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25284 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [17] -> \RV32I.reg32.WORKREG[4] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25285 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [18] -> \RV32I.reg32.WORKREG[4] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25286 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [19] -> \RV32I.reg32.WORKREG[4] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25287 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [20] -> \RV32I.reg32.WORKREG[4] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25288 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [21] -> \RV32I.reg32.WORKREG[4] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25289 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [22] -> \RV32I.reg32.WORKREG[4] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25290 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [23] -> \RV32I.reg32.WORKREG[4] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25291 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [24] -> \RV32I.reg32.WORKREG[4] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25292 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [25] -> \RV32I.reg32.WORKREG[4] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25293 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [26] -> \RV32I.reg32.WORKREG[4] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25294 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [27] -> \RV32I.reg32.WORKREG[4] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25295 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [28] -> \RV32I.reg32.WORKREG[4] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25296 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [29] -> \RV32I.reg32.WORKREG[4] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25297 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [30] -> \RV32I.reg32.WORKREG[4] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25298 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][31][0]$y$8333 [31] -> \RV32I.reg32.WORKREG[4] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25299 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [0] -> \RV32I.reg32.WORKREG[3] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25300 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [1] -> \RV32I.reg32.WORKREG[3] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25301 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [2] -> \RV32I.reg32.WORKREG[3] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25302 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [3] -> \RV32I.reg32.WORKREG[3] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25303 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [4] -> \RV32I.reg32.WORKREG[3] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25304 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [5] -> \RV32I.reg32.WORKREG[3] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25305 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [6] -> \RV32I.reg32.WORKREG[3] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25306 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [7] -> \RV32I.reg32.WORKREG[3] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25307 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [8] -> \RV32I.reg32.WORKREG[3] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25308 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [9] -> \RV32I.reg32.WORKREG[3] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25309 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [10] -> \RV32I.reg32.WORKREG[3] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25310 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [11] -> \RV32I.reg32.WORKREG[3] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25311 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [12] -> \RV32I.reg32.WORKREG[3] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25312 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [13] -> \RV32I.reg32.WORKREG[3] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25313 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [14] -> \RV32I.reg32.WORKREG[3] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25314 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [15] -> \RV32I.reg32.WORKREG[3] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25315 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [16] -> \RV32I.reg32.WORKREG[3] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25316 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [17] -> \RV32I.reg32.WORKREG[3] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25317 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [18] -> \RV32I.reg32.WORKREG[3] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25318 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [19] -> \RV32I.reg32.WORKREG[3] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25319 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [20] -> \RV32I.reg32.WORKREG[3] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25320 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [21] -> \RV32I.reg32.WORKREG[3] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25321 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [22] -> \RV32I.reg32.WORKREG[3] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25322 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [23] -> \RV32I.reg32.WORKREG[3] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25323 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [24] -> \RV32I.reg32.WORKREG[3] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25324 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [25] -> \RV32I.reg32.WORKREG[3] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25325 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [26] -> \RV32I.reg32.WORKREG[3] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25326 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [27] -> \RV32I.reg32.WORKREG[3] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25327 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [28] -> \RV32I.reg32.WORKREG[3] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25328 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [29] -> \RV32I.reg32.WORKREG[3] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25329 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [30] -> \RV32I.reg32.WORKREG[3] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25330 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][31][0]$y$8121 [31] -> \RV32I.reg32.WORKREG[3] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25331 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [0] -> \RV32I.reg32.WORKREG[2] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25332 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [1] -> \RV32I.reg32.WORKREG[2] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25333 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [2] -> \RV32I.reg32.WORKREG[2] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25334 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [3] -> \RV32I.reg32.WORKREG[2] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25335 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [4] -> \RV32I.reg32.WORKREG[2] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25336 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [5] -> \RV32I.reg32.WORKREG[2] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25337 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [6] -> \RV32I.reg32.WORKREG[2] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25338 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [7] -> \RV32I.reg32.WORKREG[2] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25339 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [8] -> \RV32I.reg32.WORKREG[2] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25340 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [9] -> \RV32I.reg32.WORKREG[2] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25341 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [10] -> \RV32I.reg32.WORKREG[2] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25342 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [11] -> \RV32I.reg32.WORKREG[2] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25343 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [12] -> \RV32I.reg32.WORKREG[2] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25344 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [13] -> \RV32I.reg32.WORKREG[2] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25345 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [14] -> \RV32I.reg32.WORKREG[2] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25346 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [15] -> \RV32I.reg32.WORKREG[2] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25347 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [16] -> \RV32I.reg32.WORKREG[2] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25348 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [17] -> \RV32I.reg32.WORKREG[2] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25349 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [18] -> \RV32I.reg32.WORKREG[2] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25350 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [19] -> \RV32I.reg32.WORKREG[2] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25351 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [20] -> \RV32I.reg32.WORKREG[2] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25352 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [21] -> \RV32I.reg32.WORKREG[2] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25353 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [22] -> \RV32I.reg32.WORKREG[2] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25354 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [23] -> \RV32I.reg32.WORKREG[2] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25355 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [24] -> \RV32I.reg32.WORKREG[2] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25356 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [25] -> \RV32I.reg32.WORKREG[2] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25357 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [26] -> \RV32I.reg32.WORKREG[2] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25358 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [27] -> \RV32I.reg32.WORKREG[2] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25359 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [28] -> \RV32I.reg32.WORKREG[2] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25360 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [29] -> \RV32I.reg32.WORKREG[2] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25361 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [30] -> \RV32I.reg32.WORKREG[2] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25362 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][31][0]$y$7927 [31] -> \RV32I.reg32.WORKREG[2] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25363 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [0] -> \RV32I.reg32.WORKREG[1] [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25364 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [1] -> \RV32I.reg32.WORKREG[1] [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25365 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [2] -> \RV32I.reg32.WORKREG[1] [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25366 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [3] -> \RV32I.reg32.WORKREG[1] [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25367 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [4] -> \RV32I.reg32.WORKREG[1] [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25368 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [5] -> \RV32I.reg32.WORKREG[1] [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25369 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [6] -> \RV32I.reg32.WORKREG[1] [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25370 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [7] -> \RV32I.reg32.WORKREG[1] [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25371 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [8] -> \RV32I.reg32.WORKREG[1] [8].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25372 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [9] -> \RV32I.reg32.WORKREG[1] [9].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25373 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [10] -> \RV32I.reg32.WORKREG[1] [10].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25374 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [11] -> \RV32I.reg32.WORKREG[1] [11].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25375 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [12] -> \RV32I.reg32.WORKREG[1] [12].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25376 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [13] -> \RV32I.reg32.WORKREG[1] [13].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25377 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [14] -> \RV32I.reg32.WORKREG[1] [14].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25378 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [15] -> \RV32I.reg32.WORKREG[1] [15].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25379 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [16] -> \RV32I.reg32.WORKREG[1] [16].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25380 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [17] -> \RV32I.reg32.WORKREG[1] [17].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25381 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [18] -> \RV32I.reg32.WORKREG[1] [18].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25382 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [19] -> \RV32I.reg32.WORKREG[1] [19].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25383 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [20] -> \RV32I.reg32.WORKREG[1] [20].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25384 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [21] -> \RV32I.reg32.WORKREG[1] [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25385 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [22] -> \RV32I.reg32.WORKREG[1] [22].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25386 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [23] -> \RV32I.reg32.WORKREG[1] [23].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25387 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [24] -> \RV32I.reg32.WORKREG[1] [24].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25388 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [25] -> \RV32I.reg32.WORKREG[1] [25].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25389 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [26] -> \RV32I.reg32.WORKREG[1] [26].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25390 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [27] -> \RV32I.reg32.WORKREG[1] [27].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25391 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [28] -> \RV32I.reg32.WORKREG[1] [28].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25392 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [29] -> \RV32I.reg32.WORKREG[1] [29].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25393 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [30] -> \RV32I.reg32.WORKREG[1] [30].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$25394 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][31][0]$y$7731 [31] -> \RV32I.reg32.WORKREG[1] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25568 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[12][15][0]$y$6769 -> \CACHE.valid[12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25597 to $_DFFE_PP_ for $techmap\CACHE.$0\mode[0:0] -> \CACHE.mode.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25598 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [0] -> \CACHE.counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25599 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [1] -> \CACHE.counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25600 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [2] -> \CACHE.counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25601 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [3] -> \CACHE.counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25602 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [4] -> \CACHE.counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25603 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [5] -> \CACHE.counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25604 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [6] -> \CACHE.counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25605 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [7] -> \CACHE.counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25606 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [8] -> \CACHE.counter [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25607 to $_DFFE_PP_ for $techmap\CACHE.$0\counter[9:0] [9] -> \CACHE.counter [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25608 to $_DFFE_PP_ for $techmap\CACHE.$0\tag_to_save[7:0] [0] -> \CACHE.tag_to_save [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25609 to $_DFFE_PP_ for $techmap\CACHE.$0\tag_to_save[7:0] [1] -> \CACHE.tag_to_save [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25610 to $_DFFE_PP_ for $techmap\CACHE.$0\tag_to_save[7:0] [2] -> \CACHE.tag_to_save [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25611 to $_DFFE_PP_ for $techmap\CACHE.$0\tag_to_save[7:0] [3] -> \CACHE.tag_to_save [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25612 to $_DFFE_PP_ for $techmap\CACHE.$0\tag_to_save[7:0] [4] -> \CACHE.tag_to_save [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25613 to $_DFFE_PP_ for $techmap\CACHE.$0\tag_to_save[7:0] [5] -> \CACHE.tag_to_save [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25614 to $_DFFE_PP_ for $techmap\CACHE.$0\tag_to_save[7:0] [6] -> \CACHE.tag_to_save [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25615 to $_DFFE_PP_ for $techmap\CACHE.$0\tag_to_save[7:0] [7] -> \CACHE.tag_to_save [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25630 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[5][0][0]$y$5306 [0] -> \CACHE.tag[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25631 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[5][0][0]$y$5306 [1] -> \CACHE.tag[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25632 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[5][0][0]$y$5306 [2] -> \CACHE.tag[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25633 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[5][0][0]$y$5306 [3] -> \CACHE.tag[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25634 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[5][0][0]$y$5306 [4] -> \CACHE.tag[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25635 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[5][0][0]$y$5306 [5] -> \CACHE.tag[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25636 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[5][0][0]$y$5306 [6] -> \CACHE.tag[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25637 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[5][0][0]$y$5306 [7] -> \CACHE.tag[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25642 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[14][0][0]$y$5366 [0] -> \CACHE.tag[14] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25643 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[14][0][0]$y$5366 [1] -> \CACHE.tag[14] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25644 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[14][0][0]$y$5366 [2] -> \CACHE.tag[14] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25645 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[14][0][0]$y$5366 [3] -> \CACHE.tag[14] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25646 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[14][0][0]$y$5366 [4] -> \CACHE.tag[14] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25647 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[14][0][0]$y$5366 [5] -> \CACHE.tag[14] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25648 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[14][0][0]$y$5366 [6] -> \CACHE.tag[14] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25649 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[14][0][0]$y$5366 [7] -> \CACHE.tag[14] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25825 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[15][0][0]$y$5372 [0] -> \CACHE.tag[15] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25826 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[15][0][0]$y$5372 [1] -> \CACHE.tag[15] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25827 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[15][0][0]$y$5372 [2] -> \CACHE.tag[15] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25828 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[15][0][0]$y$5372 [3] -> \CACHE.tag[15] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25829 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[15][0][0]$y$5372 [4] -> \CACHE.tag[15] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25830 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[15][0][0]$y$5372 [5] -> \CACHE.tag[15] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25831 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[15][0][0]$y$5372 [6] -> \CACHE.tag[15] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25832 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[15][0][0]$y$5372 [7] -> \CACHE.tag[15] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25833 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[11][0][0]$y$5346 [0] -> \CACHE.tag[11] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25834 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[11][0][0]$y$5346 [1] -> \CACHE.tag[11] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25835 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[11][0][0]$y$5346 [2] -> \CACHE.tag[11] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25836 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[11][0][0]$y$5346 [3] -> \CACHE.tag[11] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25837 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[11][0][0]$y$5346 [4] -> \CACHE.tag[11] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25838 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[11][0][0]$y$5346 [5] -> \CACHE.tag[11] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25839 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[11][0][0]$y$5346 [6] -> \CACHE.tag[11] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25840 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[11][0][0]$y$5346 [7] -> \CACHE.tag[11] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25849 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[0][0][0]$y$5262 [0] -> \CACHE.tag[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25850 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[0][0][0]$y$5262 [1] -> \CACHE.tag[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25851 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[0][0][0]$y$5262 [2] -> \CACHE.tag[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25852 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[0][0][0]$y$5262 [3] -> \CACHE.tag[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25853 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[0][0][0]$y$5262 [4] -> \CACHE.tag[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25854 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[0][0][0]$y$5262 [5] -> \CACHE.tag[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25855 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[0][0][0]$y$5262 [6] -> \CACHE.tag[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25856 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[0][0][0]$y$5262 [7] -> \CACHE.tag[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25857 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[1][0][0]$y$5272 [0] -> \CACHE.tag[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25858 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[1][0][0]$y$5272 [1] -> \CACHE.tag[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25859 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[1][0][0]$y$5272 [2] -> \CACHE.tag[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25860 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[1][0][0]$y$5272 [3] -> \CACHE.tag[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25861 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[1][0][0]$y$5272 [4] -> \CACHE.tag[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25862 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[1][0][0]$y$5272 [5] -> \CACHE.tag[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25863 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[1][0][0]$y$5272 [6] -> \CACHE.tag[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25864 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[1][0][0]$y$5272 [7] -> \CACHE.tag[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25923 to $_DFFE_PP_ for $techmap\UART_RX.$0\state[0:0] -> \UART_RX.state.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25924 to $_DFFE_PP_ for $techmap\UART_RX.$0\enclk[0:0] -> \UART_RX.enclk.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25925 to $_DFFE_PP_ for $techmap\UART_RX.$0\baudCLK[0:0] -> \UART_RX.baudCLK.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25932 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [0] -> \UART_RX.sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25933 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [1] -> \UART_RX.sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25934 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [2] -> \UART_RX.sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25935 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [3] -> \UART_RX.sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25936 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [4] -> \UART_RX.sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25937 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [5] -> \UART_RX.sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25938 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [6] -> \UART_RX.sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25939 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [7] -> \UART_RX.sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25940 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [8] -> \UART_RX.sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25941 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[3:0] [0] -> \UART_RX.cont [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25942 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[3:0] [1] -> \UART_RX.cont [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25943 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[3:0] [2] -> \UART_RX.cont [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25944 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[3:0] [3] -> \UART_RX.cont [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25946 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [0] -> \UART_RX.data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25947 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [1] -> \UART_RX.data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25948 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [2] -> \UART_RX.data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25949 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [3] -> \UART_RX.data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25950 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [4] -> \UART_RX.data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25951 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [5] -> \UART_RX.data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25952 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [6] -> \UART_RX.data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25953 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [7] -> \UART_RX.data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26031 to $_DFFE_PP_ for $techmap\UART_TX.$0\state[0:0] -> \UART_TX.state.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26032 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [0] -> \UART_TX.q [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26033 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [1] -> \UART_TX.q [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26034 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [2] -> \UART_TX.q [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26035 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [3] -> \UART_TX.q [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26036 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [4] -> \UART_TX.q [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26037 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [5] -> \UART_TX.q [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26038 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [6] -> \UART_TX.q [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26039 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [7] -> \UART_TX.q [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26040 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [8] -> \UART_TX.q [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26042 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [0] -> \UART_TX.bits [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26043 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [1] -> \UART_TX.bits [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26044 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [2] -> \UART_TX.bits [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26045 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [3] -> \UART_TX.bits [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26187 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[8][0][0]$y$5328 [0] -> \CACHE.tag[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26188 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[8][0][0]$y$5328 [1] -> \CACHE.tag[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26189 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[8][0][0]$y$5328 [2] -> \CACHE.tag[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26190 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[8][0][0]$y$5328 [3] -> \CACHE.tag[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26191 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[8][0][0]$y$5328 [4] -> \CACHE.tag[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26192 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[8][0][0]$y$5328 [5] -> \CACHE.tag[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26193 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[8][0][0]$y$5328 [6] -> \CACHE.tag[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26194 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[8][0][0]$y$5328 [7] -> \CACHE.tag[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26339 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[15][15][0]$y$7057 -> \CACHE.valid[15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26342 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[8][15][0]$y$6383 -> \CACHE.valid[8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26969 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\state[0:0] -> \dbgSerialInt.UART_TX.state.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26970 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [0] -> \dbgSerialInt.UART_TX.q [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26971 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [1] -> \dbgSerialInt.UART_TX.q [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26972 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [2] -> \dbgSerialInt.UART_TX.q [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26973 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [3] -> \dbgSerialInt.UART_TX.q [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26974 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [4] -> \dbgSerialInt.UART_TX.q [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26975 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [5] -> \dbgSerialInt.UART_TX.q [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26976 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [6] -> \dbgSerialInt.UART_TX.q [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26977 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [7] -> \dbgSerialInt.UART_TX.q [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26978 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\q[8:0] [8] -> \dbgSerialInt.UART_TX.q [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26980 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\bits[3:0] [0] -> \dbgSerialInt.UART_TX.bits [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26981 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\bits[3:0] [1] -> \dbgSerialInt.UART_TX.bits [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26982 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\bits[3:0] [2] -> \dbgSerialInt.UART_TX.bits [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26983 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_TX.$0\bits[3:0] [3] -> \dbgSerialInt.UART_TX.bits [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27033 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\state[0:0] -> \dbgSerialInt.UART_RX.state.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27034 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\enclk[0:0] -> \dbgSerialInt.UART_RX.enclk.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27035 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\baudCLK[0:0] -> \dbgSerialInt.UART_RX.baudCLK.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27042 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [0] -> \dbgSerialInt.UART_RX.sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27043 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [1] -> \dbgSerialInt.UART_RX.sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27044 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [2] -> \dbgSerialInt.UART_RX.sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27045 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [3] -> \dbgSerialInt.UART_RX.sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27046 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [4] -> \dbgSerialInt.UART_RX.sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27047 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [5] -> \dbgSerialInt.UART_RX.sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27048 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [6] -> \dbgSerialInt.UART_RX.sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27049 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [7] -> \dbgSerialInt.UART_RX.sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27050 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\sr[8:0] [8] -> \dbgSerialInt.UART_RX.sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27051 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\cont[3:0] [0] -> \dbgSerialInt.UART_RX.cont [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27052 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\cont[3:0] [1] -> \dbgSerialInt.UART_RX.cont [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27053 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\cont[3:0] [2] -> \dbgSerialInt.UART_RX.cont [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27054 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\cont[3:0] [3] -> \dbgSerialInt.UART_RX.cont [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27056 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\data[7:0] [0] -> \dbgSerialInt.UART_RX.data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27057 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\data[7:0] [1] -> \dbgSerialInt.UART_RX.data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27058 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\data[7:0] [2] -> \dbgSerialInt.UART_RX.data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27059 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\data[7:0] [3] -> \dbgSerialInt.UART_RX.data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27060 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\data[7:0] [4] -> \dbgSerialInt.UART_RX.data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27061 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\data[7:0] [5] -> \dbgSerialInt.UART_RX.data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27062 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\data[7:0] [6] -> \dbgSerialInt.UART_RX.data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27063 to $_DFFE_PP_ for $techmap\dbgSerialInt.UART_RX.$0\data[7:0] [7] -> \dbgSerialInt.UART_RX.data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28583 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[2][0][0]$y$5282 [0] -> \CACHE.tag[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28584 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[2][0][0]$y$5282 [1] -> \CACHE.tag[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28585 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[2][0][0]$y$5282 [2] -> \CACHE.tag[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28586 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[2][0][0]$y$5282 [3] -> \CACHE.tag[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28587 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[2][0][0]$y$5282 [4] -> \CACHE.tag[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28588 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[2][0][0]$y$5282 [5] -> \CACHE.tag[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28589 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[2][0][0]$y$5282 [6] -> \CACHE.tag[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28590 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[2][0][0]$y$5282 [7] -> \CACHE.tag[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28594 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[4][0][0]$y$5300 [0] -> \CACHE.tag[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28595 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[4][0][0]$y$5300 [1] -> \CACHE.tag[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28596 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[4][0][0]$y$5300 [2] -> \CACHE.tag[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28597 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[4][0][0]$y$5300 [3] -> \CACHE.tag[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28598 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[4][0][0]$y$5300 [4] -> \CACHE.tag[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28599 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[4][0][0]$y$5300 [5] -> \CACHE.tag[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28600 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[4][0][0]$y$5300 [6] -> \CACHE.tag[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28601 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[4][0][0]$y$5300 [7] -> \CACHE.tag[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28706 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[1][15][0]$y$5681 -> \CACHE.valid[1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28707 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[13][15][0]$y$6865 -> \CACHE.valid[13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28708 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[11][15][0]$y$6671 -> \CACHE.valid[11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28709 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[10][15][0]$y$6575 -> \CACHE.valid[10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28710 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[7][15][0]$y$6283 -> \CACHE.valid[7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28711 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[9][15][0]$y$6479 -> \CACHE.valid[9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28713 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[4][15][0]$y$5995 -> \CACHE.valid[4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28716 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[6][15][0]$y$6187 -> \CACHE.valid[6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28747 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[7][0][0]$y$5318 [0] -> \CACHE.tag[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28748 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[7][0][0]$y$5318 [1] -> \CACHE.tag[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28749 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[7][0][0]$y$5318 [2] -> \CACHE.tag[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28750 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[7][0][0]$y$5318 [3] -> \CACHE.tag[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28751 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[7][0][0]$y$5318 [4] -> \CACHE.tag[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28752 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[7][0][0]$y$5318 [5] -> \CACHE.tag[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28753 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[7][0][0]$y$5318 [6] -> \CACHE.tag[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28754 to $_DFFE_PP_ for $memory\CACHE.tag$wrmux[7][0][0]$y$5318 [7] -> \CACHE.tag[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28755 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[5][15][0]$y$6091 -> \CACHE.valid[5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28758 to $_DFFE_PP_ for $memory\CACHE.valid$wrmux[2][15][0]$y$5789 -> \CACHE.valid[2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28946 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.$0\typ[1:0] [0] -> \USB_KBRD_MOUSE.usb.typ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28947 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.$0\typ[1:0] [1] -> \USB_KBRD_MOUSE.usb.typ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28951 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.$0\rcvct[3:0] [0] -> \USB_KBRD_MOUSE.usb.rcvct [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28952 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.$0\rcvct[3:0] [1] -> \USB_KBRD_MOUSE.usb.rcvct [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28953 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.$0\rcvct[3:0] [2] -> \USB_KBRD_MOUSE.usb.rcvct [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$28954 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.$0\rcvct[3:0] [3] -> \USB_KBRD_MOUSE.usb.rcvct [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29081 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\report_lost_data[0:0] -> \USB_KBRD_MOUSE.show.report_lost_data.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29082 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\report_no_readed[0:0] -> \USB_KBRD_MOUSE.show.report_no_readed.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29083 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key4[7:0] [0] -> \USB_KBRD_MOUSE.show.key4 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29084 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key4[7:0] [1] -> \USB_KBRD_MOUSE.show.key4 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29085 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key4[7:0] [2] -> \USB_KBRD_MOUSE.show.key4 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29086 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key4[7:0] [3] -> \USB_KBRD_MOUSE.show.key4 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29087 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key4[7:0] [4] -> \USB_KBRD_MOUSE.show.key4 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29088 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key4[7:0] [5] -> \USB_KBRD_MOUSE.show.key4 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29089 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key4[7:0] [6] -> \USB_KBRD_MOUSE.show.key4 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29090 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key4[7:0] [7] -> \USB_KBRD_MOUSE.show.key4 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29091 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key3[7:0] [0] -> \USB_KBRD_MOUSE.show.key3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29092 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key3[7:0] [1] -> \USB_KBRD_MOUSE.show.key3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29093 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key3[7:0] [2] -> \USB_KBRD_MOUSE.show.key3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29094 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key3[7:0] [3] -> \USB_KBRD_MOUSE.show.key3 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29095 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key3[7:0] [4] -> \USB_KBRD_MOUSE.show.key3 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29096 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key3[7:0] [5] -> \USB_KBRD_MOUSE.show.key3 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29097 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key3[7:0] [6] -> \USB_KBRD_MOUSE.show.key3 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29098 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key3[7:0] [7] -> \USB_KBRD_MOUSE.show.key3 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29099 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key2[7:0] [0] -> \USB_KBRD_MOUSE.key2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29100 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key2[7:0] [1] -> \USB_KBRD_MOUSE.key2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29101 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key2[7:0] [2] -> \USB_KBRD_MOUSE.key2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29102 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key2[7:0] [3] -> \USB_KBRD_MOUSE.key2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29103 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key2[7:0] [4] -> \USB_KBRD_MOUSE.key2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29104 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key2[7:0] [5] -> \USB_KBRD_MOUSE.key2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29105 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key2[7:0] [6] -> \USB_KBRD_MOUSE.key2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29106 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key2[7:0] [7] -> \USB_KBRD_MOUSE.key2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29107 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key1[7:0] [0] -> \USB_KBRD_MOUSE.show.key1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29108 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key1[7:0] [1] -> \USB_KBRD_MOUSE.show.key1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29109 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key1[7:0] [2] -> \USB_KBRD_MOUSE.show.key1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29110 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key1[7:0] [3] -> \USB_KBRD_MOUSE.show.key1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29111 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key1[7:0] [4] -> \USB_KBRD_MOUSE.show.key1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29112 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key1[7:0] [5] -> \USB_KBRD_MOUSE.show.key1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29113 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key1[7:0] [6] -> \USB_KBRD_MOUSE.show.key1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29114 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key1[7:0] [7] -> \USB_KBRD_MOUSE.show.key1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29115 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key_modifiers[7:0] [0] -> \USB_KBRD_MOUSE.show.key_modifiers [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29116 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key_modifiers[7:0] [1] -> \USB_KBRD_MOUSE.show.key_modifiers [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29117 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key_modifiers[7:0] [2] -> \USB_KBRD_MOUSE.show.key_modifiers [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29118 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key_modifiers[7:0] [3] -> \USB_KBRD_MOUSE.show.key_modifiers [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29119 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key_modifiers[7:0] [4] -> \USB_KBRD_MOUSE.show.key_modifiers [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29120 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key_modifiers[7:0] [5] -> \USB_KBRD_MOUSE.show.key_modifiers [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29121 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key_modifiers[7:0] [6] -> \USB_KBRD_MOUSE.show.key_modifiers [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29122 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\key_modifiers[7:0] [7] -> \USB_KBRD_MOUSE.show.key_modifiers [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29123 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dy[7:0] [0] -> \USB_KBRD_MOUSE.show.mouse_dy [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29124 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dy[7:0] [1] -> \USB_KBRD_MOUSE.show.mouse_dy [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29125 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dy[7:0] [2] -> \USB_KBRD_MOUSE.show.mouse_dy [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29126 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dy[7:0] [3] -> \USB_KBRD_MOUSE.show.mouse_dy [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29127 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dy[7:0] [4] -> \USB_KBRD_MOUSE.show.mouse_dy [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29128 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dy[7:0] [5] -> \USB_KBRD_MOUSE.show.mouse_dy [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29129 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dy[7:0] [6] -> \USB_KBRD_MOUSE.show.mouse_dy [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29130 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dy[7:0] [7] -> \USB_KBRD_MOUSE.show.mouse_dy [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29131 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dx[7:0] [0] -> \USB_KBRD_MOUSE.show.mouse_dx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29132 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dx[7:0] [1] -> \USB_KBRD_MOUSE.show.mouse_dx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29133 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dx[7:0] [2] -> \USB_KBRD_MOUSE.show.mouse_dx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29134 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dx[7:0] [3] -> \USB_KBRD_MOUSE.show.mouse_dx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29135 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dx[7:0] [4] -> \USB_KBRD_MOUSE.show.mouse_dx [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29136 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dx[7:0] [5] -> \USB_KBRD_MOUSE.show.mouse_dx [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29137 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dx[7:0] [6] -> \USB_KBRD_MOUSE.show.mouse_dx [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29138 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_dx[7:0] [7] -> \USB_KBRD_MOUSE.show.mouse_dx [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29139 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_btn[7:0] [0] -> \USB_KBRD_MOUSE.show.mouse_btn [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29140 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_btn[7:0] [1] -> \USB_KBRD_MOUSE.show.mouse_btn [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29141 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_btn[7:0] [2] -> \USB_KBRD_MOUSE.show.mouse_btn [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29142 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_btn[7:0] [3] -> \USB_KBRD_MOUSE.show.mouse_btn [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29143 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_btn[7:0] [4] -> \USB_KBRD_MOUSE.show.mouse_btn [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29144 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_btn[7:0] [5] -> \USB_KBRD_MOUSE.show.mouse_btn [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29145 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_btn[7:0] [6] -> \USB_KBRD_MOUSE.show.mouse_btn [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$29146 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.show.$0\mouse_btn[7:0] [7] -> \USB_KBRD_MOUSE.show.mouse_btn [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31610 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [0] -> \pantalla__UUT.sync_gen.o_vcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31611 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [1] -> \pantalla__UUT.sync_gen.o_vcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31612 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [2] -> \pantalla__UUT.sync_gen.o_vcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31613 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [3] -> \pantalla__UUT.sync_gen.o_vcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31614 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [4] -> \pantalla__UUT.sync_gen.o_vcnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31615 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [5] -> \pantalla__UUT.sync_gen.o_vcnt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31616 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [6] -> \pantalla__UUT.sync_gen.o_vcnt [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31617 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [7] -> \pantalla__UUT.sync_gen.o_vcnt [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31618 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [8] -> \pantalla__UUT.sync_gen.o_vcnt [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31619 to $_DFFE_PP_ for $techmap\pantalla__UUT.sync_gen.$0\o_vcnt[9:0] [9] -> \pantalla__UUT.sync_gen.o_vcnt [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31778 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukprdyd[0:0] -> \USB_KBRD_MOUSE.usb.ukp.ukprdyd.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31779 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\dmi[0:0] -> \USB_KBRD_MOUSE.usb.ukp.dmi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31780 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\dpi[0:0] -> \USB_KBRD_MOUSE.usb.ukp.dpi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31781 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.conct [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31782 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.conct [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31783 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.conct [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31784 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.conct [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31785 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [4] -> \USB_KBRD_MOUSE.usb.ukp.conct [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31786 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [5] -> \USB_KBRD_MOUSE.usb.ukp.conct [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31787 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [6] -> \USB_KBRD_MOUSE.usb.ukp.conct [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31788 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [7] -> \USB_KBRD_MOUSE.usb.ukp.conct [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31789 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [8] -> \USB_KBRD_MOUSE.usb.ukp.conct [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31790 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [9] -> \USB_KBRD_MOUSE.usb.ukp.conct [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31791 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [10] -> \USB_KBRD_MOUSE.usb.ukp.conct [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31792 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [11] -> \USB_KBRD_MOUSE.usb.ukp.conct [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31793 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [12] -> \USB_KBRD_MOUSE.usb.ukp.conct [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31794 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [13] -> \USB_KBRD_MOUSE.usb.ukp.conct [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31795 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [14] -> \USB_KBRD_MOUSE.usb.ukp.conct [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31796 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [15] -> \USB_KBRD_MOUSE.usb.ukp.conct [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31797 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [16] -> \USB_KBRD_MOUSE.usb.ukp.conct [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31798 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [17] -> \USB_KBRD_MOUSE.usb.ukp.conct [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31799 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [18] -> \USB_KBRD_MOUSE.usb.ukp.conct [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31800 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [19] -> \USB_KBRD_MOUSE.usb.ukp.conct [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31801 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [20] -> \USB_KBRD_MOUSE.usb.ukp.conct [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31802 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [21] -> \USB_KBRD_MOUSE.usb.ukp.conct [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31803 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [22] -> \USB_KBRD_MOUSE.usb.ukp.conct [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31804 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\conct[23:0] [23] -> \USB_KBRD_MOUSE.usb.ukp.conct [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31805 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\dmid[0:0] -> \USB_KBRD_MOUSE.usb.ukp.dmid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31806 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\nrzrxct[2:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.nrzrxct [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31807 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\nrzrxct[2:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.nrzrxct [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31808 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\nrzrxct[2:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.nrzrxct [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31809 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\nrztxct[2:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.nrztxct [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31810 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\nrztxct[2:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.nrztxct [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31811 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\nrztxct[2:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.nrztxct [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31819 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.interval [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31820 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.interval [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31821 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.interval [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31822 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.interval [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31823 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [4] -> \USB_KBRD_MOUSE.usb.ukp.interval [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31824 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [5] -> \USB_KBRD_MOUSE.usb.ukp.interval [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31825 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [6] -> \USB_KBRD_MOUSE.usb.ukp.interval [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31826 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [7] -> \USB_KBRD_MOUSE.usb.ukp.interval [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31827 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [8] -> \USB_KBRD_MOUSE.usb.ukp.interval [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31828 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [9] -> \USB_KBRD_MOUSE.usb.ukp.interval [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31829 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [10] -> \USB_KBRD_MOUSE.usb.ukp.interval [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31830 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [11] -> \USB_KBRD_MOUSE.usb.ukp.interval [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31831 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [12] -> \USB_KBRD_MOUSE.usb.ukp.interval [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31832 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\interval[13:0] [13] -> \USB_KBRD_MOUSE.usb.ukp.interval [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31833 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\lb4w[3:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.lb4w [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31834 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\lb4w[3:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.lb4w [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31835 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\lb4w[3:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.lb4w [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31836 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\lb4w[3:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.lb4w [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31837 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\lb4[3:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.lb4 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31838 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\lb4[3:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.lb4 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31839 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\lb4[3:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.lb4 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31840 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\lb4[3:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.lb4 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31841 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\timing[2:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.timing [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31842 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\timing[2:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.timing [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31843 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\timing[2:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.timing [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31844 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.wpc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31845 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.wpc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31846 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.wpc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31847 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.wpc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31848 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [4] -> \USB_KBRD_MOUSE.usb.ukp.wpc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31849 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [5] -> \USB_KBRD_MOUSE.usb.ukp.wpc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31850 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [6] -> \USB_KBRD_MOUSE.usb.ukp.wpc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31851 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [7] -> \USB_KBRD_MOUSE.usb.ukp.wpc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31852 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [8] -> \USB_KBRD_MOUSE.usb.ukp.wpc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31853 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [9] -> \USB_KBRD_MOUSE.usb.ukp.wpc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31854 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [10] -> \USB_KBRD_MOUSE.usb.ukp.wpc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31855 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [11] -> \USB_KBRD_MOUSE.usb.ukp.wpc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31856 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [12] -> \USB_KBRD_MOUSE.usb.ukp.wpc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31857 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wpc[13:0] [13] -> \USB_KBRD_MOUSE.usb.ukp.wpc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31858 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sadr[3:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.sadr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31859 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sadr[3:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.sadr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31860 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sadr[3:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.sadr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31861 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sadr[3:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.sadr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31862 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sb[7:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.sb [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31863 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sb[7:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.sb [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31864 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sb[7:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.sb [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31865 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sb[7:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.sb [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31866 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sb[7:0] [4] -> \USB_KBRD_MOUSE.usb.ukp.sb [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31867 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sb[7:0] [5] -> \USB_KBRD_MOUSE.usb.ukp.sb [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31868 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sb[7:0] [6] -> \USB_KBRD_MOUSE.usb.ukp.sb [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31869 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\sb[7:0] [7] -> \USB_KBRD_MOUSE.usb.ukp.sb [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31870 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wk[7:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.wk [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31871 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wk[7:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.wk [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31872 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wk[7:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.wk [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31873 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wk[7:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.wk [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31874 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wk[7:0] [4] -> \USB_KBRD_MOUSE.usb.ukp.wk [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31875 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wk[7:0] [5] -> \USB_KBRD_MOUSE.usb.ukp.wk [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31876 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wk[7:0] [6] -> \USB_KBRD_MOUSE.usb.ukp.wk [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31877 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\wk[7:0] [7] -> \USB_KBRD_MOUSE.usb.ukp.wk [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31880 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\nrzon[0:0] -> \USB_KBRD_MOUSE.usb.ukp.nrzon.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31881 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ug[0:0] -> \USB_KBRD_MOUSE.usb.ukp.ug.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31882 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\dmis[0:0] -> \USB_KBRD_MOUSE.usb.ukp.dmis.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31884 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\cond[0:0] -> \USB_KBRD_MOUSE.usb.ukp.cond.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31885 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\um[0:0] -> \USB_KBRD_MOUSE.usb.ukp.um.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31886 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\up[0:0] -> \USB_KBRD_MOUSE.usb.ukp.up.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31888 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\insth[3:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.insth [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31889 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\insth[3:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.insth [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31890 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\insth[3:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.insth [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31891 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\insth[3:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.insth [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31892 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukprdy[0:0] -> \USB_KBRD_MOUSE.usb.ukp.ukprdy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31893 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\connected[0:0] -> \USB_KBRD_MOUSE.usb.ukp.connected.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31894 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\save_b[3:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.save_b [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31895 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\save_b[3:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.save_b [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31896 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\save_b[3:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.save_b [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31898 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\save_r[3:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.save_r [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31899 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\save_r[3:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.save_r [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31900 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\save_r[3:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.save_r [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31901 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\save_r[3:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.save_r [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31902 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\save[0:0] -> \USB_KBRD_MOUSE.usb.ukp.save.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31903 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukpdat[7:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.ukpdat [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31904 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukpdat[7:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.ukpdat [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31905 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukpdat[7:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.ukpdat [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31906 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukpdat[7:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.ukpdat [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31907 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukpdat[7:0] [4] -> \USB_KBRD_MOUSE.usb.ukp.ukpdat [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31908 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukpdat[7:0] [5] -> \USB_KBRD_MOUSE.usb.ukp.ukpdat [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31909 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukpdat[7:0] [6] -> \USB_KBRD_MOUSE.usb.ukp.ukpdat [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31910 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\ukpdat[7:0] [7] -> \USB_KBRD_MOUSE.usb.ukp.ukpdat [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31929 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\data[7:0] [0] -> \USB_KBRD_MOUSE.usb.ukp.data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31930 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\data[7:0] [1] -> \USB_KBRD_MOUSE.usb.ukp.data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31931 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\data[7:0] [2] -> \USB_KBRD_MOUSE.usb.ukp.data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31932 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\data[7:0] [3] -> \USB_KBRD_MOUSE.usb.ukp.data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31933 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\data[7:0] [4] -> \USB_KBRD_MOUSE.usb.ukp.data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31934 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\data[7:0] [5] -> \USB_KBRD_MOUSE.usb.ukp.data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31935 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\data[7:0] [6] -> \USB_KBRD_MOUSE.usb.ukp.data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$31936 to $_DFFE_PP_ for $techmap\USB_KBRD_MOUSE.usb.ukp.$0\data[7:0] [7] -> \USB_KBRD_MOUSE.usb.ukp.data [7].

18.35. Executing TECHMAP pass (map to technology primitives).

18.35.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

18.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_NP_ for cells of type $_DFFE_NP_.
No more expansions possible.

18.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4646.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4649.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4652.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4658.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4661.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4664.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4667.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4670.slice[32].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4676.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4679.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4682.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4685.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4688.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4691.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4694.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4697.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4700.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4703.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4706.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4709.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4712.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4715.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4715.slice[1].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4715.slice[2].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4718.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4721.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4724.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4727.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4730.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4733.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4736.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4739.slice[0].carry ($lut).
Mapping RVleon.$auto$alumacc.cc:485:replace_alu$4742.slice[0].carry ($lut).
Mapping RVleon.$auto$maccmap.cc:240:synth$26179.slice[0].carry ($lut).
Mapping RVleon.$auto$maccmap.cc:240:synth$26179.slice[1].carry ($lut).
Mapping RVleon.$auto$maccmap.cc:240:synth$26179.slice[2].carry ($lut).
Mapping RVleon.$auto$maccmap.cc:240:synth$26179.slice[3].carry ($lut).
Mapping RVleon.$auto$maccmap.cc:240:synth$26179.slice[4].carry ($lut).
Mapping RVleon.$auto$maccmap.cc:240:synth$26179.slice[5].carry ($lut).
Mapping RVleon.$auto$maccmap.cc:240:synth$26179.slice[6].carry ($lut).
Mapping RVleon.$auto$maccmap.cc:240:synth$26179.slice[7].carry ($lut).

18.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in RVleon.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31936 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17235 (SB_DFFE): \Espera [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17140 (SB_DFFE): \vga_color_bkn [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17148 (SB_DFFE): \vga_color_txt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17157 (SB_DFFE): \vga_sel_mode = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17154 (SB_DFFE): \vga_color_txt [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17166 (SB_DFFE): \rx_readed = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19951 (SB_DFFE): \RV32I.pc [24] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19952 (SB_DFFE): \RV32I.pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19953 (SB_DFFE): \RV32I.pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17234 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17236 (SB_DFFE): \Espera [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17237 (SB_DFFE): \Espera [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17238 (SB_DFFE): \Espera [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17239 (SB_DFFE): \Espera [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17240 (SB_DFFE): \Espera [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17241 (SB_DFFE): \Espera [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17242 (SB_DFFE): \Espera [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17315 (SB_DFFE): \dbgSerialInt.dtm_dbyte [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17316 (SB_DFFE): \dbgSerialInt.dtm_dbyte [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17314 (SB_DFFE): \dbgSerialInt.dtm_dbyte [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17317 (SB_DFFE): \dbgSerialInt.dtm_dbyte [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25920 (SB_DFF): \UART_RX.q_t0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26030 (SB_DFF): \UART_TX.q_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17243 (SB_DFF): \Espera [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17669 (SB_DFF): \dbgmodule.hart_rst_prv = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17668 (SB_DFF): \dbgmodule.dm_havereset = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17680 (SB_DFFE): \dbgmodule.abstractcs_cmderr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17681 (SB_DFFE): \dbgmodule.abstractcs_cmderr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20362 (SB_DFFE): \RV32I.dbg_step = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19938 (SB_DFFE): \RV32I.pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31929 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19894 (SB_DFFE): \RV32I.FD_nop = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17155 (SB_DFFE): \vga_color_txt [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19936 (SB_DFFE): \RV32I.pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19928 (SB_DFFE): \RV32I.pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19929 (SB_DFFE): \RV32I.pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19932 (SB_DFFE): \RV32I.pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19944 (SB_DFFE): \RV32I.pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19935 (SB_DFFE): \RV32I.pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19933 (SB_DFFE): \RV32I.pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19943 (SB_DFFE): \RV32I.pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19946 (SB_DFFE): \RV32I.pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19931 (SB_DFFE): \RV32I.pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19927 (SB_DFFE): \RV32I.pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17143 (SB_DFFE): \vga_color_bkn [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17146 (SB_DFFE): \vga_color_bkn [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17150 (SB_DFFE): \vga_color_txt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17153 (SB_DFFE): \vga_color_txt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17151 (SB_DFFE): \vga_color_txt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17152 (SB_DFFE): \vga_color_txt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17147 (SB_DFFE): \vga_color_bkn [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17149 (SB_DFFE): \vga_color_txt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17144 (SB_DFFE): \vga_color_bkn [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17145 (SB_DFFE): \vga_color_bkn [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17141 (SB_DFFE): \vga_color_bkn [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17142 (SB_DFFE): \vga_color_bkn [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19958 (SB_DFFE): \RV32I.pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19957 (SB_DFFE): \RV32I.pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19956 (SB_DFFE): \RV32I.pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19955 (SB_DFFE): \RV32I.pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19954 (SB_DFFE): \RV32I.pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19930 (SB_DFFE): \RV32I.pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19950 (SB_DFFE): \RV32I.pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19949 (SB_DFFE): \RV32I.pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19940 (SB_DFFE): \RV32I.pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20360 (SB_DFFE): \RV32I.dbg_cause [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20359 (SB_DFFE): \RV32I.dbg_cause [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20355 (SB_DFF): \RV32I.dbg_resumeack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20356 (SB_DFFE): \RV32I.dbg_mode = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20358 (SB_DFFE): \RV32I.dbg_cause [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20361 (SB_DFFE): \RV32I.dbg_ebreakm = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19937 (SB_DFFE): \RV32I.pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23883 (SB_DFFE): \flash.rcv_buff [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23884 (SB_DFFE): \flash.rcv_buff [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23885 (SB_DFFE): \flash.rcv_buff [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23886 (SB_DFFE): \flash.rcv_buff [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23887 (SB_DFFE): \flash.rcv_buff [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23888 (SB_DFFE): \flash.rcv_buff [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23889 (SB_DFFE): \flash.rcv_buff [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23890 (SB_DFFE): \flash.rcv_buff [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23891 (SB_DFFE): \flash.rcv_buff [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23892 (SB_DFFE): \flash.rcv_buff [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23893 (SB_DFFE): \flash.rcv_buff [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23894 (SB_DFFE): \flash.rcv_buff [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23895 (SB_DFFE): \flash.rcv_buff [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23896 (SB_DFFE): \flash.rcv_buff [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23897 (SB_DFFE): \flash.rcv_buff [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23898 (SB_DFFE): \flash.rcv_buff [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23899 (SB_DFFE): \flash.rcv_buff [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23900 (SB_DFFE): \flash.rcv_buff [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23901 (SB_DFFE): \flash.rcv_buff [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23902 (SB_DFFE): \flash.rcv_buff [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23903 (SB_DFFE): \flash.rcv_buff [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23904 (SB_DFFE): \flash.rcv_buff [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23905 (SB_DFFE): \flash.rcv_buff [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23906 (SB_DFFE): \flash.rcv_buff [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23907 (SB_DFFE): \flash.rcv_buff [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23908 (SB_DFFE): \flash.rcv_buff [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23909 (SB_DFFE): \flash.rcv_buff [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23910 (SB_DFFE): \flash.rcv_buff [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23911 (SB_DFFE): \flash.rcv_buff [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23912 (SB_DFFE): \flash.rcv_buff [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23882 (SB_DFFE): \flash.rcv_buff [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23913 (SB_DFFE): \flash.rcv_buff [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23915 (SB_DFFE): \flash.shift_reg [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23916 (SB_DFFE): \flash.shift_reg [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23917 (SB_DFFE): \flash.shift_reg [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23918 (SB_DFFE): \flash.shift_reg [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23919 (SB_DFFE): \flash.shift_reg [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23920 (SB_DFFE): \flash.shift_reg [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23921 (SB_DFFE): \flash.shift_reg [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23922 (SB_DFFE): \flash.shift_reg [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23923 (SB_DFFE): \flash.shift_reg [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23924 (SB_DFFE): \flash.shift_reg [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23925 (SB_DFFE): \flash.shift_reg [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23926 (SB_DFFE): \flash.shift_reg [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23927 (SB_DFFE): \flash.shift_reg [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23928 (SB_DFFE): \flash.shift_reg [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23929 (SB_DFFE): \flash.shift_reg [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23930 (SB_DFFE): \flash.shift_reg [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23931 (SB_DFFE): \flash.shift_reg [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23932 (SB_DFFE): \flash.shift_reg [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23933 (SB_DFFE): \flash.shift_reg [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23934 (SB_DFFE): \flash.shift_reg [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23935 (SB_DFFE): \flash.shift_reg [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23936 (SB_DFFE): \flash.shift_reg [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23937 (SB_DFFE): \flash.shift_reg [23] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23938 (SB_DFFE): \flash.shift_reg [24] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23939 (SB_DFFE): \flash.shift_reg [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23940 (SB_DFFE): \flash.shift_reg [26] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23941 (SB_DFFE): \flash.shift_reg [27] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23942 (SB_DFFE): \flash.shift_reg [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23943 (SB_DFFE): \flash.shift_reg [29] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23944 (SB_DFFE): \flash.shift_reg [30] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23914 (SB_DFFE): \flash.shift_reg [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23945 (SB_DFFE): \flash.shift_reg [31] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23951 (SB_DFFE): \flash.spi_cs_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23952 (SB_DFFE): \flash.valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23953 (SB_DFFE): \flash.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23954 (SB_DFFE): \flash.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19947 (SB_DFFE): \RV32I.pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25597 (SB_DFFE): \CACHE.mode = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25609 (SB_DFFE): \CACHE.tag_to_save [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25610 (SB_DFFE): \CACHE.tag_to_save [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25611 (SB_DFFE): \CACHE.tag_to_save [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25612 (SB_DFFE): \CACHE.tag_to_save [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25613 (SB_DFFE): \CACHE.tag_to_save [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25614 (SB_DFFE): \CACHE.tag_to_save [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25608 (SB_DFFE): \CACHE.tag_to_save [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25615 (SB_DFFE): \CACHE.tag_to_save [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25923 (SB_DFFE): \UART_RX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25927 (SB_DFF): \UART_RX.div2counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25928 (SB_DFF): \UART_RX.div2counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25929 (SB_DFF): \UART_RX.div2counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25930 (SB_DFF): \UART_RX.div2counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25926 (SB_DFF): \UART_RX.div2counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25931 (SB_DFF): \UART_RX.div2counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25933 (SB_DFFE): \UART_RX.sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25934 (SB_DFFE): \UART_RX.sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25935 (SB_DFFE): \UART_RX.sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25936 (SB_DFFE): \UART_RX.sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25937 (SB_DFFE): \UART_RX.sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25938 (SB_DFFE): \UART_RX.sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25939 (SB_DFFE): \UART_RX.sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25932 (SB_DFFE): \UART_RX.sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25940 (SB_DFFE): \UART_RX.sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25942 (SB_DFFE): \UART_RX.cont [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25943 (SB_DFFE): \UART_RX.cont [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25941 (SB_DFFE): \UART_RX.cont [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25945 (SB_DFF): \UART_RX.rcv = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$25944 (SB_DFFE): \UART_RX.cont [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26039 (SB_DFFE): \UART_TX.q [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26031 (SB_DFFE): \UART_TX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26033 (SB_DFFE): \UART_TX.q [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26034 (SB_DFFE): \UART_TX.q [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26035 (SB_DFFE): \UART_TX.q [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26036 (SB_DFFE): \UART_TX.q [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26037 (SB_DFFE): \UART_TX.q [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26038 (SB_DFFE): \UART_TX.q [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26032 (SB_DFFE): \UART_TX.q [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26041 (SB_DFF): \UART_TX.TX = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26040 (SB_DFFE): \UART_TX.q [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26043 (SB_DFFE): \UART_TX.bits [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26044 (SB_DFFE): \UART_TX.bits [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26042 (SB_DFFE): \UART_TX.bits [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26046 (SB_DFF): \UART_TX.done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26045 (SB_DFFE): \UART_TX.bits [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26200 (SB_DFF): \LEDS8_4.timer [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26201 (SB_DFF): \LEDS8_4.timer [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26202 (SB_DFF): \LEDS8_4.timer [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26203 (SB_DFF): \LEDS8_4.timer [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26204 (SB_DFF): \LEDS8_4.timer [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26205 (SB_DFF): \LEDS8_4.timer [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26206 (SB_DFF): \LEDS8_4.timer [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26207 (SB_DFF): \LEDS8_4.timer [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26208 (SB_DFF): \LEDS8_4.timer [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26209 (SB_DFF): \LEDS8_4.timer [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26199 (SB_DFF): \LEDS8_4.timer [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26210 (SB_DFF): \LEDS8_4.timer [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26385 (SB_DFF): \pantalla__UUT.px_rst1 = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26386 (SB_DFF): \pantalla__UUT.px_rst2 = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31610 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31611 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31612 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31620 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31621 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31622 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26394 (SB_DFF): \pantalla__UUT.px_x [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26397 (SB_DFF): \pantalla__UUT.blank_q = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26398 (SB_DFF): \pantalla__UUT.vsync_q = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26399 (SB_DFF): \pantalla__UUT.hsync_q = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26973 (SB_DFFE): \dbgSerialInt.UART_TX.q [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26968 (SB_DFF): \dbgSerialInt.UART_TX.q_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26969 (SB_DFFE): \dbgSerialInt.UART_TX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26396 (SB_DFF): \pantalla__UUT.px_x [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26971 (SB_DFFE): \dbgSerialInt.UART_TX.q [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26972 (SB_DFFE): \dbgSerialInt.UART_TX.q [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26974 (SB_DFFE): \dbgSerialInt.UART_TX.q [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26975 (SB_DFFE): \dbgSerialInt.UART_TX.q [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26976 (SB_DFFE): \dbgSerialInt.UART_TX.q [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26977 (SB_DFFE): \dbgSerialInt.UART_TX.q [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26970 (SB_DFFE): \dbgSerialInt.UART_TX.q [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26979 (SB_DFF): \dbgSerialInt.UART_TX.TX = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26978 (SB_DFFE): \dbgSerialInt.UART_TX.q [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26981 (SB_DFFE): \dbgSerialInt.UART_TX.bits [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26982 (SB_DFFE): \dbgSerialInt.UART_TX.bits [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26980 (SB_DFFE): \dbgSerialInt.UART_TX.bits [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26984 (SB_DFF): \dbgSerialInt.UART_TX.done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27030 (SB_DFF): \dbgSerialInt.UART_RX.q_t0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27033 (SB_DFFE): \dbgSerialInt.UART_RX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26983 (SB_DFFE): \dbgSerialInt.UART_TX.bits [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27037 (SB_DFF): \dbgSerialInt.UART_RX.div2counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27038 (SB_DFF): \dbgSerialInt.UART_RX.div2counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27039 (SB_DFF): \dbgSerialInt.UART_RX.div2counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27040 (SB_DFF): \dbgSerialInt.UART_RX.div2counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27036 (SB_DFF): \dbgSerialInt.UART_RX.div2counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27041 (SB_DFF): \dbgSerialInt.UART_RX.div2counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27043 (SB_DFFE): \dbgSerialInt.UART_RX.sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27044 (SB_DFFE): \dbgSerialInt.UART_RX.sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27045 (SB_DFFE): \dbgSerialInt.UART_RX.sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27046 (SB_DFFE): \dbgSerialInt.UART_RX.sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27047 (SB_DFFE): \dbgSerialInt.UART_RX.sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27048 (SB_DFFE): \dbgSerialInt.UART_RX.sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27049 (SB_DFFE): \dbgSerialInt.UART_RX.sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27042 (SB_DFFE): \dbgSerialInt.UART_RX.sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27050 (SB_DFFE): \dbgSerialInt.UART_RX.sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27052 (SB_DFFE): \dbgSerialInt.UART_RX.cont [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27053 (SB_DFFE): \dbgSerialInt.UART_RX.cont [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27051 (SB_DFFE): \dbgSerialInt.UART_RX.cont [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27055 (SB_DFF): \dbgSerialInt.UART_RX.rcv = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27054 (SB_DFFE): \dbgSerialInt.UART_RX.cont [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19945 (SB_DFFE): \RV32I.pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19948 (SB_DFFE): \RV32I.pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19934 (SB_DFFE): \RV32I.pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19941 (SB_DFFE): \RV32I.pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$28917 (SB_DFF): \UART_TX.bclk.divcounter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$28918 (SB_DFF): \UART_TX.bclk.divcounter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$28919 (SB_DFF): \UART_TX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$28920 (SB_DFF): \UART_TX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$28921 (SB_DFF): \UART_TX.bclk.divcounter [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$28922 (SB_DFF): \UART_TX.bclk.divcounter [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19939 (SB_DFFE): \RV32I.pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26392 (SB_DFF): \pantalla__UUT.px_y [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31613 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31614 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31615 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31616 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31617 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31618 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26391 (SB_DFF): \pantalla__UUT.px_y [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26393 (SB_DFF): \pantalla__UUT.px_y [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26395 (SB_DFF): \pantalla__UUT.px_x [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31619 (SB_DFFE): \pantalla__UUT.sync_gen.o_vcnt [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31623 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31624 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31625 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31626 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31627 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31628 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31629 (SB_DFF): \pantalla__UUT.sync_gen.o_hcnt [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31740 (SB_DFF): \dbgSerialInt.UART_TX.bclk.divcounter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31741 (SB_DFF): \dbgSerialInt.UART_TX.bclk.divcounter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31742 (SB_DFF): \dbgSerialInt.UART_TX.bclk.divcounter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31743 (SB_DFF): \dbgSerialInt.UART_TX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31744 (SB_DFF): \dbgSerialInt.UART_TX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31745 (SB_DFF): \dbgSerialInt.UART_TX.bclk.divcounter [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31746 (SB_DFF): \dbgSerialInt.UART_TX.bclk.divcounter [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31813 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.bitadr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31814 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.bitadr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31815 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.bitadr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31816 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.bitadr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31817 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.bitadr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31812 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.bitadr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31818 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.bitadr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31820 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31821 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31822 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31823 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31824 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31825 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31826 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31827 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31828 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31829 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31830 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31831 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31819 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31832 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.interval [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31838 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.lb4 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31839 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.lb4 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31837 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.lb4 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31840 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.lb4 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31842 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.timing [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31841 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.timing [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31843 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.timing [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31863 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.sb [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31864 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.sb [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31865 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.sb [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31866 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.sb [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31867 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.sb [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31868 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.sb [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31862 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.sb [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31869 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.sb [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31871 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.wk [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31872 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.wk [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31873 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.wk [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31874 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.wk [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31875 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.wk [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31876 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.wk [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31870 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.wk [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31877 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.wk [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31878 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.mbit [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31882 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.dmis = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31883 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.nak = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31884 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.cond = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31885 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.um = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31886 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.up = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31887 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.inst_ready = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31879 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.mbit [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$28916 (SB_DFF): \UART_TX.bclk.divcounter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19942 (SB_DFFE): \RV32I.pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31912 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31913 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31914 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31915 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31916 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31917 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31918 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31919 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31920 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31921 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31922 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31923 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31911 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31924 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31926 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31927 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31925 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31928 (SB_DFF): \USB_KBRD_MOUSE.usb.ukp.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31930 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31931 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31932 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31933 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31934 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$31935 (SB_DFFE): \USB_KBRD_MOUSE.usb.ukp.data [6] = 0

18.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in RVleon.
  Merging $auto$simplemap.cc:277:simplemap_mux$16133 (A=\RV32I.EM_rs2Data [4], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16156 (A=\DatatoWrite [19], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16109 (A=\DatatoWrite [12], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16083 (A=\DatatoWrite [26], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16136 (A=\RV32I.EM_rs2Data [7], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23571 (A=\CACHE.instr [13], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23576 (A=\CACHE.instr [18], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23577 (A=\CACHE.instr [19], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23572 (A=\CACHE.instr [14], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23574 (A=\CACHE.instr [16], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23575 (A=\CACHE.instr [17], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23566 (A=\CACHE.instr [8], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23581 (A=\CACHE.instr [23], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23582 (A=\CACHE.instr [24], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23567 (A=\CACHE.instr [9], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23579 (A=\CACHE.instr [21], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23580 (A=\CACHE.instr [22], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23569 (A=\CACHE.instr [11], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16011 (A=\DatatoWrite [16], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15994 (A=\RV32I.EM_rs2Data [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15991 (A=\RV32I.EM_rs2Data [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16017 (A=\DatatoWrite [22], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16052 (A=1'0, B=\UART_RX.data [1], S=\UART_RX.rcv) into $auto$simplemap.cc:420:simplemap_dff$17159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16053 (A=1'0, B=\UART_RX.data [2], S=\UART_RX.rcv) into $auto$simplemap.cc:420:simplemap_dff$17160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16054 (A=1'0, B=\UART_RX.data [3], S=\UART_RX.rcv) into $auto$simplemap.cc:420:simplemap_dff$17161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16055 (A=1'0, B=\UART_RX.data [4], S=\UART_RX.rcv) into $auto$simplemap.cc:420:simplemap_dff$17162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16056 (A=1'0, B=\UART_RX.data [5], S=\UART_RX.rcv) into $auto$simplemap.cc:420:simplemap_dff$17163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16057 (A=1'0, B=\UART_RX.data [6], S=\UART_RX.rcv) into $auto$simplemap.cc:420:simplemap_dff$17164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16051 (A=1'0, B=\UART_RX.data [0], S=\UART_RX.rcv) into $auto$simplemap.cc:420:simplemap_dff$17158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16064 (A=$procmux$1992_Y, B=1'1, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16058 (A=1'0, B=\UART_RX.data [7], S=\UART_RX.rcv) into $auto$simplemap.cc:420:simplemap_dff$17165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16130 (A=\RV32I.EM_rs2Data [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16131 (A=\RV32I.EM_rs2Data [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16132 (A=\RV32I.EM_rs2Data [3], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16134 (A=\RV32I.EM_rs2Data [5], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16135 (A=\RV32I.EM_rs2Data [6], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16129 (A=\RV32I.EM_rs2Data [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16106 (A=\DatatoWrite [9], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16107 (A=\DatatoWrite [10], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16108 (A=\DatatoWrite [11], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16105 (A=\DatatoWrite [8], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20388 (A=$techmap\RV32I.$procmux$1941_Y [25], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20389 (A=$techmap\RV32I.$procmux$1941_Y [26], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16153 (A=\DatatoWrite [16], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16084 (A=\DatatoWrite [27], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16085 (A=\DatatoWrite [28], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16086 (A=\DatatoWrite [29], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16087 (A=\DatatoWrite [30], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16081 (A=\DatatoWrite [24], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16088 (A=\DatatoWrite [31], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$33692 (A=1'0, B=$techmap$techmap\dbgSerialInt.$procmux$3190.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:441$17472_Y, S=$techmap$techmap\dbgSerialInt.$procmux$3190.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$17468_Y) into $auto$simplemap.cc:420:simplemap_dff$17312 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28712 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[3][15][0]$y$5893) into $auto$simplemap.cc:420:simplemap_dff$17587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16164 (A=\RV32I.EM_resultado [31], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16162 (A=\ram_valid, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17363 (A=\dbgSerialInt.dtm_dbyte [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$17315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17364 (A=\dbgSerialInt.dtm_dbyte [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$17316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17365 (A=\dbgSerialInt.dtm_dbyte [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$17317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$33678 (A=1'0, B=$techmap$techmap\dbgSerialInt.$procmux$3206.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:441$17472_Y, S=$techmap$techmap\dbgSerialInt.$procmux$3206.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$17468_Y) into $auto$simplemap.cc:420:simplemap_dff$17356 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14487 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25363 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16205 (A=$add$./RVleon.v:56$1070_Y [8], B=1'1, S=\Espera [8]) into $auto$simplemap.cc:420:simplemap_dff$17243 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17743 (A=\dbgSerialInt.dtm_data [1], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17747 (A=$techmap\dbgmodule.$procmux$3435_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17670 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17737 (A=$techmap\dbgmodule.$and$./Debugger/DebugModule.v:118$310_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17668 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17745 (A=$techmap\dbgmodule.$procmux$3440_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17671 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17749 (A=$techmap\dbgmodule.$procmux$3430_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17674 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17738 (A=$techmap\dbgmodule.$and$./Debugger/DebugModule.v:164$320_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17753 (A=$techmap\dbgmodule.$and$./Debugger/DebugModule.v:188$335_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17676 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17752 (A=$techmap\dbgmodule.$or$./Debugger/DebugModule.v:186$330_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17677 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17751 (A=$techmap\dbgmodule.$and$./Debugger/DebugModule.v:184$328_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17678 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17754 (A=\dbgSerialInt.dtm_data [0], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17756 (A=$techmap\dbgmodule.$procmux$3411_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17680 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17761 (A=$techmap\dbgmodule.$procmux$3398_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17681 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17767 (A=$techmap\dbgmodule.$procmux$3385_Y [1], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17768 (A=$techmap\dbgmodule.$procmux$3385_Y [2], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17769 (A=$techmap\dbgmodule.$procmux$3385_Y [3], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17770 (A=$techmap\dbgmodule.$procmux$3385_Y [4], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17771 (A=$techmap\dbgmodule.$procmux$3385_Y [5], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17772 (A=$techmap\dbgmodule.$procmux$3385_Y [6], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17773 (A=$techmap\dbgmodule.$procmux$3385_Y [7], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17774 (A=$techmap\dbgmodule.$procmux$3385_Y [8], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17775 (A=$techmap\dbgmodule.$procmux$3385_Y [9], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17776 (A=$techmap\dbgmodule.$procmux$3385_Y [10], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17777 (A=$techmap\dbgmodule.$procmux$3385_Y [11], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17693 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17778 (A=$techmap\dbgmodule.$procmux$3385_Y [12], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17779 (A=$techmap\dbgmodule.$procmux$3385_Y [13], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17780 (A=$techmap\dbgmodule.$procmux$3385_Y [14], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17781 (A=$techmap\dbgmodule.$procmux$3385_Y [15], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17697 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17782 (A=$techmap\dbgmodule.$procmux$3385_Y [16], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17783 (A=$techmap\dbgmodule.$procmux$3385_Y [17], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17699 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17784 (A=$techmap\dbgmodule.$procmux$3385_Y [18], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17700 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17785 (A=$techmap\dbgmodule.$procmux$3385_Y [19], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17701 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17786 (A=$techmap\dbgmodule.$procmux$3385_Y [20], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17702 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17787 (A=$techmap\dbgmodule.$procmux$3385_Y [21], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17703 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17788 (A=$techmap\dbgmodule.$procmux$3385_Y [22], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17704 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17789 (A=$techmap\dbgmodule.$procmux$3385_Y [23], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17705 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17790 (A=$techmap\dbgmodule.$procmux$3385_Y [24], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17791 (A=$techmap\dbgmodule.$procmux$3385_Y [25], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17792 (A=$techmap\dbgmodule.$procmux$3385_Y [26], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17708 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17793 (A=$techmap\dbgmodule.$procmux$3385_Y [27], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17794 (A=$techmap\dbgmodule.$procmux$3385_Y [28], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17795 (A=$techmap\dbgmodule.$procmux$3385_Y [29], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17796 (A=$techmap\dbgmodule.$procmux$3385_Y [30], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17766 (A=$techmap\dbgmodule.$procmux$3385_Y [0], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17682 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17797 (A=$techmap\dbgmodule.$procmux$3385_Y [31], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17868 (A=\dbgSerialInt.dtm_data [19], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17866 (A=\dbgSerialInt.dtm_data [16], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17864 (A=\dbgSerialInt.dtm_data [17], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17862 (A=$techmap\dbgmodule.$eq$./Debugger/DebugModule.v:270$353_Y, B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17892 (A=\dbgmodule.cmd_nxtstate [1], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17735 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17891 (A=\dbgmodule.cmd_nxtstate [0], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17734 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25639 (A=$techmap$techmap\CACHE.$procmux$3825.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:441$17472_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$25616 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21497 (A=\dbgmodule.data0 [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20374 (A=$techmap\RV32I.$procmux$1941_Y [11], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16082 (A=\DatatoWrite [25], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16160 (A=\DatatoWrite [23], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16159 (A=\DatatoWrite [22], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16018 (A=\DatatoWrite [23], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20372 (A=$techmap\RV32I.$procmux$1941_Y [9], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20364 (A=\RV32I.E_JumpAddr [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16158 (A=\DatatoWrite [21], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20365 (A=$techmap\RV32I.$procmux$1941_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20368 (A=$techmap\RV32I.$procmux$1941_Y [5], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20380 (A=$techmap\RV32I.$procmux$1941_Y [17], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20371 (A=$techmap\RV32I.$procmux$1941_Y [8], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32615 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20369 (A=$techmap\RV32I.$procmux$1941_Y [6], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19933 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20379 (A=$techmap\RV32I.$procmux$1941_Y [16], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16742 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24963 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20382 (A=$techmap\RV32I.$procmux$1941_Y [19], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20367 (A=$techmap\RV32I.$procmux$1941_Y [4], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20363 (A=\RV32I.E_JumpAddr [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20950 (A=$techmap\RV32I.$procmux$1673_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20947 (A=$techmap\RV32I.$procmux$1680_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20944 (A=$techmap\RV32I.$procmux$1687_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20941 (A=$techmap\RV32I.$procmux$1694_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20938 (A=$techmap\RV32I.$procmux$1701_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20935 (A=$techmap\RV32I.$procmux$1708_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20932 (A=$techmap\RV32I.$procmux$1715_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20929 (A=$techmap\RV32I.$procmux$1722_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20926 (A=$techmap\RV32I.$procmux$1729_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20923 (A=$techmap\RV32I.$procmux$1736_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20920 (A=$techmap\RV32I.$procmux$1743_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20917 (A=$techmap\RV32I.$procmux$1750_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20914 (A=$techmap\RV32I.$procmux$1757_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20911 (A=$techmap\RV32I.$procmux$1764_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20908 (A=$techmap\RV32I.$procmux$1771_Y, B=1'1, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23570 (A=\CACHE.instr [12], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16013 (A=\DatatoWrite [18], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16016 (A=\DatatoWrite [21], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23565 (A=\CACHE.instr [7], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16014 (A=\DatatoWrite [19], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16015 (A=\DatatoWrite [20], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16012 (A=\DatatoWrite [17], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23578 (A=\CACHE.instr [20], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23573 (A=\CACHE.instr [15], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20394 (A=$techmap\RV32I.$procmux$1941_Y [31], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20393 (A=$techmap\RV32I.$procmux$1941_Y [30], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20392 (A=$techmap\RV32I.$procmux$1941_Y [29], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20391 (A=$techmap\RV32I.$procmux$1941_Y [28], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20390 (A=$techmap\RV32I.$procmux$1941_Y [27], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16157 (A=\DatatoWrite [20], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25438 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[14][15][0]$y$6959) into $auto$simplemap.cc:420:simplemap_dff$15499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20366 (A=$techmap\RV32I.$procmux$1941_Y [3], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16155 (A=\DatatoWrite [18], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20386 (A=$techmap\RV32I.$procmux$1941_Y [23], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20385 (A=$techmap\RV32I.$procmux$1941_Y [22], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16110 (A=\DatatoWrite [13], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20376 (A=$techmap\RV32I.$procmux$1941_Y [13], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19940 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23589 (A=\CACHE.instr [31], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$20059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20525 (A=$techmap\RV32I.$procmux$1927_Y [0], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20536 (A=$techmap\RV32I.$procmux$1927_Y [11], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21141 (A=$techmap\RV32I.$procmux$1593_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21138 (A=$techmap\RV32I.$procmux$1600_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20094 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21135 (A=$techmap\RV32I.$procmux$1607_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21132 (A=$techmap\RV32I.$procmux$1614_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21129 (A=$techmap\RV32I.$procmux$1621_Y, B=1'1, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21268 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [31], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21277 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [40], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21295 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [58], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20526 (A=$techmap\RV32I.$procmux$1927_Y [1], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21404 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [39], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21402 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [37], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21400 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [35], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21399 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [34], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21397 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [32], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21395 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [30], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16154 (A=\DatatoWrite [17], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20528 (A=$techmap\RV32I.$procmux$1927_Y [3], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21286 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [49], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20535 (A=\RV32I.FD_instr [30], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20534 (A=\RV32I.FD_instr [29], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20533 (A=\RV32I.FD_instr [28], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20532 (A=\RV32I.FD_instr [27], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20531 (A=\RV32I.FD_instr [26], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20530 (A=\RV32I.FD_instr [25], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21234 (A=$techmap\RV32I.$procmux$1552_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21231 (A=$techmap\RV32I.$procmux$1559_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21228 (A=\RV32I.EM_nop, B=1'1, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20529 (A=$techmap\RV32I.$procmux$1927_Y [4], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20527 (A=$techmap\RV32I.$procmux$1927_Y [2], B=1'0, S=\RV32I.D_isUpper) into $auto$simplemap.cc:420:simplemap_dff$20030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23568 (A=\CACHE.instr [10], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$19984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16112 (A=\DatatoWrite [15], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16111 (A=\DatatoWrite [14], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$17182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21389 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [24], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21390 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [25], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21388 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [23], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21392 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [27], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21387 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [22], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21394 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [29], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21386 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [21], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21396 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [31], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21391 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [26], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21401 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [36], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21385 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [20], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21403 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [38], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21384 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [19], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21405 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [40], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21383 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [18], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21398 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [33], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21412 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [47], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21238 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21427 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [62], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21246 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [9], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21247 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [10], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21248 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [11], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21249 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [12], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20303 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21250 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [13], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21251 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [14], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21258 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [21], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21259 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [22], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21409 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [44], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21407 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [42], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21367 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21393 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [28], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21369 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [4], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21366 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21368 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [3], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21382 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [17], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21381 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [16], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21406 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [41], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21260 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [23], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21261 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [24], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21262 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [25], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21263 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [26], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21278 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [41], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21265 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [28], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20319 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21280 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [43], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21281 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [44], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21282 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [45], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21283 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [46], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21284 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [47], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21285 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [48], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21287 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [50], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21288 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [51], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21289 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [52], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20343 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21290 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [53], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21291 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [54], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21292 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [55], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21371 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [6], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21426 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [61], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21245 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [8], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21365 (A=$auto$simplemap.cc:309:simplemap_lut$77971, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21428 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [63], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21239 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21503 (A=$techmap\RV32I.$procmux$1517_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21502 (A=\dbgmodule.dm_haltreq_sticky, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21299 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [62], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21297 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [60], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21294 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [57], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21425 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [60], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21423 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [58], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21421 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [56], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21419 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [54], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21417 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [52], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21415 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [50], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21279 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [42], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21276 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [39], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21274 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [37], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21272 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [35], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21270 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [33], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21267 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [30], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21413 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [48], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21411 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [46], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21380 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [15], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20242 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21408 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [43], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21379 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [14], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20241 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21410 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [45], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21257 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [20], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21264 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [27], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20318 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21256 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [19], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21266 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [29], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21255 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [18], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21269 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [32], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21254 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [17], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21271 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [34], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21253 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [16], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21273 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [36], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21252 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [15], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21275 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [38], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21378 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [13], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21370 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [5], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21377 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [12], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21414 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [49], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21376 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [11], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21416 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [51], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21375 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [10], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21418 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [53], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21374 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [9], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21420 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [55], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21373 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [8], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21422 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [57], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21372 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [7], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21424 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:591$1444_Y [59], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21244 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [7], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20298 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21293 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [56], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21243 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [6], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21296 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [59], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21242 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [5], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21298 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [61], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21241 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [4], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21237 (A=$auto$simplemap.cc:309:simplemap_lut$77952, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21496 (A=\RV32I.dbg_deActdbgmode, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20355 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21493 (A=$techmap\RV32I.$procmux$1537_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21300 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [63], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21240 (A=$techmap\RV32I.$add$./Procesador/CoreLeon.v:589$1443_Y [3], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21501 (A=$techmap\RV32I.$procmux$1517_Y [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21499 (A=\dbgmodule.data0 [15], B=1'1, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$20361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28678 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[0][15][0]$y$5567) into $auto$simplemap.cc:420:simplemap_dff$23753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20373 (A=$techmap\RV32I.$procmux$1941_Y [10], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19937 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17627 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23755 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17628 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23756 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17629 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23757 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17630 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23758 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17631 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23759 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17632 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23760 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17633 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23761 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17634 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23762 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17635 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23763 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17636 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23764 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17637 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23765 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17638 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23766 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17639 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23767 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17640 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23768 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17641 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23769 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17642 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23770 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17643 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23771 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17644 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23772 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17645 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23773 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17646 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23774 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17647 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23775 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17648 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23776 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17649 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23777 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17650 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23778 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17651 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23779 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17652 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23780 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17653 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23781 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17654 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23782 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17655 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23783 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17656 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23784 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17626 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23754 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17657 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[0][31][0]$y$7533) into $auto$simplemap.cc:420:simplemap_dff$23785 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23970 (A=$techmap$techmap\flash.$procmux$4027.$and$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:434$17470_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$23952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23955 (A=$techmap$techmap\flash.$procmux$4035.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:441$23966_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$23953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23956 (A=$techmap$techmap\flash.$procmux$4035.$reduce_or$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:441$23967_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$23954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25521 (A=1'0, B=\RV32I.Wb_rdData [1], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24385 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25522 (A=1'0, B=\RV32I.Wb_rdData [2], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24386 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25523 (A=1'0, B=\RV32I.Wb_rdData [3], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24387 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25524 (A=1'0, B=\RV32I.Wb_rdData [4], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24388 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25525 (A=1'0, B=\RV32I.Wb_rdData [5], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24389 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25526 (A=1'0, B=\RV32I.Wb_rdData [6], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24390 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25527 (A=1'0, B=\RV32I.Wb_rdData [7], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24391 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25528 (A=1'0, B=\RV32I.Wb_rdData [8], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24392 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25529 (A=1'0, B=\RV32I.Wb_rdData [9], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24393 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25530 (A=1'0, B=\RV32I.Wb_rdData [10], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24394 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25531 (A=1'0, B=\RV32I.Wb_rdData [11], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24395 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25532 (A=1'0, B=\RV32I.Wb_rdData [12], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24396 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25533 (A=1'0, B=\RV32I.Wb_rdData [13], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24397 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25534 (A=1'0, B=\RV32I.Wb_rdData [14], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24398 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25535 (A=1'0, B=\RV32I.Wb_rdData [15], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24399 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25536 (A=1'0, B=\RV32I.Wb_rdData [16], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24400 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25537 (A=1'0, B=\RV32I.Wb_rdData [17], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24401 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25538 (A=1'0, B=\RV32I.Wb_rdData [18], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24402 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25539 (A=1'0, B=\RV32I.Wb_rdData [19], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24403 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25540 (A=1'0, B=\RV32I.Wb_rdData [20], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24404 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25541 (A=1'0, B=\RV32I.Wb_rdData [21], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24405 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25542 (A=1'0, B=\RV32I.Wb_rdData [22], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24406 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25543 (A=1'0, B=\RV32I.Wb_rdData [23], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24407 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25544 (A=1'0, B=\RV32I.Wb_rdData [24], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24408 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25545 (A=1'0, B=\RV32I.Wb_rdData [25], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24409 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25546 (A=1'0, B=\RV32I.Wb_rdData [26], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24410 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25547 (A=1'0, B=\RV32I.Wb_rdData [27], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24411 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25548 (A=1'0, B=\RV32I.Wb_rdData [28], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24412 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25549 (A=1'0, B=\RV32I.Wb_rdData [29], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24413 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25550 (A=1'0, B=\RV32I.Wb_rdData [30], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24414 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25520 (A=1'0, B=\RV32I.Wb_rdData [0], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24384 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25551 (A=1'0, B=\RV32I.Wb_rdData [31], S=$auto$rtlil.cc:1866:ReduceOr$4853) into $auto$simplemap.cc:420:simplemap_dff$24415 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14553 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24417 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14554 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24418 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14555 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24419 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14556 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24420 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14557 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24421 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14558 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24422 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14559 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24423 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14560 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24424 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14561 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24425 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14562 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24426 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14563 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24427 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14564 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24428 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14565 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24429 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14566 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24430 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14567 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24431 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14568 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24432 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14569 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24433 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14570 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24434 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14571 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24435 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14572 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24436 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14573 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24437 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14574 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24438 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14575 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24439 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14576 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24440 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14577 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24441 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14578 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24442 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14579 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24443 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14580 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24444 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14581 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24445 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14582 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24446 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14552 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24416 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14583 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[30][31][0]$y$13441) into $auto$simplemap.cc:420:simplemap_dff$24447 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15693 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24449 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15694 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24450 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15695 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24451 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15696 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24452 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15697 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24453 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15698 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24454 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15699 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24455 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15700 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24456 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15701 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24457 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15702 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24458 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15703 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24459 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15704 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24460 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15705 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24461 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15706 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24462 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15707 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24463 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15708 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24464 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15709 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24465 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15710 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24466 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15711 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24467 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15712 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24468 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15713 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24469 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15714 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24470 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15715 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24471 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15716 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24472 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15717 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24473 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15718 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24474 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15719 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24475 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15720 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24476 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15721 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24477 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15722 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24478 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15692 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24448 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15723 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[29][31][0]$y$13249) into $auto$simplemap.cc:420:simplemap_dff$24479 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14668 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24481 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14669 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24482 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14670 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24483 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14671 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24484 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14672 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24485 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14673 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24486 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14674 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24487 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14675 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24488 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14676 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24489 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14677 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24490 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14678 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24491 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14679 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24492 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14680 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24493 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14681 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24494 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14682 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24495 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14683 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24496 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14684 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24497 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14685 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24498 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14686 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24499 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14687 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24500 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14688 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24501 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14689 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24502 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14690 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24503 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14691 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24504 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14692 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24505 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14693 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24506 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14694 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24507 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14695 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24508 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14696 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24509 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14697 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24510 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14667 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24480 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14698 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[28][31][0]$y$13057) into $auto$simplemap.cc:420:simplemap_dff$24511 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15809 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24513 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15810 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24514 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15811 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24515 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15812 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24516 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15813 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24517 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15814 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24518 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15815 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24519 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15816 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24520 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15817 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24521 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15818 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24522 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15819 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24523 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15820 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24524 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15821 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24525 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15822 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24526 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15823 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24527 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15824 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24528 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15825 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24529 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15826 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24530 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15827 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24531 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15828 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24532 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15829 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24533 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15830 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24534 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15831 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24535 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15832 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24536 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15833 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24537 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15834 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24538 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15835 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24539 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15836 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24540 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15837 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24541 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15838 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24542 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15808 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24512 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15839 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[27][31][0]$y$12847) into $auto$simplemap.cc:420:simplemap_dff$24543 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14967 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24547 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14968 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24548 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14969 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24549 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14970 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24550 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14971 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24551 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14972 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24552 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14973 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24553 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14974 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24554 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14975 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24555 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14976 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24556 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14977 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24557 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14978 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24558 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14979 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24559 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14980 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24560 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14981 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24561 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14982 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24562 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14983 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24563 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14984 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24564 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14985 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24565 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14986 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24566 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14987 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24567 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14988 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24568 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14989 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24569 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14990 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24570 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14991 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24571 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14992 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24572 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14993 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24573 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14994 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24574 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14995 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24575 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14996 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24576 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14966 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24546 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14997 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[26][31][0]$y$12655) into $auto$simplemap.cc:420:simplemap_dff$24577 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16306 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24579 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16307 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24580 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16308 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24581 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16309 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24582 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16310 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24583 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16311 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24584 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16312 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24585 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16313 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24586 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16314 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24587 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16315 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24588 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16316 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24589 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16317 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24590 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16318 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24591 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16319 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24592 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16320 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24593 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16321 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24594 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16322 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24595 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16323 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24596 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16324 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24597 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16325 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24598 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16326 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24599 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16327 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24600 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16328 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24601 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16329 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24602 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16330 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24603 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16331 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24604 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16332 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24605 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16333 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24606 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16334 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24607 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16335 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24608 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16305 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24578 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16336 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[25][31][0]$y$12463) into $auto$simplemap.cc:420:simplemap_dff$24609 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14899 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24611 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14900 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24612 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14901 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24613 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14902 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24614 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14903 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24615 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14904 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24616 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14905 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24617 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14906 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24618 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14907 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24619 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14908 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24620 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14909 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24621 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14910 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24622 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14911 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24623 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14912 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24624 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14913 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24625 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14914 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24626 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14915 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24627 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14916 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24628 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14917 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24629 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14918 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24630 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14919 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24631 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14920 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24632 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14921 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24633 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14922 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24634 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14923 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24635 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14924 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24636 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14925 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24637 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14926 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24638 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14927 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24639 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14928 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24640 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14898 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24610 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14929 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[24][31][0]$y$12271) into $auto$simplemap.cc:420:simplemap_dff$24641 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16240 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24643 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16241 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24644 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16242 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24645 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16243 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24646 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16244 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24647 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16245 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24648 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16246 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24649 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16247 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24650 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16248 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24651 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16249 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24652 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16250 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24653 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16251 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24654 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16252 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24655 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16253 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24656 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16254 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24657 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16255 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24658 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16256 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24659 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16257 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24660 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16258 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24661 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16259 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24662 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16260 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24663 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16261 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24664 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16262 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24665 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16263 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24666 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16264 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24667 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16265 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24668 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16266 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24669 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16267 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24670 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16268 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24671 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16269 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24672 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16239 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24642 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16270 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[23][31][0]$y$12059) into $auto$simplemap.cc:420:simplemap_dff$24673 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16340 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24675 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16341 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24676 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16342 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24677 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16343 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24678 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16344 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24679 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16345 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24680 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16346 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24681 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16347 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24682 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16348 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24683 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16349 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24684 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16350 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24685 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16351 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24686 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16352 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24687 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16353 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24688 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16354 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24689 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16355 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24690 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16356 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24691 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16357 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24692 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16358 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24693 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16359 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24694 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16360 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24695 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16361 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24696 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16362 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24697 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16363 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24698 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16364 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24699 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16365 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24700 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16366 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24701 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16367 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24702 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16368 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24703 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16369 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24704 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16339 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24674 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16370 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[22][31][0]$y$11867) into $auto$simplemap.cc:420:simplemap_dff$24705 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16374 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24707 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16375 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24708 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16376 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24709 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16377 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24710 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16378 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24711 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16379 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24712 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16380 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24713 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16381 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24714 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16382 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24715 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16383 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24716 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16384 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24717 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16385 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24718 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16386 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24719 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16387 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24720 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16388 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24721 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16389 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24722 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16390 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24723 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16391 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24724 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16392 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24725 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16393 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24726 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16394 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24727 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16395 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24728 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16396 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24729 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16397 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24730 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16398 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24731 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16399 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24732 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16400 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24733 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16401 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24734 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16402 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24735 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16403 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24736 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16373 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24706 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16404 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[21][31][0]$y$11675) into $auto$simplemap.cc:420:simplemap_dff$24737 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16442 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24739 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16443 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24740 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16444 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24741 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16445 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24742 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16446 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24743 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16447 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24744 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16448 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24745 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16449 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24746 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16450 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24747 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16451 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24748 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16452 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24749 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16453 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24750 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16454 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24751 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16455 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24752 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16456 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24753 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16457 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24754 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16458 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24755 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16459 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24756 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16460 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24757 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16461 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24758 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16462 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24759 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16463 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24760 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16464 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24761 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16465 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24762 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16466 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24763 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16467 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24764 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16468 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24765 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16469 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24766 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16470 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24767 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16471 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24768 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16441 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24738 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16472 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[20][31][0]$y$11483) into $auto$simplemap.cc:420:simplemap_dff$24769 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14767 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24771 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14768 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24772 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14769 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24773 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14770 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24774 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14771 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24775 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14772 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24776 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14773 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24777 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14774 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24778 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14775 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24779 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14776 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24780 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14777 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24781 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14778 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24782 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14779 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24783 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14780 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24784 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14781 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24785 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14782 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24786 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14783 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24787 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14784 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24788 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14785 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24789 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14786 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24790 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14787 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24791 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14788 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24792 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14789 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24793 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14790 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24794 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14791 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24795 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14792 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24796 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14793 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24797 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14794 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24798 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14795 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24799 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14796 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24800 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14766 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24770 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14797 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[19][31][0]$y$11273) into $auto$simplemap.cc:420:simplemap_dff$24801 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16408 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24803 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16409 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24804 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16410 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24805 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16411 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24806 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16412 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24807 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16413 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24808 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16414 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24809 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16415 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24810 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16416 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24811 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16417 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24812 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16418 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24813 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16419 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24814 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16420 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24815 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16421 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24816 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16422 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24817 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16423 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24818 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16424 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24819 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16425 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24820 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16426 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24821 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16427 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24822 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16428 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24823 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16429 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24824 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16430 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24825 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16431 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24826 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16432 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24827 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16433 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24828 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16434 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24829 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16435 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24830 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16436 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24831 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16437 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24832 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16407 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24802 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16438 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[18][31][0]$y$11081) into $auto$simplemap.cc:420:simplemap_dff$24833 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16541 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24835 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16542 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24836 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16543 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24837 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16544 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24838 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16545 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24839 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16546 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24840 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16547 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24841 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16548 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24842 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16549 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24843 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16550 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24844 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16551 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24845 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16552 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24846 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16553 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24847 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16554 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24848 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16555 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24849 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16556 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24850 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16557 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24851 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16558 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24852 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16559 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24853 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16560 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24854 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16561 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24855 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16562 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24856 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16563 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24857 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16564 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24858 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16565 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24859 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16566 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24860 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16567 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24861 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16568 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24862 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16569 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24863 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16570 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24864 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16540 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24834 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16571 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[17][31][0]$y$10889) into $auto$simplemap.cc:420:simplemap_dff$24865 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16607 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24867 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16608 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24868 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16609 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24869 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16610 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24870 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16611 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24871 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16612 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24872 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16613 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24873 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16614 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24874 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16615 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24875 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16616 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24876 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16617 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24877 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16618 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24878 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16619 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24879 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16620 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24880 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16621 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24881 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16622 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24882 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16623 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24883 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16624 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24884 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16625 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24885 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16626 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24886 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16627 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24887 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16628 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24888 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16629 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24889 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16630 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24890 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16631 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24891 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16632 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24892 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16633 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24893 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16634 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24894 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16635 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24895 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16636 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24896 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16606 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24866 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16637 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[16][31][0]$y$10697) into $auto$simplemap.cc:420:simplemap_dff$24897 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16676 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24900 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16677 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24901 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16678 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24902 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16679 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24903 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16680 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24904 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16681 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24905 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16682 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24906 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16683 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24907 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16684 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24908 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16685 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24909 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16686 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24910 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16687 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24911 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16688 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24912 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16689 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24913 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16690 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24914 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16691 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24915 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16692 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24916 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16693 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24917 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16694 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24918 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16695 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24919 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16696 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24920 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16697 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24921 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16698 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24922 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16699 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24923 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16700 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24924 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16701 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24925 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16702 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24926 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16703 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24927 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16704 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24928 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16705 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24929 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16675 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24899 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16706 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[15][31][0]$y$10483) into $auto$simplemap.cc:420:simplemap_dff$24930 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16643 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24932 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16644 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24933 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16645 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24934 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16646 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24935 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16647 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24936 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16648 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24937 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16649 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24938 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16650 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24939 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16651 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24940 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16652 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24941 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16653 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24942 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16654 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24943 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16655 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24944 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16656 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24945 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16657 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24946 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16658 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24947 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16659 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24948 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16660 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24949 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16661 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24950 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16662 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24951 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16663 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24952 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16664 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24953 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16665 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24954 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16666 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24955 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16667 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24956 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16668 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24957 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16669 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24958 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16670 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24959 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16671 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24960 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16672 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24961 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16642 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24931 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16673 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[14][31][0]$y$10291) into $auto$simplemap.cc:420:simplemap_dff$24962 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16743 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24964 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16744 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24965 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16745 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24966 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16746 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24967 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16747 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24968 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16748 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24969 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16749 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24970 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16750 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24971 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16751 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24972 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16752 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24973 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16753 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24974 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16754 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24975 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16755 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24976 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16756 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24977 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16757 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24978 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16758 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24979 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16759 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24980 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16760 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24981 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16761 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24982 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16762 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24983 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16763 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24984 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16764 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24985 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16765 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24986 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16766 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24987 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16767 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24988 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16768 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24989 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16769 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24990 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16770 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24991 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16771 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24992 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16772 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24993 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20383 (A=$techmap\RV32I.$procmux$1941_Y [20], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16773 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[13][31][0]$y$10099) into $auto$simplemap.cc:420:simplemap_dff$24994 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14419 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$24996 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14420 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$24997 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14421 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$24998 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14422 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$24999 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14423 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25000 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14424 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25001 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14425 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25002 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14426 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25003 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14427 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25004 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14428 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25005 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14429 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25006 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14430 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25007 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14431 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25008 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14432 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25009 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14433 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25010 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14434 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25011 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14435 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25012 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14436 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25013 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14437 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25014 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14438 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25015 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14439 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25016 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14440 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25017 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14441 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25018 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14442 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25019 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14443 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25020 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14444 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25021 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14445 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25022 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14446 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25023 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14447 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25024 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14448 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25025 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14418 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$24995 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14449 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[12][31][0]$y$9907) into $auto$simplemap.cc:420:simplemap_dff$25026 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16777 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25030 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16778 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25031 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16779 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25032 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16780 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25033 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16781 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25034 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16782 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25035 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16783 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25036 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16784 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25037 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16785 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25038 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16786 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25039 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16787 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25040 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16788 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25041 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16789 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25042 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16790 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25043 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16791 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25044 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16792 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25045 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16793 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25046 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16794 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25047 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16795 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25048 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16796 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25049 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16797 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25050 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16798 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25051 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16799 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25052 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16800 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25053 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16801 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25054 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16802 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25055 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16803 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25056 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16804 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25057 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16805 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25058 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16806 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25059 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16776 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25029 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16807 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[11][31][0]$y$9697) into $auto$simplemap.cc:420:simplemap_dff$25060 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14308 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25075 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14309 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25076 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14310 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25077 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14311 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25078 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14312 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25079 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14313 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25080 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14314 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25081 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14315 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25082 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14316 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25083 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14317 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25084 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14318 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25085 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14319 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25086 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14320 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25087 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14321 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25088 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14322 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25089 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14323 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25090 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14324 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25091 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14325 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25092 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14326 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25093 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14327 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25094 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14328 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25095 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14329 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25096 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14330 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25097 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14331 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25098 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14332 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25099 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14333 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25100 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14334 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25101 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14335 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25102 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14336 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25103 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14337 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25104 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14307 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25074 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14338 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[10][31][0]$y$9505) into $auto$simplemap.cc:420:simplemap_dff$25105 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16875 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25107 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16876 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25108 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16877 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25109 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16878 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25110 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16879 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25111 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16880 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25112 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16881 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25113 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16882 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25114 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16883 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25115 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16884 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25116 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16885 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25117 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16886 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25118 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16887 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25119 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16888 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25120 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16889 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25121 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16890 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25122 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16891 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25123 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16892 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25124 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16893 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25125 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16894 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25126 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16895 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25127 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16896 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25128 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16897 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25129 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16898 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25130 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16899 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25131 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16900 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25132 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16901 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25133 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16902 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25134 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16903 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25135 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16904 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25136 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16874 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25106 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16905 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[9][31][0]$y$9313) into $auto$simplemap.cc:420:simplemap_dff$25137 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14176 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25139 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14177 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25140 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14178 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25141 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14179 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25142 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14180 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25143 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14181 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25144 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14182 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25145 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14183 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25146 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14184 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25147 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14185 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25148 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14186 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25149 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14187 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25150 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14188 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25151 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14189 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25152 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14190 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25153 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14191 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25154 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14192 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25155 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14193 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25156 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14194 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25157 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14195 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25158 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14196 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25159 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14197 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25160 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14198 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25161 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14199 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25162 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14200 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25163 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14201 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25164 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14202 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25165 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14203 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25166 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14204 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25167 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14205 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25168 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14175 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25138 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14206 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[8][31][0]$y$9121) into $auto$simplemap.cc:420:simplemap_dff$25169 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16841 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25172 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16842 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25173 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16843 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25174 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16844 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25175 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16845 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25176 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16846 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25177 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16847 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25178 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16848 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25179 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16849 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25180 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16850 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25181 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16851 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25182 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16852 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25183 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16853 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25184 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16854 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25185 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16855 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25186 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16856 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25187 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16857 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25188 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16858 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25189 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16859 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25190 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16860 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25191 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16861 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25192 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16862 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25193 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16863 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25194 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16864 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25195 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16865 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25196 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16866 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25197 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16867 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25198 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16868 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25199 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16869 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25200 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16870 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25201 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16840 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25171 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16871 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[7][31][0]$y$8907) into $auto$simplemap.cc:420:simplemap_dff$25202 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16941 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25204 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16942 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25205 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16943 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25206 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16944 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25207 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16945 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25208 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16946 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25209 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16947 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25210 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16948 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25211 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16949 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25212 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16950 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25213 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16951 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25214 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16952 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25215 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16953 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25216 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16954 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25217 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16955 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25218 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16956 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25219 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16957 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25220 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16958 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25221 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16959 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25222 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16960 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25223 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16961 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25224 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16962 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25225 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16963 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25226 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16964 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25227 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16965 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25228 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16966 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25229 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16967 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25230 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16968 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25231 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16969 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25232 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16970 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25233 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16940 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25203 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16971 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[6][31][0]$y$8715) into $auto$simplemap.cc:420:simplemap_dff$25234 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17007 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25236 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17008 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25237 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17009 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25238 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17010 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25239 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17011 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25240 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17012 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25241 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17013 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25242 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17014 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25243 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17015 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25244 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17016 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25245 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17017 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25246 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17018 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25247 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17019 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25248 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17020 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25249 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17021 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25250 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17022 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25251 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17023 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25252 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17024 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25253 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17025 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25254 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17026 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25255 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17027 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25256 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17028 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25257 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17029 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25258 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17030 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25259 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17031 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25260 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17032 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25261 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17033 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25262 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17034 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25263 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17035 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25264 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17036 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25265 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17006 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25235 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17037 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[5][31][0]$y$8523) into $auto$simplemap.cc:420:simplemap_dff$25266 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14141 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25268 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14142 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25269 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14143 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25270 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14144 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25271 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14145 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25272 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14146 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25273 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14147 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25274 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14148 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25275 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14149 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25276 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14150 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25277 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14151 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25278 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14152 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25279 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14153 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25280 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14154 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25281 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14155 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25282 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14156 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25283 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14157 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25284 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14158 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25285 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14159 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25286 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14160 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25287 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14161 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25288 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14162 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25289 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14163 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25290 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14164 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25291 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14165 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25292 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14166 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25293 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14167 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25294 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14168 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25295 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14169 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25296 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14170 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25297 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14140 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25267 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14171 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[4][31][0]$y$8331) into $auto$simplemap.cc:420:simplemap_dff$25298 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14108 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25300 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14109 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25301 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14110 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25302 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14111 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25303 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14112 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25304 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14113 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25305 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14114 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25306 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14115 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25307 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14116 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25308 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14117 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25309 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14118 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25310 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14119 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25311 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14120 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25312 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14121 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25313 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14122 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25314 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14123 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25315 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14124 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25316 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14125 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25317 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14126 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25318 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14127 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25319 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14128 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25320 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14129 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25321 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14130 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25322 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14131 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25323 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14132 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25324 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14133 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25325 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14134 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25326 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14135 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25327 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14136 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25328 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14137 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25329 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14107 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25299 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14138 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[3][31][0]$y$8119) into $auto$simplemap.cc:420:simplemap_dff$25330 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27185 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25332 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27186 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25333 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27187 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25334 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27188 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25335 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27189 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25336 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27190 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25337 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27191 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25338 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27192 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25339 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27193 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25340 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27194 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25341 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27195 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25342 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27196 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25343 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27197 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25344 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27198 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25345 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27199 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25346 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27200 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25347 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27201 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25348 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27202 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25349 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27203 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25350 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27204 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25351 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27205 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25352 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27206 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25353 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27207 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25354 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27208 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25355 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27209 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25356 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27210 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25357 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27211 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25358 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27212 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25359 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27213 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25360 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27214 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25361 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27184 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [0], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25331 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27215 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[2][31][0]$y$7925) into $auto$simplemap.cc:420:simplemap_dff$25362 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14488 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [1], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25364 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14489 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [2], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25365 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14490 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [3], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25366 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14491 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [4], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25367 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14492 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [5], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25368 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14493 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [6], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25369 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14494 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [7], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25370 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14495 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [8], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25371 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14496 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [9], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25372 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14497 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [10], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25373 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14498 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [11], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25374 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14499 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [12], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25375 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14500 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [13], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25376 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14501 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [14], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25377 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14502 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [15], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25378 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14503 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [16], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25379 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14504 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [17], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25380 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14505 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [18], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25381 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14506 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [19], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25382 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14507 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [20], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25383 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14508 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [21], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25384 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14509 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [22], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25385 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14510 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [23], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25386 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14511 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [24], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25387 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14512 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [25], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25388 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14513 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [26], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25389 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14514 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [27], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25390 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14515 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [28], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25391 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14516 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [29], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25392 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14517 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [30], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25393 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14518 (A=1'0, B=$auto$rtlil.cc:1936:Mux$4857 [31], S=$memory\RV32I.reg32.WORKREG$wren[1][31][0]$y$7729) into $auto$simplemap.cc:420:simplemap_dff$25394 (SB_DFFNE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26375 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[12][15][0]$y$6767) into $auto$simplemap.cc:420:simplemap_dff$25568 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25956 (A=1'0, B=$techmap\UART_RX.$not$./Perifericos/uart.v:147$39_Y, S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$25925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25961 (A=1'0, B=$techmap\UART_RX.$sub$./Perifericos/uart.v:138$37_Y [1], S=$techmap\UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$25927 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25962 (A=1'1, B=$techmap\UART_RX.$sub$./Perifericos/uart.v:138$37_Y [2], S=$techmap\UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$25928 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25963 (A=1'0, B=$techmap\UART_RX.$sub$./Perifericos/uart.v:138$37_Y [3], S=$techmap\UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$25929 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25964 (A=1'1, B=$techmap\UART_RX.$sub$./Perifericos/uart.v:138$37_Y [4], S=$techmap\UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$25930 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25960 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$78066, S=$techmap\UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$25926 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25965 (A=1'1, B=$techmap\UART_RX.$sub$./Perifericos/uart.v:138$37_Y [5], S=$techmap\UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$25931 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25976 (A=$techmap\UART_RX.$add$./Perifericos/uart.v:173$48_Y [1], B=1'0, S=$techmap\UART_RX.$logic_or$./Perifericos/uart.v:170$47_Y) into $auto$simplemap.cc:420:simplemap_dff$25942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25977 (A=$techmap\UART_RX.$add$./Perifericos/uart.v:173$48_Y [2], B=1'0, S=$techmap\UART_RX.$logic_or$./Perifericos/uart.v:170$47_Y) into $auto$simplemap.cc:420:simplemap_dff$25943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25975 (A=$auto$simplemap.cc:309:simplemap_lut$78047, B=1'0, S=$techmap\UART_RX.$logic_or$./Perifericos/uart.v:170$47_Y) into $auto$simplemap.cc:420:simplemap_dff$25941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25978 (A=$techmap\UART_RX.$add$./Perifericos/uart.v:173$48_Y [3], B=1'0, S=$techmap\UART_RX.$logic_or$./Perifericos/uart.v:170$47_Y) into $auto$simplemap.cc:420:simplemap_dff$25944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26068 (A=1'0, B=$techmap\UART_TX.$add$./Perifericos/uart.v:92$23_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$26084) into $auto$simplemap.cc:420:simplemap_dff$26043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26069 (A=1'0, B=$techmap\UART_TX.$add$./Perifericos/uart.v:92$23_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$26084) into $auto$simplemap.cc:420:simplemap_dff$26044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26067 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$78085, S=$auto$simplemap.cc:256:simplemap_eqne$26084) into $auto$simplemap.cc:420:simplemap_dff$26042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26070 (A=1'0, B=$techmap\UART_TX.$add$./Perifericos/uart.v:92$23_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$26084) into $auto$simplemap.cc:420:simplemap_dff$26045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26224 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26200 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26225 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26201 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26226 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [3], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26202 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26227 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [4], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26203 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26228 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [5], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26204 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26229 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [6], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26205 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26230 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [7], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26206 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26231 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [8], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26207 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26232 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [9], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26208 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26233 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [10], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26209 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26223 (A=$auto$simplemap.cc:309:simplemap_lut$77933, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26199 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26234 (A=$techmap\LEDS8_4.$add$./Perifericos/ControladorMatrizLed.v:28$2_Y [11], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26210 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26249 (A=$techmap$techmap\LEDS8_4.$procmux$4092.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26277_Y [1], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26212 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26250 (A=$techmap$techmap\LEDS8_4.$procmux$4092.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26277_Y [2], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26213 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26251 (A=$techmap$techmap\LEDS8_4.$procmux$4092.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26277_Y [3], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26214 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26252 (A=$techmap$techmap\LEDS8_4.$procmux$4092.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26277_Y [4], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26215 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26253 (A=$techmap$techmap\LEDS8_4.$procmux$4092.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26277_Y [5], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26216 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26254 (A=$techmap$techmap\LEDS8_4.$procmux$4092.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26277_Y [6], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26217 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26248 (A=$techmap$techmap\LEDS8_4.$procmux$4092.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26277_Y [0], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26211 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26255 (A=$techmap$techmap\LEDS8_4.$procmux$4092.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26277_Y [7], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26218 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26236 (A=$techmap$techmap\LEDS8_4.$procmux$4100.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26240_Y [1], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26220 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26237 (A=$techmap$techmap\LEDS8_4.$procmux$4100.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26240_Y [2], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26221 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26235 (A=$techmap$techmap\LEDS8_4.$procmux$4100.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26240_Y [0], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26219 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25746 (A=$techmap\CACHE.$procmux$3734_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$26339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29078 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[8][15][0]$y$6381) into $auto$simplemap.cc:420:simplemap_dff$26342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26238 (A=$techmap$techmap\LEDS8_4.$procmux$4100.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$26240_Y [3], B=1'1, S=$auto$rtlil.cc:1893:Or$4643) into $auto$simplemap.cc:420:simplemap_dff$26222 (SB_DFF).
  Merging $techmap$techmap\pantalla__UUT.$shl$./Perifericos/leon_vga.v:151$232.$auto$simplemap.cc:277:simplemap_mux$26954 (A=$auto$simplemap.cc:309:simplemap_lut$78522, B=1'0, S=$auto$simplemap.cc:309:simplemap_lut$78541) into $auto$simplemap.cc:420:simplemap_dff$26388 (SB_DFF).
  Merging $techmap$techmap\pantalla__UUT.$shl$./Perifericos/leon_vga.v:151$232.$auto$simplemap.cc:277:simplemap_mux$26955 (A=1'0, B=$techmap$techmap\pantalla__UUT.$shl$./Perifericos/leon_vga.v:151$232.$1\buffer[3:0] [0], S=$auto$simplemap.cc:309:simplemap_lut$78541) into $auto$simplemap.cc:420:simplemap_dff$26389 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31642 (A=$auto$simplemap.cc:309:simplemap_lut$78503, B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31643 (A=$auto$wreduce.cc:460:run$4538 [1], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31644 (A=$auto$wreduce.cc:460:run$4538 [2], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31652 (A=$auto$simplemap.cc:309:simplemap_lut$78009, B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31620 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31653 (A=$auto$wreduce.cc:460:run$4539 [1], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31621 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31654 (A=$auto$wreduce.cc:460:run$4539 [2], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31622 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27006 (A=1'0, B=$techmap\dbgSerialInt.UART_TX.$add$./Perifericos/uart.v:92$23_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$27019) into $auto$simplemap.cc:420:simplemap_dff$26981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27007 (A=1'0, B=$techmap\dbgSerialInt.UART_TX.$add$./Perifericos/uart.v:92$23_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$27019) into $auto$simplemap.cc:420:simplemap_dff$26982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27005 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$78427, S=$auto$simplemap.cc:256:simplemap_eqne$27019) into $auto$simplemap.cc:420:simplemap_dff$26980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27066 (A=1'0, B=$techmap\dbgSerialInt.UART_RX.$not$./Perifericos/uart.v:147$39_Y, S=\dbgSerialInt.UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$27035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27008 (A=1'0, B=$techmap\dbgSerialInt.UART_TX.$add$./Perifericos/uart.v:92$23_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$27019) into $auto$simplemap.cc:420:simplemap_dff$26983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27071 (A=1'0, B=$techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37_Y [1], S=$techmap\dbgSerialInt.UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$27037 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27072 (A=1'1, B=$techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37_Y [2], S=$techmap\dbgSerialInt.UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$27038 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27073 (A=1'0, B=$techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37_Y [3], S=$techmap\dbgSerialInt.UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$27039 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27074 (A=1'1, B=$techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37_Y [4], S=$techmap\dbgSerialInt.UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$27040 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27070 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$78408, S=$techmap\dbgSerialInt.UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$27036 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27075 (A=1'1, B=$techmap\dbgSerialInt.UART_RX.$sub$./Perifericos/uart.v:138$37_Y [5], S=$techmap\dbgSerialInt.UART_RX.$logic_and$./Perifericos/uart.v:137$36_Y) into $auto$simplemap.cc:420:simplemap_dff$27041 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27086 (A=$techmap\dbgSerialInt.UART_RX.$add$./Perifericos/uart.v:173$48_Y [1], B=1'0, S=$techmap\dbgSerialInt.UART_RX.$logic_or$./Perifericos/uart.v:170$47_Y) into $auto$simplemap.cc:420:simplemap_dff$27052 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27087 (A=$techmap\dbgSerialInt.UART_RX.$add$./Perifericos/uart.v:173$48_Y [2], B=1'0, S=$techmap\dbgSerialInt.UART_RX.$logic_or$./Perifericos/uart.v:170$47_Y) into $auto$simplemap.cc:420:simplemap_dff$27053 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27085 (A=$auto$simplemap.cc:309:simplemap_lut$78389, B=1'0, S=$techmap\dbgSerialInt.UART_RX.$logic_or$./Perifericos/uart.v:170$47_Y) into $auto$simplemap.cc:420:simplemap_dff$27051 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27088 (A=$techmap\dbgSerialInt.UART_RX.$add$./Perifericos/uart.v:173$48_Y [3], B=1'0, S=$techmap\dbgSerialInt.UART_RX.$logic_or$./Perifericos/uart.v:170$47_Y) into $auto$simplemap.cc:420:simplemap_dff$27054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17893 (A=\dbgmodule.cmd_nxtstate [2], B=1'0, S=\dbgmodule.rst_dm) into $auto$simplemap.cc:420:simplemap_dff$17736 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20381 (A=$techmap\RV32I.$procmux$1941_Y [18], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20384 (A=$techmap\RV32I.$procmux$1941_Y [21], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20370 (A=$techmap\RV32I.$procmux$1941_Y [7], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25517 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[1][15][0]$y$5679) into $auto$simplemap.cc:420:simplemap_dff$28706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26096 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[13][15][0]$y$6863) into $auto$simplemap.cc:420:simplemap_dff$28707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28573 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[11][15][0]$y$6669) into $auto$simplemap.cc:420:simplemap_dff$28708 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28577 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[10][15][0]$y$6573) into $auto$simplemap.cc:420:simplemap_dff$28709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31770 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[7][15][0]$y$6281) into $auto$simplemap.cc:420:simplemap_dff$28710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28581 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[9][15][0]$y$6477) into $auto$simplemap.cc:420:simplemap_dff$28711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25628 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[4][15][0]$y$5993) into $auto$simplemap.cc:420:simplemap_dff$28713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31774 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[6][15][0]$y$6185) into $auto$simplemap.cc:420:simplemap_dff$28716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32925 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[5][15][0]$y$6089) into $auto$simplemap.cc:420:simplemap_dff$28755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28943 (A=1'0, B=$auto$rtlil.cc:1866:ReduceOr$4845, S=$memory\CACHE.valid$wren[2][15][0]$y$5787) into $auto$simplemap.cc:420:simplemap_dff$28758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20377 (A=$techmap\RV32I.$procmux$1941_Y [14], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28926 (A=$techmap\UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285_Y [3], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$28919 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28927 (A=$techmap\UART_TX.bclk.$sub$./Perifericos/uart.v:31$1285_Y [4], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$28920 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32193 (A=$techmap\USB_KBRD_MOUSE.usb.$not$./Perifericos/UKPtoRVLeon/usb_hid_host.v:75$894_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32144 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2469_Y, S=\USB_KBRD_MOUSE.usb.ukp.inst_ready) into $auto$simplemap.cc:420:simplemap_dff$31902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28957 (A=$techmap\USB_KBRD_MOUSE.usb.$procmux$2588_Y [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.$and$./Perifericos/UKPtoRVLeon/usb_hid_host.v:75$895_Y) into $auto$simplemap.cc:420:simplemap_dff$28947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28967 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:97$908_Y [1], S=\USB_KBRD_MOUSE.usb.ukp.ukprdy) into $auto$simplemap.cc:420:simplemap_dff$28952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28968 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:97$908_Y [2], S=\USB_KBRD_MOUSE.usb.ukp.ukprdy) into $auto$simplemap.cc:420:simplemap_dff$28953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28966 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$78123, S=\USB_KBRD_MOUSE.usb.ukp.ukprdy) into $auto$simplemap.cc:420:simplemap_dff$28951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20375 (A=$techmap\RV32I.$procmux$1941_Y [12], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19939 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$28969 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.$add$./Perifericos/UKPtoRVLeon/usb_hid_host.v:97$908_Y [3], S=\USB_KBRD_MOUSE.usb.ukp.ukprdy) into $auto$simplemap.cc:420:simplemap_dff$28954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29216 (A=\USB_KBRD_MOUSE.usb.dat[5] [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29217 (A=\USB_KBRD_MOUSE.usb.dat[5] [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29218 (A=\USB_KBRD_MOUSE.usb.dat[5] [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29219 (A=\USB_KBRD_MOUSE.usb.dat[5] [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29220 (A=\USB_KBRD_MOUSE.usb.dat[5] [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29221 (A=\USB_KBRD_MOUSE.usb.dat[5] [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29215 (A=\USB_KBRD_MOUSE.usb.dat[5] [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29222 (A=\USB_KBRD_MOUSE.usb.dat[5] [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29200 (A=\USB_KBRD_MOUSE.usb.dat[4] [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29201 (A=\USB_KBRD_MOUSE.usb.dat[4] [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29202 (A=\USB_KBRD_MOUSE.usb.dat[4] [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29094 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29203 (A=\USB_KBRD_MOUSE.usb.dat[4] [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29204 (A=\USB_KBRD_MOUSE.usb.dat[4] [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29205 (A=\USB_KBRD_MOUSE.usb.dat[4] [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29199 (A=\USB_KBRD_MOUSE.usb.dat[4] [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29206 (A=\USB_KBRD_MOUSE.usb.dat[4] [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29098 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29184 (A=\USB_KBRD_MOUSE.usb.dat[3] [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29100 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29185 (A=\USB_KBRD_MOUSE.usb.dat[3] [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29101 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29186 (A=\USB_KBRD_MOUSE.usb.dat[3] [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29102 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29187 (A=\USB_KBRD_MOUSE.usb.dat[3] [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29103 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29188 (A=\USB_KBRD_MOUSE.usb.dat[3] [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29104 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29189 (A=\USB_KBRD_MOUSE.usb.dat[3] [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29105 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29183 (A=\USB_KBRD_MOUSE.usb.dat[3] [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29099 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29190 (A=\USB_KBRD_MOUSE.usb.dat[3] [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29106 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29168 (A=\USB_KBRD_MOUSE.usb.dat[2] [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29108 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29169 (A=\USB_KBRD_MOUSE.usb.dat[2] [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29109 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29170 (A=\USB_KBRD_MOUSE.usb.dat[2] [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29171 (A=\USB_KBRD_MOUSE.usb.dat[2] [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29172 (A=\USB_KBRD_MOUSE.usb.dat[2] [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29173 (A=\USB_KBRD_MOUSE.usb.dat[2] [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29167 (A=\USB_KBRD_MOUSE.usb.dat[2] [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29107 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29174 (A=\USB_KBRD_MOUSE.usb.dat[2] [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29152 (A=\USB_KBRD_MOUSE.usb.dat[0] [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29153 (A=\USB_KBRD_MOUSE.usb.dat[0] [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29154 (A=\USB_KBRD_MOUSE.usb.dat[0] [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29155 (A=\USB_KBRD_MOUSE.usb.dat[0] [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29156 (A=\USB_KBRD_MOUSE.usb.dat[0] [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29157 (A=\USB_KBRD_MOUSE.usb.dat[0] [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29151 (A=\USB_KBRD_MOUSE.usb.dat[0] [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29158 (A=\USB_KBRD_MOUSE.usb.dat[0] [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:47$863_Y) into $auto$simplemap.cc:420:simplemap_dff$29122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29272 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2600_Y [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29273 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2600_Y [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29274 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2600_Y [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29275 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2600_Y [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29276 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2600_Y [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29277 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2600_Y [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29271 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2600_Y [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29278 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2600_Y [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29248 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2608_Y [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29249 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2608_Y [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29250 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2608_Y [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29251 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2608_Y [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29252 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2608_Y [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29253 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2608_Y [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29247 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2608_Y [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29254 (A=$techmap\USB_KBRD_MOUSE.show.$procmux$2608_Y [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29232 (A=\USB_KBRD_MOUSE.usb.dat[0] [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29233 (A=\USB_KBRD_MOUSE.usb.dat[0] [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29234 (A=\USB_KBRD_MOUSE.usb.dat[0] [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29235 (A=\USB_KBRD_MOUSE.usb.dat[0] [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29236 (A=\USB_KBRD_MOUSE.usb.dat[0] [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29237 (A=\USB_KBRD_MOUSE.usb.dat[0] [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29145 (SB_DFFE).
  Merging $techmap$techmap\pantalla__UUT.$shl$./Perifericos/leon_vga.v:151$232.$auto$simplemap.cc:277:simplemap_mux$26953 (A=$techmap$techmap\pantalla__UUT.$shl$./Perifericos/leon_vga.v:151$232.$1\buffer[3:0] [0], B=1'0, S=$auto$simplemap.cc:309:simplemap_lut$78541) into $auto$simplemap.cc:420:simplemap_dff$26387 (SB_DFF).
  Merging $techmap$techmap\pantalla__UUT.$shl$./Perifericos/leon_vga.v:151$232.$auto$simplemap.cc:277:simplemap_mux$26956 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$78522, S=$auto$simplemap.cc:309:simplemap_lut$78541) into $auto$simplemap.cc:420:simplemap_dff$26390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29238 (A=\USB_KBRD_MOUSE.usb.dat[0] [7], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31645 (A=$auto$wreduce.cc:460:run$4538 [3], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31646 (A=$auto$wreduce.cc:460:run$4538 [4], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31647 (A=$auto$wreduce.cc:460:run$4538 [5], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31648 (A=$auto$wreduce.cc:460:run$4538 [6], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31649 (A=$auto$wreduce.cc:460:run$4538 [7], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31650 (A=$auto$wreduce.cc:460:run$4538 [8], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31651 (A=$auto$wreduce.cc:460:run$4538 [9], B=1'0, S=\pantalla__UUT.sync_gen.vcycle) into $auto$simplemap.cc:420:simplemap_dff$31619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$31655 (A=$auto$wreduce.cc:460:run$4539 [3], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31623 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31656 (A=$auto$wreduce.cc:460:run$4539 [4], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31624 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31657 (A=$auto$wreduce.cc:460:run$4539 [5], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31625 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31658 (A=$auto$wreduce.cc:460:run$4539 [6], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31626 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31659 (A=$auto$wreduce.cc:460:run$4539 [7], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31627 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31660 (A=$auto$wreduce.cc:460:run$4539 [8], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31628 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31661 (A=$auto$wreduce.cc:460:run$4539 [9], B=1'0, S=\pantalla__UUT.sync_gen.hcycle) into $auto$simplemap.cc:420:simplemap_dff$31629 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31750 (A=$auto$wreduce.cc:460:run$4528 [3], B=1'0, S=\dbgSerialInt.UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$31743 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31751 (A=$auto$wreduce.cc:460:run$4528 [4], B=1'0, S=\dbgSerialInt.UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$31744 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32609 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [1], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32610 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [2], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32611 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [3], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32612 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [4], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32613 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [5], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$29231 (A=\USB_KBRD_MOUSE.usb.dat[0] [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.show.$logic_or$./Perifericos/UKPtoRVLeon/hid_reader.v:62$867_Y) into $auto$simplemap.cc:420:simplemap_dff$29139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32614 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [6], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32616 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [8], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32617 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [9], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32618 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [10], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32619 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [11], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32620 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [12], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32621 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [13], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32622 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [14], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32623 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [15], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32624 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [16], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32625 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [17], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32626 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [18], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32627 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [19], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32628 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [20], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32629 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [21], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32630 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [22], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32608 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32631 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2099_Y [23], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_or$./Perifericos/UKPtoRVLeon/usb_hid_host.v:316$1028_Y) into $auto$simplemap.cc:420:simplemap_dff$31804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32575 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2114_Y [1], S=\USB_KBRD_MOUSE.usb.ukp.sample) into $auto$simplemap.cc:420:simplemap_dff$31807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32574 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2114_Y [0], S=\USB_KBRD_MOUSE.usb.ukp.sample) into $auto$simplemap.cc:420:simplemap_dff$31806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32576 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2114_Y [2], S=\USB_KBRD_MOUSE.usb.ukp.sample) into $auto$simplemap.cc:420:simplemap_dff$31808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32526 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2144_Y [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31813 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32527 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2144_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31814 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32528 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2144_Y [3], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31815 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32529 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2144_Y [4], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31816 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32530 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2144_Y [5], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31817 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32525 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2144_Y [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31812 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32531 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2144_Y [6], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31818 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32789 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [1], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32790 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [2], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32791 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [3], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32792 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [4], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32793 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [5], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32794 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [6], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32795 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [7], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32796 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [8], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32797 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [9], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32798 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [10], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31829 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32799 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [11], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31830 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32800 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [12], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31831 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32788 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$78256, S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32801 (A=1'0, B=$auto$wreduce.cc:460:run$4524 [13], S=$auto$simplemap.cc:256:simplemap_eqne$33511) into $auto$simplemap.cc:420:simplemap_dff$31832 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32449 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2180_Y [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31842 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32448 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2180_Y [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32450 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2180_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32304 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2253_Y [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31878 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32295 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2292_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32289 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2307_Y, B=1'1, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31883 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32248 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2329_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32242 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2358_Y, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_and$./Perifericos/UKPtoRVLeon/usb_hid_host.v:243$977_Y) into $auto$simplemap.cc:420:simplemap_dff$31885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32235 (A=1'0, B=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2385_Y, S=$techmap\USB_KBRD_MOUSE.usb.ukp.$logic_and$./Perifericos/UKPtoRVLeon/usb_hid_host.v:243$977_Y) into $auto$simplemap.cc:420:simplemap_dff$31886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32230 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2397_Y, B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32305 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2253_Y [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31879 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28956 (A=$techmap\USB_KBRD_MOUSE.usb.$procmux$2588_Y [0], B=1'0, S=$techmap\USB_KBRD_MOUSE.usb.$and$./Perifericos/UKPtoRVLeon/usb_hid_host.v:75$895_Y) into $auto$simplemap.cc:420:simplemap_dff$28946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20378 (A=$techmap\RV32I.$procmux$1941_Y [15], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$19942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$32004 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31912 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32005 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31913 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32006 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [3], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31914 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32007 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [4], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31915 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32008 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [5], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32009 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [6], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31917 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32010 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [7], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31918 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32011 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [8], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31919 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32012 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [9], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31920 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32013 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [10], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31921 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32014 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [11], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31922 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32015 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [12], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31923 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32003 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31911 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$32016 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2501_Y [13], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31924 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31950 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2534_Y [1], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31926 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31951 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2534_Y [2], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31927 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31949 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2534_Y [0], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31925 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$31952 (A=$techmap\USB_KBRD_MOUSE.usb.ukp.$procmux$2534_Y [3], B=1'0, S=\RAM_6KiB.rst) into $auto$simplemap.cc:420:simplemap_dff$31928 (SB_DFF).

18.40. Executing ICE40_OPT pass (performing simple optimizations).

18.40.1. Running ICE40 specific optimizations.

18.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 5137 cells.

18.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

18.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..
Removed 1554 unused cells and 20549 unused wires.

18.40.6. Rerunning OPT passes. (Removed registers in this run.)

18.40.7. Running ICE40 specific optimizations.

18.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

18.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.40.12. Rerunning OPT passes. (Removed registers in this run.)

18.40.13. Running ICE40 specific optimizations.

18.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module RVleon.

18.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RVleon'.
Removed a total of 0 cells.

18.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

18.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RVleon..

18.40.18. Finished OPT passes. (There is nothing left to do.)

18.41. Executing TECHMAP pass (map to technology primitives).

18.41.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

18.41.2. Continuing TECHMAP pass.
No more expansions possible.

18.42. Executing ABC pass (technology mapping using ABC).

18.42.1. Extracting gate netlist of module `\RVleon' to `<abc-temp-dir>/input.blif'..
Extracted 9853 gates and 12673 wires to a netlist network with 2818 inputs and 1147 outputs.

18.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    2283.
ABC: Participating nodes from both networks       =    5006.
ABC: Participating nodes from the first network   =    2322. (  43.45 % of nodes)
ABC: Participating nodes from the second network  =    2684. (  50.22 % of nodes)
ABC: Node pairs (any polarity)                    =    2322. (  43.45 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1609. (  30.11 % of names can be moved)
ABC: Total runtime =     1.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

18.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     5343
ABC RESULTS:        internal signals:     8708
ABC RESULTS:           input signals:     2818
ABC RESULTS:          output signals:     1147
Removing temp directory.

18.43. Executing ICE40_WRAPCARRY pass (wrap carries).

18.44. Executing TECHMAP pass (map to technology primitives).

18.44.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

18.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 117 unused cells and 5564 unused wires.

18.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     5746
  1-LUT               96
  2-LUT              795
  3-LUT             1488
  4-LUT             3367
  with \SB_CARRY     388

Eliminating LUTs.
Number of LUTs:     5746
  1-LUT               96
  2-LUT              795
  3-LUT             1488
  4-LUT             3367
  with \SB_CARRY     388

Combining LUTs.
Number of LUTs:     5720
  1-LUT               93
  2-LUT              768
  3-LUT             1479
  4-LUT             3380
  with \SB_CARRY     388

Eliminated 0 LUTs.
Combined 26 LUTs.

18.46. Executing TECHMAP pass (map to technology primitives).

18.46.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

18.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100110010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100100001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011101110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010011000100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010010000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001100110 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 11462 unused wires.

18.47. Executing AUTONAME pass.
Renamed 239606 objects in module RVleon (188 iterations).

18.48. Executing HIERARCHY pass (managing design hierarchy).

18.48.1. Analyzing design hierarchy..
Top module:  \RVleon

18.48.2. Analyzing design hierarchy..
Top module:  \RVleon
Removed 0 unused modules.

18.49. Printing statistics.

=== RVleon ===

   Number of wires:               6025
   Number of wire bits:          12339
   Number of public wires:        6025
   Number of public wire bits:   12339
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8672
     $_TBUF_                         2
     SB_CARRY                      434
     SB_DFF                         53
     SB_DFFE                       825
     SB_DFFESR                     477
     SB_DFFESS                       5
     SB_DFFNESR                   1024
     SB_DFFSR                       74
     SB_DFFSS                       20
     SB_IO                          10
     SB_LUT4                      5720
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    27

18.50. Executing CHECK pass (checking for obvious problems).
checking module RVleon..
found and reported 0 problems.

18.51. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 4061ab7eca
CPU: user 92.10s system 0.48s, MEM: 277.12 MB total, 246.36 MB resident
Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)
Time spent: 25% 36x opt_expr (23 sec), 19% 24x opt_merge (18 sec), ...
