library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 14
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5775_o : std_logic;
  signal n5776_o : std_logic;
  signal n5777_o : std_logic;
  signal n5778_o : std_logic;
  signal n5779_o : std_logic;
  signal n5780_o : std_logic;
  signal n5781_o : std_logic;
  signal n5782_o : std_logic;
  signal n5783_o : std_logic;
  signal n5784_o : std_logic_vector (2 downto 0);
begin
  o <= n5784_o;
  -- vhdl_source/peres.vhdl:13:17
  n5775_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5776_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5777_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5778_o <= n5776_o xor n5777_o;
  -- vhdl_source/peres.vhdl:15:17
  n5779_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5780_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5781_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5782_o <= n5780_o and n5781_o;
  -- vhdl_source/peres.vhdl:15:21
  n5783_o <= n5779_o xor n5782_o;
  n5784_o <= n5775_o & n5778_o & n5783_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n4890_o : std_logic;
  signal n4891_o : std_logic;
  signal n4892_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4893 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4896_o : std_logic;
  signal n4897_o : std_logic;
  signal n4898_o : std_logic;
  signal n4899_o : std_logic;
  signal n4900_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4901 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4904_o : std_logic;
  signal n4905_o : std_logic;
  signal n4906_o : std_logic;
  signal n4907_o : std_logic;
  signal n4908_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4909 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4912_o : std_logic;
  signal n4913_o : std_logic;
  signal n4914_o : std_logic;
  signal n4915_o : std_logic;
  signal n4916_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4917 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4920_o : std_logic;
  signal n4921_o : std_logic;
  signal n4922_o : std_logic;
  signal n4923_o : std_logic;
  signal n4924_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4925 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4928_o : std_logic;
  signal n4929_o : std_logic;
  signal n4930_o : std_logic;
  signal n4931_o : std_logic;
  signal n4932_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4933 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4936_o : std_logic;
  signal n4937_o : std_logic;
  signal n4938_o : std_logic;
  signal n4939_o : std_logic;
  signal n4940_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4941 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4944_o : std_logic;
  signal n4945_o : std_logic;
  signal n4946_o : std_logic;
  signal n4947_o : std_logic;
  signal n4948_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4949 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4952_o : std_logic;
  signal n4953_o : std_logic;
  signal n4954_o : std_logic;
  signal n4955_o : std_logic;
  signal n4956_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4957 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4960_o : std_logic;
  signal n4961_o : std_logic;
  signal n4962_o : std_logic;
  signal n4963_o : std_logic;
  signal n4964_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4965 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4968_o : std_logic;
  signal n4969_o : std_logic;
  signal n4970_o : std_logic;
  signal n4971_o : std_logic;
  signal n4972_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4973 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4976_o : std_logic;
  signal n4977_o : std_logic;
  signal n4978_o : std_logic;
  signal n4979_o : std_logic;
  signal n4980_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4981 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4984_o : std_logic;
  signal n4985_o : std_logic;
  signal n4986_o : std_logic;
  signal n4987_o : std_logic;
  signal n4988_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4989 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4992_o : std_logic;
  signal n4993_o : std_logic;
  signal n4994_o : std_logic;
  signal n4995_o : std_logic;
  signal n4996_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4997 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5000_o : std_logic;
  signal n5001_o : std_logic;
  signal n5002_o : std_logic;
  signal n5003_o : std_logic;
  signal n5004_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n5005 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5008_o : std_logic;
  signal n5009_o : std_logic;
  signal n5010_o : std_logic;
  signal n5011_o : std_logic;
  signal n5012_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n5013 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5016_o : std_logic;
  signal n5017_o : std_logic;
  signal n5018_o : std_logic;
  signal n5019_o : std_logic;
  signal n5020_o : std_logic;
  signal n5021_o : std_logic;
  signal n5022_o : std_logic;
  signal n5023_o : std_logic;
  signal n5024_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n5025 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5028_o : std_logic;
  signal n5029_o : std_logic;
  signal n5030_o : std_logic;
  signal n5031_o : std_logic;
  signal n5032_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n5033 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5036_o : std_logic;
  signal n5037_o : std_logic;
  signal n5038_o : std_logic;
  signal n5039_o : std_logic;
  signal n5040_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n5041 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5044_o : std_logic;
  signal n5045_o : std_logic;
  signal n5046_o : std_logic;
  signal n5047_o : std_logic;
  signal n5048_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n5049 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5052_o : std_logic;
  signal n5053_o : std_logic;
  signal n5054_o : std_logic;
  signal n5055_o : std_logic;
  signal n5056_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n5057 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5060_o : std_logic;
  signal n5061_o : std_logic;
  signal n5062_o : std_logic;
  signal n5063_o : std_logic;
  signal n5064_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n5065 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5068_o : std_logic;
  signal n5069_o : std_logic;
  signal n5070_o : std_logic;
  signal n5071_o : std_logic;
  signal n5072_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n5073 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5076_o : std_logic;
  signal n5077_o : std_logic;
  signal n5078_o : std_logic;
  signal n5079_o : std_logic;
  signal n5080_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n5081 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5084_o : std_logic;
  signal n5085_o : std_logic;
  signal n5086_o : std_logic;
  signal n5087_o : std_logic;
  signal n5088_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n5089 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5092_o : std_logic;
  signal n5093_o : std_logic;
  signal n5094_o : std_logic;
  signal n5095_o : std_logic;
  signal n5096_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n5097 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5100_o : std_logic;
  signal n5101_o : std_logic;
  signal n5102_o : std_logic;
  signal n5103_o : std_logic;
  signal n5104_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n5105 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5108_o : std_logic;
  signal n5109_o : std_logic;
  signal n5110_o : std_logic;
  signal n5111_o : std_logic;
  signal n5112_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n5113 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5116_o : std_logic;
  signal n5117_o : std_logic;
  signal n5118_o : std_logic;
  signal n5119_o : std_logic;
  signal n5120_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n5121 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5124_o : std_logic;
  signal n5125_o : std_logic;
  signal n5126_o : std_logic;
  signal n5127_o : std_logic;
  signal n5128_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n5129 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5132_o : std_logic;
  signal n5133_o : std_logic;
  signal n5134_o : std_logic;
  signal n5135_o : std_logic;
  signal n5136_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n5137 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5140_o : std_logic;
  signal n5141_o : std_logic;
  signal n5142_o : std_logic_vector (1 downto 0);
  signal n5143_o : std_logic;
  signal n5144_o : std_logic;
  signal n5145_o : std_logic;
  signal n5146_o : std_logic_vector (1 downto 0);
  signal n5147_o : std_logic;
  signal n5148_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n5149 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5152_o : std_logic;
  signal n5153_o : std_logic;
  signal n5154_o : std_logic;
  signal n5155_o : std_logic;
  signal n5156_o : std_logic;
  signal n5157_o : std_logic_vector (1 downto 0);
  signal n5158_o : std_logic;
  signal n5159_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n5160 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5163_o : std_logic;
  signal n5164_o : std_logic;
  signal n5165_o : std_logic;
  signal n5166_o : std_logic;
  signal n5167_o : std_logic;
  signal n5168_o : std_logic_vector (1 downto 0);
  signal n5169_o : std_logic;
  signal n5170_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n5171 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5174_o : std_logic;
  signal n5175_o : std_logic;
  signal n5176_o : std_logic;
  signal n5177_o : std_logic;
  signal n5178_o : std_logic;
  signal n5179_o : std_logic_vector (1 downto 0);
  signal n5180_o : std_logic;
  signal n5181_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n5182 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5185_o : std_logic;
  signal n5186_o : std_logic;
  signal n5187_o : std_logic;
  signal n5188_o : std_logic;
  signal n5189_o : std_logic;
  signal n5190_o : std_logic_vector (1 downto 0);
  signal n5191_o : std_logic;
  signal n5192_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n5193 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5196_o : std_logic;
  signal n5197_o : std_logic;
  signal n5198_o : std_logic;
  signal n5199_o : std_logic;
  signal n5200_o : std_logic;
  signal n5201_o : std_logic_vector (1 downto 0);
  signal n5202_o : std_logic;
  signal n5203_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n5204 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5207_o : std_logic;
  signal n5208_o : std_logic;
  signal n5209_o : std_logic;
  signal n5210_o : std_logic;
  signal n5211_o : std_logic;
  signal n5212_o : std_logic_vector (1 downto 0);
  signal n5213_o : std_logic;
  signal n5214_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n5215 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5218_o : std_logic;
  signal n5219_o : std_logic;
  signal n5220_o : std_logic;
  signal n5221_o : std_logic;
  signal n5222_o : std_logic;
  signal n5223_o : std_logic_vector (1 downto 0);
  signal n5224_o : std_logic;
  signal n5225_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n5226 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5229_o : std_logic;
  signal n5230_o : std_logic;
  signal n5231_o : std_logic;
  signal n5232_o : std_logic;
  signal n5233_o : std_logic;
  signal n5234_o : std_logic_vector (1 downto 0);
  signal n5235_o : std_logic;
  signal n5236_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n5237 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5240_o : std_logic;
  signal n5241_o : std_logic;
  signal n5242_o : std_logic;
  signal n5243_o : std_logic;
  signal n5244_o : std_logic;
  signal n5245_o : std_logic_vector (1 downto 0);
  signal n5246_o : std_logic;
  signal n5247_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n5248 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5251_o : std_logic;
  signal n5252_o : std_logic;
  signal n5253_o : std_logic;
  signal n5254_o : std_logic;
  signal n5255_o : std_logic;
  signal n5256_o : std_logic_vector (1 downto 0);
  signal n5257_o : std_logic;
  signal n5258_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n5259 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5262_o : std_logic;
  signal n5263_o : std_logic;
  signal n5264_o : std_logic;
  signal n5265_o : std_logic;
  signal n5266_o : std_logic;
  signal n5267_o : std_logic_vector (1 downto 0);
  signal n5268_o : std_logic;
  signal n5269_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n5270 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5273_o : std_logic;
  signal n5274_o : std_logic;
  signal n5275_o : std_logic;
  signal n5276_o : std_logic;
  signal n5277_o : std_logic;
  signal n5278_o : std_logic_vector (1 downto 0);
  signal n5279_o : std_logic;
  signal n5280_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n5281 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5284_o : std_logic;
  signal n5285_o : std_logic;
  signal n5286_o : std_logic;
  signal n5287_o : std_logic;
  signal n5288_o : std_logic;
  signal n5289_o : std_logic_vector (1 downto 0);
  signal n5290_o : std_logic;
  signal n5291_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n5292 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5295_o : std_logic;
  signal n5296_o : std_logic;
  signal n5297_o : std_logic;
  signal n5298_o : std_logic;
  signal n5299_o : std_logic;
  signal n5300_o : std_logic_vector (1 downto 0);
  signal n5301_o : std_logic;
  signal n5302_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n5303 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5306_o : std_logic;
  signal n5307_o : std_logic;
  signal n5308_o : std_logic;
  signal n5309_o : std_logic;
  signal n5310_o : std_logic;
  signal n5311_o : std_logic_vector (1 downto 0);
  signal n5312_o : std_logic;
  signal n5313_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n5314 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5317_o : std_logic;
  signal n5318_o : std_logic;
  signal n5319_o : std_logic;
  signal n5320_o : std_logic;
  signal n5321_o : std_logic;
  signal n5322_o : std_logic;
  signal n5323_o : std_logic;
  signal n5324_o : std_logic_vector (1 downto 0);
  signal cnot_4_n5325 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n5328_o : std_logic;
  signal n5329_o : std_logic;
  signal n5330_o : std_logic;
  signal n5331_o : std_logic;
  signal n5332_o : std_logic_vector (1 downto 0);
  signal n5333_o : std_logic;
  signal n5334_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n5335 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5338_o : std_logic;
  signal n5339_o : std_logic;
  signal n5340_o : std_logic;
  signal n5341_o : std_logic;
  signal n5342_o : std_logic;
  signal n5343_o : std_logic_vector (1 downto 0);
  signal n5344_o : std_logic;
  signal n5345_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n5346 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5349_o : std_logic;
  signal n5350_o : std_logic;
  signal n5351_o : std_logic;
  signal n5352_o : std_logic;
  signal n5353_o : std_logic;
  signal n5354_o : std_logic_vector (1 downto 0);
  signal n5355_o : std_logic;
  signal n5356_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n5357 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5360_o : std_logic;
  signal n5361_o : std_logic;
  signal n5362_o : std_logic;
  signal n5363_o : std_logic;
  signal n5364_o : std_logic;
  signal n5365_o : std_logic_vector (1 downto 0);
  signal n5366_o : std_logic;
  signal n5367_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n5368 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5371_o : std_logic;
  signal n5372_o : std_logic;
  signal n5373_o : std_logic;
  signal n5374_o : std_logic;
  signal n5375_o : std_logic;
  signal n5376_o : std_logic_vector (1 downto 0);
  signal n5377_o : std_logic;
  signal n5378_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n5379 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5382_o : std_logic;
  signal n5383_o : std_logic;
  signal n5384_o : std_logic;
  signal n5385_o : std_logic;
  signal n5386_o : std_logic;
  signal n5387_o : std_logic_vector (1 downto 0);
  signal n5388_o : std_logic;
  signal n5389_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n5390 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5393_o : std_logic;
  signal n5394_o : std_logic;
  signal n5395_o : std_logic;
  signal n5396_o : std_logic;
  signal n5397_o : std_logic;
  signal n5398_o : std_logic_vector (1 downto 0);
  signal n5399_o : std_logic;
  signal n5400_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n5401 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5404_o : std_logic;
  signal n5405_o : std_logic;
  signal n5406_o : std_logic;
  signal n5407_o : std_logic;
  signal n5408_o : std_logic;
  signal n5409_o : std_logic_vector (1 downto 0);
  signal n5410_o : std_logic;
  signal n5411_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n5412 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5415_o : std_logic;
  signal n5416_o : std_logic;
  signal n5417_o : std_logic;
  signal n5418_o : std_logic;
  signal n5419_o : std_logic;
  signal n5420_o : std_logic_vector (1 downto 0);
  signal n5421_o : std_logic;
  signal n5422_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n5423 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5426_o : std_logic;
  signal n5427_o : std_logic;
  signal n5428_o : std_logic;
  signal n5429_o : std_logic;
  signal n5430_o : std_logic;
  signal n5431_o : std_logic_vector (1 downto 0);
  signal n5432_o : std_logic;
  signal n5433_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n5434 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5437_o : std_logic;
  signal n5438_o : std_logic;
  signal n5439_o : std_logic;
  signal n5440_o : std_logic;
  signal n5441_o : std_logic;
  signal n5442_o : std_logic_vector (1 downto 0);
  signal n5443_o : std_logic;
  signal n5444_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n5445 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5448_o : std_logic;
  signal n5449_o : std_logic;
  signal n5450_o : std_logic;
  signal n5451_o : std_logic;
  signal n5452_o : std_logic;
  signal n5453_o : std_logic_vector (1 downto 0);
  signal n5454_o : std_logic;
  signal n5455_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n5456 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5459_o : std_logic;
  signal n5460_o : std_logic;
  signal n5461_o : std_logic;
  signal n5462_o : std_logic;
  signal n5463_o : std_logic;
  signal n5464_o : std_logic_vector (1 downto 0);
  signal n5465_o : std_logic;
  signal n5466_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n5467 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5470_o : std_logic;
  signal n5471_o : std_logic;
  signal n5472_o : std_logic;
  signal n5473_o : std_logic;
  signal n5474_o : std_logic;
  signal n5475_o : std_logic_vector (1 downto 0);
  signal n5476_o : std_logic;
  signal n5477_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n5478 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5481_o : std_logic;
  signal n5482_o : std_logic;
  signal n5483_o : std_logic;
  signal n5484_o : std_logic;
  signal n5485_o : std_logic;
  signal n5486_o : std_logic_vector (1 downto 0);
  signal n5487_o : std_logic;
  signal n5488_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n5489 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5492_o : std_logic;
  signal n5493_o : std_logic;
  signal n5494_o : std_logic;
  signal n5495_o : std_logic;
  signal n5496_o : std_logic;
  signal n5497_o : std_logic_vector (1 downto 0);
  signal n5498_o : std_logic;
  signal n5499_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n5500 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5503_o : std_logic;
  signal n5504_o : std_logic;
  signal n5505_o : std_logic;
  signal n5506_o : std_logic;
  signal n5507_o : std_logic_vector (1 downto 0);
  signal n5508_o : std_logic;
  signal n5509_o : std_logic;
  signal n5510_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n5511 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5514_o : std_logic;
  signal n5515_o : std_logic;
  signal n5516_o : std_logic;
  signal n5517_o : std_logic;
  signal n5518_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n5519 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5522_o : std_logic;
  signal n5523_o : std_logic;
  signal n5524_o : std_logic;
  signal n5525_o : std_logic;
  signal n5526_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n5527 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5530_o : std_logic;
  signal n5531_o : std_logic;
  signal n5532_o : std_logic;
  signal n5533_o : std_logic;
  signal n5534_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n5535 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5538_o : std_logic;
  signal n5539_o : std_logic;
  signal n5540_o : std_logic;
  signal n5541_o : std_logic;
  signal n5542_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n5543 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5546_o : std_logic;
  signal n5547_o : std_logic;
  signal n5548_o : std_logic;
  signal n5549_o : std_logic;
  signal n5550_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n5551 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5554_o : std_logic;
  signal n5555_o : std_logic;
  signal n5556_o : std_logic;
  signal n5557_o : std_logic;
  signal n5558_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n5559 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5562_o : std_logic;
  signal n5563_o : std_logic;
  signal n5564_o : std_logic;
  signal n5565_o : std_logic;
  signal n5566_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n5567 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5570_o : std_logic;
  signal n5571_o : std_logic;
  signal n5572_o : std_logic;
  signal n5573_o : std_logic;
  signal n5574_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n5575 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5578_o : std_logic;
  signal n5579_o : std_logic;
  signal n5580_o : std_logic;
  signal n5581_o : std_logic;
  signal n5582_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n5583 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5586_o : std_logic;
  signal n5587_o : std_logic;
  signal n5588_o : std_logic;
  signal n5589_o : std_logic;
  signal n5590_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n5591 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5594_o : std_logic;
  signal n5595_o : std_logic;
  signal n5596_o : std_logic;
  signal n5597_o : std_logic;
  signal n5598_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n5599 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5602_o : std_logic;
  signal n5603_o : std_logic;
  signal n5604_o : std_logic;
  signal n5605_o : std_logic;
  signal n5606_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n5607 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5610_o : std_logic;
  signal n5611_o : std_logic;
  signal n5612_o : std_logic;
  signal n5613_o : std_logic;
  signal n5614_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n5615 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5618_o : std_logic;
  signal n5619_o : std_logic;
  signal n5620_o : std_logic;
  signal n5621_o : std_logic;
  signal n5622_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n5623 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5626_o : std_logic;
  signal n5627_o : std_logic;
  signal n5628_o : std_logic;
  signal n5629_o : std_logic;
  signal n5630_o : std_logic;
  signal n5631_o : std_logic;
  signal n5632_o : std_logic;
  signal n5633_o : std_logic;
  signal n5634_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n5635 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5638_o : std_logic;
  signal n5639_o : std_logic;
  signal n5640_o : std_logic;
  signal n5641_o : std_logic;
  signal n5642_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n5643 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5646_o : std_logic;
  signal n5647_o : std_logic;
  signal n5648_o : std_logic;
  signal n5649_o : std_logic;
  signal n5650_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n5651 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5654_o : std_logic;
  signal n5655_o : std_logic;
  signal n5656_o : std_logic;
  signal n5657_o : std_logic;
  signal n5658_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n5659 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5662_o : std_logic;
  signal n5663_o : std_logic;
  signal n5664_o : std_logic;
  signal n5665_o : std_logic;
  signal n5666_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n5667 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5670_o : std_logic;
  signal n5671_o : std_logic;
  signal n5672_o : std_logic;
  signal n5673_o : std_logic;
  signal n5674_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n5675 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5678_o : std_logic;
  signal n5679_o : std_logic;
  signal n5680_o : std_logic;
  signal n5681_o : std_logic;
  signal n5682_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n5683 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5686_o : std_logic;
  signal n5687_o : std_logic;
  signal n5688_o : std_logic;
  signal n5689_o : std_logic;
  signal n5690_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n5691 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5694_o : std_logic;
  signal n5695_o : std_logic;
  signal n5696_o : std_logic;
  signal n5697_o : std_logic;
  signal n5698_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n5699 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5702_o : std_logic;
  signal n5703_o : std_logic;
  signal n5704_o : std_logic;
  signal n5705_o : std_logic;
  signal n5706_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n5707 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5710_o : std_logic;
  signal n5711_o : std_logic;
  signal n5712_o : std_logic;
  signal n5713_o : std_logic;
  signal n5714_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n5715 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5718_o : std_logic;
  signal n5719_o : std_logic;
  signal n5720_o : std_logic;
  signal n5721_o : std_logic;
  signal n5722_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n5723 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5726_o : std_logic;
  signal n5727_o : std_logic;
  signal n5728_o : std_logic;
  signal n5729_o : std_logic;
  signal n5730_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n5731 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5734_o : std_logic;
  signal n5735_o : std_logic;
  signal n5736_o : std_logic;
  signal n5737_o : std_logic;
  signal n5738_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n5739 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5742_o : std_logic;
  signal n5743_o : std_logic;
  signal n5744_o : std_logic;
  signal n5745_o : std_logic;
  signal n5746_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n5747 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5750_o : std_logic;
  signal n5751_o : std_logic;
  signal n5752_o : std_logic;
  signal n5753_o : std_logic;
  signal n5754_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5755 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5758_o : std_logic;
  signal n5759_o : std_logic;
  signal n5760_o : std_logic_vector (16 downto 0);
  signal n5761_o : std_logic_vector (16 downto 0);
  signal n5762_o : std_logic_vector (16 downto 0);
  signal n5763_o : std_logic_vector (16 downto 0);
  signal n5764_o : std_logic_vector (16 downto 0);
  signal n5765_o : std_logic_vector (16 downto 0);
  signal n5766_o : std_logic_vector (16 downto 0);
  signal n5767_o : std_logic_vector (16 downto 0);
  signal n5768_o : std_logic_vector (16 downto 0);
  signal n5769_o : std_logic_vector (16 downto 0);
  signal n5770_o : std_logic_vector (16 downto 0);
  signal n5771_o : std_logic_vector (16 downto 0);
  signal n5772_o : std_logic_vector (16 downto 0);
  signal n5773_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5760_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5761_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5762_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5763_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5764_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5765_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5766_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5767_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5768_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5769_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5770_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5771_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5772_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5773_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4890_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4891_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4892_o <= n4890_o & n4891_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4893 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4892_o,
    o => gen1_n1_cnot1_j_o);
  n4896_o <= gen1_n1_cnot1_j_n4893 (1);
  n4897_o <= gen1_n1_cnot1_j_n4893 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4898_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4899_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4900_o <= n4898_o & n4899_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4901 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4900_o,
    o => gen1_n2_cnot1_j_o);
  n4904_o <= gen1_n2_cnot1_j_n4901 (1);
  n4905_o <= gen1_n2_cnot1_j_n4901 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4906_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4907_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4908_o <= n4906_o & n4907_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4909 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4908_o,
    o => gen1_n3_cnot1_j_o);
  n4912_o <= gen1_n3_cnot1_j_n4909 (1);
  n4913_o <= gen1_n3_cnot1_j_n4909 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4914_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4915_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4916_o <= n4914_o & n4915_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4917 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4916_o,
    o => gen1_n4_cnot1_j_o);
  n4920_o <= gen1_n4_cnot1_j_n4917 (1);
  n4921_o <= gen1_n4_cnot1_j_n4917 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4922_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4923_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4924_o <= n4922_o & n4923_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4925 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4924_o,
    o => gen1_n5_cnot1_j_o);
  n4928_o <= gen1_n5_cnot1_j_n4925 (1);
  n4929_o <= gen1_n5_cnot1_j_n4925 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4930_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4931_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4932_o <= n4930_o & n4931_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4933 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4932_o,
    o => gen1_n6_cnot1_j_o);
  n4936_o <= gen1_n6_cnot1_j_n4933 (1);
  n4937_o <= gen1_n6_cnot1_j_n4933 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4938_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4939_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4940_o <= n4938_o & n4939_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4941 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4940_o,
    o => gen1_n7_cnot1_j_o);
  n4944_o <= gen1_n7_cnot1_j_n4941 (1);
  n4945_o <= gen1_n7_cnot1_j_n4941 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4946_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4947_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4948_o <= n4946_o & n4947_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4949 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4948_o,
    o => gen1_n8_cnot1_j_o);
  n4952_o <= gen1_n8_cnot1_j_n4949 (1);
  n4953_o <= gen1_n8_cnot1_j_n4949 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4954_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4955_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4956_o <= n4954_o & n4955_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4957 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4956_o,
    o => gen1_n9_cnot1_j_o);
  n4960_o <= gen1_n9_cnot1_j_n4957 (1);
  n4961_o <= gen1_n9_cnot1_j_n4957 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4962_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4963_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4964_o <= n4962_o & n4963_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4965 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4964_o,
    o => gen1_n10_cnot1_j_o);
  n4968_o <= gen1_n10_cnot1_j_n4965 (1);
  n4969_o <= gen1_n10_cnot1_j_n4965 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4970_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4971_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4972_o <= n4970_o & n4971_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4973 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4972_o,
    o => gen1_n11_cnot1_j_o);
  n4976_o <= gen1_n11_cnot1_j_n4973 (1);
  n4977_o <= gen1_n11_cnot1_j_n4973 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4978_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4979_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4980_o <= n4978_o & n4979_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4981 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4980_o,
    o => gen1_n12_cnot1_j_o);
  n4984_o <= gen1_n12_cnot1_j_n4981 (1);
  n4985_o <= gen1_n12_cnot1_j_n4981 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4986_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4987_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4988_o <= n4986_o & n4987_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4989 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4988_o,
    o => gen1_n13_cnot1_j_o);
  n4992_o <= gen1_n13_cnot1_j_n4989 (1);
  n4993_o <= gen1_n13_cnot1_j_n4989 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4994_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4995_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4996_o <= n4994_o & n4995_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4997 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4996_o,
    o => gen1_n14_cnot1_j_o);
  n5000_o <= gen1_n14_cnot1_j_n4997 (1);
  n5001_o <= gen1_n14_cnot1_j_n4997 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5002_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5003_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5004_o <= n5002_o & n5003_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n5005 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n5004_o,
    o => gen1_n15_cnot1_j_o);
  n5008_o <= gen1_n15_cnot1_j_n5005 (1);
  n5009_o <= gen1_n15_cnot1_j_n5005 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5010_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5011_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5012_o <= n5010_o & n5011_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n5013 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n5012_o,
    o => gen1_n16_cnot1_j_o);
  n5016_o <= gen1_n16_cnot1_j_n5013 (1);
  n5017_o <= gen1_n16_cnot1_j_n5013 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n5018_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n5019_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n5020_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n5021_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5022_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5023_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5024_o <= n5022_o & n5023_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n5025 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n5024_o,
    o => gen2_n16_cnot2_j_o);
  n5028_o <= gen2_n16_cnot2_j_n5025 (1);
  n5029_o <= gen2_n16_cnot2_j_n5025 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5030_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5031_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5032_o <= n5030_o & n5031_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n5033 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n5032_o,
    o => gen2_n15_cnot2_j_o);
  n5036_o <= gen2_n15_cnot2_j_n5033 (1);
  n5037_o <= gen2_n15_cnot2_j_n5033 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5038_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5039_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5040_o <= n5038_o & n5039_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n5041 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n5040_o,
    o => gen2_n14_cnot2_j_o);
  n5044_o <= gen2_n14_cnot2_j_n5041 (1);
  n5045_o <= gen2_n14_cnot2_j_n5041 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5046_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5047_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5048_o <= n5046_o & n5047_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n5049 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n5048_o,
    o => gen2_n13_cnot2_j_o);
  n5052_o <= gen2_n13_cnot2_j_n5049 (1);
  n5053_o <= gen2_n13_cnot2_j_n5049 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5054_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5055_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5056_o <= n5054_o & n5055_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n5057 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n5056_o,
    o => gen2_n12_cnot2_j_o);
  n5060_o <= gen2_n12_cnot2_j_n5057 (1);
  n5061_o <= gen2_n12_cnot2_j_n5057 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5062_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5063_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5064_o <= n5062_o & n5063_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n5065 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n5064_o,
    o => gen2_n11_cnot2_j_o);
  n5068_o <= gen2_n11_cnot2_j_n5065 (1);
  n5069_o <= gen2_n11_cnot2_j_n5065 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5070_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5071_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5072_o <= n5070_o & n5071_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n5073 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n5072_o,
    o => gen2_n10_cnot2_j_o);
  n5076_o <= gen2_n10_cnot2_j_n5073 (1);
  n5077_o <= gen2_n10_cnot2_j_n5073 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5078_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5079_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5080_o <= n5078_o & n5079_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n5081 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n5080_o,
    o => gen2_n9_cnot2_j_o);
  n5084_o <= gen2_n9_cnot2_j_n5081 (1);
  n5085_o <= gen2_n9_cnot2_j_n5081 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5086_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5087_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5088_o <= n5086_o & n5087_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n5089 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n5088_o,
    o => gen2_n8_cnot2_j_o);
  n5092_o <= gen2_n8_cnot2_j_n5089 (1);
  n5093_o <= gen2_n8_cnot2_j_n5089 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5094_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5095_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5096_o <= n5094_o & n5095_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n5097 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n5096_o,
    o => gen2_n7_cnot2_j_o);
  n5100_o <= gen2_n7_cnot2_j_n5097 (1);
  n5101_o <= gen2_n7_cnot2_j_n5097 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5102_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5103_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5104_o <= n5102_o & n5103_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n5105 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n5104_o,
    o => gen2_n6_cnot2_j_o);
  n5108_o <= gen2_n6_cnot2_j_n5105 (1);
  n5109_o <= gen2_n6_cnot2_j_n5105 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5110_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5111_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5112_o <= n5110_o & n5111_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n5113 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n5112_o,
    o => gen2_n5_cnot2_j_o);
  n5116_o <= gen2_n5_cnot2_j_n5113 (1);
  n5117_o <= gen2_n5_cnot2_j_n5113 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5118_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5119_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5120_o <= n5118_o & n5119_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n5121 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n5120_o,
    o => gen2_n4_cnot2_j_o);
  n5124_o <= gen2_n4_cnot2_j_n5121 (1);
  n5125_o <= gen2_n4_cnot2_j_n5121 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5126_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5127_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5128_o <= n5126_o & n5127_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n5129 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n5128_o,
    o => gen2_n3_cnot2_j_o);
  n5132_o <= gen2_n3_cnot2_j_n5129 (1);
  n5133_o <= gen2_n3_cnot2_j_n5129 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5134_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5135_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5136_o <= n5134_o & n5135_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n5137 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n5136_o,
    o => gen2_n2_cnot2_j_o);
  n5140_o <= gen2_n2_cnot2_j_n5137 (1);
  n5141_o <= gen2_n2_cnot2_j_n5137 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n5142_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n5143_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5144_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5145_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5146_o <= n5144_o & n5145_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5147_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5148_o <= n5146_o & n5147_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n5149 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n5148_o,
    o => gen3_n1_ccnot3_j_o);
  n5152_o <= gen3_n1_ccnot3_j_n5149 (2);
  n5153_o <= gen3_n1_ccnot3_j_n5149 (1);
  n5154_o <= gen3_n1_ccnot3_j_n5149 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5155_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5156_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5157_o <= n5155_o & n5156_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5158_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5159_o <= n5157_o & n5158_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n5160 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n5159_o,
    o => gen3_n2_ccnot3_j_o);
  n5163_o <= gen3_n2_ccnot3_j_n5160 (2);
  n5164_o <= gen3_n2_ccnot3_j_n5160 (1);
  n5165_o <= gen3_n2_ccnot3_j_n5160 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5166_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5167_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5168_o <= n5166_o & n5167_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5169_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5170_o <= n5168_o & n5169_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n5171 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n5170_o,
    o => gen3_n3_ccnot3_j_o);
  n5174_o <= gen3_n3_ccnot3_j_n5171 (2);
  n5175_o <= gen3_n3_ccnot3_j_n5171 (1);
  n5176_o <= gen3_n3_ccnot3_j_n5171 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5177_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5178_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5179_o <= n5177_o & n5178_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5180_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5181_o <= n5179_o & n5180_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n5182 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n5181_o,
    o => gen3_n4_ccnot3_j_o);
  n5185_o <= gen3_n4_ccnot3_j_n5182 (2);
  n5186_o <= gen3_n4_ccnot3_j_n5182 (1);
  n5187_o <= gen3_n4_ccnot3_j_n5182 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5188_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5189_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5190_o <= n5188_o & n5189_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5191_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5192_o <= n5190_o & n5191_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n5193 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n5192_o,
    o => gen3_n5_ccnot3_j_o);
  n5196_o <= gen3_n5_ccnot3_j_n5193 (2);
  n5197_o <= gen3_n5_ccnot3_j_n5193 (1);
  n5198_o <= gen3_n5_ccnot3_j_n5193 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5199_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5200_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5201_o <= n5199_o & n5200_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5202_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5203_o <= n5201_o & n5202_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n5204 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n5203_o,
    o => gen3_n6_ccnot3_j_o);
  n5207_o <= gen3_n6_ccnot3_j_n5204 (2);
  n5208_o <= gen3_n6_ccnot3_j_n5204 (1);
  n5209_o <= gen3_n6_ccnot3_j_n5204 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5210_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5211_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5212_o <= n5210_o & n5211_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5213_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5214_o <= n5212_o & n5213_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n5215 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n5214_o,
    o => gen3_n7_ccnot3_j_o);
  n5218_o <= gen3_n7_ccnot3_j_n5215 (2);
  n5219_o <= gen3_n7_ccnot3_j_n5215 (1);
  n5220_o <= gen3_n7_ccnot3_j_n5215 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5221_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5222_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5223_o <= n5221_o & n5222_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5224_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5225_o <= n5223_o & n5224_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n5226 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n5225_o,
    o => gen3_n8_ccnot3_j_o);
  n5229_o <= gen3_n8_ccnot3_j_n5226 (2);
  n5230_o <= gen3_n8_ccnot3_j_n5226 (1);
  n5231_o <= gen3_n8_ccnot3_j_n5226 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5232_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5233_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5234_o <= n5232_o & n5233_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5235_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5236_o <= n5234_o & n5235_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n5237 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n5236_o,
    o => gen3_n9_ccnot3_j_o);
  n5240_o <= gen3_n9_ccnot3_j_n5237 (2);
  n5241_o <= gen3_n9_ccnot3_j_n5237 (1);
  n5242_o <= gen3_n9_ccnot3_j_n5237 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5243_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5244_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5245_o <= n5243_o & n5244_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5246_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5247_o <= n5245_o & n5246_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n5248 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n5247_o,
    o => gen3_n10_ccnot3_j_o);
  n5251_o <= gen3_n10_ccnot3_j_n5248 (2);
  n5252_o <= gen3_n10_ccnot3_j_n5248 (1);
  n5253_o <= gen3_n10_ccnot3_j_n5248 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5254_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5255_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5256_o <= n5254_o & n5255_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5257_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5258_o <= n5256_o & n5257_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n5259 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n5258_o,
    o => gen3_n11_ccnot3_j_o);
  n5262_o <= gen3_n11_ccnot3_j_n5259 (2);
  n5263_o <= gen3_n11_ccnot3_j_n5259 (1);
  n5264_o <= gen3_n11_ccnot3_j_n5259 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5265_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5266_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5267_o <= n5265_o & n5266_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5268_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5269_o <= n5267_o & n5268_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n5270 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n5269_o,
    o => gen3_n12_ccnot3_j_o);
  n5273_o <= gen3_n12_ccnot3_j_n5270 (2);
  n5274_o <= gen3_n12_ccnot3_j_n5270 (1);
  n5275_o <= gen3_n12_ccnot3_j_n5270 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5276_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5277_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5278_o <= n5276_o & n5277_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5279_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5280_o <= n5278_o & n5279_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n5281 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n5280_o,
    o => gen3_n13_ccnot3_j_o);
  n5284_o <= gen3_n13_ccnot3_j_n5281 (2);
  n5285_o <= gen3_n13_ccnot3_j_n5281 (1);
  n5286_o <= gen3_n13_ccnot3_j_n5281 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5287_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5288_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5289_o <= n5287_o & n5288_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5290_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5291_o <= n5289_o & n5290_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n5292 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n5291_o,
    o => gen3_n14_ccnot3_j_o);
  n5295_o <= gen3_n14_ccnot3_j_n5292 (2);
  n5296_o <= gen3_n14_ccnot3_j_n5292 (1);
  n5297_o <= gen3_n14_ccnot3_j_n5292 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5298_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5299_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5300_o <= n5298_o & n5299_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5301_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5302_o <= n5300_o & n5301_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n5303 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n5302_o,
    o => gen3_n15_ccnot3_j_o);
  n5306_o <= gen3_n15_ccnot3_j_n5303 (2);
  n5307_o <= gen3_n15_ccnot3_j_n5303 (1);
  n5308_o <= gen3_n15_ccnot3_j_n5303 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5309_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5310_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5311_o <= n5309_o & n5310_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5312_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5313_o <= n5311_o & n5312_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n5314 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n5313_o,
    o => gen3_n16_ccnot3_j_o);
  n5317_o <= gen3_n16_ccnot3_j_n5314 (2);
  n5318_o <= gen3_n16_ccnot3_j_n5314 (1);
  n5319_o <= gen3_n16_ccnot3_j_n5314 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n5320_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n5321_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n5322_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n5323_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n5324_o <= n5322_o & n5323_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n5325 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n5324_o,
    o => cnot_4_o);
  n5328_o <= cnot_4_n5325 (1);
  n5329_o <= cnot_4_n5325 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5330_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5331_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5332_o <= n5330_o & n5331_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5333_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5334_o <= n5332_o & n5333_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n5335 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n5334_o,
    o => gen4_n15_peres4_j_o);
  n5338_o <= gen4_n15_peres4_j_n5335 (2);
  n5339_o <= gen4_n15_peres4_j_n5335 (1);
  n5340_o <= gen4_n15_peres4_j_n5335 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5341_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5342_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5343_o <= n5341_o & n5342_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5344_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5345_o <= n5343_o & n5344_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n5346 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n5345_o,
    o => gen4_n14_peres4_j_o);
  n5349_o <= gen4_n14_peres4_j_n5346 (2);
  n5350_o <= gen4_n14_peres4_j_n5346 (1);
  n5351_o <= gen4_n14_peres4_j_n5346 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5352_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5353_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5354_o <= n5352_o & n5353_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5355_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5356_o <= n5354_o & n5355_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n5357 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n5356_o,
    o => gen4_n13_peres4_j_o);
  n5360_o <= gen4_n13_peres4_j_n5357 (2);
  n5361_o <= gen4_n13_peres4_j_n5357 (1);
  n5362_o <= gen4_n13_peres4_j_n5357 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5363_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5364_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5365_o <= n5363_o & n5364_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5366_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5367_o <= n5365_o & n5366_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n5368 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n5367_o,
    o => gen4_n12_peres4_j_o);
  n5371_o <= gen4_n12_peres4_j_n5368 (2);
  n5372_o <= gen4_n12_peres4_j_n5368 (1);
  n5373_o <= gen4_n12_peres4_j_n5368 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5374_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5375_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5376_o <= n5374_o & n5375_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5377_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5378_o <= n5376_o & n5377_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n5379 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n5378_o,
    o => gen4_n11_peres4_j_o);
  n5382_o <= gen4_n11_peres4_j_n5379 (2);
  n5383_o <= gen4_n11_peres4_j_n5379 (1);
  n5384_o <= gen4_n11_peres4_j_n5379 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5385_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5386_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5387_o <= n5385_o & n5386_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5388_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5389_o <= n5387_o & n5388_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n5390 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n5389_o,
    o => gen4_n10_peres4_j_o);
  n5393_o <= gen4_n10_peres4_j_n5390 (2);
  n5394_o <= gen4_n10_peres4_j_n5390 (1);
  n5395_o <= gen4_n10_peres4_j_n5390 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5396_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5397_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5398_o <= n5396_o & n5397_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5399_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5400_o <= n5398_o & n5399_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n5401 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n5400_o,
    o => gen4_n9_peres4_j_o);
  n5404_o <= gen4_n9_peres4_j_n5401 (2);
  n5405_o <= gen4_n9_peres4_j_n5401 (1);
  n5406_o <= gen4_n9_peres4_j_n5401 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5407_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5408_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5409_o <= n5407_o & n5408_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5410_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5411_o <= n5409_o & n5410_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n5412 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n5411_o,
    o => gen4_n8_peres4_j_o);
  n5415_o <= gen4_n8_peres4_j_n5412 (2);
  n5416_o <= gen4_n8_peres4_j_n5412 (1);
  n5417_o <= gen4_n8_peres4_j_n5412 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5418_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5419_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5420_o <= n5418_o & n5419_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5421_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5422_o <= n5420_o & n5421_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n5423 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n5422_o,
    o => gen4_n7_peres4_j_o);
  n5426_o <= gen4_n7_peres4_j_n5423 (2);
  n5427_o <= gen4_n7_peres4_j_n5423 (1);
  n5428_o <= gen4_n7_peres4_j_n5423 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5429_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5430_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5431_o <= n5429_o & n5430_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5432_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5433_o <= n5431_o & n5432_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n5434 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n5433_o,
    o => gen4_n6_peres4_j_o);
  n5437_o <= gen4_n6_peres4_j_n5434 (2);
  n5438_o <= gen4_n6_peres4_j_n5434 (1);
  n5439_o <= gen4_n6_peres4_j_n5434 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5440_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5441_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5442_o <= n5440_o & n5441_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5443_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5444_o <= n5442_o & n5443_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n5445 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n5444_o,
    o => gen4_n5_peres4_j_o);
  n5448_o <= gen4_n5_peres4_j_n5445 (2);
  n5449_o <= gen4_n5_peres4_j_n5445 (1);
  n5450_o <= gen4_n5_peres4_j_n5445 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5451_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5452_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5453_o <= n5451_o & n5452_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5454_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5455_o <= n5453_o & n5454_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n5456 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n5455_o,
    o => gen4_n4_peres4_j_o);
  n5459_o <= gen4_n4_peres4_j_n5456 (2);
  n5460_o <= gen4_n4_peres4_j_n5456 (1);
  n5461_o <= gen4_n4_peres4_j_n5456 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5462_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5463_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5464_o <= n5462_o & n5463_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5465_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5466_o <= n5464_o & n5465_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n5467 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n5466_o,
    o => gen4_n3_peres4_j_o);
  n5470_o <= gen4_n3_peres4_j_n5467 (2);
  n5471_o <= gen4_n3_peres4_j_n5467 (1);
  n5472_o <= gen4_n3_peres4_j_n5467 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5473_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5474_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5475_o <= n5473_o & n5474_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5476_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5477_o <= n5475_o & n5476_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n5478 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n5477_o,
    o => gen4_n2_peres4_j_o);
  n5481_o <= gen4_n2_peres4_j_n5478 (2);
  n5482_o <= gen4_n2_peres4_j_n5478 (1);
  n5483_o <= gen4_n2_peres4_j_n5478 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5484_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5485_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5486_o <= n5484_o & n5485_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5487_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5488_o <= n5486_o & n5487_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n5489 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n5488_o,
    o => gen4_n1_peres4_j_o);
  n5492_o <= gen4_n1_peres4_j_n5489 (2);
  n5493_o <= gen4_n1_peres4_j_n5489 (1);
  n5494_o <= gen4_n1_peres4_j_n5489 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5495_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5496_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5497_o <= n5495_o & n5496_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5498_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5499_o <= n5497_o & n5498_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n5500 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n5499_o,
    o => gen4_n0_peres4_j_o);
  n5503_o <= gen4_n0_peres4_j_n5500 (2);
  n5504_o <= gen4_n0_peres4_j_n5500 (1);
  n5505_o <= gen4_n0_peres4_j_n5500 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n5506_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n5507_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5508_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5509_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5510_o <= n5508_o & n5509_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n5511 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n5510_o,
    o => gen5_n1_cnot5_j_o);
  n5514_o <= gen5_n1_cnot5_j_n5511 (1);
  n5515_o <= gen5_n1_cnot5_j_n5511 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5516_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5517_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5518_o <= n5516_o & n5517_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n5519 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n5518_o,
    o => gen5_n2_cnot5_j_o);
  n5522_o <= gen5_n2_cnot5_j_n5519 (1);
  n5523_o <= gen5_n2_cnot5_j_n5519 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5524_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5525_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5526_o <= n5524_o & n5525_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n5527 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n5526_o,
    o => gen5_n3_cnot5_j_o);
  n5530_o <= gen5_n3_cnot5_j_n5527 (1);
  n5531_o <= gen5_n3_cnot5_j_n5527 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5532_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5533_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5534_o <= n5532_o & n5533_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n5535 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n5534_o,
    o => gen5_n4_cnot5_j_o);
  n5538_o <= gen5_n4_cnot5_j_n5535 (1);
  n5539_o <= gen5_n4_cnot5_j_n5535 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5540_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5541_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5542_o <= n5540_o & n5541_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n5543 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n5542_o,
    o => gen5_n5_cnot5_j_o);
  n5546_o <= gen5_n5_cnot5_j_n5543 (1);
  n5547_o <= gen5_n5_cnot5_j_n5543 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5548_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5549_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5550_o <= n5548_o & n5549_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n5551 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n5550_o,
    o => gen5_n6_cnot5_j_o);
  n5554_o <= gen5_n6_cnot5_j_n5551 (1);
  n5555_o <= gen5_n6_cnot5_j_n5551 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5556_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5557_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5558_o <= n5556_o & n5557_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n5559 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n5558_o,
    o => gen5_n7_cnot5_j_o);
  n5562_o <= gen5_n7_cnot5_j_n5559 (1);
  n5563_o <= gen5_n7_cnot5_j_n5559 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5564_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5565_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5566_o <= n5564_o & n5565_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n5567 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n5566_o,
    o => gen5_n8_cnot5_j_o);
  n5570_o <= gen5_n8_cnot5_j_n5567 (1);
  n5571_o <= gen5_n8_cnot5_j_n5567 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5572_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5573_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5574_o <= n5572_o & n5573_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n5575 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n5574_o,
    o => gen5_n9_cnot5_j_o);
  n5578_o <= gen5_n9_cnot5_j_n5575 (1);
  n5579_o <= gen5_n9_cnot5_j_n5575 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5580_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5581_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5582_o <= n5580_o & n5581_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n5583 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n5582_o,
    o => gen5_n10_cnot5_j_o);
  n5586_o <= gen5_n10_cnot5_j_n5583 (1);
  n5587_o <= gen5_n10_cnot5_j_n5583 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5588_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5589_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5590_o <= n5588_o & n5589_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n5591 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n5590_o,
    o => gen5_n11_cnot5_j_o);
  n5594_o <= gen5_n11_cnot5_j_n5591 (1);
  n5595_o <= gen5_n11_cnot5_j_n5591 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5596_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5597_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5598_o <= n5596_o & n5597_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n5599 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n5598_o,
    o => gen5_n12_cnot5_j_o);
  n5602_o <= gen5_n12_cnot5_j_n5599 (1);
  n5603_o <= gen5_n12_cnot5_j_n5599 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5604_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5605_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5606_o <= n5604_o & n5605_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n5607 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n5606_o,
    o => gen5_n13_cnot5_j_o);
  n5610_o <= gen5_n13_cnot5_j_n5607 (1);
  n5611_o <= gen5_n13_cnot5_j_n5607 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5612_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5613_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5614_o <= n5612_o & n5613_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n5615 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n5614_o,
    o => gen5_n14_cnot5_j_o);
  n5618_o <= gen5_n14_cnot5_j_n5615 (1);
  n5619_o <= gen5_n14_cnot5_j_n5615 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5620_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5621_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5622_o <= n5620_o & n5621_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n5623 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n5622_o,
    o => gen5_n15_cnot5_j_o);
  n5626_o <= gen5_n15_cnot5_j_n5623 (1);
  n5627_o <= gen5_n15_cnot5_j_n5623 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n5628_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n5629_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n5630_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n5631_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5632_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5633_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5634_o <= n5632_o & n5633_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n5635 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n5634_o,
    o => gen6_n1_cnot1_j_o);
  n5638_o <= gen6_n1_cnot1_j_n5635 (1);
  n5639_o <= gen6_n1_cnot1_j_n5635 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5640_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5641_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5642_o <= n5640_o & n5641_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n5643 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n5642_o,
    o => gen6_n2_cnot1_j_o);
  n5646_o <= gen6_n2_cnot1_j_n5643 (1);
  n5647_o <= gen6_n2_cnot1_j_n5643 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5648_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5649_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5650_o <= n5648_o & n5649_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n5651 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n5650_o,
    o => gen6_n3_cnot1_j_o);
  n5654_o <= gen6_n3_cnot1_j_n5651 (1);
  n5655_o <= gen6_n3_cnot1_j_n5651 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5656_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5657_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5658_o <= n5656_o & n5657_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n5659 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n5658_o,
    o => gen6_n4_cnot1_j_o);
  n5662_o <= gen6_n4_cnot1_j_n5659 (1);
  n5663_o <= gen6_n4_cnot1_j_n5659 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5664_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5665_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5666_o <= n5664_o & n5665_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n5667 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n5666_o,
    o => gen6_n5_cnot1_j_o);
  n5670_o <= gen6_n5_cnot1_j_n5667 (1);
  n5671_o <= gen6_n5_cnot1_j_n5667 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5672_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5673_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5674_o <= n5672_o & n5673_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n5675 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n5674_o,
    o => gen6_n6_cnot1_j_o);
  n5678_o <= gen6_n6_cnot1_j_n5675 (1);
  n5679_o <= gen6_n6_cnot1_j_n5675 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5680_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5681_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5682_o <= n5680_o & n5681_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n5683 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n5682_o,
    o => gen6_n7_cnot1_j_o);
  n5686_o <= gen6_n7_cnot1_j_n5683 (1);
  n5687_o <= gen6_n7_cnot1_j_n5683 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5688_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5689_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5690_o <= n5688_o & n5689_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n5691 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n5690_o,
    o => gen6_n8_cnot1_j_o);
  n5694_o <= gen6_n8_cnot1_j_n5691 (1);
  n5695_o <= gen6_n8_cnot1_j_n5691 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5696_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5697_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5698_o <= n5696_o & n5697_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n5699 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n5698_o,
    o => gen6_n9_cnot1_j_o);
  n5702_o <= gen6_n9_cnot1_j_n5699 (1);
  n5703_o <= gen6_n9_cnot1_j_n5699 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5704_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5705_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5706_o <= n5704_o & n5705_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n5707 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n5706_o,
    o => gen6_n10_cnot1_j_o);
  n5710_o <= gen6_n10_cnot1_j_n5707 (1);
  n5711_o <= gen6_n10_cnot1_j_n5707 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5712_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5713_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5714_o <= n5712_o & n5713_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n5715 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n5714_o,
    o => gen6_n11_cnot1_j_o);
  n5718_o <= gen6_n11_cnot1_j_n5715 (1);
  n5719_o <= gen6_n11_cnot1_j_n5715 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5720_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5721_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5722_o <= n5720_o & n5721_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n5723 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n5722_o,
    o => gen6_n12_cnot1_j_o);
  n5726_o <= gen6_n12_cnot1_j_n5723 (1);
  n5727_o <= gen6_n12_cnot1_j_n5723 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5728_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5729_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5730_o <= n5728_o & n5729_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n5731 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n5730_o,
    o => gen6_n13_cnot1_j_o);
  n5734_o <= gen6_n13_cnot1_j_n5731 (1);
  n5735_o <= gen6_n13_cnot1_j_n5731 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5736_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5737_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5738_o <= n5736_o & n5737_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n5739 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n5738_o,
    o => gen6_n14_cnot1_j_o);
  n5742_o <= gen6_n14_cnot1_j_n5739 (1);
  n5743_o <= gen6_n14_cnot1_j_n5739 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5744_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5745_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5746_o <= n5744_o & n5745_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n5747 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n5746_o,
    o => gen6_n15_cnot1_j_o);
  n5750_o <= gen6_n15_cnot1_j_n5747 (1);
  n5751_o <= gen6_n15_cnot1_j_n5747 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5752_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5753_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5754_o <= n5752_o & n5753_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5755 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5754_o,
    o => gen6_n16_cnot1_j_o);
  n5758_o <= gen6_n16_cnot1_j_n5755 (1);
  n5759_o <= gen6_n16_cnot1_j_n5755 (0);
  n5760_o <= n5016_o & n5008_o & n5000_o & n4992_o & n4984_o & n4976_o & n4968_o & n4960_o & n4952_o & n4944_o & n4936_o & n4928_o & n4920_o & n4912_o & n4904_o & n4896_o & n5018_o;
  n5761_o <= n5017_o & n5009_o & n5001_o & n4993_o & n4985_o & n4977_o & n4969_o & n4961_o & n4953_o & n4945_o & n4937_o & n4929_o & n4921_o & n4913_o & n4905_o & n4897_o & n5019_o;
  n5762_o <= n5021_o & n5028_o & n5036_o & n5044_o & n5052_o & n5060_o & n5068_o & n5076_o & n5084_o & n5092_o & n5100_o & n5108_o & n5116_o & n5124_o & n5132_o & n5140_o & n5020_o;
  n5763_o <= n5029_o & n5037_o & n5045_o & n5053_o & n5061_o & n5069_o & n5077_o & n5085_o & n5093_o & n5101_o & n5109_o & n5117_o & n5125_o & n5133_o & n5141_o & n5142_o;
  n5764_o <= n5319_o & n5308_o & n5297_o & n5286_o & n5275_o & n5264_o & n5253_o & n5242_o & n5231_o & n5220_o & n5209_o & n5198_o & n5187_o & n5176_o & n5165_o & n5154_o & n5143_o;
  n5765_o <= n5320_o & n5318_o & n5307_o & n5296_o & n5285_o & n5274_o & n5263_o & n5252_o & n5241_o & n5230_o & n5219_o & n5208_o & n5197_o & n5186_o & n5175_o & n5164_o & n5153_o;
  n5766_o <= n5321_o & n5317_o & n5306_o & n5295_o & n5284_o & n5273_o & n5262_o & n5251_o & n5240_o & n5229_o & n5218_o & n5207_o & n5196_o & n5185_o & n5174_o & n5163_o & n5152_o;
  n5767_o <= n5328_o & n5338_o & n5349_o & n5360_o & n5371_o & n5382_o & n5393_o & n5404_o & n5415_o & n5426_o & n5437_o & n5448_o & n5459_o & n5470_o & n5481_o & n5492_o & n5503_o;
  n5768_o <= n5340_o & n5351_o & n5362_o & n5373_o & n5384_o & n5395_o & n5406_o & n5417_o & n5428_o & n5439_o & n5450_o & n5461_o & n5472_o & n5483_o & n5494_o & n5505_o & n5506_o;
  n5769_o <= n5329_o & n5339_o & n5350_o & n5361_o & n5372_o & n5383_o & n5394_o & n5405_o & n5416_o & n5427_o & n5438_o & n5449_o & n5460_o & n5471_o & n5482_o & n5493_o & n5504_o;
  n5770_o <= n5627_o & n5619_o & n5611_o & n5603_o & n5595_o & n5587_o & n5579_o & n5571_o & n5563_o & n5555_o & n5547_o & n5539_o & n5531_o & n5523_o & n5515_o & n5507_o;
  n5771_o <= n5629_o & n5626_o & n5618_o & n5610_o & n5602_o & n5594_o & n5586_o & n5578_o & n5570_o & n5562_o & n5554_o & n5546_o & n5538_o & n5530_o & n5522_o & n5514_o & n5628_o;
  n5772_o <= n5758_o & n5750_o & n5742_o & n5734_o & n5726_o & n5718_o & n5710_o & n5702_o & n5694_o & n5686_o & n5678_o & n5670_o & n5662_o & n5654_o & n5646_o & n5638_o & n5630_o;
  n5773_o <= n5759_o & n5751_o & n5743_o & n5735_o & n5727_o & n5719_o & n5711_o & n5703_o & n5695_o & n5687_o & n5679_o & n5671_o & n5663_o & n5655_o & n5647_o & n5639_o & n5631_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4881_o : std_logic_vector (1 downto 0);
  signal n4882_o : std_logic;
  signal n4883_o : std_logic;
  signal n4884_o : std_logic;
  signal n4885_o : std_logic;
  signal n4886_o : std_logic;
  signal n4887_o : std_logic_vector (2 downto 0);
begin
  o <= n4887_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4881_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4882_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4883_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4884_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4885_o <= n4883_o and n4884_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4886_o <= n4882_o xor n4885_o;
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4887_o <= n4881_o & n4886_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_13 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_13;

architecture rtl of angle_lookup_15_13 is
  signal n4863_o : std_logic;
  signal n4864_o : std_logic;
  signal n4865_o : std_logic;
  signal n4866_o : std_logic;
  signal n4867_o : std_logic;
  signal n4868_o : std_logic;
  signal n4869_o : std_logic;
  signal n4870_o : std_logic;
  signal n4871_o : std_logic;
  signal n4872_o : std_logic;
  signal n4873_o : std_logic;
  signal n4874_o : std_logic;
  signal n4875_o : std_logic;
  signal n4876_o : std_logic;
  signal n4877_o : std_logic;
  signal n4878_o : std_logic;
  signal n4879_o : std_logic_vector (14 downto 0);
begin
  o <= n4879_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4863_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4864_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4865_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4866_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4867_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4868_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4869_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4870_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4871_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4872_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4873_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4874_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4875_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4876_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4877_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4878_o <= not n4877_o;
  n4879_o <= n4863_o & n4864_o & n4865_o & n4866_o & n4867_o & n4868_o & n4869_o & n4870_o & n4871_o & n4872_o & n4873_o & n4874_o & n4875_o & n4876_o & n4878_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_13 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (12 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (12 downto 0));
end entity cnot_reg_13;

architecture rtl of cnot_reg_13 is
  signal ctrl_prop : std_logic_vector (13 downto 0);
  signal n4755_o : std_logic;
  signal n4756_o : std_logic;
  signal n4757_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4758 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4761_o : std_logic;
  signal n4762_o : std_logic;
  signal n4763_o : std_logic;
  signal n4764_o : std_logic;
  signal n4765_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4766 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4769_o : std_logic;
  signal n4770_o : std_logic;
  signal n4771_o : std_logic;
  signal n4772_o : std_logic;
  signal n4773_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4774 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4777_o : std_logic;
  signal n4778_o : std_logic;
  signal n4779_o : std_logic;
  signal n4780_o : std_logic;
  signal n4781_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4782 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4785_o : std_logic;
  signal n4786_o : std_logic;
  signal n4787_o : std_logic;
  signal n4788_o : std_logic;
  signal n4789_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4790 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4793_o : std_logic;
  signal n4794_o : std_logic;
  signal n4795_o : std_logic;
  signal n4796_o : std_logic;
  signal n4797_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4798 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4801_o : std_logic;
  signal n4802_o : std_logic;
  signal n4803_o : std_logic;
  signal n4804_o : std_logic;
  signal n4805_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4806 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4809_o : std_logic;
  signal n4810_o : std_logic;
  signal n4811_o : std_logic;
  signal n4812_o : std_logic;
  signal n4813_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4814 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4817_o : std_logic;
  signal n4818_o : std_logic;
  signal n4819_o : std_logic;
  signal n4820_o : std_logic;
  signal n4821_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4822 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4825_o : std_logic;
  signal n4826_o : std_logic;
  signal n4827_o : std_logic;
  signal n4828_o : std_logic;
  signal n4829_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4830 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4833_o : std_logic;
  signal n4834_o : std_logic;
  signal n4835_o : std_logic;
  signal n4836_o : std_logic;
  signal n4837_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4838 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4841_o : std_logic;
  signal n4842_o : std_logic;
  signal n4843_o : std_logic;
  signal n4844_o : std_logic;
  signal n4845_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4846 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4849_o : std_logic;
  signal n4850_o : std_logic;
  signal n4851_o : std_logic;
  signal n4852_o : std_logic;
  signal n4853_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n4854 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n4857_o : std_logic;
  signal n4858_o : std_logic;
  signal n4859_o : std_logic;
  signal n4860_o : std_logic_vector (12 downto 0);
  signal n4861_o : std_logic_vector (13 downto 0);
begin
  ctrl_out <= n4859_o;
  o <= n4860_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4861_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4755_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4756_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4757_o <= n4755_o & n4756_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4758 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4757_o,
    o => gen1_n0_cnot0_o);
  n4761_o <= gen1_n0_cnot0_n4758 (1);
  n4762_o <= gen1_n0_cnot0_n4758 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4763_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4764_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4765_o <= n4763_o & n4764_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4766 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4765_o,
    o => gen1_n1_cnot0_o);
  n4769_o <= gen1_n1_cnot0_n4766 (1);
  n4770_o <= gen1_n1_cnot0_n4766 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4771_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4772_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4773_o <= n4771_o & n4772_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4774 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4773_o,
    o => gen1_n2_cnot0_o);
  n4777_o <= gen1_n2_cnot0_n4774 (1);
  n4778_o <= gen1_n2_cnot0_n4774 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4779_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4780_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4781_o <= n4779_o & n4780_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4782 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4781_o,
    o => gen1_n3_cnot0_o);
  n4785_o <= gen1_n3_cnot0_n4782 (1);
  n4786_o <= gen1_n3_cnot0_n4782 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4787_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4788_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4789_o <= n4787_o & n4788_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4790 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4789_o,
    o => gen1_n4_cnot0_o);
  n4793_o <= gen1_n4_cnot0_n4790 (1);
  n4794_o <= gen1_n4_cnot0_n4790 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4795_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4796_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4797_o <= n4795_o & n4796_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4798 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4797_o,
    o => gen1_n5_cnot0_o);
  n4801_o <= gen1_n5_cnot0_n4798 (1);
  n4802_o <= gen1_n5_cnot0_n4798 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4803_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4804_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4805_o <= n4803_o & n4804_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4806 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4805_o,
    o => gen1_n6_cnot0_o);
  n4809_o <= gen1_n6_cnot0_n4806 (1);
  n4810_o <= gen1_n6_cnot0_n4806 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4811_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4812_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4813_o <= n4811_o & n4812_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4814 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4813_o,
    o => gen1_n7_cnot0_o);
  n4817_o <= gen1_n7_cnot0_n4814 (1);
  n4818_o <= gen1_n7_cnot0_n4814 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4819_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4820_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4821_o <= n4819_o & n4820_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4822 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4821_o,
    o => gen1_n8_cnot0_o);
  n4825_o <= gen1_n8_cnot0_n4822 (1);
  n4826_o <= gen1_n8_cnot0_n4822 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4827_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4828_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4829_o <= n4827_o & n4828_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4830 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4829_o,
    o => gen1_n9_cnot0_o);
  n4833_o <= gen1_n9_cnot0_n4830 (1);
  n4834_o <= gen1_n9_cnot0_n4830 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4835_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4836_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4837_o <= n4835_o & n4836_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4838 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4837_o,
    o => gen1_n10_cnot0_o);
  n4841_o <= gen1_n10_cnot0_n4838 (1);
  n4842_o <= gen1_n10_cnot0_n4838 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4843_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4844_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4845_o <= n4843_o & n4844_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4846 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4845_o,
    o => gen1_n11_cnot0_o);
  n4849_o <= gen1_n11_cnot0_n4846 (1);
  n4850_o <= gen1_n11_cnot0_n4846 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4851_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4852_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4853_o <= n4851_o & n4852_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n4854 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n4853_o,
    o => gen1_n12_cnot0_o);
  n4857_o <= gen1_n12_cnot0_n4854 (1);
  n4858_o <= gen1_n12_cnot0_n4854 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4859_o <= ctrl_prop (13);
  n4860_o <= n4858_o & n4850_o & n4842_o & n4834_o & n4826_o & n4818_o & n4810_o & n4802_o & n4794_o & n4786_o & n4778_o & n4770_o & n4762_o;
  n4861_o <= n4857_o & n4849_o & n4841_o & n4833_o & n4825_o & n4817_o & n4809_o & n4801_o & n4793_o & n4785_o & n4777_o & n4769_o & n4761_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_12 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_12;

architecture rtl of angle_lookup_15_12 is
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic;
  signal n4739_o : std_logic;
  signal n4740_o : std_logic;
  signal n4741_o : std_logic;
  signal n4742_o : std_logic;
  signal n4743_o : std_logic;
  signal n4744_o : std_logic;
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic;
  signal n4749_o : std_logic;
  signal n4750_o : std_logic;
  signal n4751_o : std_logic;
  signal n4752_o : std_logic_vector (14 downto 0);
begin
  o <= n4752_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4736_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4737_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4738_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4739_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4740_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4741_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4742_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4743_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4744_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4745_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4746_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4747_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4748_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4749_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4750_o <= not n4749_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4751_o <= i (0);
  n4752_o <= n4736_o & n4737_o & n4738_o & n4739_o & n4740_o & n4741_o & n4742_o & n4743_o & n4744_o & n4745_o & n4746_o & n4747_o & n4748_o & n4750_o & n4751_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_12 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (11 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (11 downto 0));
end entity cnot_reg_12;

architecture rtl of cnot_reg_12 is
  signal ctrl_prop : std_logic_vector (12 downto 0);
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4639 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4642_o : std_logic;
  signal n4643_o : std_logic;
  signal n4644_o : std_logic;
  signal n4645_o : std_logic;
  signal n4646_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4647 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4650_o : std_logic;
  signal n4651_o : std_logic;
  signal n4652_o : std_logic;
  signal n4653_o : std_logic;
  signal n4654_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4655 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4658_o : std_logic;
  signal n4659_o : std_logic;
  signal n4660_o : std_logic;
  signal n4661_o : std_logic;
  signal n4662_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4663 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4666_o : std_logic;
  signal n4667_o : std_logic;
  signal n4668_o : std_logic;
  signal n4669_o : std_logic;
  signal n4670_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4671 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4674_o : std_logic;
  signal n4675_o : std_logic;
  signal n4676_o : std_logic;
  signal n4677_o : std_logic;
  signal n4678_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4679 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4682_o : std_logic;
  signal n4683_o : std_logic;
  signal n4684_o : std_logic;
  signal n4685_o : std_logic;
  signal n4686_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4687 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4690_o : std_logic;
  signal n4691_o : std_logic;
  signal n4692_o : std_logic;
  signal n4693_o : std_logic;
  signal n4694_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4695 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4698_o : std_logic;
  signal n4699_o : std_logic;
  signal n4700_o : std_logic;
  signal n4701_o : std_logic;
  signal n4702_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4703 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4706_o : std_logic;
  signal n4707_o : std_logic;
  signal n4708_o : std_logic;
  signal n4709_o : std_logic;
  signal n4710_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4711 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4714_o : std_logic;
  signal n4715_o : std_logic;
  signal n4716_o : std_logic;
  signal n4717_o : std_logic;
  signal n4718_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4719 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4722_o : std_logic;
  signal n4723_o : std_logic;
  signal n4724_o : std_logic;
  signal n4725_o : std_logic;
  signal n4726_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4727 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4730_o : std_logic;
  signal n4731_o : std_logic;
  signal n4732_o : std_logic;
  signal n4733_o : std_logic_vector (11 downto 0);
  signal n4734_o : std_logic_vector (12 downto 0);
begin
  ctrl_out <= n4732_o;
  o <= n4733_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4734_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4636_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4637_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4638_o <= n4636_o & n4637_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4639 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4638_o,
    o => gen1_n0_cnot0_o);
  n4642_o <= gen1_n0_cnot0_n4639 (1);
  n4643_o <= gen1_n0_cnot0_n4639 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4644_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4645_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4646_o <= n4644_o & n4645_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4647 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4646_o,
    o => gen1_n1_cnot0_o);
  n4650_o <= gen1_n1_cnot0_n4647 (1);
  n4651_o <= gen1_n1_cnot0_n4647 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4652_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4653_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4654_o <= n4652_o & n4653_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4655 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4654_o,
    o => gen1_n2_cnot0_o);
  n4658_o <= gen1_n2_cnot0_n4655 (1);
  n4659_o <= gen1_n2_cnot0_n4655 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4660_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4661_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4662_o <= n4660_o & n4661_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4663 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4662_o,
    o => gen1_n3_cnot0_o);
  n4666_o <= gen1_n3_cnot0_n4663 (1);
  n4667_o <= gen1_n3_cnot0_n4663 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4668_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4669_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4670_o <= n4668_o & n4669_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4671 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4670_o,
    o => gen1_n4_cnot0_o);
  n4674_o <= gen1_n4_cnot0_n4671 (1);
  n4675_o <= gen1_n4_cnot0_n4671 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4676_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4677_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4678_o <= n4676_o & n4677_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4679 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4678_o,
    o => gen1_n5_cnot0_o);
  n4682_o <= gen1_n5_cnot0_n4679 (1);
  n4683_o <= gen1_n5_cnot0_n4679 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4684_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4685_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4686_o <= n4684_o & n4685_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4687 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4686_o,
    o => gen1_n6_cnot0_o);
  n4690_o <= gen1_n6_cnot0_n4687 (1);
  n4691_o <= gen1_n6_cnot0_n4687 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4692_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4693_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4694_o <= n4692_o & n4693_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4695 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4694_o,
    o => gen1_n7_cnot0_o);
  n4698_o <= gen1_n7_cnot0_n4695 (1);
  n4699_o <= gen1_n7_cnot0_n4695 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4700_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4701_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4702_o <= n4700_o & n4701_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4703 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4702_o,
    o => gen1_n8_cnot0_o);
  n4706_o <= gen1_n8_cnot0_n4703 (1);
  n4707_o <= gen1_n8_cnot0_n4703 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4708_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4709_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4710_o <= n4708_o & n4709_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4711 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4710_o,
    o => gen1_n9_cnot0_o);
  n4714_o <= gen1_n9_cnot0_n4711 (1);
  n4715_o <= gen1_n9_cnot0_n4711 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4716_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4717_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4718_o <= n4716_o & n4717_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4719 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4718_o,
    o => gen1_n10_cnot0_o);
  n4722_o <= gen1_n10_cnot0_n4719 (1);
  n4723_o <= gen1_n10_cnot0_n4719 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4724_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4725_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4726_o <= n4724_o & n4725_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4727 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4726_o,
    o => gen1_n11_cnot0_o);
  n4730_o <= gen1_n11_cnot0_n4727 (1);
  n4731_o <= gen1_n11_cnot0_n4727 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4732_o <= ctrl_prop (12);
  n4733_o <= n4731_o & n4723_o & n4715_o & n4707_o & n4699_o & n4691_o & n4683_o & n4675_o & n4667_o & n4659_o & n4651_o & n4643_o;
  n4734_o <= n4730_o & n4722_o & n4714_o & n4706_o & n4698_o & n4690_o & n4682_o & n4674_o & n4666_o & n4658_o & n4650_o & n4642_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_11 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_11;

architecture rtl of angle_lookup_15_11 is
  signal n4616_o : std_logic;
  signal n4617_o : std_logic;
  signal n4618_o : std_logic;
  signal n4619_o : std_logic;
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic;
  signal n4623_o : std_logic;
  signal n4624_o : std_logic;
  signal n4625_o : std_logic;
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic;
  signal n4631_o : std_logic;
  signal n4632_o : std_logic;
  signal n4633_o : std_logic_vector (14 downto 0);
begin
  o <= n4633_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4616_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4617_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4618_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4619_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4620_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4621_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4622_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4623_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4624_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4625_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4626_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4627_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4628_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4629_o <= not n4628_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4630_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4631_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4632_o <= not n4631_o;
  n4633_o <= n4616_o & n4617_o & n4618_o & n4619_o & n4620_o & n4621_o & n4622_o & n4623_o & n4624_o & n4625_o & n4626_o & n4627_o & n4629_o & n4630_o & n4632_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_11 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (10 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (10 downto 0));
end entity cnot_reg_11;

architecture rtl of cnot_reg_11 is
  signal ctrl_prop : std_logic_vector (11 downto 0);
  signal n4524_o : std_logic;
  signal n4525_o : std_logic;
  signal n4526_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4527 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4530_o : std_logic;
  signal n4531_o : std_logic;
  signal n4532_o : std_logic;
  signal n4533_o : std_logic;
  signal n4534_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4535 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic;
  signal n4541_o : std_logic;
  signal n4542_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4543 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4546_o : std_logic;
  signal n4547_o : std_logic;
  signal n4548_o : std_logic;
  signal n4549_o : std_logic;
  signal n4550_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4551 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4554_o : std_logic;
  signal n4555_o : std_logic;
  signal n4556_o : std_logic;
  signal n4557_o : std_logic;
  signal n4558_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4559 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4562_o : std_logic;
  signal n4563_o : std_logic;
  signal n4564_o : std_logic;
  signal n4565_o : std_logic;
  signal n4566_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4567 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4575 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4578_o : std_logic;
  signal n4579_o : std_logic;
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4583 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4586_o : std_logic;
  signal n4587_o : std_logic;
  signal n4588_o : std_logic;
  signal n4589_o : std_logic;
  signal n4590_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4591 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4594_o : std_logic;
  signal n4595_o : std_logic;
  signal n4596_o : std_logic;
  signal n4597_o : std_logic;
  signal n4598_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4599 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4602_o : std_logic;
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4607 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4610_o : std_logic;
  signal n4611_o : std_logic;
  signal n4612_o : std_logic;
  signal n4613_o : std_logic_vector (10 downto 0);
  signal n4614_o : std_logic_vector (11 downto 0);
begin
  ctrl_out <= n4612_o;
  o <= n4613_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4614_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4524_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4525_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4526_o <= n4524_o & n4525_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4527 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4526_o,
    o => gen1_n0_cnot0_o);
  n4530_o <= gen1_n0_cnot0_n4527 (1);
  n4531_o <= gen1_n0_cnot0_n4527 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4532_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4533_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4534_o <= n4532_o & n4533_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4535 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4534_o,
    o => gen1_n1_cnot0_o);
  n4538_o <= gen1_n1_cnot0_n4535 (1);
  n4539_o <= gen1_n1_cnot0_n4535 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4540_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4541_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4542_o <= n4540_o & n4541_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4543 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4542_o,
    o => gen1_n2_cnot0_o);
  n4546_o <= gen1_n2_cnot0_n4543 (1);
  n4547_o <= gen1_n2_cnot0_n4543 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4548_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4549_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4550_o <= n4548_o & n4549_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4551 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4550_o,
    o => gen1_n3_cnot0_o);
  n4554_o <= gen1_n3_cnot0_n4551 (1);
  n4555_o <= gen1_n3_cnot0_n4551 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4556_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4557_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4558_o <= n4556_o & n4557_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4559 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4558_o,
    o => gen1_n4_cnot0_o);
  n4562_o <= gen1_n4_cnot0_n4559 (1);
  n4563_o <= gen1_n4_cnot0_n4559 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4564_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4565_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4566_o <= n4564_o & n4565_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4567 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4566_o,
    o => gen1_n5_cnot0_o);
  n4570_o <= gen1_n5_cnot0_n4567 (1);
  n4571_o <= gen1_n5_cnot0_n4567 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4572_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4573_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4574_o <= n4572_o & n4573_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4575 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4574_o,
    o => gen1_n6_cnot0_o);
  n4578_o <= gen1_n6_cnot0_n4575 (1);
  n4579_o <= gen1_n6_cnot0_n4575 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4580_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4581_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4582_o <= n4580_o & n4581_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4583 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4582_o,
    o => gen1_n7_cnot0_o);
  n4586_o <= gen1_n7_cnot0_n4583 (1);
  n4587_o <= gen1_n7_cnot0_n4583 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4588_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4589_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4590_o <= n4588_o & n4589_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4591 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4590_o,
    o => gen1_n8_cnot0_o);
  n4594_o <= gen1_n8_cnot0_n4591 (1);
  n4595_o <= gen1_n8_cnot0_n4591 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4596_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4597_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4598_o <= n4596_o & n4597_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4599 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4598_o,
    o => gen1_n9_cnot0_o);
  n4602_o <= gen1_n9_cnot0_n4599 (1);
  n4603_o <= gen1_n9_cnot0_n4599 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4604_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4605_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4606_o <= n4604_o & n4605_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4607 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4606_o,
    o => gen1_n10_cnot0_o);
  n4610_o <= gen1_n10_cnot0_n4607 (1);
  n4611_o <= gen1_n10_cnot0_n4607 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4612_o <= ctrl_prop (11);
  n4613_o <= n4611_o & n4603_o & n4595_o & n4587_o & n4579_o & n4571_o & n4563_o & n4555_o & n4547_o & n4539_o & n4531_o;
  n4614_o <= n4610_o & n4602_o & n4594_o & n4586_o & n4578_o & n4570_o & n4562_o & n4554_o & n4546_o & n4538_o & n4530_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_10 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_10;

architecture rtl of angle_lookup_15_10 is
  signal n4504_o : std_logic;
  signal n4505_o : std_logic;
  signal n4506_o : std_logic;
  signal n4507_o : std_logic;
  signal n4508_o : std_logic;
  signal n4509_o : std_logic;
  signal n4510_o : std_logic;
  signal n4511_o : std_logic;
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic;
  signal n4515_o : std_logic;
  signal n4516_o : std_logic;
  signal n4517_o : std_logic;
  signal n4518_o : std_logic;
  signal n4519_o : std_logic;
  signal n4520_o : std_logic;
  signal n4521_o : std_logic_vector (14 downto 0);
begin
  o <= n4521_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4504_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4505_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4506_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4507_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4508_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4509_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4510_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4511_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4512_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4513_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4514_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4515_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4516_o <= not n4515_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4517_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4518_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4519_o <= not n4518_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4520_o <= i (0);
  n4521_o <= n4504_o & n4505_o & n4506_o & n4507_o & n4508_o & n4509_o & n4510_o & n4511_o & n4512_o & n4513_o & n4514_o & n4516_o & n4517_o & n4519_o & n4520_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4420_o : std_logic;
  signal n4421_o : std_logic;
  signal n4422_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4423 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4426_o : std_logic;
  signal n4427_o : std_logic;
  signal n4428_o : std_logic;
  signal n4429_o : std_logic;
  signal n4430_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4431 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic;
  signal n4437_o : std_logic;
  signal n4438_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4439 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4442_o : std_logic;
  signal n4443_o : std_logic;
  signal n4444_o : std_logic;
  signal n4445_o : std_logic;
  signal n4446_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4447 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4450_o : std_logic;
  signal n4451_o : std_logic;
  signal n4452_o : std_logic;
  signal n4453_o : std_logic;
  signal n4454_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4455 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4458_o : std_logic;
  signal n4459_o : std_logic;
  signal n4460_o : std_logic;
  signal n4461_o : std_logic;
  signal n4462_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4463 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4466_o : std_logic;
  signal n4467_o : std_logic;
  signal n4468_o : std_logic;
  signal n4469_o : std_logic;
  signal n4470_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4471 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4474_o : std_logic;
  signal n4475_o : std_logic;
  signal n4476_o : std_logic;
  signal n4477_o : std_logic;
  signal n4478_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4479 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4482_o : std_logic;
  signal n4483_o : std_logic;
  signal n4484_o : std_logic;
  signal n4485_o : std_logic;
  signal n4486_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4487 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4490_o : std_logic;
  signal n4491_o : std_logic;
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4495 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4498_o : std_logic;
  signal n4499_o : std_logic;
  signal n4500_o : std_logic;
  signal n4501_o : std_logic_vector (9 downto 0);
  signal n4502_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4500_o;
  o <= n4501_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4502_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4420_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4421_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4422_o <= n4420_o & n4421_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4423 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4422_o,
    o => gen1_n0_cnot0_o);
  n4426_o <= gen1_n0_cnot0_n4423 (1);
  n4427_o <= gen1_n0_cnot0_n4423 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4428_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4429_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4430_o <= n4428_o & n4429_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4431 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4430_o,
    o => gen1_n1_cnot0_o);
  n4434_o <= gen1_n1_cnot0_n4431 (1);
  n4435_o <= gen1_n1_cnot0_n4431 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4436_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4437_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4438_o <= n4436_o & n4437_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4439 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4438_o,
    o => gen1_n2_cnot0_o);
  n4442_o <= gen1_n2_cnot0_n4439 (1);
  n4443_o <= gen1_n2_cnot0_n4439 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4444_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4445_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4446_o <= n4444_o & n4445_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4447 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4446_o,
    o => gen1_n3_cnot0_o);
  n4450_o <= gen1_n3_cnot0_n4447 (1);
  n4451_o <= gen1_n3_cnot0_n4447 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4452_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4453_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4454_o <= n4452_o & n4453_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4455 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4454_o,
    o => gen1_n4_cnot0_o);
  n4458_o <= gen1_n4_cnot0_n4455 (1);
  n4459_o <= gen1_n4_cnot0_n4455 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4460_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4461_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4462_o <= n4460_o & n4461_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4463 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4462_o,
    o => gen1_n5_cnot0_o);
  n4466_o <= gen1_n5_cnot0_n4463 (1);
  n4467_o <= gen1_n5_cnot0_n4463 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4468_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4469_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4470_o <= n4468_o & n4469_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4471 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4470_o,
    o => gen1_n6_cnot0_o);
  n4474_o <= gen1_n6_cnot0_n4471 (1);
  n4475_o <= gen1_n6_cnot0_n4471 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4476_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4477_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4478_o <= n4476_o & n4477_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4479 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4478_o,
    o => gen1_n7_cnot0_o);
  n4482_o <= gen1_n7_cnot0_n4479 (1);
  n4483_o <= gen1_n7_cnot0_n4479 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4484_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4485_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4486_o <= n4484_o & n4485_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4487 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4486_o,
    o => gen1_n8_cnot0_o);
  n4490_o <= gen1_n8_cnot0_n4487 (1);
  n4491_o <= gen1_n8_cnot0_n4487 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4492_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4493_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4494_o <= n4492_o & n4493_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4495 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4494_o,
    o => gen1_n9_cnot0_o);
  n4498_o <= gen1_n9_cnot0_n4495 (1);
  n4499_o <= gen1_n9_cnot0_n4495 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4500_o <= ctrl_prop (10);
  n4501_o <= n4499_o & n4491_o & n4483_o & n4475_o & n4467_o & n4459_o & n4451_o & n4443_o & n4435_o & n4427_o;
  n4502_o <= n4498_o & n4490_o & n4482_o & n4474_o & n4466_o & n4458_o & n4450_o & n4442_o & n4434_o & n4426_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_9 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_9;

architecture rtl of angle_lookup_15_9 is
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic;
  signal n4406_o : std_logic;
  signal n4407_o : std_logic;
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic;
  signal n4411_o : std_logic;
  signal n4412_o : std_logic;
  signal n4413_o : std_logic;
  signal n4414_o : std_logic;
  signal n4415_o : std_logic;
  signal n4416_o : std_logic;
  signal n4417_o : std_logic_vector (14 downto 0);
begin
  o <= n4417_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4400_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4401_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4402_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4403_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4404_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4405_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4406_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4407_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4408_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4409_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4410_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4411_o <= not n4410_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4412_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4413_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4414_o <= not n4413_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4415_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4416_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n4417_o <= n4400_o & n4401_o & n4402_o & n4403_o & n4404_o & n4405_o & n4406_o & n4407_o & n4408_o & n4409_o & n4411_o & n4412_o & n4414_o & n4415_o & n4416_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n4324_o : std_logic;
  signal n4325_o : std_logic;
  signal n4326_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4327 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4330_o : std_logic;
  signal n4331_o : std_logic;
  signal n4332_o : std_logic;
  signal n4333_o : std_logic;
  signal n4334_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4335 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic;
  signal n4341_o : std_logic;
  signal n4342_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4343 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic;
  signal n4349_o : std_logic;
  signal n4350_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4351 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic;
  signal n4357_o : std_logic;
  signal n4358_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4359 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic;
  signal n4365_o : std_logic;
  signal n4366_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4367 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic;
  signal n4373_o : std_logic;
  signal n4374_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4375 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic;
  signal n4382_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4383 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4386_o : std_logic;
  signal n4387_o : std_logic;
  signal n4388_o : std_logic;
  signal n4389_o : std_logic;
  signal n4390_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4391 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic_vector (8 downto 0);
  signal n4398_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4396_o;
  o <= n4397_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4398_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4324_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4325_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4326_o <= n4324_o & n4325_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4327 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4326_o,
    o => gen1_n0_cnot0_o);
  n4330_o <= gen1_n0_cnot0_n4327 (1);
  n4331_o <= gen1_n0_cnot0_n4327 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4332_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4333_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4334_o <= n4332_o & n4333_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4335 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4334_o,
    o => gen1_n1_cnot0_o);
  n4338_o <= gen1_n1_cnot0_n4335 (1);
  n4339_o <= gen1_n1_cnot0_n4335 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4340_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4341_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4342_o <= n4340_o & n4341_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4343 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4342_o,
    o => gen1_n2_cnot0_o);
  n4346_o <= gen1_n2_cnot0_n4343 (1);
  n4347_o <= gen1_n2_cnot0_n4343 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4348_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4349_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4350_o <= n4348_o & n4349_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4351 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4350_o,
    o => gen1_n3_cnot0_o);
  n4354_o <= gen1_n3_cnot0_n4351 (1);
  n4355_o <= gen1_n3_cnot0_n4351 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4356_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4357_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4358_o <= n4356_o & n4357_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4359 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4358_o,
    o => gen1_n4_cnot0_o);
  n4362_o <= gen1_n4_cnot0_n4359 (1);
  n4363_o <= gen1_n4_cnot0_n4359 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4364_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4365_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4366_o <= n4364_o & n4365_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4367 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4366_o,
    o => gen1_n5_cnot0_o);
  n4370_o <= gen1_n5_cnot0_n4367 (1);
  n4371_o <= gen1_n5_cnot0_n4367 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4372_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4373_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4374_o <= n4372_o & n4373_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4375 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4374_o,
    o => gen1_n6_cnot0_o);
  n4378_o <= gen1_n6_cnot0_n4375 (1);
  n4379_o <= gen1_n6_cnot0_n4375 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4380_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4381_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4382_o <= n4380_o & n4381_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4383 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4382_o,
    o => gen1_n7_cnot0_o);
  n4386_o <= gen1_n7_cnot0_n4383 (1);
  n4387_o <= gen1_n7_cnot0_n4383 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4388_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4389_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4390_o <= n4388_o & n4389_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4391 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4390_o,
    o => gen1_n8_cnot0_o);
  n4394_o <= gen1_n8_cnot0_n4391 (1);
  n4395_o <= gen1_n8_cnot0_n4391 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4396_o <= ctrl_prop (9);
  n4397_o <= n4395_o & n4387_o & n4379_o & n4371_o & n4363_o & n4355_o & n4347_o & n4339_o & n4331_o;
  n4398_o <= n4394_o & n4386_o & n4378_o & n4370_o & n4362_o & n4354_o & n4346_o & n4338_o & n4330_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_8 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_8;

architecture rtl of angle_lookup_15_8 is
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic;
  signal n4309_o : std_logic;
  signal n4310_o : std_logic;
  signal n4311_o : std_logic;
  signal n4312_o : std_logic;
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic;
  signal n4318_o : std_logic;
  signal n4319_o : std_logic;
  signal n4320_o : std_logic;
  signal n4321_o : std_logic_vector (14 downto 0);
begin
  o <= n4321_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4304_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4305_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4306_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4307_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4308_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4309_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4310_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4311_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4312_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4313_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4314_o <= not n4313_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4315_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4316_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4317_o <= not n4316_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4318_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4319_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4320_o <= i (0);
  n4321_o <= n4304_o & n4305_o & n4306_o & n4307_o & n4308_o & n4309_o & n4310_o & n4311_o & n4312_o & n4314_o & n4315_o & n4317_o & n4318_o & n4319_o & n4320_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n4236_o : std_logic;
  signal n4237_o : std_logic;
  signal n4238_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4239 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4242_o : std_logic;
  signal n4243_o : std_logic;
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4247 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4255 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4258_o : std_logic;
  signal n4259_o : std_logic;
  signal n4260_o : std_logic;
  signal n4261_o : std_logic;
  signal n4262_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4263 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4266_o : std_logic;
  signal n4267_o : std_logic;
  signal n4268_o : std_logic;
  signal n4269_o : std_logic;
  signal n4270_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4271 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4274_o : std_logic;
  signal n4275_o : std_logic;
  signal n4276_o : std_logic;
  signal n4277_o : std_logic;
  signal n4278_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4279 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4287 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4290_o : std_logic;
  signal n4291_o : std_logic;
  signal n4292_o : std_logic;
  signal n4293_o : std_logic;
  signal n4294_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4295 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4298_o : std_logic;
  signal n4299_o : std_logic;
  signal n4300_o : std_logic;
  signal n4301_o : std_logic_vector (7 downto 0);
  signal n4302_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n4300_o;
  o <= n4301_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4302_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4236_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4237_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4238_o <= n4236_o & n4237_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4239 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4238_o,
    o => gen1_n0_cnot0_o);
  n4242_o <= gen1_n0_cnot0_n4239 (1);
  n4243_o <= gen1_n0_cnot0_n4239 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4244_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4245_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4246_o <= n4244_o & n4245_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4247 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4246_o,
    o => gen1_n1_cnot0_o);
  n4250_o <= gen1_n1_cnot0_n4247 (1);
  n4251_o <= gen1_n1_cnot0_n4247 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4252_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4253_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4254_o <= n4252_o & n4253_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4255 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4254_o,
    o => gen1_n2_cnot0_o);
  n4258_o <= gen1_n2_cnot0_n4255 (1);
  n4259_o <= gen1_n2_cnot0_n4255 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4260_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4261_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4262_o <= n4260_o & n4261_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4263 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4262_o,
    o => gen1_n3_cnot0_o);
  n4266_o <= gen1_n3_cnot0_n4263 (1);
  n4267_o <= gen1_n3_cnot0_n4263 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4268_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4269_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4270_o <= n4268_o & n4269_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4271 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4270_o,
    o => gen1_n4_cnot0_o);
  n4274_o <= gen1_n4_cnot0_n4271 (1);
  n4275_o <= gen1_n4_cnot0_n4271 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4276_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4277_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4278_o <= n4276_o & n4277_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4279 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4278_o,
    o => gen1_n5_cnot0_o);
  n4282_o <= gen1_n5_cnot0_n4279 (1);
  n4283_o <= gen1_n5_cnot0_n4279 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4284_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4285_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4286_o <= n4284_o & n4285_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4287 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4286_o,
    o => gen1_n6_cnot0_o);
  n4290_o <= gen1_n6_cnot0_n4287 (1);
  n4291_o <= gen1_n6_cnot0_n4287 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4292_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4293_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4294_o <= n4292_o & n4293_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4295 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4294_o,
    o => gen1_n7_cnot0_o);
  n4298_o <= gen1_n7_cnot0_n4295 (1);
  n4299_o <= gen1_n7_cnot0_n4295 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4300_o <= ctrl_prop (8);
  n4301_o <= n4299_o & n4291_o & n4283_o & n4275_o & n4267_o & n4259_o & n4251_o & n4243_o;
  n4302_o <= n4298_o & n4290_o & n4282_o & n4274_o & n4266_o & n4258_o & n4250_o & n4242_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_7 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_7;

architecture rtl of angle_lookup_15_7 is
  signal n4215_o : std_logic;
  signal n4216_o : std_logic;
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic;
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic;
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic;
  signal n4233_o : std_logic_vector (14 downto 0);
begin
  o <= n4233_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4215_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4216_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4217_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4218_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4219_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4220_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4221_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4222_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4223_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4224_o <= not n4223_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4225_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4226_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4227_o <= not n4226_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4228_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4229_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4230_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4231_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4232_o <= not n4231_o;
  n4233_o <= n4215_o & n4216_o & n4217_o & n4218_o & n4219_o & n4220_o & n4221_o & n4222_o & n4224_o & n4225_o & n4227_o & n4228_o & n4229_o & n4230_o & n4232_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4158 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4161_o : std_logic;
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4166 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4169_o : std_logic;
  signal n4170_o : std_logic;
  signal n4171_o : std_logic;
  signal n4172_o : std_logic;
  signal n4173_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4174 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4177_o : std_logic;
  signal n4178_o : std_logic;
  signal n4179_o : std_logic;
  signal n4180_o : std_logic;
  signal n4181_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4182 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4190 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4193_o : std_logic;
  signal n4194_o : std_logic;
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4198 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4201_o : std_logic;
  signal n4202_o : std_logic;
  signal n4203_o : std_logic;
  signal n4204_o : std_logic;
  signal n4205_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4206 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic;
  signal n4212_o : std_logic_vector (6 downto 0);
  signal n4213_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n4211_o;
  o <= n4212_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4213_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4155_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4156_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4157_o <= n4155_o & n4156_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4158 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4157_o,
    o => gen1_n0_cnot0_o);
  n4161_o <= gen1_n0_cnot0_n4158 (1);
  n4162_o <= gen1_n0_cnot0_n4158 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4163_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4164_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4165_o <= n4163_o & n4164_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4166 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4165_o,
    o => gen1_n1_cnot0_o);
  n4169_o <= gen1_n1_cnot0_n4166 (1);
  n4170_o <= gen1_n1_cnot0_n4166 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4171_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4172_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4173_o <= n4171_o & n4172_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4174 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4173_o,
    o => gen1_n2_cnot0_o);
  n4177_o <= gen1_n2_cnot0_n4174 (1);
  n4178_o <= gen1_n2_cnot0_n4174 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4179_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4180_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4181_o <= n4179_o & n4180_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4182 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4181_o,
    o => gen1_n3_cnot0_o);
  n4185_o <= gen1_n3_cnot0_n4182 (1);
  n4186_o <= gen1_n3_cnot0_n4182 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4187_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4188_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4189_o <= n4187_o & n4188_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4190 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4189_o,
    o => gen1_n4_cnot0_o);
  n4193_o <= gen1_n4_cnot0_n4190 (1);
  n4194_o <= gen1_n4_cnot0_n4190 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4195_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4196_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4197_o <= n4195_o & n4196_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4198 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4197_o,
    o => gen1_n5_cnot0_o);
  n4201_o <= gen1_n5_cnot0_n4198 (1);
  n4202_o <= gen1_n5_cnot0_n4198 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4203_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4204_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4205_o <= n4203_o & n4204_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4206 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4205_o,
    o => gen1_n6_cnot0_o);
  n4209_o <= gen1_n6_cnot0_n4206 (1);
  n4210_o <= gen1_n6_cnot0_n4206 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4211_o <= ctrl_prop (7);
  n4212_o <= n4210_o & n4202_o & n4194_o & n4186_o & n4178_o & n4170_o & n4162_o;
  n4213_o <= n4209_o & n4201_o & n4193_o & n4185_o & n4177_o & n4169_o & n4161_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_6 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_6;

architecture rtl of angle_lookup_15_6 is
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic;
  signal n4138_o : std_logic;
  signal n4139_o : std_logic;
  signal n4140_o : std_logic;
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic;
  signal n4149_o : std_logic;
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic_vector (14 downto 0);
begin
  o <= n4152_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4134_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4135_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4136_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4137_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4138_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4139_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4140_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4141_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4142_o <= not n4141_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4143_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4144_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4145_o <= not n4144_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4146_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4147_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4148_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4149_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4150_o <= not n4149_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4151_o <= i (0);
  n4152_o <= n4134_o & n4135_o & n4136_o & n4137_o & n4138_o & n4139_o & n4140_o & n4142_o & n4143_o & n4145_o & n4146_o & n4147_o & n4148_o & n4150_o & n4151_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n4082_o : std_logic;
  signal n4083_o : std_logic;
  signal n4084_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4085 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4093 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4101 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4104_o : std_logic;
  signal n4105_o : std_logic;
  signal n4106_o : std_logic;
  signal n4107_o : std_logic;
  signal n4108_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4109 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4117 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4125 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4128_o : std_logic;
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic_vector (5 downto 0);
  signal n4132_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n4130_o;
  o <= n4131_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4132_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4082_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4083_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4084_o <= n4082_o & n4083_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4085 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4084_o,
    o => gen1_n0_cnot0_o);
  n4088_o <= gen1_n0_cnot0_n4085 (1);
  n4089_o <= gen1_n0_cnot0_n4085 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4090_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4091_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4092_o <= n4090_o & n4091_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4093 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4092_o,
    o => gen1_n1_cnot0_o);
  n4096_o <= gen1_n1_cnot0_n4093 (1);
  n4097_o <= gen1_n1_cnot0_n4093 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4098_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4099_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4100_o <= n4098_o & n4099_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4101 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4100_o,
    o => gen1_n2_cnot0_o);
  n4104_o <= gen1_n2_cnot0_n4101 (1);
  n4105_o <= gen1_n2_cnot0_n4101 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4106_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4107_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4108_o <= n4106_o & n4107_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4109 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4108_o,
    o => gen1_n3_cnot0_o);
  n4112_o <= gen1_n3_cnot0_n4109 (1);
  n4113_o <= gen1_n3_cnot0_n4109 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4114_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4115_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4116_o <= n4114_o & n4115_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4117 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4116_o,
    o => gen1_n4_cnot0_o);
  n4120_o <= gen1_n4_cnot0_n4117 (1);
  n4121_o <= gen1_n4_cnot0_n4117 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4122_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4123_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4124_o <= n4122_o & n4123_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4125 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4124_o,
    o => gen1_n5_cnot0_o);
  n4128_o <= gen1_n5_cnot0_n4125 (1);
  n4129_o <= gen1_n5_cnot0_n4125 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4130_o <= ctrl_prop (6);
  n4131_o <= n4129_o & n4121_o & n4113_o & n4105_o & n4097_o & n4089_o;
  n4132_o <= n4128_o & n4120_o & n4112_o & n4104_o & n4096_o & n4088_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n4060_o : std_logic;
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic;
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic_vector (14 downto 0);
begin
  o <= n4079_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4060_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4061_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4062_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4063_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4064_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4065_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4066_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4067_o <= not n4066_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4068_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4069_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4070_o <= not n4069_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4071_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4072_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4073_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4074_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4075_o <= not n4074_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4076_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4077_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4078_o <= not n4077_o;
  n4079_o <= n4060_o & n4061_o & n4062_o & n4063_o & n4064_o & n4065_o & n4067_o & n4068_o & n4070_o & n4071_o & n4072_o & n4073_o & n4075_o & n4076_o & n4078_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4019 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4027 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4035 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic;
  signal n4042_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4043 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic;
  signal n4050_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4051 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic_vector (4 downto 0);
  signal n4058_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n4056_o;
  o <= n4057_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4058_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4016_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4017_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4018_o <= n4016_o & n4017_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4019 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4018_o,
    o => gen1_n0_cnot0_o);
  n4022_o <= gen1_n0_cnot0_n4019 (1);
  n4023_o <= gen1_n0_cnot0_n4019 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4024_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4025_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4026_o <= n4024_o & n4025_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4027 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4026_o,
    o => gen1_n1_cnot0_o);
  n4030_o <= gen1_n1_cnot0_n4027 (1);
  n4031_o <= gen1_n1_cnot0_n4027 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4032_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4033_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4034_o <= n4032_o & n4033_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4035 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4034_o,
    o => gen1_n2_cnot0_o);
  n4038_o <= gen1_n2_cnot0_n4035 (1);
  n4039_o <= gen1_n2_cnot0_n4035 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4040_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4041_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4042_o <= n4040_o & n4041_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4043 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4042_o,
    o => gen1_n3_cnot0_o);
  n4046_o <= gen1_n3_cnot0_n4043 (1);
  n4047_o <= gen1_n3_cnot0_n4043 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4048_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4049_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4050_o <= n4048_o & n4049_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4051 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4050_o,
    o => gen1_n4_cnot0_o);
  n4054_o <= gen1_n4_cnot0_n4051 (1);
  n4055_o <= gen1_n4_cnot0_n4051 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4056_o <= ctrl_prop (5);
  n4057_o <= n4055_o & n4047_o & n4039_o & n4031_o & n4023_o;
  n4058_o <= n4054_o & n4046_o & n4038_o & n4030_o & n4022_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n3993_o : std_logic;
  signal n3994_o : std_logic;
  signal n3995_o : std_logic;
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic_vector (14 downto 0);
begin
  o <= n4013_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3993_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3994_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3995_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3996_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3997_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3998_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3999_o <= not n3998_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4000_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4001_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4002_o <= not n4001_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4003_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4004_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4005_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4006_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4007_o <= not n4006_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4008_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4009_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4010_o <= not n4009_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4011_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4012_o <= not n4011_o;
  n4013_o <= n3993_o & n3994_o & n3995_o & n3996_o & n3997_o & n3999_o & n4000_o & n4002_o & n4003_o & n4004_o & n4005_o & n4007_o & n4008_o & n4010_o & n4012_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3960 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3968 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3976 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3984 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3987_o : std_logic;
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic_vector (3 downto 0);
  signal n3991_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3989_o;
  o <= n3990_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3991_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3957_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3958_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3959_o <= n3957_o & n3958_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3960 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3959_o,
    o => gen1_n0_cnot0_o);
  n3963_o <= gen1_n0_cnot0_n3960 (1);
  n3964_o <= gen1_n0_cnot0_n3960 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3965_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3966_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3967_o <= n3965_o & n3966_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3968 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3967_o,
    o => gen1_n1_cnot0_o);
  n3971_o <= gen1_n1_cnot0_n3968 (1);
  n3972_o <= gen1_n1_cnot0_n3968 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3973_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3974_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3975_o <= n3973_o & n3974_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3976 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3975_o,
    o => gen1_n2_cnot0_o);
  n3979_o <= gen1_n2_cnot0_n3976 (1);
  n3980_o <= gen1_n2_cnot0_n3976 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3981_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3982_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3983_o <= n3981_o & n3982_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3984 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3983_o,
    o => gen1_n3_cnot0_o);
  n3987_o <= gen1_n3_cnot0_n3984 (1);
  n3988_o <= gen1_n3_cnot0_n3984 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3989_o <= ctrl_prop (4);
  n3990_o <= n3988_o & n3980_o & n3972_o & n3964_o;
  n3991_o <= n3987_o & n3979_o & n3971_o & n3963_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic_vector (14 downto 0);
begin
  o <= n3954_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3935_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3936_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3937_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3938_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3939_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3940_o <= not n3939_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3941_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3942_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3943_o <= not n3942_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3944_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3945_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3946_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3947_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3948_o <= not n3947_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3949_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3950_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3951_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3952_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3953_o <= not n3952_o;
  n3954_o <= n3935_o & n3936_o & n3937_o & n3938_o & n3940_o & n3941_o & n3943_o & n3944_o & n3945_o & n3946_o & n3948_o & n3949_o & n3950_o & n3951_o & n3953_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3907_o : std_logic;
  signal n3908_o : std_logic;
  signal n3909_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3910 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3918 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3921_o : std_logic;
  signal n3922_o : std_logic;
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3926 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3929_o : std_logic;
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic_vector (2 downto 0);
  signal n3933_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3931_o;
  o <= n3932_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3933_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3907_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3908_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3909_o <= n3907_o & n3908_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3910 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3909_o,
    o => gen1_n0_cnot0_o);
  n3913_o <= gen1_n0_cnot0_n3910 (1);
  n3914_o <= gen1_n0_cnot0_n3910 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3915_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3916_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3917_o <= n3915_o & n3916_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3918 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3917_o,
    o => gen1_n1_cnot0_o);
  n3921_o <= gen1_n1_cnot0_n3918 (1);
  n3922_o <= gen1_n1_cnot0_n3918 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3923_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3924_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3925_o <= n3923_o & n3924_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3926 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3925_o,
    o => gen1_n2_cnot0_o);
  n3929_o <= gen1_n2_cnot0_n3926 (1);
  n3930_o <= gen1_n2_cnot0_n3926 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3931_o <= ctrl_prop (3);
  n3932_o <= n3930_o & n3922_o & n3914_o;
  n3933_o <= n3929_o & n3921_o & n3913_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic_vector (14 downto 0);
begin
  o <= n3904_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3880_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3881_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3882_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3883_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3884_o <= not n3883_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3885_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3886_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3887_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3888_o <= not n3887_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3889_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3890_o <= not n3889_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3891_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3892_o <= not n3891_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3893_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3894_o <= not n3893_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3895_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3896_o <= not n3895_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3897_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3898_o <= not n3897_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3899_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3900_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3901_o <= not n3900_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3902_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3903_o <= not n3902_o;
  n3904_o <= n3880_o & n3881_o & n3882_o & n3884_o & n3885_o & n3886_o & n3888_o & n3890_o & n3892_o & n3894_o & n3896_o & n3898_o & n3899_o & n3901_o & n3903_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3863 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3871 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic_vector (1 downto 0);
  signal n3878_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3876_o;
  o <= n3877_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3878_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3860_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3861_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3862_o <= n3860_o & n3861_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3863 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3862_o,
    o => gen1_n0_cnot0_o);
  n3866_o <= gen1_n0_cnot0_n3863 (1);
  n3867_o <= gen1_n0_cnot0_n3863 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3868_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3869_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3870_o <= n3868_o & n3869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3871 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3870_o,
    o => gen1_n1_cnot0_o);
  n3874_o <= gen1_n1_cnot0_n3871 (1);
  n3875_o <= gen1_n1_cnot0_n3871 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3876_o <= ctrl_prop (2);
  n3877_o <= n3875_o & n3867_o;
  n3878_o <= n3874_o & n3866_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic;
  signal n3857_o : std_logic_vector (14 downto 0);
begin
  o <= n3857_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3836_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3837_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3838_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3839_o <= not n3838_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3840_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3841_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3842_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3843_o <= not n3842_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3844_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3845_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3846_o <= not n3845_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3847_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3848_o <= not n3847_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3849_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3850_o <= not n3849_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3851_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3852_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3853_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3854_o <= not n3853_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3855_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3856_o <= i (0);
  n3857_o <= n3836_o & n3837_o & n3839_o & n3840_o & n3841_o & n3843_o & n3844_o & n3846_o & n3848_o & n3850_o & n3851_o & n3852_o & n3854_o & n3855_o & n3856_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n3826_o : std_logic;
  signal n3827_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3828 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3831_o : std_logic;
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n3833_o;
  o <= n3832_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3834_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3826_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3827_o <= n3826_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3828 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3827_o,
    o => gen1_n0_cnot0_o);
  n3831_o <= gen1_n0_cnot0_n3828 (1);
  n3832_o <= gen1_n0_cnot0_n3828 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3833_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n3834_o <= n3831_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic;
  signal n3823_o : std_logic_vector (14 downto 0);
begin
  o <= n3823_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3807_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3808_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3809_o <= not n3808_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3810_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3811_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3812_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3813_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3814_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3815_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3816_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3817_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3818_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3819_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3820_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3821_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3822_o <= i (0);
  n3823_o <= n3807_o & n3809_o & n3810_o & n3811_o & n3812_o & n3813_o & n3814_o & n3815_o & n3816_o & n3817_o & n3818_o & n3819_o & n3820_o & n3821_o & n3822_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3686 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3694 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3702 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3710 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3718 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3726 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3734 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3742 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3750 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3758 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3766 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3774 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3782 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3790 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3798 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic_vector (14 downto 0);
  signal n3805_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n3803_o;
  o <= n3804_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3805_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3683_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3684_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3685_o <= n3683_o & n3684_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3686 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3685_o,
    o => gen1_n0_cnot0_o);
  n3689_o <= gen1_n0_cnot0_n3686 (1);
  n3690_o <= gen1_n0_cnot0_n3686 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3691_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3692_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3693_o <= n3691_o & n3692_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3694 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3693_o,
    o => gen1_n1_cnot0_o);
  n3697_o <= gen1_n1_cnot0_n3694 (1);
  n3698_o <= gen1_n1_cnot0_n3694 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3699_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3700_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3701_o <= n3699_o & n3700_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3702 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3701_o,
    o => gen1_n2_cnot0_o);
  n3705_o <= gen1_n2_cnot0_n3702 (1);
  n3706_o <= gen1_n2_cnot0_n3702 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3707_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3708_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3709_o <= n3707_o & n3708_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3710 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3709_o,
    o => gen1_n3_cnot0_o);
  n3713_o <= gen1_n3_cnot0_n3710 (1);
  n3714_o <= gen1_n3_cnot0_n3710 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3715_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3716_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3717_o <= n3715_o & n3716_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3718 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3717_o,
    o => gen1_n4_cnot0_o);
  n3721_o <= gen1_n4_cnot0_n3718 (1);
  n3722_o <= gen1_n4_cnot0_n3718 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3723_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3724_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3725_o <= n3723_o & n3724_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3726 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3725_o,
    o => gen1_n5_cnot0_o);
  n3729_o <= gen1_n5_cnot0_n3726 (1);
  n3730_o <= gen1_n5_cnot0_n3726 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3731_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3732_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3733_o <= n3731_o & n3732_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3734 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3733_o,
    o => gen1_n6_cnot0_o);
  n3737_o <= gen1_n6_cnot0_n3734 (1);
  n3738_o <= gen1_n6_cnot0_n3734 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3739_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3740_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3741_o <= n3739_o & n3740_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3742 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3741_o,
    o => gen1_n7_cnot0_o);
  n3745_o <= gen1_n7_cnot0_n3742 (1);
  n3746_o <= gen1_n7_cnot0_n3742 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3747_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3748_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3749_o <= n3747_o & n3748_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3750 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3749_o,
    o => gen1_n8_cnot0_o);
  n3753_o <= gen1_n8_cnot0_n3750 (1);
  n3754_o <= gen1_n8_cnot0_n3750 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3755_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3756_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3757_o <= n3755_o & n3756_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3758 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3757_o,
    o => gen1_n9_cnot0_o);
  n3761_o <= gen1_n9_cnot0_n3758 (1);
  n3762_o <= gen1_n9_cnot0_n3758 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3763_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3764_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3765_o <= n3763_o & n3764_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3766 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3765_o,
    o => gen1_n10_cnot0_o);
  n3769_o <= gen1_n10_cnot0_n3766 (1);
  n3770_o <= gen1_n10_cnot0_n3766 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3771_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3772_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3773_o <= n3771_o & n3772_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3774 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3773_o,
    o => gen1_n11_cnot0_o);
  n3777_o <= gen1_n11_cnot0_n3774 (1);
  n3778_o <= gen1_n11_cnot0_n3774 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3779_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3780_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3781_o <= n3779_o & n3780_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3782 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3781_o,
    o => gen1_n12_cnot0_o);
  n3785_o <= gen1_n12_cnot0_n3782 (1);
  n3786_o <= gen1_n12_cnot0_n3782 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3787_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3788_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3789_o <= n3787_o & n3788_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3790 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3789_o,
    o => gen1_n13_cnot0_o);
  n3793_o <= gen1_n13_cnot0_n3790 (1);
  n3794_o <= gen1_n13_cnot0_n3790 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3795_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3796_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3797_o <= n3795_o & n3796_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3798 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3797_o,
    o => gen1_n14_cnot0_o);
  n3801_o <= gen1_n14_cnot0_n3798 (1);
  n3802_o <= gen1_n14_cnot0_n3798 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3803_o <= ctrl_prop (15);
  n3804_o <= n3802_o & n3794_o & n3786_o & n3778_o & n3770_o & n3762_o & n3754_o & n3746_o & n3738_o & n3730_o & n3722_o & n3714_o & n3706_o & n3698_o & n3690_o;
  n3805_o <= n3801_o & n3793_o & n3785_o & n3777_o & n3769_o & n3761_o & n3753_o & n3745_o & n3737_o & n3729_o & n3721_o & n3713_o & n3705_o & n3697_o & n3689_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2908 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2916 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2924 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2932 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2940 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2948 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2956 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2964 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2972 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2980 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2988 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2996 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3004 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3012 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3024 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3032 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3040 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3048 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3056 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3064 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3072 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3080 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3088 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3096 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3104 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3112 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3120 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic_vector (1 downto 0);
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic_vector (1 downto 0);
  signal n3130_o : std_logic;
  signal n3131_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3132 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic_vector (1 downto 0);
  signal n3141_o : std_logic;
  signal n3142_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3143 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic_vector (1 downto 0);
  signal n3152_o : std_logic;
  signal n3153_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3154 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic_vector (1 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3165 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic_vector (1 downto 0);
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3176 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic_vector (1 downto 0);
  signal n3185_o : std_logic;
  signal n3186_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3187 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic_vector (1 downto 0);
  signal n3196_o : std_logic;
  signal n3197_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3198 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic_vector (1 downto 0);
  signal n3207_o : std_logic;
  signal n3208_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3209 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic_vector (1 downto 0);
  signal n3218_o : std_logic;
  signal n3219_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3220 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic_vector (1 downto 0);
  signal n3229_o : std_logic;
  signal n3230_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3231 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic_vector (1 downto 0);
  signal n3240_o : std_logic;
  signal n3241_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3242 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic_vector (1 downto 0);
  signal n3251_o : std_logic;
  signal n3252_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3253 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic_vector (1 downto 0);
  signal n3262_o : std_logic;
  signal n3263_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3264 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic_vector (1 downto 0);
  signal n3273_o : std_logic;
  signal n3274_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3275 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3286 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic_vector (1 downto 0);
  signal n3294_o : std_logic;
  signal n3295_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3296 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic_vector (1 downto 0);
  signal n3305_o : std_logic;
  signal n3306_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3307 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic_vector (1 downto 0);
  signal n3316_o : std_logic;
  signal n3317_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3318 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic_vector (1 downto 0);
  signal n3327_o : std_logic;
  signal n3328_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3329 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic_vector (1 downto 0);
  signal n3338_o : std_logic;
  signal n3339_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3340 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic;
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic_vector (1 downto 0);
  signal n3349_o : std_logic;
  signal n3350_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3351 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic_vector (1 downto 0);
  signal n3360_o : std_logic;
  signal n3361_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3362 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic_vector (1 downto 0);
  signal n3371_o : std_logic;
  signal n3372_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3373 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic_vector (1 downto 0);
  signal n3382_o : std_logic;
  signal n3383_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3384 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic_vector (1 downto 0);
  signal n3393_o : std_logic;
  signal n3394_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3395 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic_vector (1 downto 0);
  signal n3404_o : std_logic;
  signal n3405_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3406 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic_vector (1 downto 0);
  signal n3415_o : std_logic;
  signal n3416_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3417 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic_vector (1 downto 0);
  signal n3426_o : std_logic;
  signal n3427_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3428 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic_vector (1 downto 0);
  signal n3437_o : std_logic;
  signal n3438_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3439 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic_vector (1 downto 0);
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3450 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3458 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3466 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3474 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3482 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3490 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3498 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3506 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3514 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3522 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3530 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3538 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3546 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3558 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3566 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3574 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3582 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3590 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3598 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3606 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3614 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3622 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3630 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3638 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3646 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic;
  signal n3652_o : std_logic;
  signal n3653_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3654 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3662 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic_vector (14 downto 0);
  signal n3668_o : std_logic_vector (14 downto 0);
  signal n3669_o : std_logic_vector (14 downto 0);
  signal n3670_o : std_logic_vector (14 downto 0);
  signal n3671_o : std_logic_vector (14 downto 0);
  signal n3672_o : std_logic_vector (14 downto 0);
  signal n3673_o : std_logic_vector (14 downto 0);
  signal n3674_o : std_logic_vector (14 downto 0);
  signal n3675_o : std_logic_vector (14 downto 0);
  signal n3676_o : std_logic_vector (14 downto 0);
  signal n3677_o : std_logic_vector (14 downto 0);
  signal n3678_o : std_logic_vector (14 downto 0);
  signal n3679_o : std_logic_vector (14 downto 0);
  signal n3680_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3667_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3668_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3669_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3670_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3671_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3672_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3673_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3674_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3675_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3676_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3677_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3678_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3679_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3680_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2905_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2906_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2908 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2907_o,
    o => gen1_n1_cnot1_j_o);
  n2911_o <= gen1_n1_cnot1_j_n2908 (1);
  n2912_o <= gen1_n1_cnot1_j_n2908 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2913_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2914_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2915_o <= n2913_o & n2914_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2916 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2915_o,
    o => gen1_n2_cnot1_j_o);
  n2919_o <= gen1_n2_cnot1_j_n2916 (1);
  n2920_o <= gen1_n2_cnot1_j_n2916 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2921_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2922_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2923_o <= n2921_o & n2922_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2924 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2923_o,
    o => gen1_n3_cnot1_j_o);
  n2927_o <= gen1_n3_cnot1_j_n2924 (1);
  n2928_o <= gen1_n3_cnot1_j_n2924 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2929_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2930_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2931_o <= n2929_o & n2930_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2932 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2931_o,
    o => gen1_n4_cnot1_j_o);
  n2935_o <= gen1_n4_cnot1_j_n2932 (1);
  n2936_o <= gen1_n4_cnot1_j_n2932 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2937_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2938_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2939_o <= n2937_o & n2938_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2940 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2939_o,
    o => gen1_n5_cnot1_j_o);
  n2943_o <= gen1_n5_cnot1_j_n2940 (1);
  n2944_o <= gen1_n5_cnot1_j_n2940 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2945_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2946_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2947_o <= n2945_o & n2946_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2948 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2947_o,
    o => gen1_n6_cnot1_j_o);
  n2951_o <= gen1_n6_cnot1_j_n2948 (1);
  n2952_o <= gen1_n6_cnot1_j_n2948 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2953_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2954_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2955_o <= n2953_o & n2954_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2956 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2955_o,
    o => gen1_n7_cnot1_j_o);
  n2959_o <= gen1_n7_cnot1_j_n2956 (1);
  n2960_o <= gen1_n7_cnot1_j_n2956 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2961_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2962_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2963_o <= n2961_o & n2962_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2964 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2963_o,
    o => gen1_n8_cnot1_j_o);
  n2967_o <= gen1_n8_cnot1_j_n2964 (1);
  n2968_o <= gen1_n8_cnot1_j_n2964 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2969_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2970_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2972 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2971_o,
    o => gen1_n9_cnot1_j_o);
  n2975_o <= gen1_n9_cnot1_j_n2972 (1);
  n2976_o <= gen1_n9_cnot1_j_n2972 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2977_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2978_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2979_o <= n2977_o & n2978_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2980 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2979_o,
    o => gen1_n10_cnot1_j_o);
  n2983_o <= gen1_n10_cnot1_j_n2980 (1);
  n2984_o <= gen1_n10_cnot1_j_n2980 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2985_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2986_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2987_o <= n2985_o & n2986_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2988 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2987_o,
    o => gen1_n11_cnot1_j_o);
  n2991_o <= gen1_n11_cnot1_j_n2988 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n2992_o <= gen1_n11_cnot1_j_n2988 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2993_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2994_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2995_o <= n2993_o & n2994_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2996 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2995_o,
    o => gen1_n12_cnot1_j_o);
  n2999_o <= gen1_n12_cnot1_j_n2996 (1);
  n3000_o <= gen1_n12_cnot1_j_n2996 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3001_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3002_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3003_o <= n3001_o & n3002_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3004 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3003_o,
    o => gen1_n13_cnot1_j_o);
  n3007_o <= gen1_n13_cnot1_j_n3004 (1);
  n3008_o <= gen1_n13_cnot1_j_n3004 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3009_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3010_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3011_o <= n3009_o & n3010_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3012 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3011_o,
    o => gen1_n14_cnot1_j_o);
  n3015_o <= gen1_n14_cnot1_j_n3012 (1);
  n3016_o <= gen1_n14_cnot1_j_n3012 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3017_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3018_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3019_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3020_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3021_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3022_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3023_o <= n3021_o & n3022_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3024 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3023_o,
    o => gen2_n14_cnot2_j_o);
  n3027_o <= gen2_n14_cnot2_j_n3024 (1);
  n3028_o <= gen2_n14_cnot2_j_n3024 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3029_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3030_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3031_o <= n3029_o & n3030_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3032 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3031_o,
    o => gen2_n13_cnot2_j_o);
  n3035_o <= gen2_n13_cnot2_j_n3032 (1);
  n3036_o <= gen2_n13_cnot2_j_n3032 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3037_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3038_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3039_o <= n3037_o & n3038_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3040 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3039_o,
    o => gen2_n12_cnot2_j_o);
  n3043_o <= gen2_n12_cnot2_j_n3040 (1);
  n3044_o <= gen2_n12_cnot2_j_n3040 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3045_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3046_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3047_o <= n3045_o & n3046_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3048 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3047_o,
    o => gen2_n11_cnot2_j_o);
  n3051_o <= gen2_n11_cnot2_j_n3048 (1);
  n3052_o <= gen2_n11_cnot2_j_n3048 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3053_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3054_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3055_o <= n3053_o & n3054_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3056 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3055_o,
    o => gen2_n10_cnot2_j_o);
  n3059_o <= gen2_n10_cnot2_j_n3056 (1);
  n3060_o <= gen2_n10_cnot2_j_n3056 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3061_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3062_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3063_o <= n3061_o & n3062_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3064 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3063_o,
    o => gen2_n9_cnot2_j_o);
  n3067_o <= gen2_n9_cnot2_j_n3064 (1);
  n3068_o <= gen2_n9_cnot2_j_n3064 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3069_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3070_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3071_o <= n3069_o & n3070_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3072 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3071_o,
    o => gen2_n8_cnot2_j_o);
  n3075_o <= gen2_n8_cnot2_j_n3072 (1);
  n3076_o <= gen2_n8_cnot2_j_n3072 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3077_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3078_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3079_o <= n3077_o & n3078_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3080 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3079_o,
    o => gen2_n7_cnot2_j_o);
  n3083_o <= gen2_n7_cnot2_j_n3080 (1);
  n3084_o <= gen2_n7_cnot2_j_n3080 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3085_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3086_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3087_o <= n3085_o & n3086_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3088 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3087_o,
    o => gen2_n6_cnot2_j_o);
  n3091_o <= gen2_n6_cnot2_j_n3088 (1);
  n3092_o <= gen2_n6_cnot2_j_n3088 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3093_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3094_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3095_o <= n3093_o & n3094_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3096 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3095_o,
    o => gen2_n5_cnot2_j_o);
  n3099_o <= gen2_n5_cnot2_j_n3096 (1);
  n3100_o <= gen2_n5_cnot2_j_n3096 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3101_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3102_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3103_o <= n3101_o & n3102_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3104 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3103_o,
    o => gen2_n4_cnot2_j_o);
  n3107_o <= gen2_n4_cnot2_j_n3104 (1);
  n3108_o <= gen2_n4_cnot2_j_n3104 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3109_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3110_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3111_o <= n3109_o & n3110_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3112 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3111_o,
    o => gen2_n3_cnot2_j_o);
  n3115_o <= gen2_n3_cnot2_j_n3112 (1);
  n3116_o <= gen2_n3_cnot2_j_n3112 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3117_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3118_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3119_o <= n3117_o & n3118_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3120 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3119_o,
    o => gen2_n2_cnot2_j_o);
  n3123_o <= gen2_n2_cnot2_j_n3120 (1);
  n3124_o <= gen2_n2_cnot2_j_n3120 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3125_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3126_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3127_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3128_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3129_o <= n3127_o & n3128_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3130_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3131_o <= n3129_o & n3130_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3132 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3131_o,
    o => gen3_n1_ccnot3_j_o);
  n3135_o <= gen3_n1_ccnot3_j_n3132 (2);
  n3136_o <= gen3_n1_ccnot3_j_n3132 (1);
  n3137_o <= gen3_n1_ccnot3_j_n3132 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3138_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3139_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3140_o <= n3138_o & n3139_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3141_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3142_o <= n3140_o & n3141_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3143 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3142_o,
    o => gen3_n2_ccnot3_j_o);
  n3146_o <= gen3_n2_ccnot3_j_n3143 (2);
  n3147_o <= gen3_n2_ccnot3_j_n3143 (1);
  n3148_o <= gen3_n2_ccnot3_j_n3143 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3149_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3150_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3151_o <= n3149_o & n3150_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3152_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3153_o <= n3151_o & n3152_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3154 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3153_o,
    o => gen3_n3_ccnot3_j_o);
  n3157_o <= gen3_n3_ccnot3_j_n3154 (2);
  n3158_o <= gen3_n3_ccnot3_j_n3154 (1);
  n3159_o <= gen3_n3_ccnot3_j_n3154 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3160_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3161_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3162_o <= n3160_o & n3161_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3163_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3164_o <= n3162_o & n3163_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3165 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3164_o,
    o => gen3_n4_ccnot3_j_o);
  n3168_o <= gen3_n4_ccnot3_j_n3165 (2);
  n3169_o <= gen3_n4_ccnot3_j_n3165 (1);
  n3170_o <= gen3_n4_ccnot3_j_n3165 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3171_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3172_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3173_o <= n3171_o & n3172_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3174_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3176 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3175_o,
    o => gen3_n5_ccnot3_j_o);
  n3179_o <= gen3_n5_ccnot3_j_n3176 (2);
  n3180_o <= gen3_n5_ccnot3_j_n3176 (1);
  n3181_o <= gen3_n5_ccnot3_j_n3176 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3182_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3183_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3184_o <= n3182_o & n3183_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3185_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3186_o <= n3184_o & n3185_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3187 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3186_o,
    o => gen3_n6_ccnot3_j_o);
  n3190_o <= gen3_n6_ccnot3_j_n3187 (2);
  n3191_o <= gen3_n6_ccnot3_j_n3187 (1);
  n3192_o <= gen3_n6_ccnot3_j_n3187 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3193_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3194_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3195_o <= n3193_o & n3194_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3196_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3197_o <= n3195_o & n3196_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3198 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3197_o,
    o => gen3_n7_ccnot3_j_o);
  n3201_o <= gen3_n7_ccnot3_j_n3198 (2);
  n3202_o <= gen3_n7_ccnot3_j_n3198 (1);
  n3203_o <= gen3_n7_ccnot3_j_n3198 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3204_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3205_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3206_o <= n3204_o & n3205_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3207_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3208_o <= n3206_o & n3207_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3209 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3208_o,
    o => gen3_n8_ccnot3_j_o);
  n3212_o <= gen3_n8_ccnot3_j_n3209 (2);
  n3213_o <= gen3_n8_ccnot3_j_n3209 (1);
  n3214_o <= gen3_n8_ccnot3_j_n3209 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3215_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3216_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3217_o <= n3215_o & n3216_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3218_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3219_o <= n3217_o & n3218_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3220 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3219_o,
    o => gen3_n9_ccnot3_j_o);
  n3223_o <= gen3_n9_ccnot3_j_n3220 (2);
  n3224_o <= gen3_n9_ccnot3_j_n3220 (1);
  n3225_o <= gen3_n9_ccnot3_j_n3220 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3226_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3227_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3228_o <= n3226_o & n3227_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3229_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3230_o <= n3228_o & n3229_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3231 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3230_o,
    o => gen3_n10_ccnot3_j_o);
  n3234_o <= gen3_n10_ccnot3_j_n3231 (2);
  n3235_o <= gen3_n10_ccnot3_j_n3231 (1);
  n3236_o <= gen3_n10_ccnot3_j_n3231 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3237_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3238_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3239_o <= n3237_o & n3238_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3240_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3241_o <= n3239_o & n3240_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3242 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3241_o,
    o => gen3_n11_ccnot3_j_o);
  n3245_o <= gen3_n11_ccnot3_j_n3242 (2);
  n3246_o <= gen3_n11_ccnot3_j_n3242 (1);
  n3247_o <= gen3_n11_ccnot3_j_n3242 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3248_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3249_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3250_o <= n3248_o & n3249_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3251_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3252_o <= n3250_o & n3251_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3253 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3252_o,
    o => gen3_n12_ccnot3_j_o);
  n3256_o <= gen3_n12_ccnot3_j_n3253 (2);
  n3257_o <= gen3_n12_ccnot3_j_n3253 (1);
  n3258_o <= gen3_n12_ccnot3_j_n3253 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3259_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3260_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3261_o <= n3259_o & n3260_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3262_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3263_o <= n3261_o & n3262_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3264 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3263_o,
    o => gen3_n13_ccnot3_j_o);
  n3267_o <= gen3_n13_ccnot3_j_n3264 (2);
  n3268_o <= gen3_n13_ccnot3_j_n3264 (1);
  n3269_o <= gen3_n13_ccnot3_j_n3264 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3270_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3271_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3272_o <= n3270_o & n3271_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3273_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3274_o <= n3272_o & n3273_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3275 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3274_o,
    o => gen3_n14_ccnot3_j_o);
  n3278_o <= gen3_n14_ccnot3_j_n3275 (2);
  n3279_o <= gen3_n14_ccnot3_j_n3275 (1);
  n3280_o <= gen3_n14_ccnot3_j_n3275 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3281_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3282_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3283_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3284_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3285_o <= n3283_o & n3284_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3286 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3285_o,
    o => cnot_4_o);
  n3289_o <= cnot_4_n3286 (1);
  n3290_o <= cnot_4_n3286 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3291_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3292_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3293_o <= n3291_o & n3292_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3294_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3295_o <= n3293_o & n3294_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3296 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3295_o,
    o => gen4_n13_peres4_j_o);
  n3299_o <= gen4_n13_peres4_j_n3296 (2);
  n3300_o <= gen4_n13_peres4_j_n3296 (1);
  n3301_o <= gen4_n13_peres4_j_n3296 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3302_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3303_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3304_o <= n3302_o & n3303_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3305_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3306_o <= n3304_o & n3305_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3307 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3306_o,
    o => gen4_n12_peres4_j_o);
  n3310_o <= gen4_n12_peres4_j_n3307 (2);
  n3311_o <= gen4_n12_peres4_j_n3307 (1);
  n3312_o <= gen4_n12_peres4_j_n3307 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3313_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3314_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3315_o <= n3313_o & n3314_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3316_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3317_o <= n3315_o & n3316_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3318 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3317_o,
    o => gen4_n11_peres4_j_o);
  n3321_o <= gen4_n11_peres4_j_n3318 (2);
  n3322_o <= gen4_n11_peres4_j_n3318 (1);
  n3323_o <= gen4_n11_peres4_j_n3318 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3324_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3325_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3326_o <= n3324_o & n3325_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3327_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3328_o <= n3326_o & n3327_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3329 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3328_o,
    o => gen4_n10_peres4_j_o);
  n3332_o <= gen4_n10_peres4_j_n3329 (2);
  n3333_o <= gen4_n10_peres4_j_n3329 (1);
  n3334_o <= gen4_n10_peres4_j_n3329 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3335_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3336_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3337_o <= n3335_o & n3336_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3338_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3339_o <= n3337_o & n3338_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3340 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3339_o,
    o => gen4_n9_peres4_j_o);
  n3343_o <= gen4_n9_peres4_j_n3340 (2);
  n3344_o <= gen4_n9_peres4_j_n3340 (1);
  n3345_o <= gen4_n9_peres4_j_n3340 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3346_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3347_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3348_o <= n3346_o & n3347_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3349_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3350_o <= n3348_o & n3349_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3351 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3350_o,
    o => gen4_n8_peres4_j_o);
  n3354_o <= gen4_n8_peres4_j_n3351 (2);
  n3355_o <= gen4_n8_peres4_j_n3351 (1);
  n3356_o <= gen4_n8_peres4_j_n3351 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3357_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3358_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3359_o <= n3357_o & n3358_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3360_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3361_o <= n3359_o & n3360_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3362 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3361_o,
    o => gen4_n7_peres4_j_o);
  n3365_o <= gen4_n7_peres4_j_n3362 (2);
  n3366_o <= gen4_n7_peres4_j_n3362 (1);
  n3367_o <= gen4_n7_peres4_j_n3362 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3368_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3369_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3370_o <= n3368_o & n3369_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3371_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3372_o <= n3370_o & n3371_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3373 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3372_o,
    o => gen4_n6_peres4_j_o);
  n3376_o <= gen4_n6_peres4_j_n3373 (2);
  n3377_o <= gen4_n6_peres4_j_n3373 (1);
  n3378_o <= gen4_n6_peres4_j_n3373 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3379_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3380_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3381_o <= n3379_o & n3380_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3382_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3383_o <= n3381_o & n3382_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3384 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3383_o,
    o => gen4_n5_peres4_j_o);
  n3387_o <= gen4_n5_peres4_j_n3384 (2);
  n3388_o <= gen4_n5_peres4_j_n3384 (1);
  n3389_o <= gen4_n5_peres4_j_n3384 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3390_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3391_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3392_o <= n3390_o & n3391_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3393_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3394_o <= n3392_o & n3393_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3395 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3394_o,
    o => gen4_n4_peres4_j_o);
  n3398_o <= gen4_n4_peres4_j_n3395 (2);
  n3399_o <= gen4_n4_peres4_j_n3395 (1);
  n3400_o <= gen4_n4_peres4_j_n3395 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3401_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3402_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3403_o <= n3401_o & n3402_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3404_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3405_o <= n3403_o & n3404_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3406 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3405_o,
    o => gen4_n3_peres4_j_o);
  n3409_o <= gen4_n3_peres4_j_n3406 (2);
  n3410_o <= gen4_n3_peres4_j_n3406 (1);
  n3411_o <= gen4_n3_peres4_j_n3406 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3412_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3413_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3414_o <= n3412_o & n3413_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3415_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3416_o <= n3414_o & n3415_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3417 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3416_o,
    o => gen4_n2_peres4_j_o);
  n3420_o <= gen4_n2_peres4_j_n3417 (2);
  n3421_o <= gen4_n2_peres4_j_n3417 (1);
  n3422_o <= gen4_n2_peres4_j_n3417 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3423_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3424_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3425_o <= n3423_o & n3424_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3426_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3427_o <= n3425_o & n3426_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3428 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3427_o,
    o => gen4_n1_peres4_j_o);
  n3431_o <= gen4_n1_peres4_j_n3428 (2);
  n3432_o <= gen4_n1_peres4_j_n3428 (1);
  n3433_o <= gen4_n1_peres4_j_n3428 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3434_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3435_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3436_o <= n3434_o & n3435_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3437_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3438_o <= n3436_o & n3437_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3439 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3438_o,
    o => gen4_n0_peres4_j_o);
  n3442_o <= gen4_n0_peres4_j_n3439 (2);
  n3443_o <= gen4_n0_peres4_j_n3439 (1);
  n3444_o <= gen4_n0_peres4_j_n3439 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3445_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3446_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3447_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3448_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3449_o <= n3447_o & n3448_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3450 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3449_o,
    o => gen5_n1_cnot5_j_o);
  n3453_o <= gen5_n1_cnot5_j_n3450 (1);
  n3454_o <= gen5_n1_cnot5_j_n3450 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3455_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3456_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3457_o <= n3455_o & n3456_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3458 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3457_o,
    o => gen5_n2_cnot5_j_o);
  n3461_o <= gen5_n2_cnot5_j_n3458 (1);
  n3462_o <= gen5_n2_cnot5_j_n3458 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3463_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3464_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3465_o <= n3463_o & n3464_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3466 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3465_o,
    o => gen5_n3_cnot5_j_o);
  n3469_o <= gen5_n3_cnot5_j_n3466 (1);
  n3470_o <= gen5_n3_cnot5_j_n3466 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3471_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3472_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3473_o <= n3471_o & n3472_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3474 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3473_o,
    o => gen5_n4_cnot5_j_o);
  n3477_o <= gen5_n4_cnot5_j_n3474 (1);
  n3478_o <= gen5_n4_cnot5_j_n3474 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3479_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3480_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3481_o <= n3479_o & n3480_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3482 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3481_o,
    o => gen5_n5_cnot5_j_o);
  n3485_o <= gen5_n5_cnot5_j_n3482 (1);
  n3486_o <= gen5_n5_cnot5_j_n3482 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3487_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3488_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3489_o <= n3487_o & n3488_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3490 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3489_o,
    o => gen5_n6_cnot5_j_o);
  n3493_o <= gen5_n6_cnot5_j_n3490 (1);
  n3494_o <= gen5_n6_cnot5_j_n3490 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3495_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3496_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3497_o <= n3495_o & n3496_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3498 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3497_o,
    o => gen5_n7_cnot5_j_o);
  n3501_o <= gen5_n7_cnot5_j_n3498 (1);
  n3502_o <= gen5_n7_cnot5_j_n3498 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3503_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3504_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3505_o <= n3503_o & n3504_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3506 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3505_o,
    o => gen5_n8_cnot5_j_o);
  n3509_o <= gen5_n8_cnot5_j_n3506 (1);
  n3510_o <= gen5_n8_cnot5_j_n3506 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3511_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3512_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3513_o <= n3511_o & n3512_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3514 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3513_o,
    o => gen5_n9_cnot5_j_o);
  n3517_o <= gen5_n9_cnot5_j_n3514 (1);
  n3518_o <= gen5_n9_cnot5_j_n3514 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3519_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3520_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3521_o <= n3519_o & n3520_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3522 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3521_o,
    o => gen5_n10_cnot5_j_o);
  n3525_o <= gen5_n10_cnot5_j_n3522 (1);
  n3526_o <= gen5_n10_cnot5_j_n3522 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3527_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3528_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3529_o <= n3527_o & n3528_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3530 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3529_o,
    o => gen5_n11_cnot5_j_o);
  n3533_o <= gen5_n11_cnot5_j_n3530 (1);
  n3534_o <= gen5_n11_cnot5_j_n3530 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3535_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3536_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3537_o <= n3535_o & n3536_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3538 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3537_o,
    o => gen5_n12_cnot5_j_o);
  n3541_o <= gen5_n12_cnot5_j_n3538 (1);
  n3542_o <= gen5_n12_cnot5_j_n3538 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3543_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3544_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3545_o <= n3543_o & n3544_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3546 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3545_o,
    o => gen5_n13_cnot5_j_o);
  n3549_o <= gen5_n13_cnot5_j_n3546 (1);
  n3550_o <= gen5_n13_cnot5_j_n3546 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3551_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3552_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3553_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3554_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3555_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3556_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3557_o <= n3555_o & n3556_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3558 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3557_o,
    o => gen6_n1_cnot1_j_o);
  n3561_o <= gen6_n1_cnot1_j_n3558 (1);
  n3562_o <= gen6_n1_cnot1_j_n3558 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3563_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3564_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3565_o <= n3563_o & n3564_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3566 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3565_o,
    o => gen6_n2_cnot1_j_o);
  n3569_o <= gen6_n2_cnot1_j_n3566 (1);
  n3570_o <= gen6_n2_cnot1_j_n3566 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3571_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3572_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3573_o <= n3571_o & n3572_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3574 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3573_o,
    o => gen6_n3_cnot1_j_o);
  n3577_o <= gen6_n3_cnot1_j_n3574 (1);
  n3578_o <= gen6_n3_cnot1_j_n3574 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3579_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3580_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3581_o <= n3579_o & n3580_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3582 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3581_o,
    o => gen6_n4_cnot1_j_o);
  n3585_o <= gen6_n4_cnot1_j_n3582 (1);
  n3586_o <= gen6_n4_cnot1_j_n3582 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3587_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3588_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3589_o <= n3587_o & n3588_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3590 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3589_o,
    o => gen6_n5_cnot1_j_o);
  n3593_o <= gen6_n5_cnot1_j_n3590 (1);
  n3594_o <= gen6_n5_cnot1_j_n3590 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3595_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3596_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3597_o <= n3595_o & n3596_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3598 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3597_o,
    o => gen6_n6_cnot1_j_o);
  n3601_o <= gen6_n6_cnot1_j_n3598 (1);
  n3602_o <= gen6_n6_cnot1_j_n3598 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3603_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3604_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3605_o <= n3603_o & n3604_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3606 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3605_o,
    o => gen6_n7_cnot1_j_o);
  n3609_o <= gen6_n7_cnot1_j_n3606 (1);
  n3610_o <= gen6_n7_cnot1_j_n3606 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3611_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3612_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3613_o <= n3611_o & n3612_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3614 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3613_o,
    o => gen6_n8_cnot1_j_o);
  n3617_o <= gen6_n8_cnot1_j_n3614 (1);
  n3618_o <= gen6_n8_cnot1_j_n3614 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3619_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3620_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3621_o <= n3619_o & n3620_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3622 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3621_o,
    o => gen6_n9_cnot1_j_o);
  n3625_o <= gen6_n9_cnot1_j_n3622 (1);
  n3626_o <= gen6_n9_cnot1_j_n3622 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3627_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3628_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3629_o <= n3627_o & n3628_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3630 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3629_o,
    o => gen6_n10_cnot1_j_o);
  n3633_o <= gen6_n10_cnot1_j_n3630 (1);
  n3634_o <= gen6_n10_cnot1_j_n3630 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3635_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3636_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3637_o <= n3635_o & n3636_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3638 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3637_o,
    o => gen6_n11_cnot1_j_o);
  n3641_o <= gen6_n11_cnot1_j_n3638 (1);
  n3642_o <= gen6_n11_cnot1_j_n3638 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3643_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3644_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3645_o <= n3643_o & n3644_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3646 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3645_o,
    o => gen6_n12_cnot1_j_o);
  n3649_o <= gen6_n12_cnot1_j_n3646 (1);
  n3650_o <= gen6_n12_cnot1_j_n3646 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3651_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3652_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3653_o <= n3651_o & n3652_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3654 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3653_o,
    o => gen6_n13_cnot1_j_o);
  n3657_o <= gen6_n13_cnot1_j_n3654 (1);
  n3658_o <= gen6_n13_cnot1_j_n3654 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3659_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3660_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3661_o <= n3659_o & n3660_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3662 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3661_o,
    o => gen6_n14_cnot1_j_o);
  n3665_o <= gen6_n14_cnot1_j_n3662 (1);
  n3666_o <= gen6_n14_cnot1_j_n3662 (0);
  n3667_o <= n3015_o & n3007_o & n2999_o & n2991_o & n2983_o & n2975_o & n2967_o & n2959_o & n2951_o & n2943_o & n2935_o & n2927_o & n2919_o & n2911_o & n3017_o;
  n3668_o <= n3016_o & n3008_o & n3000_o & n2992_o & n2984_o & n2976_o & n2968_o & n2960_o & n2952_o & n2944_o & n2936_o & n2928_o & n2920_o & n2912_o & n3018_o;
  n3669_o <= n3020_o & n3027_o & n3035_o & n3043_o & n3051_o & n3059_o & n3067_o & n3075_o & n3083_o & n3091_o & n3099_o & n3107_o & n3115_o & n3123_o & n3019_o;
  n3670_o <= n3028_o & n3036_o & n3044_o & n3052_o & n3060_o & n3068_o & n3076_o & n3084_o & n3092_o & n3100_o & n3108_o & n3116_o & n3124_o & n3125_o;
  n3671_o <= n3280_o & n3269_o & n3258_o & n3247_o & n3236_o & n3225_o & n3214_o & n3203_o & n3192_o & n3181_o & n3170_o & n3159_o & n3148_o & n3137_o & n3126_o;
  n3672_o <= n3281_o & n3279_o & n3268_o & n3257_o & n3246_o & n3235_o & n3224_o & n3213_o & n3202_o & n3191_o & n3180_o & n3169_o & n3158_o & n3147_o & n3136_o;
  n3673_o <= n3282_o & n3278_o & n3267_o & n3256_o & n3245_o & n3234_o & n3223_o & n3212_o & n3201_o & n3190_o & n3179_o & n3168_o & n3157_o & n3146_o & n3135_o;
  n3674_o <= n3289_o & n3299_o & n3310_o & n3321_o & n3332_o & n3343_o & n3354_o & n3365_o & n3376_o & n3387_o & n3398_o & n3409_o & n3420_o & n3431_o & n3442_o;
  n3675_o <= n3301_o & n3312_o & n3323_o & n3334_o & n3345_o & n3356_o & n3367_o & n3378_o & n3389_o & n3400_o & n3411_o & n3422_o & n3433_o & n3444_o & n3445_o;
  n3676_o <= n3290_o & n3300_o & n3311_o & n3322_o & n3333_o & n3344_o & n3355_o & n3366_o & n3377_o & n3388_o & n3399_o & n3410_o & n3421_o & n3432_o & n3443_o;
  n3677_o <= n3550_o & n3542_o & n3534_o & n3526_o & n3518_o & n3510_o & n3502_o & n3494_o & n3486_o & n3478_o & n3470_o & n3462_o & n3454_o & n3446_o;
  n3678_o <= n3552_o & n3549_o & n3541_o & n3533_o & n3525_o & n3517_o & n3509_o & n3501_o & n3493_o & n3485_o & n3477_o & n3469_o & n3461_o & n3453_o & n3551_o;
  n3679_o <= n3665_o & n3657_o & n3649_o & n3641_o & n3633_o & n3625_o & n3617_o & n3609_o & n3601_o & n3593_o & n3585_o & n3577_o & n3569_o & n3561_o & n3553_o;
  n3680_o <= n3666_o & n3658_o & n3650_o & n3642_o & n3634_o & n3626_o & n3618_o & n3610_o & n3602_o & n3594_o & n3586_o & n3578_o & n3570_o & n3562_o & n3554_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n2891 : std_logic;
  signal cnotr_n2892 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n2897 : std_logic_vector (16 downto 0);
  signal add_n2898 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n2891;
  a_out <= add_n2897;
  s <= add_n2898;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2892; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2891 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2892 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2897 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2898 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic_vector (1 downto 0);
  signal cnota_n2140 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal cnotb_n2147 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic_vector (1 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (2 downto 0);
  signal ccnotc_n2155 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic_vector (1 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n2166 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n2176 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic_vector (1 downto 0);
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n2188 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n2198 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (1 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n2210 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n2220 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic_vector (1 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n2232 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n2242 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic_vector (1 downto 0);
  signal n2252_o : std_logic;
  signal n2253_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n2254 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n2264 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic_vector (1 downto 0);
  signal n2274_o : std_logic;
  signal n2275_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n2276 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n2286 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic_vector (1 downto 0);
  signal n2296_o : std_logic;
  signal n2297_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n2298 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n2308 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic_vector (1 downto 0);
  signal n2318_o : std_logic;
  signal n2319_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n2320 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n2330 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic_vector (1 downto 0);
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n2342 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n2352 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (1 downto 0);
  signal n2362_o : std_logic;
  signal n2363_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n2364 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n2374 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic_vector (1 downto 0);
  signal n2384_o : std_logic;
  signal n2385_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n2386 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n2396 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (1 downto 0);
  signal n2406_o : std_logic;
  signal n2407_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n2408 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n2418 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic_vector (1 downto 0);
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n2430 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n2440 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic_vector (1 downto 0);
  signal n2450_o : std_logic;
  signal n2451_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n2452 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n2462 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (1 downto 0);
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n2474 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n2484 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n2496 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n2506 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic_vector (1 downto 0);
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n2518 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2528 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic_vector (1 downto 0);
  signal n2538_o : std_logic;
  signal n2539_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2540 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2550 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal n2560_o : std_logic;
  signal n2561_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2562 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2572 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (1 downto 0);
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2584 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2594 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic_vector (1 downto 0);
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2606 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2616 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic_vector (1 downto 0);
  signal n2626_o : std_logic;
  signal n2627_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2628 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2638 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic_vector (1 downto 0);
  signal n2648_o : std_logic;
  signal n2649_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2650 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2660 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic_vector (1 downto 0);
  signal n2670_o : std_logic;
  signal n2671_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2672 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2682 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic_vector (1 downto 0);
  signal n2692_o : std_logic;
  signal n2693_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2694 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2704 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic_vector (1 downto 0);
  signal n2714_o : std_logic;
  signal n2715_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2716 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2726 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic_vector (1 downto 0);
  signal n2736_o : std_logic;
  signal n2737_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2738 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2748 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic_vector (1 downto 0);
  signal n2758_o : std_logic;
  signal n2759_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2760 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2770 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic_vector (1 downto 0);
  signal n2780_o : std_logic;
  signal n2781_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2782 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2792 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic_vector (1 downto 0);
  signal n2802_o : std_logic;
  signal n2803_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2804 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2814 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2824 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic_vector (1 downto 0);
  signal cnotea_n2831 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic_vector (16 downto 0);
  signal n2837_o : std_logic_vector (16 downto 0);
  signal n2838_o : std_logic_vector (16 downto 0);
  signal n2839_o : std_logic_vector (15 downto 0);
  signal n2840_o : std_logic_vector (15 downto 0);
  signal n2841_o : std_logic_vector (15 downto 0);
  signal n2842_o : std_logic_vector (15 downto 0);
  signal n2843_o : std_logic_vector (3 downto 0);
  signal n2844_o : std_logic_vector (3 downto 0);
  signal n2845_o : std_logic_vector (3 downto 0);
  signal n2846_o : std_logic_vector (3 downto 0);
  signal n2847_o : std_logic_vector (3 downto 0);
  signal n2848_o : std_logic_vector (3 downto 0);
  signal n2849_o : std_logic_vector (3 downto 0);
  signal n2850_o : std_logic_vector (3 downto 0);
  signal n2851_o : std_logic_vector (3 downto 0);
  signal n2852_o : std_logic_vector (3 downto 0);
  signal n2853_o : std_logic_vector (3 downto 0);
  signal n2854_o : std_logic_vector (3 downto 0);
  signal n2855_o : std_logic_vector (3 downto 0);
  signal n2856_o : std_logic_vector (3 downto 0);
  signal n2857_o : std_logic_vector (3 downto 0);
  signal n2858_o : std_logic_vector (3 downto 0);
  signal n2859_o : std_logic_vector (3 downto 0);
  signal n2860_o : std_logic_vector (3 downto 0);
  signal n2861_o : std_logic_vector (3 downto 0);
  signal n2862_o : std_logic_vector (3 downto 0);
  signal n2863_o : std_logic_vector (3 downto 0);
  signal n2864_o : std_logic_vector (3 downto 0);
  signal n2865_o : std_logic_vector (3 downto 0);
  signal n2866_o : std_logic_vector (3 downto 0);
  signal n2867_o : std_logic_vector (3 downto 0);
  signal n2868_o : std_logic_vector (3 downto 0);
  signal n2869_o : std_logic_vector (3 downto 0);
  signal n2870_o : std_logic_vector (3 downto 0);
  signal n2871_o : std_logic_vector (3 downto 0);
  signal n2872_o : std_logic_vector (3 downto 0);
  signal n2873_o : std_logic_vector (3 downto 0);
  signal n2874_o : std_logic_vector (3 downto 0);
  signal n2875_o : std_logic_vector (3 downto 0);
  signal n2876_o : std_logic_vector (3 downto 0);
  signal n2877_o : std_logic_vector (3 downto 0);
  signal n2878_o : std_logic_vector (3 downto 0);
  signal n2879_o : std_logic_vector (3 downto 0);
  signal n2880_o : std_logic_vector (3 downto 0);
  signal n2881_o : std_logic_vector (3 downto 0);
  signal n2882_o : std_logic_vector (3 downto 0);
  signal n2883_o : std_logic_vector (3 downto 0);
  signal n2884_o : std_logic_vector (3 downto 0);
  signal n2885_o : std_logic_vector (3 downto 0);
  signal n2886_o : std_logic_vector (3 downto 0);
  signal n2887_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2836_o;
  b_out <= n2837_o;
  s <= n2838_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2839_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2840_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2841_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2842_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n2143_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n2150_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n2144_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2828_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n2137_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n2138_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n2139_o <= n2137_o & n2138_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n2140 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n2139_o,
    o => cnota_o);
  n2143_o <= cnota_n2140 (1);
  n2144_o <= cnota_n2140 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n2145_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n2146_o <= n2145_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n2147 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n2146_o,
    o => cnotb_o);
  n2150_o <= cnotb_n2147 (1);
  n2151_o <= cnotb_n2147 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n2152_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n2153_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n2155 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n2154_o,
    o => ccnotc_o);
  n2158_o <= ccnotc_n2155 (2);
  n2159_o <= ccnotc_n2155 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n2160_o <= ccnotc_n2155 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2843_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2844_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2845_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2161_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2162_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2163_o <= n2161_o & n2162_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2164_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2165_o <= n2163_o & n2164_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n2166 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n2165_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n2169_o <= gen1_n1_ccnot1_n2166 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n2170_o <= gen1_n1_ccnot1_n2166 (1);
  n2171_o <= gen1_n1_ccnot1_n2166 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2172_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2173_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2174_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2175_o <= n2173_o & n2174_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n2176 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n2175_o,
    o => gen1_n1_cnot1_o);
  n2179_o <= gen1_n1_cnot1_n2176 (1);
  n2180_o <= gen1_n1_cnot1_n2176 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2181_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2182_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2183_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2184_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2185_o <= n2183_o & n2184_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2186_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n2188 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n2187_o,
    o => gen1_n1_ccnot2_o);
  n2191_o <= gen1_n1_ccnot2_n2188 (2);
  n2192_o <= gen1_n1_ccnot2_n2188 (1);
  n2193_o <= gen1_n1_ccnot2_n2188 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2194_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2195_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2196_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2197_o <= n2195_o & n2196_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n2198 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n2197_o,
    o => gen1_n1_cnot2_o);
  n2201_o <= gen1_n1_cnot2_n2198 (1);
  n2202_o <= gen1_n1_cnot2_n2198 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2203_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2204_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2846_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2847_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2848_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2205_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2206_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2207_o <= n2205_o & n2206_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2208_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2209_o <= n2207_o & n2208_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n2210 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n2209_o,
    o => gen1_n2_ccnot1_o);
  n2213_o <= gen1_n2_ccnot1_n2210 (2);
  n2214_o <= gen1_n2_ccnot1_n2210 (1);
  n2215_o <= gen1_n2_ccnot1_n2210 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2216_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2217_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2218_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2219_o <= n2217_o & n2218_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n2220 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n2219_o,
    o => gen1_n2_cnot1_o);
  n2223_o <= gen1_n2_cnot1_n2220 (1);
  n2224_o <= gen1_n2_cnot1_n2220 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2225_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2226_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2227_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2228_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2229_o <= n2227_o & n2228_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2230_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2231_o <= n2229_o & n2230_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n2232 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n2231_o,
    o => gen1_n2_ccnot2_o);
  n2235_o <= gen1_n2_ccnot2_n2232 (2);
  n2236_o <= gen1_n2_ccnot2_n2232 (1);
  n2237_o <= gen1_n2_ccnot2_n2232 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2238_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2239_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2240_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2241_o <= n2239_o & n2240_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n2242 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n2241_o,
    o => gen1_n2_cnot2_o);
  n2245_o <= gen1_n2_cnot2_n2242 (1);
  n2246_o <= gen1_n2_cnot2_n2242 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2247_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2248_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2849_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2850_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2851_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2249_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2250_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2251_o <= n2249_o & n2250_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2252_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2253_o <= n2251_o & n2252_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n2254 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n2253_o,
    o => gen1_n3_ccnot1_o);
  n2257_o <= gen1_n3_ccnot1_n2254 (2);
  n2258_o <= gen1_n3_ccnot1_n2254 (1);
  n2259_o <= gen1_n3_ccnot1_n2254 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2260_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2261_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2262_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2263_o <= n2261_o & n2262_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n2264 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n2263_o,
    o => gen1_n3_cnot1_o);
  n2267_o <= gen1_n3_cnot1_n2264 (1);
  n2268_o <= gen1_n3_cnot1_n2264 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2269_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2270_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2271_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2272_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2273_o <= n2271_o & n2272_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2274_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2275_o <= n2273_o & n2274_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n2276 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n2275_o,
    o => gen1_n3_ccnot2_o);
  n2279_o <= gen1_n3_ccnot2_n2276 (2);
  n2280_o <= gen1_n3_ccnot2_n2276 (1);
  n2281_o <= gen1_n3_ccnot2_n2276 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2282_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2283_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2284_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2285_o <= n2283_o & n2284_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n2286 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n2285_o,
    o => gen1_n3_cnot2_o);
  n2289_o <= gen1_n3_cnot2_n2286 (1);
  n2290_o <= gen1_n3_cnot2_n2286 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2291_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2292_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2852_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2853_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2854_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2293_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2294_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2295_o <= n2293_o & n2294_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2296_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2297_o <= n2295_o & n2296_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n2298 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n2297_o,
    o => gen1_n4_ccnot1_o);
  n2301_o <= gen1_n4_ccnot1_n2298 (2);
  n2302_o <= gen1_n4_ccnot1_n2298 (1);
  n2303_o <= gen1_n4_ccnot1_n2298 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2304_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2305_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2306_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2307_o <= n2305_o & n2306_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n2308 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n2307_o,
    o => gen1_n4_cnot1_o);
  n2311_o <= gen1_n4_cnot1_n2308 (1);
  n2312_o <= gen1_n4_cnot1_n2308 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2313_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2314_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2315_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2316_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2317_o <= n2315_o & n2316_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2318_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2319_o <= n2317_o & n2318_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n2320 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n2319_o,
    o => gen1_n4_ccnot2_o);
  n2323_o <= gen1_n4_ccnot2_n2320 (2);
  n2324_o <= gen1_n4_ccnot2_n2320 (1);
  n2325_o <= gen1_n4_ccnot2_n2320 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2326_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2327_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2328_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2329_o <= n2327_o & n2328_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n2330 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n2329_o,
    o => gen1_n4_cnot2_o);
  n2333_o <= gen1_n4_cnot2_n2330 (1);
  n2334_o <= gen1_n4_cnot2_n2330 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2335_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2336_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2855_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2856_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2857_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2337_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2338_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2339_o <= n2337_o & n2338_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2340_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n2342 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n2341_o,
    o => gen1_n5_ccnot1_o);
  n2345_o <= gen1_n5_ccnot1_n2342 (2);
  n2346_o <= gen1_n5_ccnot1_n2342 (1);
  n2347_o <= gen1_n5_ccnot1_n2342 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2348_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2349_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2350_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2351_o <= n2349_o & n2350_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n2352 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n2351_o,
    o => gen1_n5_cnot1_o);
  n2355_o <= gen1_n5_cnot1_n2352 (1);
  n2356_o <= gen1_n5_cnot1_n2352 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2357_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2358_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2359_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2360_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2362_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2363_o <= n2361_o & n2362_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n2364 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n2363_o,
    o => gen1_n5_ccnot2_o);
  n2367_o <= gen1_n5_ccnot2_n2364 (2);
  n2368_o <= gen1_n5_ccnot2_n2364 (1);
  n2369_o <= gen1_n5_ccnot2_n2364 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2370_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2371_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2372_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2373_o <= n2371_o & n2372_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n2374 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n2373_o,
    o => gen1_n5_cnot2_o);
  n2377_o <= gen1_n5_cnot2_n2374 (1);
  n2378_o <= gen1_n5_cnot2_n2374 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2379_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2380_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2858_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2859_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2860_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2381_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2382_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2383_o <= n2381_o & n2382_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2384_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2385_o <= n2383_o & n2384_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n2386 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n2385_o,
    o => gen1_n6_ccnot1_o);
  n2389_o <= gen1_n6_ccnot1_n2386 (2);
  n2390_o <= gen1_n6_ccnot1_n2386 (1);
  n2391_o <= gen1_n6_ccnot1_n2386 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2392_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2393_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2394_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2395_o <= n2393_o & n2394_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n2396 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n2395_o,
    o => gen1_n6_cnot1_o);
  n2399_o <= gen1_n6_cnot1_n2396 (1);
  n2400_o <= gen1_n6_cnot1_n2396 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2401_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2402_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2403_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2404_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2406_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2407_o <= n2405_o & n2406_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n2408 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n2407_o,
    o => gen1_n6_ccnot2_o);
  n2411_o <= gen1_n6_ccnot2_n2408 (2);
  n2412_o <= gen1_n6_ccnot2_n2408 (1);
  n2413_o <= gen1_n6_ccnot2_n2408 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2414_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2415_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2416_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2417_o <= n2415_o & n2416_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n2418 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n2417_o,
    o => gen1_n6_cnot2_o);
  n2421_o <= gen1_n6_cnot2_n2418 (1);
  n2422_o <= gen1_n6_cnot2_n2418 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2423_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2424_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2861_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2862_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2863_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2425_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2426_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2427_o <= n2425_o & n2426_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2428_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n2430 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n2429_o,
    o => gen1_n7_ccnot1_o);
  n2433_o <= gen1_n7_ccnot1_n2430 (2);
  n2434_o <= gen1_n7_ccnot1_n2430 (1);
  n2435_o <= gen1_n7_ccnot1_n2430 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2436_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2437_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2438_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2439_o <= n2437_o & n2438_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n2440 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n2439_o,
    o => gen1_n7_cnot1_o);
  n2443_o <= gen1_n7_cnot1_n2440 (1);
  n2444_o <= gen1_n7_cnot1_n2440 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2445_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2446_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2447_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2448_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2449_o <= n2447_o & n2448_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2450_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2451_o <= n2449_o & n2450_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n2452 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n2451_o,
    o => gen1_n7_ccnot2_o);
  n2455_o <= gen1_n7_ccnot2_n2452 (2);
  n2456_o <= gen1_n7_ccnot2_n2452 (1);
  n2457_o <= gen1_n7_ccnot2_n2452 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2458_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2459_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2460_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2461_o <= n2459_o & n2460_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n2462 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n2461_o,
    o => gen1_n7_cnot2_o);
  n2465_o <= gen1_n7_cnot2_n2462 (1);
  n2466_o <= gen1_n7_cnot2_n2462 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2467_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2468_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2864_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2865_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2866_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2469_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2470_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2472_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n2474 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n2473_o,
    o => gen1_n8_ccnot1_o);
  n2477_o <= gen1_n8_ccnot1_n2474 (2);
  n2478_o <= gen1_n8_ccnot1_n2474 (1);
  n2479_o <= gen1_n8_ccnot1_n2474 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2480_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2481_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2482_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2483_o <= n2481_o & n2482_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n2484 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n2483_o,
    o => gen1_n8_cnot1_o);
  n2487_o <= gen1_n8_cnot1_n2484 (1);
  n2488_o <= gen1_n8_cnot1_n2484 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2489_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2490_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2491_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2492_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2494_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n2496 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n2495_o,
    o => gen1_n8_ccnot2_o);
  n2499_o <= gen1_n8_ccnot2_n2496 (2);
  n2500_o <= gen1_n8_ccnot2_n2496 (1);
  n2501_o <= gen1_n8_ccnot2_n2496 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2502_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2503_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2504_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2505_o <= n2503_o & n2504_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n2506 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n2505_o,
    o => gen1_n8_cnot2_o);
  n2509_o <= gen1_n8_cnot2_n2506 (1);
  n2510_o <= gen1_n8_cnot2_n2506 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2511_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2512_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2867_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2868_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2869_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2513_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2514_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2515_o <= n2513_o & n2514_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2516_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n2518 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n2517_o,
    o => gen1_n9_ccnot1_o);
  n2521_o <= gen1_n9_ccnot1_n2518 (2);
  n2522_o <= gen1_n9_ccnot1_n2518 (1);
  n2523_o <= gen1_n9_ccnot1_n2518 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2524_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2525_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2526_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2528 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2527_o,
    o => gen1_n9_cnot1_o);
  n2531_o <= gen1_n9_cnot1_n2528 (1);
  n2532_o <= gen1_n9_cnot1_n2528 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2533_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2534_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2535_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2536_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2537_o <= n2535_o & n2536_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2538_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2539_o <= n2537_o & n2538_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2540 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2539_o,
    o => gen1_n9_ccnot2_o);
  n2543_o <= gen1_n9_ccnot2_n2540 (2);
  n2544_o <= gen1_n9_ccnot2_n2540 (1);
  n2545_o <= gen1_n9_ccnot2_n2540 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2546_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2547_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2548_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2550 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2549_o,
    o => gen1_n9_cnot2_o);
  n2553_o <= gen1_n9_cnot2_n2550 (1);
  n2554_o <= gen1_n9_cnot2_n2550 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2555_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2556_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2870_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2871_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2872_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2557_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2558_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2560_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2561_o <= n2559_o & n2560_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2562 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2561_o,
    o => gen1_n10_ccnot1_o);
  n2565_o <= gen1_n10_ccnot1_n2562 (2);
  n2566_o <= gen1_n10_ccnot1_n2562 (1);
  n2567_o <= gen1_n10_ccnot1_n2562 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2568_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2569_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2570_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2571_o <= n2569_o & n2570_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2572 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2571_o,
    o => gen1_n10_cnot1_o);
  n2575_o <= gen1_n10_cnot1_n2572 (1);
  n2576_o <= gen1_n10_cnot1_n2572 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2577_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2578_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2579_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2580_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2582_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2584 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2583_o,
    o => gen1_n10_ccnot2_o);
  n2587_o <= gen1_n10_ccnot2_n2584 (2);
  n2588_o <= gen1_n10_ccnot2_n2584 (1);
  n2589_o <= gen1_n10_ccnot2_n2584 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2590_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2591_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2592_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2593_o <= n2591_o & n2592_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2594 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2593_o,
    o => gen1_n10_cnot2_o);
  n2597_o <= gen1_n10_cnot2_n2594 (1);
  n2598_o <= gen1_n10_cnot2_n2594 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2599_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2600_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2873_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2874_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2875_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2601_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2602_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2603_o <= n2601_o & n2602_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2604_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2606 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2605_o,
    o => gen1_n11_ccnot1_o);
  n2609_o <= gen1_n11_ccnot1_n2606 (2);
  n2610_o <= gen1_n11_ccnot1_n2606 (1);
  n2611_o <= gen1_n11_ccnot1_n2606 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2612_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2613_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2614_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2615_o <= n2613_o & n2614_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2616 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2615_o,
    o => gen1_n11_cnot1_o);
  n2619_o <= gen1_n11_cnot1_n2616 (1);
  n2620_o <= gen1_n11_cnot1_n2616 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2621_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2622_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2623_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2624_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2625_o <= n2623_o & n2624_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2626_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2627_o <= n2625_o & n2626_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2628 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2627_o,
    o => gen1_n11_ccnot2_o);
  n2631_o <= gen1_n11_ccnot2_n2628 (2);
  n2632_o <= gen1_n11_ccnot2_n2628 (1);
  n2633_o <= gen1_n11_ccnot2_n2628 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2634_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2635_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2636_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2637_o <= n2635_o & n2636_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2638 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2637_o,
    o => gen1_n11_cnot2_o);
  n2641_o <= gen1_n11_cnot2_n2638 (1);
  n2642_o <= gen1_n11_cnot2_n2638 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2643_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2644_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2876_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2877_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2878_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2645_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2646_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2647_o <= n2645_o & n2646_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2648_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2649_o <= n2647_o & n2648_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2650 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2649_o,
    o => gen1_n12_ccnot1_o);
  n2653_o <= gen1_n12_ccnot1_n2650 (2);
  n2654_o <= gen1_n12_ccnot1_n2650 (1);
  n2655_o <= gen1_n12_ccnot1_n2650 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2656_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2657_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2658_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2659_o <= n2657_o & n2658_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2660 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2659_o,
    o => gen1_n12_cnot1_o);
  n2663_o <= gen1_n12_cnot1_n2660 (1);
  n2664_o <= gen1_n12_cnot1_n2660 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2665_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2666_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2667_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2668_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2669_o <= n2667_o & n2668_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2670_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2671_o <= n2669_o & n2670_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2672 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2671_o,
    o => gen1_n12_ccnot2_o);
  n2675_o <= gen1_n12_ccnot2_n2672 (2);
  n2676_o <= gen1_n12_ccnot2_n2672 (1);
  n2677_o <= gen1_n12_ccnot2_n2672 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2678_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2679_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2680_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2681_o <= n2679_o & n2680_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2682 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2681_o,
    o => gen1_n12_cnot2_o);
  n2685_o <= gen1_n12_cnot2_n2682 (1);
  n2686_o <= gen1_n12_cnot2_n2682 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2687_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2688_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2879_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2880_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2881_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2689_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2690_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2691_o <= n2689_o & n2690_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2692_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2693_o <= n2691_o & n2692_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2694 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2693_o,
    o => gen1_n13_ccnot1_o);
  n2697_o <= gen1_n13_ccnot1_n2694 (2);
  n2698_o <= gen1_n13_ccnot1_n2694 (1);
  n2699_o <= gen1_n13_ccnot1_n2694 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2700_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2701_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2702_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2703_o <= n2701_o & n2702_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2704 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2703_o,
    o => gen1_n13_cnot1_o);
  n2707_o <= gen1_n13_cnot1_n2704 (1);
  n2708_o <= gen1_n13_cnot1_n2704 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2709_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2710_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2711_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2712_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2713_o <= n2711_o & n2712_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2714_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2715_o <= n2713_o & n2714_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2716 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2715_o,
    o => gen1_n13_ccnot2_o);
  n2719_o <= gen1_n13_ccnot2_n2716 (2);
  n2720_o <= gen1_n13_ccnot2_n2716 (1);
  n2721_o <= gen1_n13_ccnot2_n2716 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2722_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2723_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2724_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2725_o <= n2723_o & n2724_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2726 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2725_o,
    o => gen1_n13_cnot2_o);
  n2729_o <= gen1_n13_cnot2_n2726 (1);
  n2730_o <= gen1_n13_cnot2_n2726 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2731_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2732_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2882_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2883_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2884_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2733_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2734_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2735_o <= n2733_o & n2734_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2736_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2737_o <= n2735_o & n2736_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2738 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2737_o,
    o => gen1_n14_ccnot1_o);
  n2741_o <= gen1_n14_ccnot1_n2738 (2);
  n2742_o <= gen1_n14_ccnot1_n2738 (1);
  n2743_o <= gen1_n14_ccnot1_n2738 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2744_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2745_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2746_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2747_o <= n2745_o & n2746_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2748 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2747_o,
    o => gen1_n14_cnot1_o);
  n2751_o <= gen1_n14_cnot1_n2748 (1);
  n2752_o <= gen1_n14_cnot1_n2748 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2753_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2754_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2755_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2756_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2757_o <= n2755_o & n2756_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2758_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2759_o <= n2757_o & n2758_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2760 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2759_o,
    o => gen1_n14_ccnot2_o);
  n2763_o <= gen1_n14_ccnot2_n2760 (2);
  n2764_o <= gen1_n14_ccnot2_n2760 (1);
  n2765_o <= gen1_n14_ccnot2_n2760 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2766_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2767_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2768_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2769_o <= n2767_o & n2768_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2770 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2769_o,
    o => gen1_n14_cnot2_o);
  n2773_o <= gen1_n14_cnot2_n2770 (1);
  n2774_o <= gen1_n14_cnot2_n2770 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2775_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2776_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2885_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2886_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2887_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2777_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2778_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2779_o <= n2777_o & n2778_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2780_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2781_o <= n2779_o & n2780_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2782 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2781_o,
    o => gen1_n15_ccnot1_o);
  n2785_o <= gen1_n15_ccnot1_n2782 (2);
  n2786_o <= gen1_n15_ccnot1_n2782 (1);
  n2787_o <= gen1_n15_ccnot1_n2782 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2788_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2789_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2790_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2791_o <= n2789_o & n2790_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2792 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2791_o,
    o => gen1_n15_cnot1_o);
  n2795_o <= gen1_n15_cnot1_n2792 (1);
  n2796_o <= gen1_n15_cnot1_n2792 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2797_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2798_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2799_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2800_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2801_o <= n2799_o & n2800_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2802_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2803_o <= n2801_o & n2802_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2804 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2803_o,
    o => gen1_n15_ccnot2_o);
  n2807_o <= gen1_n15_ccnot2_n2804 (2);
  n2808_o <= gen1_n15_ccnot2_n2804 (1);
  n2809_o <= gen1_n15_ccnot2_n2804 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2810_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2811_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2812_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2813_o <= n2811_o & n2812_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2814 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2813_o,
    o => gen1_n15_cnot2_o);
  n2817_o <= gen1_n15_cnot2_n2814 (1);
  n2818_o <= gen1_n15_cnot2_n2814 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2819_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2820_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2821_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2822_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2823_o <= n2821_o & n2822_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2824 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2823_o,
    o => cnoteb_o);
  n2827_o <= cnoteb_n2824 (1);
  n2828_o <= cnoteb_n2824 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2829_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2830_o <= n2829_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2831 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2830_o,
    o => cnotea_o);
  n2834_o <= cnotea_n2831 (1);
  n2835_o <= cnotea_n2831 (0);
  n2836_o <= n2834_o & a_s;
  n2837_o <= n2827_o & b_s;
  n2838_o <= n2835_o & s_s;
  n2839_o <= n2817_o & n2773_o & n2729_o & n2685_o & n2641_o & n2597_o & n2553_o & n2509_o & n2465_o & n2421_o & n2377_o & n2333_o & n2289_o & n2245_o & n2201_o & n2158_o;
  n2840_o <= n2819_o & n2775_o & n2731_o & n2687_o & n2643_o & n2599_o & n2555_o & n2511_o & n2467_o & n2423_o & n2379_o & n2335_o & n2291_o & n2247_o & n2203_o & n2159_o;
  n2841_o <= n2818_o & n2774_o & n2730_o & n2686_o & n2642_o & n2598_o & n2554_o & n2510_o & n2466_o & n2422_o & n2378_o & n2334_o & n2290_o & n2246_o & n2202_o & n2151_o;
  n2842_o <= n2820_o & n2776_o & n2732_o & n2688_o & n2644_o & n2600_o & n2556_o & n2512_o & n2468_o & n2424_o & n2380_o & n2336_o & n2292_o & n2248_o & n2204_o & n2160_o;
  n2843_o <= n2171_o & n2170_o & n2169_o & n2172_o;
  n2844_o <= n2182_o & n2180_o & n2179_o & n2181_o;
  n2845_o <= n2193_o & n2192_o & n2194_o & n2191_o;
  n2846_o <= n2215_o & n2214_o & n2213_o & n2216_o;
  n2847_o <= n2226_o & n2224_o & n2223_o & n2225_o;
  n2848_o <= n2237_o & n2236_o & n2238_o & n2235_o;
  n2849_o <= n2259_o & n2258_o & n2257_o & n2260_o;
  n2850_o <= n2270_o & n2268_o & n2267_o & n2269_o;
  n2851_o <= n2281_o & n2280_o & n2282_o & n2279_o;
  n2852_o <= n2303_o & n2302_o & n2301_o & n2304_o;
  n2853_o <= n2314_o & n2312_o & n2311_o & n2313_o;
  n2854_o <= n2325_o & n2324_o & n2326_o & n2323_o;
  n2855_o <= n2347_o & n2346_o & n2345_o & n2348_o;
  n2856_o <= n2358_o & n2356_o & n2355_o & n2357_o;
  n2857_o <= n2369_o & n2368_o & n2370_o & n2367_o;
  n2858_o <= n2391_o & n2390_o & n2389_o & n2392_o;
  n2859_o <= n2402_o & n2400_o & n2399_o & n2401_o;
  n2860_o <= n2413_o & n2412_o & n2414_o & n2411_o;
  n2861_o <= n2435_o & n2434_o & n2433_o & n2436_o;
  n2862_o <= n2446_o & n2444_o & n2443_o & n2445_o;
  n2863_o <= n2457_o & n2456_o & n2458_o & n2455_o;
  n2864_o <= n2479_o & n2478_o & n2477_o & n2480_o;
  n2865_o <= n2490_o & n2488_o & n2487_o & n2489_o;
  n2866_o <= n2501_o & n2500_o & n2502_o & n2499_o;
  n2867_o <= n2523_o & n2522_o & n2521_o & n2524_o;
  n2868_o <= n2534_o & n2532_o & n2531_o & n2533_o;
  n2869_o <= n2545_o & n2544_o & n2546_o & n2543_o;
  n2870_o <= n2567_o & n2566_o & n2565_o & n2568_o;
  n2871_o <= n2578_o & n2576_o & n2575_o & n2577_o;
  n2872_o <= n2589_o & n2588_o & n2590_o & n2587_o;
  n2873_o <= n2611_o & n2610_o & n2609_o & n2612_o;
  n2874_o <= n2622_o & n2620_o & n2619_o & n2621_o;
  n2875_o <= n2633_o & n2632_o & n2634_o & n2631_o;
  n2876_o <= n2655_o & n2654_o & n2653_o & n2656_o;
  n2877_o <= n2666_o & n2664_o & n2663_o & n2665_o;
  n2878_o <= n2677_o & n2676_o & n2678_o & n2675_o;
  n2879_o <= n2699_o & n2698_o & n2697_o & n2700_o;
  n2880_o <= n2710_o & n2708_o & n2707_o & n2709_o;
  n2881_o <= n2721_o & n2720_o & n2722_o & n2719_o;
  n2882_o <= n2743_o & n2742_o & n2741_o & n2744_o;
  n2883_o <= n2754_o & n2752_o & n2751_o & n2753_o;
  n2884_o <= n2765_o & n2764_o & n2766_o & n2763_o;
  n2885_o <= n2787_o & n2786_o & n2785_o & n2788_o;
  n2886_o <= n2798_o & n2796_o & n2795_o & n2797_o;
  n2887_o <= n2809_o & n2808_o & n2810_o & n2807_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_13 is
  port (
    w : in std_logic_vector (30 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (30 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_13;

architecture rtl of cordic_stage_16_13 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (12 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n2029_o : std_logic_vector (16 downto 0);
  signal add1_n2030 : std_logic_vector (16 downto 0);
  signal add1_n2031 : std_logic_vector (16 downto 0);
  signal add1_n2032 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n2039_o : std_logic;
  signal addsub_n2040 : std_logic;
  signal addsub_n2041 : std_logic_vector (16 downto 0);
  signal addsub_n2042 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n2049_o : std_logic;
  signal cnotr1_n2050 : std_logic;
  signal cnotr1_n2051 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n2056_o : std_logic;
  signal cnotr2_n2057 : std_logic;
  signal cnotr2_n2058 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n2063_o : std_logic;
  signal n2064_o : std_logic_vector (12 downto 0);
  signal gen0_cnotr3_n2065 : std_logic;
  signal gen0_cnotr3_n2066 : std_logic_vector (12 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (12 downto 0);
  signal n2071_o : std_logic_vector (2 downto 0);
  signal n2072_o : std_logic;
  signal n2073_o : std_logic_vector (12 downto 0);
  signal gen0_cnotr4_n2074 : std_logic;
  signal gen0_cnotr4_n2075 : std_logic_vector (12 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (12 downto 0);
  signal n2080_o : std_logic_vector (2 downto 0);
  signal n2081_o : std_logic_vector (12 downto 0);
  signal n2082_o : std_logic_vector (15 downto 0);
  signal n2083_o : std_logic;
  signal gen0_cnotr5_n2084 : std_logic;
  signal gen0_cnotr5_n2085 : std_logic_vector (12 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (12 downto 0);
  signal n2090_o : std_logic_vector (2 downto 0);
  signal n2091_o : std_logic_vector (12 downto 0);
  signal n2092_o : std_logic;
  signal n2093_o : std_logic_vector (13 downto 0);
  signal n2094_o : std_logic_vector (14 downto 0);
  signal add2_n2095 : std_logic_vector (14 downto 0);
  signal add2_n2096 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal cnotr6_n2106 : std_logic;
  signal cnotr6_n2107 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n2112_o : std_logic;
  signal n2113_o : std_logic_vector (13 downto 0);
  signal cnotr7_n2114 : std_logic;
  signal cnotr7_n2115 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n2120_o : std_logic;
  signal alut1_n2121 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n2124 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n2127_o : std_logic_vector (30 downto 0);
  signal n2128_o : std_logic_vector (14 downto 0);
  signal n2129_o : std_logic_vector (16 downto 0);
  signal n2130_o : std_logic_vector (16 downto 0);
  signal n2131_o : std_logic_vector (16 downto 0);
  signal n2132_o : std_logic_vector (5 downto 0);
begin
  g <= n2127_o;
  a_out <= add2_n2096;
  c_out <= n2128_o;
  x_out <= add1_n2032;
  y_out <= addsub_n2042;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n2030; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n2129_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n2130_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n2051; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n2031; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n2058; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n2131_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n2132_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n2121; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n2107; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n2095; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n2124; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n2075; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n2094_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n2029_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n2030 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n2031 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n2032 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n2029_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n2039_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n2040 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n2041 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n2042 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n2039_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n2049_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n2050 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n2051 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n2049_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n2056_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n2057 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n2058 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n2056_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n2063_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n2064_o <= w (30 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n2065 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n2066 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_13 port map (
    ctrl => n2063_o,
    i => n2064_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n2071_o <= y (15 downto 13);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n2072_o <= y_4 (3);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n2073_o <= y_4 (16 downto 4);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n2074 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n2075 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_13 port map (
    ctrl => n2072_o,
    i => n2073_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n2080_o <= y_4 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n2081_o <= y (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n2082_o <= n2080_o & n2081_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n2083_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n2084 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n2085 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_13 port map (
    ctrl => n2083_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n2090_o <= x_1 (15 downto 13);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n2091_o <= x_1 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n2092_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n2093_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n2095 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n2096 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n2101_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n2102_o <= not n2101_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n2103_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n2104_o <= not n2103_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n2105_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n2106 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n2107 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n2105_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n2112_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n2113_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n2114 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n2115 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n2112_o,
    i => n2113_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n2120_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n2121 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_13 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n2124 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_13 port map (
    i => c_3,
    o => alut2_o);
  n2127_o <= n2091_o & addsub_n2041 & cnotr7_n2114;
  n2128_o <= cnotr7_n2115 & n2120_o;
  n2129_o <= gen0_cnotr5_n2085 & gen0_cnotr5_n2084 & n2090_o;
  n2130_o <= gen0_cnotr3_n2066 & gen0_cnotr3_n2065 & n2071_o;
  n2131_o <= gen0_cnotr4_n2074 & n2082_o;
  n2132_o <= n2104_o & addsub_n2040 & cnotr6_n2106 & n2102_o & cnotr2_n2057 & cnotr1_n2050;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_12 is
  port (
    w : in std_logic_vector (29 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (29 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_12;

architecture rtl of cordic_stage_16_12 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (11 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1919_o : std_logic_vector (16 downto 0);
  signal add1_n1920 : std_logic_vector (16 downto 0);
  signal add1_n1921 : std_logic_vector (16 downto 0);
  signal add1_n1922 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1929_o : std_logic;
  signal addsub_n1930 : std_logic;
  signal addsub_n1931 : std_logic_vector (16 downto 0);
  signal addsub_n1932 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1939_o : std_logic;
  signal cnotr1_n1940 : std_logic;
  signal cnotr1_n1941 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1946_o : std_logic;
  signal cnotr2_n1947 : std_logic;
  signal cnotr2_n1948 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1953_o : std_logic;
  signal n1954_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_n1955 : std_logic;
  signal gen0_cnotr3_n1956 : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (11 downto 0);
  signal n1961_o : std_logic_vector (3 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_n1964 : std_logic;
  signal gen0_cnotr4_n1965 : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (11 downto 0);
  signal n1970_o : std_logic_vector (3 downto 0);
  signal n1971_o : std_logic_vector (11 downto 0);
  signal n1972_o : std_logic_vector (15 downto 0);
  signal n1973_o : std_logic;
  signal gen0_cnotr5_n1974 : std_logic;
  signal gen0_cnotr5_n1975 : std_logic_vector (11 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (11 downto 0);
  signal n1980_o : std_logic_vector (3 downto 0);
  signal n1981_o : std_logic_vector (11 downto 0);
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (13 downto 0);
  signal n1984_o : std_logic_vector (14 downto 0);
  signal add2_n1985 : std_logic_vector (14 downto 0);
  signal add2_n1986 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal cnotr6_n1996 : std_logic;
  signal cnotr6_n1997 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic_vector (13 downto 0);
  signal cnotr7_n2004 : std_logic;
  signal cnotr7_n2005 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n2010_o : std_logic;
  signal alut1_n2011 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n2014 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n2017_o : std_logic_vector (29 downto 0);
  signal n2018_o : std_logic_vector (14 downto 0);
  signal n2019_o : std_logic_vector (16 downto 0);
  signal n2020_o : std_logic_vector (16 downto 0);
  signal n2021_o : std_logic_vector (16 downto 0);
  signal n2022_o : std_logic_vector (5 downto 0);
begin
  g <= n2017_o;
  a_out <= add2_n1986;
  c_out <= n2018_o;
  x_out <= add1_n1922;
  y_out <= addsub_n1932;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1920; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n2019_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n2020_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1941; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1921; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1948; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n2021_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n2022_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n2011; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1997; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1985; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n2014; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1965; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1984_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1919_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1920 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1921 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1922 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1919_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1929_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1930 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1931 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1932 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1929_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1939_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1940 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1941 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1939_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1946_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1947 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1948 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1946_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1953_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1954_o <= w (29 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1955 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1956 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_12 port map (
    ctrl => n1953_o,
    i => n1954_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1961_o <= y (15 downto 12);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1962_o <= y_4 (4);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1963_o <= y_4 (16 downto 5);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1964 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1965 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_12 port map (
    ctrl => n1962_o,
    i => n1963_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1970_o <= y_4 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1971_o <= y (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1973_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1974 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1975 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_12 port map (
    ctrl => n1973_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1980_o <= x_1 (15 downto 12);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1981_o <= x_1 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1982_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1983_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1985 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1986 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1991_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1992_o <= not n1991_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1993_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1994_o <= not n1993_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1995_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1996 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1997 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1995_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n2002_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n2003_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n2004 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n2005 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n2002_o,
    i => n2003_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n2010_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n2011 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_12 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n2014 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_12 port map (
    i => c_3,
    o => alut2_o);
  n2017_o <= n1981_o & addsub_n1931 & cnotr7_n2004;
  n2018_o <= cnotr7_n2005 & n2010_o;
  n2019_o <= gen0_cnotr5_n1975 & gen0_cnotr5_n1974 & n1980_o;
  n2020_o <= gen0_cnotr3_n1956 & gen0_cnotr3_n1955 & n1961_o;
  n2021_o <= gen0_cnotr4_n1964 & n1972_o;
  n2022_o <= n1994_o & addsub_n1930 & cnotr6_n1996 & n1992_o & cnotr2_n1947 & cnotr1_n1940;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_11 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_11;

architecture rtl of cordic_stage_16_11 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (10 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1809_o : std_logic_vector (16 downto 0);
  signal add1_n1810 : std_logic_vector (16 downto 0);
  signal add1_n1811 : std_logic_vector (16 downto 0);
  signal add1_n1812 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1819_o : std_logic;
  signal addsub_n1820 : std_logic;
  signal addsub_n1821 : std_logic_vector (16 downto 0);
  signal addsub_n1822 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1829_o : std_logic;
  signal cnotr1_n1830 : std_logic;
  signal cnotr1_n1831 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1836_o : std_logic;
  signal cnotr2_n1837 : std_logic;
  signal cnotr2_n1838 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1843_o : std_logic;
  signal n1844_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_n1845 : std_logic;
  signal gen0_cnotr3_n1846 : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (10 downto 0);
  signal n1851_o : std_logic_vector (4 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_n1854 : std_logic;
  signal gen0_cnotr4_n1855 : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (10 downto 0);
  signal n1860_o : std_logic_vector (4 downto 0);
  signal n1861_o : std_logic_vector (10 downto 0);
  signal n1862_o : std_logic_vector (15 downto 0);
  signal n1863_o : std_logic;
  signal gen0_cnotr5_n1864 : std_logic;
  signal gen0_cnotr5_n1865 : std_logic_vector (10 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (10 downto 0);
  signal n1870_o : std_logic_vector (4 downto 0);
  signal n1871_o : std_logic_vector (10 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (13 downto 0);
  signal n1874_o : std_logic_vector (14 downto 0);
  signal add2_n1875 : std_logic_vector (14 downto 0);
  signal add2_n1876 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal cnotr6_n1886 : std_logic;
  signal cnotr6_n1887 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1894 : std_logic;
  signal cnotr7_n1895 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1900_o : std_logic;
  signal alut1_n1901 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1904 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1907_o : std_logic_vector (28 downto 0);
  signal n1908_o : std_logic_vector (14 downto 0);
  signal n1909_o : std_logic_vector (16 downto 0);
  signal n1910_o : std_logic_vector (16 downto 0);
  signal n1911_o : std_logic_vector (16 downto 0);
  signal n1912_o : std_logic_vector (5 downto 0);
begin
  g <= n1907_o;
  a_out <= add2_n1876;
  c_out <= n1908_o;
  x_out <= add1_n1812;
  y_out <= addsub_n1822;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1810; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1909_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1910_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1831; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1811; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1838; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1911_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1912_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1901; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1887; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1875; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1904; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1855; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1874_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1809_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1810 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1811 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1812 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1809_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1819_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1820 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1821 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1822 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1819_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1829_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1830 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1831 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1829_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1836_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1837 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1838 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1836_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1843_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1844_o <= w (28 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1845 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1846 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_11 port map (
    ctrl => n1843_o,
    i => n1844_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1851_o <= y (15 downto 11);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1852_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1853_o <= y_4 (16 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1854 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1855 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_11 port map (
    ctrl => n1852_o,
    i => n1853_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1860_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1861_o <= y (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1863_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1864 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1865 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_11 port map (
    ctrl => n1863_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1870_o <= x_1 (15 downto 11);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1871_o <= x_1 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1872_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1873_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1874_o <= n1872_o & n1873_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1875 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1876 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1881_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1882_o <= not n1881_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1883_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1884_o <= not n1883_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1885_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1886 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1887 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1885_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1892_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1893_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1894 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1895 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1892_o,
    i => n1893_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1900_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1901 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_11 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1904 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_11 port map (
    i => c_3,
    o => alut2_o);
  n1907_o <= n1871_o & addsub_n1821 & cnotr7_n1894;
  n1908_o <= cnotr7_n1895 & n1900_o;
  n1909_o <= gen0_cnotr5_n1865 & gen0_cnotr5_n1864 & n1870_o;
  n1910_o <= gen0_cnotr3_n1846 & gen0_cnotr3_n1845 & n1851_o;
  n1911_o <= gen0_cnotr4_n1854 & n1862_o;
  n1912_o <= n1884_o & addsub_n1820 & cnotr6_n1886 & n1882_o & cnotr2_n1837 & cnotr1_n1830;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_10 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_10;

architecture rtl of cordic_stage_16_10 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1699_o : std_logic_vector (16 downto 0);
  signal add1_n1700 : std_logic_vector (16 downto 0);
  signal add1_n1701 : std_logic_vector (16 downto 0);
  signal add1_n1702 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1709_o : std_logic;
  signal addsub_n1710 : std_logic;
  signal addsub_n1711 : std_logic_vector (16 downto 0);
  signal addsub_n1712 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1719_o : std_logic;
  signal cnotr1_n1720 : std_logic;
  signal cnotr1_n1721 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1726_o : std_logic;
  signal cnotr2_n1727 : std_logic;
  signal cnotr2_n1728 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1733_o : std_logic;
  signal n1734_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1735 : std_logic;
  signal gen0_cnotr3_n1736 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1741_o : std_logic_vector (5 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1744 : std_logic;
  signal gen0_cnotr4_n1745 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1750_o : std_logic_vector (5 downto 0);
  signal n1751_o : std_logic_vector (9 downto 0);
  signal n1752_o : std_logic_vector (15 downto 0);
  signal n1753_o : std_logic;
  signal gen0_cnotr5_n1754 : std_logic;
  signal gen0_cnotr5_n1755 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1760_o : std_logic_vector (5 downto 0);
  signal n1761_o : std_logic_vector (9 downto 0);
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (13 downto 0);
  signal n1764_o : std_logic_vector (14 downto 0);
  signal add2_n1765 : std_logic_vector (14 downto 0);
  signal add2_n1766 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal cnotr6_n1776 : std_logic;
  signal cnotr6_n1777 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1782_o : std_logic;
  signal n1783_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1784 : std_logic;
  signal cnotr7_n1785 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1790_o : std_logic;
  signal alut1_n1791 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1794 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1797_o : std_logic_vector (27 downto 0);
  signal n1798_o : std_logic_vector (14 downto 0);
  signal n1799_o : std_logic_vector (16 downto 0);
  signal n1800_o : std_logic_vector (16 downto 0);
  signal n1801_o : std_logic_vector (16 downto 0);
  signal n1802_o : std_logic_vector (5 downto 0);
begin
  g <= n1797_o;
  a_out <= add2_n1766;
  c_out <= n1798_o;
  x_out <= add1_n1702;
  y_out <= addsub_n1712;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1700; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1799_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1800_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1721; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1701; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1728; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1801_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1802_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1791; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1777; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1765; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1794; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1745; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1764_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1699_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1700 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1701 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1702 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1699_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1709_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1710 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1711 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1712 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1709_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1719_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1720 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1721 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1719_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1726_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1727 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1728 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1726_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1733_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1734_o <= w (27 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1735 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1736 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1733_o,
    i => n1734_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1741_o <= y (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1742_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1743_o <= y_4 (16 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1744 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1745 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1742_o,
    i => n1743_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1750_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1751_o <= y (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1752_o <= n1750_o & n1751_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1753_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1754 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1755 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1753_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1760_o <= x_1 (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1761_o <= x_1 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1762_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1763_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1765 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1766 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1771_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1772_o <= not n1771_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1773_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1774_o <= not n1773_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1775_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1776 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1777 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1775_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1782_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1783_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1784 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1785 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1782_o,
    i => n1783_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1790_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1791 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1794 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_10 port map (
    i => c_3,
    o => alut2_o);
  n1797_o <= n1761_o & addsub_n1711 & cnotr7_n1784;
  n1798_o <= cnotr7_n1785 & n1790_o;
  n1799_o <= gen0_cnotr5_n1755 & gen0_cnotr5_n1754 & n1760_o;
  n1800_o <= gen0_cnotr3_n1736 & gen0_cnotr3_n1735 & n1741_o;
  n1801_o <= gen0_cnotr4_n1744 & n1752_o;
  n1802_o <= n1774_o & addsub_n1710 & cnotr6_n1776 & n1772_o & cnotr2_n1727 & cnotr1_n1720;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_9 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_9;

architecture rtl of cordic_stage_16_9 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1589_o : std_logic_vector (16 downto 0);
  signal add1_n1590 : std_logic_vector (16 downto 0);
  signal add1_n1591 : std_logic_vector (16 downto 0);
  signal add1_n1592 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1599_o : std_logic;
  signal addsub_n1600 : std_logic;
  signal addsub_n1601 : std_logic_vector (16 downto 0);
  signal addsub_n1602 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1609_o : std_logic;
  signal cnotr1_n1610 : std_logic;
  signal cnotr1_n1611 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1616_o : std_logic;
  signal cnotr2_n1617 : std_logic;
  signal cnotr2_n1618 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1623_o : std_logic;
  signal n1624_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1625 : std_logic;
  signal gen0_cnotr3_n1626 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1631_o : std_logic_vector (6 downto 0);
  signal n1632_o : std_logic;
  signal n1633_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1634 : std_logic;
  signal gen0_cnotr4_n1635 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1640_o : std_logic_vector (6 downto 0);
  signal n1641_o : std_logic_vector (8 downto 0);
  signal n1642_o : std_logic_vector (15 downto 0);
  signal n1643_o : std_logic;
  signal gen0_cnotr5_n1644 : std_logic;
  signal gen0_cnotr5_n1645 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1650_o : std_logic_vector (6 downto 0);
  signal n1651_o : std_logic_vector (8 downto 0);
  signal n1652_o : std_logic;
  signal n1653_o : std_logic_vector (13 downto 0);
  signal n1654_o : std_logic_vector (14 downto 0);
  signal add2_n1655 : std_logic_vector (14 downto 0);
  signal add2_n1656 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal cnotr6_n1666 : std_logic;
  signal cnotr6_n1667 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1674 : std_logic;
  signal cnotr7_n1675 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1680_o : std_logic;
  signal alut1_n1681 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1684 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1687_o : std_logic_vector (26 downto 0);
  signal n1688_o : std_logic_vector (14 downto 0);
  signal n1689_o : std_logic_vector (16 downto 0);
  signal n1690_o : std_logic_vector (16 downto 0);
  signal n1691_o : std_logic_vector (16 downto 0);
  signal n1692_o : std_logic_vector (5 downto 0);
begin
  g <= n1687_o;
  a_out <= add2_n1656;
  c_out <= n1688_o;
  x_out <= add1_n1592;
  y_out <= addsub_n1602;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1590; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1689_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1690_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1611; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1591; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1618; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1691_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1692_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1681; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1667; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1655; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1684; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1635; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1654_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1589_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1590 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1591 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1592 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1589_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1599_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1600 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1601 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1602 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1599_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1609_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1610 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1611 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1609_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1616_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1617 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1618 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1616_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1623_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1624_o <= w (26 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1625 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1626 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1623_o,
    i => n1624_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1631_o <= y (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1632_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1633_o <= y_4 (16 downto 8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1634 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1635 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1632_o,
    i => n1633_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1640_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1641_o <= y (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1643_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1644 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1645 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1643_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1650_o <= x_1 (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1651_o <= x_1 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1652_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1653_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1654_o <= n1652_o & n1653_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1655 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1656 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1661_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1662_o <= not n1661_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1663_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1664_o <= not n1663_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1665_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1666 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1667 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1665_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1672_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1673_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1674 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1675 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1672_o,
    i => n1673_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1680_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1681 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1684 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_9 port map (
    i => c_3,
    o => alut2_o);
  n1687_o <= n1651_o & addsub_n1601 & cnotr7_n1674;
  n1688_o <= cnotr7_n1675 & n1680_o;
  n1689_o <= gen0_cnotr5_n1645 & gen0_cnotr5_n1644 & n1650_o;
  n1690_o <= gen0_cnotr3_n1626 & gen0_cnotr3_n1625 & n1631_o;
  n1691_o <= gen0_cnotr4_n1634 & n1642_o;
  n1692_o <= n1664_o & addsub_n1600 & cnotr6_n1666 & n1662_o & cnotr2_n1617 & cnotr1_n1610;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_8 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_8;

architecture rtl of cordic_stage_16_8 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1479_o : std_logic_vector (16 downto 0);
  signal add1_n1480 : std_logic_vector (16 downto 0);
  signal add1_n1481 : std_logic_vector (16 downto 0);
  signal add1_n1482 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1489_o : std_logic;
  signal addsub_n1490 : std_logic;
  signal addsub_n1491 : std_logic_vector (16 downto 0);
  signal addsub_n1492 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1499_o : std_logic;
  signal cnotr1_n1500 : std_logic;
  signal cnotr1_n1501 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1506_o : std_logic;
  signal cnotr2_n1507 : std_logic;
  signal cnotr2_n1508 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1515 : std_logic;
  signal gen0_cnotr3_n1516 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1521_o : std_logic_vector (7 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1524 : std_logic;
  signal gen0_cnotr4_n1525 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1530_o : std_logic_vector (7 downto 0);
  signal n1531_o : std_logic_vector (7 downto 0);
  signal n1532_o : std_logic_vector (15 downto 0);
  signal n1533_o : std_logic;
  signal gen0_cnotr5_n1534 : std_logic;
  signal gen0_cnotr5_n1535 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1540_o : std_logic_vector (7 downto 0);
  signal n1541_o : std_logic_vector (7 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (13 downto 0);
  signal n1544_o : std_logic_vector (14 downto 0);
  signal add2_n1545 : std_logic_vector (14 downto 0);
  signal add2_n1546 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal cnotr6_n1556 : std_logic;
  signal cnotr6_n1557 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1562_o : std_logic;
  signal n1563_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1564 : std_logic;
  signal cnotr7_n1565 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1570_o : std_logic;
  signal alut1_n1571 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1574 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1577_o : std_logic_vector (25 downto 0);
  signal n1578_o : std_logic_vector (14 downto 0);
  signal n1579_o : std_logic_vector (16 downto 0);
  signal n1580_o : std_logic_vector (16 downto 0);
  signal n1581_o : std_logic_vector (16 downto 0);
  signal n1582_o : std_logic_vector (5 downto 0);
begin
  g <= n1577_o;
  a_out <= add2_n1546;
  c_out <= n1578_o;
  x_out <= add1_n1482;
  y_out <= addsub_n1492;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1480; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1579_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1580_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1501; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1481; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1508; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1581_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1582_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1571; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1557; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1545; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1574; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1525; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1544_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1479_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1480 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1481 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1482 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1479_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1489_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1490 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1491 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1492 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1489_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1499_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1500 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1501 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1499_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1506_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1507 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1508 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1506_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1513_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1514_o <= w (25 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1515 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1516 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1513_o,
    i => n1514_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1521_o <= y (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1522_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1523_o <= y_4 (16 downto 9);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1524 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1525 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1522_o,
    i => n1523_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1530_o <= y_4 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1531_o <= y (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1532_o <= n1530_o & n1531_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1533_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1534 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1535 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1533_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1540_o <= x_1 (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1541_o <= x_1 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1542_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1543_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1544_o <= n1542_o & n1543_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1545 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1546 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1551_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1552_o <= not n1551_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1553_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1554_o <= not n1553_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1555_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1556 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1557 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1555_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1562_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1563_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1564 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1565 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1562_o,
    i => n1563_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1570_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1571 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1574 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_8 port map (
    i => c_3,
    o => alut2_o);
  n1577_o <= n1541_o & addsub_n1491 & cnotr7_n1564;
  n1578_o <= cnotr7_n1565 & n1570_o;
  n1579_o <= gen0_cnotr5_n1535 & gen0_cnotr5_n1534 & n1540_o;
  n1580_o <= gen0_cnotr3_n1516 & gen0_cnotr3_n1515 & n1521_o;
  n1581_o <= gen0_cnotr4_n1524 & n1532_o;
  n1582_o <= n1554_o & addsub_n1490 & cnotr6_n1556 & n1552_o & cnotr2_n1507 & cnotr1_n1500;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_7 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_7;

architecture rtl of cordic_stage_16_7 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1369_o : std_logic_vector (16 downto 0);
  signal add1_n1370 : std_logic_vector (16 downto 0);
  signal add1_n1371 : std_logic_vector (16 downto 0);
  signal add1_n1372 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1379_o : std_logic;
  signal addsub_n1380 : std_logic;
  signal addsub_n1381 : std_logic_vector (16 downto 0);
  signal addsub_n1382 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1389_o : std_logic;
  signal cnotr1_n1390 : std_logic;
  signal cnotr1_n1391 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1396_o : std_logic;
  signal cnotr2_n1397 : std_logic;
  signal cnotr2_n1398 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1405 : std_logic;
  signal gen0_cnotr3_n1406 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1411_o : std_logic_vector (8 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1414 : std_logic;
  signal gen0_cnotr4_n1415 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1420_o : std_logic_vector (8 downto 0);
  signal n1421_o : std_logic_vector (6 downto 0);
  signal n1422_o : std_logic_vector (15 downto 0);
  signal n1423_o : std_logic;
  signal gen0_cnotr5_n1424 : std_logic;
  signal gen0_cnotr5_n1425 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1430_o : std_logic_vector (8 downto 0);
  signal n1431_o : std_logic_vector (6 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic_vector (13 downto 0);
  signal n1434_o : std_logic_vector (14 downto 0);
  signal add2_n1435 : std_logic_vector (14 downto 0);
  signal add2_n1436 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal cnotr6_n1446 : std_logic;
  signal cnotr6_n1447 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1452_o : std_logic;
  signal n1453_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1454 : std_logic;
  signal cnotr7_n1455 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1460_o : std_logic;
  signal alut1_n1461 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1464 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1467_o : std_logic_vector (24 downto 0);
  signal n1468_o : std_logic_vector (14 downto 0);
  signal n1469_o : std_logic_vector (16 downto 0);
  signal n1470_o : std_logic_vector (16 downto 0);
  signal n1471_o : std_logic_vector (16 downto 0);
  signal n1472_o : std_logic_vector (5 downto 0);
begin
  g <= n1467_o;
  a_out <= add2_n1436;
  c_out <= n1468_o;
  x_out <= add1_n1372;
  y_out <= addsub_n1382;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1370; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1469_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1470_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1391; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1371; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1398; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1471_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1472_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1461; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1447; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1435; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1464; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1415; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1434_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1369_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1370 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1371 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1372 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1369_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1379_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1380 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1381 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1382 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1379_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1389_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1390 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1391 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1389_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1396_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1397 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1398 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1396_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1403_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1404_o <= w (24 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1405 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1406 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1403_o,
    i => n1404_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1411_o <= y (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1412_o <= y_4 (9);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1413_o <= y_4 (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1414 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1415 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1412_o,
    i => n1413_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1420_o <= y_4 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1421_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1422_o <= n1420_o & n1421_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1423_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1424 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1425 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1423_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1430_o <= x_1 (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1431_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1432_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1433_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1434_o <= n1432_o & n1433_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1435 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1436 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1441_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1442_o <= not n1441_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1443_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1444_o <= not n1443_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1445_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1446 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1447 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1445_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1452_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1453_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1454 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1455 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1452_o,
    i => n1453_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1460_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1461 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1464 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_7 port map (
    i => c_3,
    o => alut2_o);
  n1467_o <= n1431_o & addsub_n1381 & cnotr7_n1454;
  n1468_o <= cnotr7_n1455 & n1460_o;
  n1469_o <= gen0_cnotr5_n1425 & gen0_cnotr5_n1424 & n1430_o;
  n1470_o <= gen0_cnotr3_n1406 & gen0_cnotr3_n1405 & n1411_o;
  n1471_o <= gen0_cnotr4_n1414 & n1422_o;
  n1472_o <= n1444_o & addsub_n1380 & cnotr6_n1446 & n1442_o & cnotr2_n1397 & cnotr1_n1390;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_6 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_6;

architecture rtl of cordic_stage_16_6 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1259_o : std_logic_vector (16 downto 0);
  signal add1_n1260 : std_logic_vector (16 downto 0);
  signal add1_n1261 : std_logic_vector (16 downto 0);
  signal add1_n1262 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1269_o : std_logic;
  signal addsub_n1270 : std_logic;
  signal addsub_n1271 : std_logic_vector (16 downto 0);
  signal addsub_n1272 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1279_o : std_logic;
  signal cnotr1_n1280 : std_logic;
  signal cnotr1_n1281 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1286_o : std_logic;
  signal cnotr2_n1287 : std_logic;
  signal cnotr2_n1288 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1295 : std_logic;
  signal gen0_cnotr3_n1296 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1301_o : std_logic_vector (9 downto 0);
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1304 : std_logic;
  signal gen0_cnotr4_n1305 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1310_o : std_logic_vector (9 downto 0);
  signal n1311_o : std_logic_vector (5 downto 0);
  signal n1312_o : std_logic_vector (15 downto 0);
  signal n1313_o : std_logic;
  signal gen0_cnotr5_n1314 : std_logic;
  signal gen0_cnotr5_n1315 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1320_o : std_logic_vector (9 downto 0);
  signal n1321_o : std_logic_vector (5 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (13 downto 0);
  signal n1324_o : std_logic_vector (14 downto 0);
  signal add2_n1325 : std_logic_vector (14 downto 0);
  signal add2_n1326 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal cnotr6_n1336 : std_logic;
  signal cnotr6_n1337 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1342_o : std_logic;
  signal n1343_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1344 : std_logic;
  signal cnotr7_n1345 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1350_o : std_logic;
  signal alut1_n1351 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1354 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1357_o : std_logic_vector (23 downto 0);
  signal n1358_o : std_logic_vector (14 downto 0);
  signal n1359_o : std_logic_vector (16 downto 0);
  signal n1360_o : std_logic_vector (16 downto 0);
  signal n1361_o : std_logic_vector (16 downto 0);
  signal n1362_o : std_logic_vector (5 downto 0);
begin
  g <= n1357_o;
  a_out <= add2_n1326;
  c_out <= n1358_o;
  x_out <= add1_n1262;
  y_out <= addsub_n1272;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1260; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1359_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1360_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1281; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1261; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1288; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1361_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1362_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1351; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1337; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1325; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1354; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1305; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1324_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1259_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1260 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1261 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1262 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1259_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1269_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1270 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1271 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1272 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1269_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1279_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1280 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1281 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1279_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1286_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1287 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1288 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1286_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1293_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1294_o <= w (23 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1295 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1296 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1293_o,
    i => n1294_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1301_o <= y (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1302_o <= y_4 (10);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1303_o <= y_4 (16 downto 11);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1304 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1305 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1302_o,
    i => n1303_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1310_o <= y_4 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1311_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1312_o <= n1310_o & n1311_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1313_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1314 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1315 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1313_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1320_o <= x_1 (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1321_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1322_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1323_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1324_o <= n1322_o & n1323_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1325 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1326 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1331_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1332_o <= not n1331_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1333_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1334_o <= not n1333_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1335_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1336 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1337 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1335_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1342_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1343_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1344 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1345 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1342_o,
    i => n1343_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1350_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1351 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1354 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_6 port map (
    i => c_3,
    o => alut2_o);
  n1357_o <= n1321_o & addsub_n1271 & cnotr7_n1344;
  n1358_o <= cnotr7_n1345 & n1350_o;
  n1359_o <= gen0_cnotr5_n1315 & gen0_cnotr5_n1314 & n1320_o;
  n1360_o <= gen0_cnotr3_n1296 & gen0_cnotr3_n1295 & n1301_o;
  n1361_o <= gen0_cnotr4_n1304 & n1312_o;
  n1362_o <= n1334_o & addsub_n1270 & cnotr6_n1336 & n1332_o & cnotr2_n1287 & cnotr1_n1280;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1149_o : std_logic_vector (16 downto 0);
  signal add1_n1150 : std_logic_vector (16 downto 0);
  signal add1_n1151 : std_logic_vector (16 downto 0);
  signal add1_n1152 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1159_o : std_logic;
  signal addsub_n1160 : std_logic;
  signal addsub_n1161 : std_logic_vector (16 downto 0);
  signal addsub_n1162 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1169_o : std_logic;
  signal cnotr1_n1170 : std_logic;
  signal cnotr1_n1171 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1176_o : std_logic;
  signal cnotr2_n1177 : std_logic;
  signal cnotr2_n1178 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1183_o : std_logic;
  signal n1184_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1185 : std_logic;
  signal gen0_cnotr3_n1186 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1191_o : std_logic_vector (10 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1194 : std_logic;
  signal gen0_cnotr4_n1195 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1200_o : std_logic_vector (10 downto 0);
  signal n1201_o : std_logic_vector (4 downto 0);
  signal n1202_o : std_logic_vector (15 downto 0);
  signal n1203_o : std_logic;
  signal gen0_cnotr5_n1204 : std_logic;
  signal gen0_cnotr5_n1205 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1210_o : std_logic_vector (10 downto 0);
  signal n1211_o : std_logic_vector (4 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (13 downto 0);
  signal n1214_o : std_logic_vector (14 downto 0);
  signal add2_n1215 : std_logic_vector (14 downto 0);
  signal add2_n1216 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal cnotr6_n1226 : std_logic;
  signal cnotr6_n1227 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1232_o : std_logic;
  signal n1233_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1234 : std_logic;
  signal cnotr7_n1235 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1240_o : std_logic;
  signal alut1_n1241 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1244 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1247_o : std_logic_vector (22 downto 0);
  signal n1248_o : std_logic_vector (14 downto 0);
  signal n1249_o : std_logic_vector (16 downto 0);
  signal n1250_o : std_logic_vector (16 downto 0);
  signal n1251_o : std_logic_vector (16 downto 0);
  signal n1252_o : std_logic_vector (5 downto 0);
begin
  g <= n1247_o;
  a_out <= add2_n1216;
  c_out <= n1248_o;
  x_out <= add1_n1152;
  y_out <= addsub_n1162;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1150; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1249_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1250_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1171; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1151; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1178; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1251_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1252_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1241; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1227; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1215; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1244; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1195; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1214_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1149_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1150 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1151 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1152 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1149_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1159_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1160 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1161 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1162 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1159_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1169_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1170 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1171 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1169_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1176_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1177 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1178 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1176_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1183_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1184_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1185 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1186 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1183_o,
    i => n1184_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1191_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1192_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1193_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1194 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1195 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1192_o,
    i => n1193_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1200_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1201_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1202_o <= n1200_o & n1201_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1203_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1204 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1205 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1203_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1210_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1211_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1212_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1213_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1214_o <= n1212_o & n1213_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1215 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1216 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1221_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1222_o <= not n1221_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1223_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1224_o <= not n1223_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1225_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1226 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1227 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1225_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1232_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1233_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1234 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1235 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1232_o,
    i => n1233_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1240_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1241 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1244 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1247_o <= n1211_o & addsub_n1161 & cnotr7_n1234;
  n1248_o <= cnotr7_n1235 & n1240_o;
  n1249_o <= gen0_cnotr5_n1205 & gen0_cnotr5_n1204 & n1210_o;
  n1250_o <= gen0_cnotr3_n1186 & gen0_cnotr3_n1185 & n1191_o;
  n1251_o <= gen0_cnotr4_n1194 & n1202_o;
  n1252_o <= n1224_o & addsub_n1160 & cnotr6_n1226 & n1222_o & cnotr2_n1177 & cnotr1_n1170;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1039_o : std_logic_vector (16 downto 0);
  signal add1_n1040 : std_logic_vector (16 downto 0);
  signal add1_n1041 : std_logic_vector (16 downto 0);
  signal add1_n1042 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1049_o : std_logic;
  signal addsub_n1050 : std_logic;
  signal addsub_n1051 : std_logic_vector (16 downto 0);
  signal addsub_n1052 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1059_o : std_logic;
  signal cnotr1_n1060 : std_logic;
  signal cnotr1_n1061 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1066_o : std_logic;
  signal cnotr2_n1067 : std_logic;
  signal cnotr2_n1068 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n1075 : std_logic;
  signal gen0_cnotr3_n1076 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n1081_o : std_logic_vector (11 downto 0);
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n1084 : std_logic;
  signal gen0_cnotr4_n1085 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n1090_o : std_logic_vector (11 downto 0);
  signal n1091_o : std_logic_vector (3 downto 0);
  signal n1092_o : std_logic_vector (15 downto 0);
  signal n1093_o : std_logic;
  signal gen0_cnotr5_n1094 : std_logic;
  signal gen0_cnotr5_n1095 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n1100_o : std_logic_vector (11 downto 0);
  signal n1101_o : std_logic_vector (3 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic_vector (13 downto 0);
  signal n1104_o : std_logic_vector (14 downto 0);
  signal add2_n1105 : std_logic_vector (14 downto 0);
  signal add2_n1106 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal cnotr6_n1116 : std_logic;
  signal cnotr6_n1117 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1122_o : std_logic;
  signal n1123_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1124 : std_logic;
  signal cnotr7_n1125 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1130_o : std_logic;
  signal alut1_n1131 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1134 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1137_o : std_logic_vector (21 downto 0);
  signal n1138_o : std_logic_vector (14 downto 0);
  signal n1139_o : std_logic_vector (16 downto 0);
  signal n1140_o : std_logic_vector (16 downto 0);
  signal n1141_o : std_logic_vector (16 downto 0);
  signal n1142_o : std_logic_vector (5 downto 0);
begin
  g <= n1137_o;
  a_out <= add2_n1106;
  c_out <= n1138_o;
  x_out <= add1_n1042;
  y_out <= addsub_n1052;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1040; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1139_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1140_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1061; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1041; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1068; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1141_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1142_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1131; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1117; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1105; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1134; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1085; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1104_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1039_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1040 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1041 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1042 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1039_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1049_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1050 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1051 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1052 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1049_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1059_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1060 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1061 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1059_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1066_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1067 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1068 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1066_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1073_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1074_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1075 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1076 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n1073_o,
    i => n1074_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1081_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1082_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1083_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1084 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1085 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n1082_o,
    i => n1083_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1090_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1091_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1092_o <= n1090_o & n1091_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1093_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1094 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1095 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n1093_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1100_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1101_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1102_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1103_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1104_o <= n1102_o & n1103_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1105 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1106 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1111_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1112_o <= not n1111_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1113_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1114_o <= not n1113_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1115_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1116 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1117 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1115_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1122_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1123_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1124 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1125 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1122_o,
    i => n1123_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1130_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1131 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1134 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n1137_o <= n1101_o & addsub_n1051 & cnotr7_n1124;
  n1138_o <= cnotr7_n1125 & n1130_o;
  n1139_o <= gen0_cnotr5_n1095 & gen0_cnotr5_n1094 & n1100_o;
  n1140_o <= gen0_cnotr3_n1076 & gen0_cnotr3_n1075 & n1081_o;
  n1141_o <= gen0_cnotr4_n1084 & n1092_o;
  n1142_o <= n1114_o & addsub_n1050 & cnotr6_n1116 & n1112_o & cnotr2_n1067 & cnotr1_n1060;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n929_o : std_logic_vector (16 downto 0);
  signal add1_n930 : std_logic_vector (16 downto 0);
  signal add1_n931 : std_logic_vector (16 downto 0);
  signal add1_n932 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n939_o : std_logic;
  signal addsub_n940 : std_logic;
  signal addsub_n941 : std_logic_vector (16 downto 0);
  signal addsub_n942 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n949_o : std_logic;
  signal cnotr1_n950 : std_logic;
  signal cnotr1_n951 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n956_o : std_logic;
  signal cnotr2_n957 : std_logic;
  signal cnotr2_n958 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n965 : std_logic;
  signal gen0_cnotr3_n966 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n971_o : std_logic_vector (12 downto 0);
  signal n972_o : std_logic;
  signal n973_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n974 : std_logic;
  signal gen0_cnotr4_n975 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n980_o : std_logic_vector (12 downto 0);
  signal n981_o : std_logic_vector (2 downto 0);
  signal n982_o : std_logic_vector (15 downto 0);
  signal n983_o : std_logic;
  signal gen0_cnotr5_n984 : std_logic;
  signal gen0_cnotr5_n985 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n990_o : std_logic_vector (12 downto 0);
  signal n991_o : std_logic_vector (2 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic_vector (13 downto 0);
  signal n994_o : std_logic_vector (14 downto 0);
  signal add2_n995 : std_logic_vector (14 downto 0);
  signal add2_n996 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal cnotr6_n1006 : std_logic;
  signal cnotr6_n1007 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1012_o : std_logic;
  signal n1013_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1014 : std_logic;
  signal cnotr7_n1015 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1020_o : std_logic;
  signal alut1_n1021 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1024 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1027_o : std_logic_vector (20 downto 0);
  signal n1028_o : std_logic_vector (14 downto 0);
  signal n1029_o : std_logic_vector (16 downto 0);
  signal n1030_o : std_logic_vector (16 downto 0);
  signal n1031_o : std_logic_vector (16 downto 0);
  signal n1032_o : std_logic_vector (5 downto 0);
begin
  g <= n1027_o;
  a_out <= add2_n996;
  c_out <= n1028_o;
  x_out <= add1_n932;
  y_out <= addsub_n942;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n930; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1029_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1030_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n951; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n931; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n958; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1031_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1032_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1021; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1007; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n995; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1024; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n975; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n994_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n929_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n930 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n931 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n932 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n929_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n939_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n940 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n941 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n942 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n939_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n949_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n950 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n951 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n949_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n956_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n957 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n958 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n956_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n963_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n964_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n965 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n966 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n963_o,
    i => n964_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n971_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n972_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n973_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n974 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n975 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n972_o,
    i => n973_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n980_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n981_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n982_o <= n980_o & n981_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n983_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n984 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n985 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n983_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n990_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n991_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n992_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n993_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n994_o <= n992_o & n993_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n995 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n996 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1001_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1002_o <= not n1001_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1003_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1004_o <= not n1003_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1005_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1006 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1007 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1005_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1012_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1013_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1014 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1015 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1012_o,
    i => n1013_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1020_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1021 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1024 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n1027_o <= n991_o & addsub_n941 & cnotr7_n1014;
  n1028_o <= cnotr7_n1015 & n1020_o;
  n1029_o <= gen0_cnotr5_n985 & gen0_cnotr5_n984 & n990_o;
  n1030_o <= gen0_cnotr3_n966 & gen0_cnotr3_n965 & n971_o;
  n1031_o <= gen0_cnotr4_n974 & n982_o;
  n1032_o <= n1004_o & addsub_n940 & cnotr6_n1006 & n1002_o & cnotr2_n957 & cnotr1_n950;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n819_o : std_logic_vector (16 downto 0);
  signal add1_n820 : std_logic_vector (16 downto 0);
  signal add1_n821 : std_logic_vector (16 downto 0);
  signal add1_n822 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n829_o : std_logic;
  signal addsub_n830 : std_logic;
  signal addsub_n831 : std_logic_vector (16 downto 0);
  signal addsub_n832 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n839_o : std_logic;
  signal cnotr1_n840 : std_logic;
  signal cnotr1_n841 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n846_o : std_logic;
  signal cnotr2_n847 : std_logic;
  signal cnotr2_n848 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n855 : std_logic;
  signal gen0_cnotr3_n856 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n861_o : std_logic_vector (13 downto 0);
  signal n862_o : std_logic;
  signal n863_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n864 : std_logic;
  signal gen0_cnotr4_n865 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n870_o : std_logic_vector (13 downto 0);
  signal n871_o : std_logic_vector (1 downto 0);
  signal n872_o : std_logic_vector (15 downto 0);
  signal n873_o : std_logic;
  signal gen0_cnotr5_n874 : std_logic;
  signal gen0_cnotr5_n875 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n880_o : std_logic_vector (13 downto 0);
  signal n881_o : std_logic_vector (1 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic_vector (13 downto 0);
  signal n884_o : std_logic_vector (14 downto 0);
  signal add2_n885 : std_logic_vector (14 downto 0);
  signal add2_n886 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal cnotr6_n896 : std_logic;
  signal cnotr6_n897 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n902_o : std_logic;
  signal n903_o : std_logic_vector (13 downto 0);
  signal cnotr7_n904 : std_logic;
  signal cnotr7_n905 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n910_o : std_logic;
  signal alut1_n911 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n914 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n917_o : std_logic_vector (19 downto 0);
  signal n918_o : std_logic_vector (14 downto 0);
  signal n919_o : std_logic_vector (16 downto 0);
  signal n920_o : std_logic_vector (16 downto 0);
  signal n921_o : std_logic_vector (16 downto 0);
  signal n922_o : std_logic_vector (5 downto 0);
begin
  g <= n917_o;
  a_out <= add2_n886;
  c_out <= n918_o;
  x_out <= add1_n822;
  y_out <= addsub_n832;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n820; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n919_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n920_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n841; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n821; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n848; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n921_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n922_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n911; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n897; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n885; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n914; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n865; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n884_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n819_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n820 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n821 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n822 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n819_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n829_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n830 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n831 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n832 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n829_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n839_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n840 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n841 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n839_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n846_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n847 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n848 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n846_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n853_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n854_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n855 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n856 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n853_o,
    i => n854_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n861_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n862_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n863_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n864 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n865 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n862_o,
    i => n863_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n870_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n871_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n872_o <= n870_o & n871_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n873_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n874 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n875 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n873_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n880_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n881_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n882_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n883_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n884_o <= n882_o & n883_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n885 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n886 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n891_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n892_o <= not n891_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n893_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n894_o <= not n893_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n895_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n896 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n897 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n895_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n902_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n903_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n904 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n905 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n902_o,
    i => n903_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n910_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n911 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n914 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n917_o <= n881_o & addsub_n831 & cnotr7_n904;
  n918_o <= cnotr7_n905 & n910_o;
  n919_o <= gen0_cnotr5_n875 & gen0_cnotr5_n874 & n880_o;
  n920_o <= gen0_cnotr3_n856 & gen0_cnotr3_n855 & n861_o;
  n921_o <= gen0_cnotr4_n864 & n872_o;
  n922_o <= n894_o & addsub_n830 & cnotr6_n896 & n892_o & cnotr2_n847 & cnotr1_n840;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n709_o : std_logic_vector (16 downto 0);
  signal add1_n710 : std_logic_vector (16 downto 0);
  signal add1_n711 : std_logic_vector (16 downto 0);
  signal add1_n712 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n719_o : std_logic;
  signal addsub_n720 : std_logic;
  signal addsub_n721 : std_logic_vector (16 downto 0);
  signal addsub_n722 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n729_o : std_logic;
  signal cnotr1_n730 : std_logic;
  signal cnotr1_n731 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n736_o : std_logic;
  signal cnotr2_n737 : std_logic;
  signal cnotr2_n738 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal gen0_cnotr3_n745 : std_logic;
  signal gen0_cnotr3_n746 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n751_o : std_logic_vector (14 downto 0);
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal gen0_cnotr4_n754 : std_logic;
  signal gen0_cnotr4_n755 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n760_o : std_logic_vector (14 downto 0);
  signal n761_o : std_logic;
  signal n762_o : std_logic_vector (15 downto 0);
  signal n763_o : std_logic;
  signal gen0_cnotr5_n764 : std_logic;
  signal gen0_cnotr5_n765 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n770_o : std_logic_vector (14 downto 0);
  signal n771_o : std_logic;
  signal n772_o : std_logic;
  signal n773_o : std_logic_vector (13 downto 0);
  signal n774_o : std_logic_vector (14 downto 0);
  signal add2_n775 : std_logic_vector (14 downto 0);
  signal add2_n776 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic;
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal cnotr6_n786 : std_logic;
  signal cnotr6_n787 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n792_o : std_logic;
  signal n793_o : std_logic_vector (13 downto 0);
  signal cnotr7_n794 : std_logic;
  signal cnotr7_n795 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n800_o : std_logic;
  signal alut1_n801 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n804 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n807_o : std_logic_vector (18 downto 0);
  signal n808_o : std_logic_vector (14 downto 0);
  signal n809_o : std_logic_vector (16 downto 0);
  signal n810_o : std_logic_vector (16 downto 0);
  signal n811_o : std_logic_vector (16 downto 0);
  signal n812_o : std_logic_vector (5 downto 0);
begin
  g <= n807_o;
  a_out <= add2_n776;
  c_out <= n808_o;
  x_out <= add1_n712;
  y_out <= addsub_n722;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n710; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n809_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n810_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n731; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n711; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n738; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n811_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n812_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n801; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n787; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n775; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n804; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n755; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n774_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n709_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n710 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n711 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n712 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n709_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n719_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n720 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n721 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n722 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n719_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n729_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n730 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n731 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n729_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n736_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n737 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n738 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n736_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n743_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n744_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n745 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n746 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n743_o,
    i => n744_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n751_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n752_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n753_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n754 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n755 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n752_o,
    i => n753_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n760_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n761_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n762_o <= n760_o & n761_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n763_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n764 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n765 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n763_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n770_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n771_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n772_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n773_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n774_o <= n772_o & n773_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n775 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n776 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n781_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n782_o <= not n781_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n783_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n784_o <= not n783_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n785_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n786 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n787 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n785_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n792_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n793_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n794 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n795 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n792_o,
    i => n793_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n800_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n801 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n804 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n807_o <= n771_o & addsub_n721 & cnotr7_n794;
  n808_o <= cnotr7_n795 & n800_o;
  n809_o <= gen0_cnotr5_n765 & gen0_cnotr5_n764 & n770_o;
  n810_o <= gen0_cnotr3_n746 & gen0_cnotr3_n745 & n751_o;
  n811_o <= gen0_cnotr4_n754 & n762_o;
  n812_o <= n784_o & addsub_n720 & cnotr6_n786 & n782_o & cnotr2_n737 & cnotr1_n730;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n630_o : std_logic_vector (16 downto 0);
  signal add1_n631 : std_logic_vector (16 downto 0);
  signal add1_n632 : std_logic_vector (16 downto 0);
  signal add1_n633 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n640_o : std_logic;
  signal addsub_n641 : std_logic;
  signal addsub_n642 : std_logic_vector (16 downto 0);
  signal addsub_n643 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n650_o : std_logic;
  signal cnotr1_n651 : std_logic;
  signal cnotr1_n652 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n657_o : std_logic;
  signal cnotr2_n658 : std_logic;
  signal cnotr2_n659 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n664_o : std_logic;
  signal n665_o : std_logic_vector (13 downto 0);
  signal n666_o : std_logic_vector (14 downto 0);
  signal add2_n667 : std_logic_vector (14 downto 0);
  signal add2_n668 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n673_o : std_logic;
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal cnotr6_n678 : std_logic;
  signal cnotr6_n679 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n684_o : std_logic;
  signal n685_o : std_logic_vector (13 downto 0);
  signal cnotr7_n686 : std_logic;
  signal cnotr7_n687 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n692_o : std_logic;
  signal alut1_n693 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n696 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n699_o : std_logic_vector (17 downto 0);
  signal n700_o : std_logic_vector (14 downto 0);
  signal n701_o : std_logic_vector (5 downto 0);
begin
  g <= n699_o;
  a_out <= add2_n668;
  c_out <= n700_o;
  x_out <= add1_n633;
  y_out <= addsub_n643;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n631; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n652; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n632; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n659; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n701_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n693; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n679; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n667; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n696; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n666_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n630_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n631 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n632 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n633 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n630_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n640_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n641 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n642 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n643 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n640_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n650_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n651 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n652 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n650_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n657_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n658 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n659 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n657_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n664_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n665_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n666_o <= n664_o & n665_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n667 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n668 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n673_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n674_o <= not n673_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n675_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n676_o <= not n675_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n677_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n678 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n679 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n677_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n684_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n685_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n686 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n687 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n684_o,
    i => n685_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n692_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n693 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n696 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n699_o <= addsub_n642 & cnotr7_n686;
  n700_o <= cnotr7_n687 & n692_o;
  n701_o <= n676_o & addsub_n641 & cnotr6_n678 & n674_o & cnotr2_n658 & cnotr1_n651;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n620_o : std_logic;
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic_vector (1 downto 0);
begin
  o <= n624_o;
  -- vhdl_source/cnot.vhdl:24:17
  n620_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n621_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n622_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n623_o <= n621_o xor n622_o;
  n624_o <= n620_o & n623_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n483 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n486_o : std_logic;
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n491 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal n498_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n499 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n507 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic;
  signal n514_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n515 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n518_o : std_logic;
  signal n519_o : std_logic;
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n523 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic;
  signal n529_o : std_logic;
  signal n530_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n531 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n539 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n547 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n550_o : std_logic;
  signal n551_o : std_logic;
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal n554_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n555 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n558_o : std_logic;
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal n561_o : std_logic;
  signal n562_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n563 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n571 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n579 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic;
  signal n586_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n587 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n590_o : std_logic;
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic;
  signal n594_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n595 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n598_o : std_logic;
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal n602_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n603 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n606_o : std_logic;
  signal n607_o : std_logic;
  signal n608_o : std_logic;
  signal n609_o : std_logic;
  signal n610_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n611 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic_vector (16 downto 0);
  signal n618_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n616_o;
  o <= n617_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n618_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n480_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n481_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n482_o <= n480_o & n481_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n483 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n482_o,
    o => gen1_n0_cnot0_o);
  n486_o <= gen1_n0_cnot0_n483 (1);
  n487_o <= gen1_n0_cnot0_n483 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n488_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n489_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n490_o <= n488_o & n489_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n491 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n490_o,
    o => gen1_n1_cnot0_o);
  n494_o <= gen1_n1_cnot0_n491 (1);
  n495_o <= gen1_n1_cnot0_n491 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n496_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n497_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n498_o <= n496_o & n497_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n499 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n498_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n502_o <= gen1_n2_cnot0_n499 (1);
  -- vhdl_source/cordic.vhdl:18:16
  n503_o <= gen1_n2_cnot0_n499 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n504_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n505_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n506_o <= n504_o & n505_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n507 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n506_o,
    o => gen1_n3_cnot0_o);
  n510_o <= gen1_n3_cnot0_n507 (1);
  n511_o <= gen1_n3_cnot0_n507 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n512_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n513_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n514_o <= n512_o & n513_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n515 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n514_o,
    o => gen1_n4_cnot0_o);
  n518_o <= gen1_n4_cnot0_n515 (1);
  n519_o <= gen1_n4_cnot0_n515 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n520_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n521_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n522_o <= n520_o & n521_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n523 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n522_o,
    o => gen1_n5_cnot0_o);
  n526_o <= gen1_n5_cnot0_n523 (1);
  n527_o <= gen1_n5_cnot0_n523 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n528_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n529_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n530_o <= n528_o & n529_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n531 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n530_o,
    o => gen1_n6_cnot0_o);
  n534_o <= gen1_n6_cnot0_n531 (1);
  n535_o <= gen1_n6_cnot0_n531 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n536_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n537_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n538_o <= n536_o & n537_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n539 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n538_o,
    o => gen1_n7_cnot0_o);
  n542_o <= gen1_n7_cnot0_n539 (1);
  n543_o <= gen1_n7_cnot0_n539 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n544_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n545_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n546_o <= n544_o & n545_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n547 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n546_o,
    o => gen1_n8_cnot0_o);
  n550_o <= gen1_n8_cnot0_n547 (1);
  n551_o <= gen1_n8_cnot0_n547 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n552_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n553_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n554_o <= n552_o & n553_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n555 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n554_o,
    o => gen1_n9_cnot0_o);
  n558_o <= gen1_n9_cnot0_n555 (1);
  n559_o <= gen1_n9_cnot0_n555 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n560_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n561_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n562_o <= n560_o & n561_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n563 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n562_o,
    o => gen1_n10_cnot0_o);
  n566_o <= gen1_n10_cnot0_n563 (1);
  n567_o <= gen1_n10_cnot0_n563 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n568_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n569_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n570_o <= n568_o & n569_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n571 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n570_o,
    o => gen1_n11_cnot0_o);
  n574_o <= gen1_n11_cnot0_n571 (1);
  n575_o <= gen1_n11_cnot0_n571 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n576_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n577_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n578_o <= n576_o & n577_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n579 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n578_o,
    o => gen1_n12_cnot0_o);
  n582_o <= gen1_n12_cnot0_n579 (1);
  n583_o <= gen1_n12_cnot0_n579 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n584_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n585_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n586_o <= n584_o & n585_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n587 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n586_o,
    o => gen1_n13_cnot0_o);
  n590_o <= gen1_n13_cnot0_n587 (1);
  n591_o <= gen1_n13_cnot0_n587 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n592_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n593_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n594_o <= n592_o & n593_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n595 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n594_o,
    o => gen1_n14_cnot0_o);
  n598_o <= gen1_n14_cnot0_n595 (1);
  n599_o <= gen1_n14_cnot0_n595 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n600_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n601_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n602_o <= n600_o & n601_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n603 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n602_o,
    o => gen1_n15_cnot0_o);
  n606_o <= gen1_n15_cnot0_n603 (1);
  n607_o <= gen1_n15_cnot0_n603 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n608_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n609_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n610_o <= n608_o & n609_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n611 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n610_o,
    o => gen1_n16_cnot0_o);
  n614_o <= gen1_n16_cnot0_n611 (1);
  n615_o <= gen1_n16_cnot0_n611 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n616_o <= ctrl_prop (17);
  n617_o <= n615_o & n607_o & n599_o & n591_o & n583_o & n575_o & n567_o & n559_o & n551_o & n543_o & n535_o & n527_o & n519_o & n511_o & n503_o & n495_o & n487_o;
  n618_o <= n614_o & n606_o & n598_o & n590_o & n582_o & n574_o & n566_o & n558_o & n550_o & n542_o & n534_o & n526_o & n518_o & n510_o & n502_o & n494_o & n486_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n366 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal n373_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n374 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n377_o : std_logic;
  signal n378_o : std_logic;
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n382 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal n389_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n390 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n398 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n406 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n409_o : std_logic;
  signal n410_o : std_logic;
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n414 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n417_o : std_logic;
  signal n418_o : std_logic;
  signal n419_o : std_logic;
  signal n420_o : std_logic;
  signal n421_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n422 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal n428_o : std_logic;
  signal n429_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n430 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n438 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n441_o : std_logic;
  signal n442_o : std_logic;
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n446 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n454 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n457_o : std_logic;
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal n461_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n462 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n465_o : std_logic;
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n470 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n473_o : std_logic;
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic_vector (13 downto 0);
  signal n477_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n475_o;
  o <= n476_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n477_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n363_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n364_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n365_o <= n363_o & n364_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n366 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n365_o,
    o => gen1_n0_cnot0_o);
  n369_o <= gen1_n0_cnot0_n366 (1);
  n370_o <= gen1_n0_cnot0_n366 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n371_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n372_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n373_o <= n371_o & n372_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n374 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n373_o,
    o => gen1_n1_cnot0_o);
  n377_o <= gen1_n1_cnot0_n374 (1);
  n378_o <= gen1_n1_cnot0_n374 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n379_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n380_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n381_o <= n379_o & n380_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n382 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n381_o,
    o => gen1_n2_cnot0_o);
  n385_o <= gen1_n2_cnot0_n382 (1);
  n386_o <= gen1_n2_cnot0_n382 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n387_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n388_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n389_o <= n387_o & n388_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n390 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n389_o,
    o => gen1_n3_cnot0_o);
  n393_o <= gen1_n3_cnot0_n390 (1);
  n394_o <= gen1_n3_cnot0_n390 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n395_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n396_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n397_o <= n395_o & n396_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n398 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n397_o,
    o => gen1_n4_cnot0_o);
  n401_o <= gen1_n4_cnot0_n398 (1);
  n402_o <= gen1_n4_cnot0_n398 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n403_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n404_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n405_o <= n403_o & n404_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n406 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n405_o,
    o => gen1_n5_cnot0_o);
  n409_o <= gen1_n5_cnot0_n406 (1);
  n410_o <= gen1_n5_cnot0_n406 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n411_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n412_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n413_o <= n411_o & n412_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n414 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n413_o,
    o => gen1_n6_cnot0_o);
  n417_o <= gen1_n6_cnot0_n414 (1);
  n418_o <= gen1_n6_cnot0_n414 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n419_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n420_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n421_o <= n419_o & n420_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n422 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n421_o,
    o => gen1_n7_cnot0_o);
  n425_o <= gen1_n7_cnot0_n422 (1);
  n426_o <= gen1_n7_cnot0_n422 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n427_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n428_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n429_o <= n427_o & n428_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n430 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n429_o,
    o => gen1_n8_cnot0_o);
  n433_o <= gen1_n8_cnot0_n430 (1);
  n434_o <= gen1_n8_cnot0_n430 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n435_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n436_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n437_o <= n435_o & n436_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n438 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n437_o,
    o => gen1_n9_cnot0_o);
  n441_o <= gen1_n9_cnot0_n438 (1);
  n442_o <= gen1_n9_cnot0_n438 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n443_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n444_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n445_o <= n443_o & n444_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n446 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n445_o,
    o => gen1_n10_cnot0_o);
  n449_o <= gen1_n10_cnot0_n446 (1);
  n450_o <= gen1_n10_cnot0_n446 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n451_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n452_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n453_o <= n451_o & n452_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n454 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n453_o,
    o => gen1_n11_cnot0_o);
  n457_o <= gen1_n11_cnot0_n454 (1);
  n458_o <= gen1_n11_cnot0_n454 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n459_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n460_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n461_o <= n459_o & n460_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n462 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n461_o,
    o => gen1_n12_cnot0_o);
  n465_o <= gen1_n12_cnot0_n462 (1);
  n466_o <= gen1_n12_cnot0_n462 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n467_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n468_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n469_o <= n467_o & n468_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n470 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n469_o,
    o => gen1_n13_cnot0_o);
  n473_o <= gen1_n13_cnot0_n470 (1);
  -- vhdl_source/cordic.vhdl:23:23
  n474_o <= gen1_n13_cnot0_n470 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n475_o <= ctrl_prop (14);
  -- vhdl_source/cordic.vhdl:22:16
  n476_o <= n474_o & n466_o & n458_o & n450_o & n442_o & n434_o & n426_o & n418_o & n410_o & n402_o & n394_o & n386_o & n378_o & n370_o;
  -- vhdl_source/cordic.vhdl:20:16
  n477_o <= n473_o & n465_o & n457_o & n449_o & n441_o & n433_o & n425_o & n417_o & n409_o & n401_o & n393_o & n385_o & n377_o & n369_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_14 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_14;

architecture rtl of init_lookup_16_14 is
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic_vector (15 downto 0);
begin
  o <= n360_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n335_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:42:44
  n336_o <= not n335_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n337_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:44:45
  n338_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:42:49
  n339_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:42:44
  n340_o <= not n339_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n341_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:42:44
  n342_o <= not n341_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n343_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:42:49
  n344_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:42:44
  n345_o <= not n344_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n346_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:42:44
  n347_o <= not n346_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n348_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:42:49
  n349_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:42:44
  n350_o <= not n349_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n351_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:42:44
  n352_o <= not n351_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n353_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:42:44
  n354_o <= not n353_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n355_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:42:49
  n356_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:42:44
  n357_o <= not n356_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n358_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:44:45
  n359_o <= i (0);
  n360_o <= n336_o & n337_o & n338_o & n340_o & n342_o & n343_o & n345_o & n347_o & n348_o & n350_o & n352_o & n354_o & n355_o & n357_o & n358_o & n359_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (343 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (343 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (224 downto 0);
  signal as : std_logic_vector (224 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (254 downto 0);
  signal ys : std_logic_vector (254 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (23 downto 0);
  signal n163_o : std_logic_vector (14 downto 0);
  signal n164_o : std_logic_vector (14 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  signal n166_o : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (24 downto 0);
  signal n183_o : std_logic_vector (14 downto 0);
  signal n184_o : std_logic_vector (14 downto 0);
  signal n185_o : std_logic_vector (16 downto 0);
  signal n186_o : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (25 downto 0);
  signal n203_o : std_logic_vector (14 downto 0);
  signal n204_o : std_logic_vector (14 downto 0);
  signal n205_o : std_logic_vector (16 downto 0);
  signal n206_o : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n207 : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_n208 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n209 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n210 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n211 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (16 downto 0);
  signal n222_o : std_logic_vector (26 downto 0);
  signal n223_o : std_logic_vector (14 downto 0);
  signal n224_o : std_logic_vector (14 downto 0);
  signal n225_o : std_logic_vector (16 downto 0);
  signal n226_o : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n227 : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_n228 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n229 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n230 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n231 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (16 downto 0);
  signal n242_o : std_logic_vector (27 downto 0);
  signal n243_o : std_logic_vector (14 downto 0);
  signal n244_o : std_logic_vector (14 downto 0);
  signal n245_o : std_logic_vector (16 downto 0);
  signal n246_o : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n247 : std_logic_vector (27 downto 0);
  signal gen1_n10_stagex_n248 : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_n249 : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_n250 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n251 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (16 downto 0);
  signal n262_o : std_logic_vector (28 downto 0);
  signal n263_o : std_logic_vector (14 downto 0);
  signal n264_o : std_logic_vector (14 downto 0);
  signal n265_o : std_logic_vector (16 downto 0);
  signal n266_o : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n267 : std_logic_vector (28 downto 0);
  signal gen1_n11_stagex_n268 : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_n269 : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_n270 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n271 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n11_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_y_out : std_logic_vector (16 downto 0);
  signal n282_o : std_logic_vector (29 downto 0);
  signal n283_o : std_logic_vector (14 downto 0);
  signal n284_o : std_logic_vector (14 downto 0);
  signal n285_o : std_logic_vector (16 downto 0);
  signal n286_o : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n287 : std_logic_vector (29 downto 0);
  signal gen1_n12_stagex_n288 : std_logic_vector (14 downto 0);
  signal gen1_n12_stagex_n289 : std_logic_vector (14 downto 0);
  signal gen1_n12_stagex_n290 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n291 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_g : std_logic_vector (29 downto 0);
  signal gen1_n12_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n12_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n12_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_y_out : std_logic_vector (16 downto 0);
  signal n302_o : std_logic_vector (30 downto 0);
  signal n303_o : std_logic_vector (14 downto 0);
  signal n304_o : std_logic_vector (14 downto 0);
  signal n305_o : std_logic_vector (16 downto 0);
  signal n306_o : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_n307 : std_logic_vector (30 downto 0);
  signal gen1_n13_stagex_n308 : std_logic_vector (14 downto 0);
  signal gen1_n13_stagex_n309 : std_logic_vector (14 downto 0);
  signal gen1_n13_stagex_n310 : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_n311 : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_g : std_logic_vector (30 downto 0);
  signal gen1_n13_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n13_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n13_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_y_out : std_logic_vector (16 downto 0);
  signal n323_o : std_logic_vector (343 downto 0);
  signal n325_o : std_logic_vector (16 downto 0);
  constant n326_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n328_o : std_logic_vector (3 downto 0);
  signal n329_o : std_logic_vector (224 downto 0);
  signal n330_o : std_logic_vector (224 downto 0);
  signal n331_o : std_logic_vector (14 downto 0);
  signal n332_o : std_logic_vector (254 downto 0);
  signal n333_o : std_logic_vector (254 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n323_o;
  wrap_A_OUT <= n325_o;
  wrap_C_OUT <= n326_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n328_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n329_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n330_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n331_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n332_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n333_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_14 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (254 downto 238);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (254 downto 238);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (147 downto 124);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (104 downto 90);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (104 downto 90);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_16_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (172 downto 148);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (119 downto 105);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (119 downto 105);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (135 downto 119);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (135 downto 119);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_16_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n202_o <= wrap_W (198 downto 173);
  -- vhdl_source/cordic.vhdl:122:79
  n203_o <= as (134 downto 120);
  -- vhdl_source/cordic.vhdl:122:91
  n204_o <= cs (134 downto 120);
  -- vhdl_source/cordic.vhdl:123:79
  n205_o <= xs (152 downto 136);
  -- vhdl_source/cordic.vhdl:123:91
  n206_o <= ys (152 downto 136);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n8_stagex_n207 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n8_stagex_n208 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n8_stagex_n209 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n8_stagex_n210 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n8_stagex_n211 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n8_stagex : entity work.cordic_stage_16_8 port map (
    w => n202_o,
    a => n203_o,
    c => n204_o,
    x => n205_o,
    y => n206_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n222_o <= wrap_W (225 downto 199);
  -- vhdl_source/cordic.vhdl:122:79
  n223_o <= as (149 downto 135);
  -- vhdl_source/cordic.vhdl:122:91
  n224_o <= cs (149 downto 135);
  -- vhdl_source/cordic.vhdl:123:79
  n225_o <= xs (169 downto 153);
  -- vhdl_source/cordic.vhdl:123:91
  n226_o <= ys (169 downto 153);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n9_stagex_n227 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n9_stagex_n228 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n9_stagex_n229 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n9_stagex_n230 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n9_stagex_n231 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n9_stagex : entity work.cordic_stage_16_9 port map (
    w => n222_o,
    a => n223_o,
    c => n224_o,
    x => n225_o,
    y => n226_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n242_o <= wrap_W (253 downto 226);
  -- vhdl_source/cordic.vhdl:122:79
  n243_o <= as (164 downto 150);
  -- vhdl_source/cordic.vhdl:122:91
  n244_o <= cs (164 downto 150);
  -- vhdl_source/cordic.vhdl:123:79
  n245_o <= xs (186 downto 170);
  -- vhdl_source/cordic.vhdl:123:91
  n246_o <= ys (186 downto 170);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n10_stagex_n247 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n10_stagex_n248 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n10_stagex_n249 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n10_stagex_n250 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n10_stagex_n251 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n10_stagex : entity work.cordic_stage_16_10 port map (
    w => n242_o,
    a => n243_o,
    c => n244_o,
    x => n245_o,
    y => n246_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n262_o <= wrap_W (282 downto 254);
  -- vhdl_source/cordic.vhdl:122:79
  n263_o <= as (179 downto 165);
  -- vhdl_source/cordic.vhdl:122:91
  n264_o <= cs (179 downto 165);
  -- vhdl_source/cordic.vhdl:123:79
  n265_o <= xs (203 downto 187);
  -- vhdl_source/cordic.vhdl:123:91
  n266_o <= ys (203 downto 187);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n11_stagex_n267 <= gen1_n11_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n11_stagex_n268 <= gen1_n11_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n11_stagex_n269 <= gen1_n11_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n11_stagex_n270 <= gen1_n11_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n11_stagex_n271 <= gen1_n11_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n11_stagex : entity work.cordic_stage_16_11 port map (
    w => n262_o,
    a => n263_o,
    c => n264_o,
    x => n265_o,
    y => n266_o,
    g => gen1_n11_stagex_g,
    a_out => gen1_n11_stagex_a_out,
    c_out => gen1_n11_stagex_c_out,
    x_out => gen1_n11_stagex_x_out,
    y_out => gen1_n11_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n282_o <= wrap_W (312 downto 283);
  -- vhdl_source/cordic.vhdl:122:79
  n283_o <= as (194 downto 180);
  -- vhdl_source/cordic.vhdl:122:91
  n284_o <= cs (194 downto 180);
  -- vhdl_source/cordic.vhdl:123:79
  n285_o <= xs (220 downto 204);
  -- vhdl_source/cordic.vhdl:123:91
  n286_o <= ys (220 downto 204);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n12_stagex_n287 <= gen1_n12_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n12_stagex_n288 <= gen1_n12_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n12_stagex_n289 <= gen1_n12_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n12_stagex_n290 <= gen1_n12_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n12_stagex_n291 <= gen1_n12_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n12_stagex : entity work.cordic_stage_16_12 port map (
    w => n282_o,
    a => n283_o,
    c => n284_o,
    x => n285_o,
    y => n286_o,
    g => gen1_n12_stagex_g,
    a_out => gen1_n12_stagex_a_out,
    c_out => gen1_n12_stagex_c_out,
    x_out => gen1_n12_stagex_x_out,
    y_out => gen1_n12_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n302_o <= wrap_W (343 downto 313);
  -- vhdl_source/cordic.vhdl:122:79
  n303_o <= as (209 downto 195);
  -- vhdl_source/cordic.vhdl:122:91
  n304_o <= cs (209 downto 195);
  -- vhdl_source/cordic.vhdl:123:79
  n305_o <= xs (237 downto 221);
  -- vhdl_source/cordic.vhdl:123:91
  n306_o <= ys (237 downto 221);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n13_stagex_n307 <= gen1_n13_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n13_stagex_n308 <= gen1_n13_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n13_stagex_n309 <= gen1_n13_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n13_stagex_n310 <= gen1_n13_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n13_stagex_n311 <= gen1_n13_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n13_stagex : entity work.cordic_stage_16_13 port map (
    w => n302_o,
    a => n303_o,
    c => n304_o,
    x => n305_o,
    y => n306_o,
    g => gen1_n13_stagex_g,
    a_out => gen1_n13_stagex_a_out,
    c_out => gen1_n13_stagex_c_out,
    x_out => gen1_n13_stagex_x_out,
    y_out => gen1_n13_stagex_y_out);
  n323_o <= gen1_n13_stagex_n307 & gen1_n12_stagex_n287 & gen1_n11_stagex_n267 & gen1_n10_stagex_n247 & gen1_n9_stagex_n227 & gen1_n8_stagex_n207 & gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n325_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n328_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n329_o <= gen1_n13_stagex_n309 & gen1_n12_stagex_n289 & gen1_n11_stagex_n269 & gen1_n10_stagex_n249 & gen1_n9_stagex_n229 & gen1_n8_stagex_n209 & gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n330_o <= gen1_n13_stagex_n308 & gen1_n12_stagex_n288 & gen1_n11_stagex_n268 & gen1_n10_stagex_n248 & gen1_n9_stagex_n228 & gen1_n8_stagex_n208 & gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n331_o <= n18_o & cnotr1_n13;
  n332_o <= gen1_n13_stagex_n310 & gen1_n12_stagex_n290 & gen1_n11_stagex_n270 & gen1_n10_stagex_n250 & gen1_n9_stagex_n230 & gen1_n8_stagex_n210 & gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n333_o <= gen1_n13_stagex_n311 & gen1_n12_stagex_n291 & gen1_n11_stagex_n271 & gen1_n10_stagex_n251 & gen1_n9_stagex_n231 & gen1_n8_stagex_n211 & gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
