EDA Netlist Writer report for CPC2_DE10
Sat Dec  1 08:52:55 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Board-Level Settings
  4. Board-Level Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                 ;
+------------------------------------+---------------------------------------+
; EDA Netlist Writer Status          ; Successful - Sat Dec  1 08:52:55 2018 ;
; Revision Name                      ; CPC2_DE10                             ;
; Top-level Entity Name              ; CPC2_DE10                             ;
; Family                             ; Cyclone V                             ;
; Board Boundary Scan Files Creation ; Successful                            ;
+------------------------------------+---------------------------------------+


+--------------------------------------+
; Board-Level Settings                 ;
+----------------------------+---------+
; Option                     ; Setting ;
+----------------------------+---------+
; Board Boundary Scan Format ; BSDL    ;
+----------------------------+---------+


+---------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                       ;
+---------------------------------------------------------------------------------------------------+
; Generated Files                                                                                   ;
+---------------------------------------------------------------------------------------------------+
; Board Boundary Scan                                                                               ;
;     /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/board/bsd/5CSEBA6U23I7_pre.bsd ;
+---------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Dec  1 08:52:51 2018
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off CPC2_DE10 -c CPC2_DE10
Info: TOTAL BSCAN REGISTERS IS 495
Info: TOTAL IO PAD COUNT IS 477
Info: CYCLONE_V_5CSEBA6U23 has 333 JTAG SEQUENCE AVAILABLE
Info (199065): Generated Boundary-Scan Description Language output file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/board/bsd/5CSEBA6U23I7_pre.bsd for board-level analysis
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1346 megabytes
    Info: Processing ended: Sat Dec  1 08:52:55 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


