  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg
WARNING: [HLS 200-1921] Skipping unknown config ini [hls] entry 'ldflags=-lstdc++' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying config ini 'syn.file=defs.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/defs.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=aes.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=sha3.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_ggm.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(23)
INFO: [HLS 200-10] Adding test bench file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/tb_ggm.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ggm_small' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcu250-figd2104-2-e' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2-e'
INFO: [HLS 200-1465] Applying config ini 'clock=7ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(24)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(20)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
   Compiling ../../../../tb_ggm.cpp in release mode
   Compiling ../../../../shake.cpp in release mode
   Compiling ../../../../ggm_tree.cpp in release mode
   Compiling ../../../../PRG.cpp in release mode
   Compiling ../../../../encrypt.cpp in release mode
   Generating csim.exe
==================================
GGM Tree Expansion Testbench (K=3)
==================================
Total nodes: 15
Leaves: 8

INPUT:
------
Root:  0x01234567_89abcdef_fedcba98_76543210
IV:    0x0f0e0d0c_0b0a0908_07060504_03020100

WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>1' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>3' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>5' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>7' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>9' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>11' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>13' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>15' contains leftover data, which may result in RTL simulation hanging.
KEYS (Tree Structure):
---------------------
Level 0 (1 node):
  [0] 01234567_89abcdef_fedcba98_76543210

Level 1 (2 nodes):
  [1] 409a2e2e_fb1472a0_5e8f6c40_9fb085ef
  [2] 8adb9f1f_531179e0_9ceca7fa_3fff2214

Level 2 (4 nodes):
  [3] ccf1aa33_af796d87_5371df2d_48be1707
  [4] c44a6249_b7e0c4fd_750b07da_4a8ac1b0
  [5] 9ac54f46_887d3f36_1651b15a_f346b71c
  [6] a4c69372_f54d4989_4728df15_9217b844

Level 3 (8 nodes):
  [7] 73a294fc_b5b97180_5c74dcd2_ad900a9f
  [8] ec875a16_f9b8f844_48f207a1_bf6c91c3
  [9] 9ac54f46_887d3f36_1651b15a_f346b71c
  [10] a4c69372_f54d4989_4728df15_9217b844
  [11] accc504c_bf5d9361_0b60629e_d154b04f
  [12] 8261ff36_4b4cd786_63aba215_b3b70acd
  [13] 43e9f534_2934173d_55b7ab3d_18c88ae4
  [14] 40d49118_1e5582b3_76047916_8a910d0c

COMMITMENTS:
------------
  com[0] = fde755c4_947b3328_69ca8b99_ff6794df
  com[1] = 4034e2ed_7e3349ab_cd54be15_311b353d
  com[2] = c3e4c9b9_020bc771_021ea0b2_fba5652f
  com[3] = cac2050b_88c9b5e8_52e1183b_58adb8a4
  com[4] = 613006b9_d8221ec1_17ac8844_25dc1ed3
  com[5] = f0e70995_ed136358_922dd435_21223b60
  com[6] = b76b659e_21d1fa8d_60f3c152_057decec
  com[7] = 798846f3_90fe4c54_0cdb7ec0_09781797

SEEDS:
------
  seed[0] = 1f26e56e_fd0c7b94_e0df88a8_31677efc
  seed[1] = 79dad3f7_848b4cce_83769bc2_4761003a
  seed[2] = 4203cb9a_6860a1e3_0fe90562_b5f10e8d
  seed[3] = a8559ee9_7c25c03f_16d1fa28_095944ac
  seed[4] = 63688777_5cd387f4_e734aa3f_136a7a83
  seed[5] = 41d65b25_8e13f145_5501c729_f7315b58
  seed[6] = 11e2496f_64dd6a86_bac616ec_b3008eda
  seed[7] = 3b3d02d1_1c927984_bef1fd36_6a6ad013

VERIFICATION:
-------------
✓ Root key matches input
✓ Level 0 → Level 1 expansion structure looks correct
✓ Level 1 → Level 2 expansion structure looks correct
✓ Level 2 → Level 3 expansion structure looks correct
✓ All 8 commitments generated
✓ All 8 seeds generated

Test completed!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 15
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 7.2 seconds. Total CPU system time: 0.58 seconds. Total elapsed time: 7.75 seconds; peak allocated memory: 481.840 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 11s
