{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651281923169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651281923169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 22:25:23 2022 " "Processing started: Fri Apr 29 22:25:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651281923169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651281923169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BRAM -c BRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BRAM -c BRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651281923170 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651281923558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRAM_MAIN-Behavior " "Found design unit 1: BRAM_MAIN-Behavior" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651281924003 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRAM_MAIN " "Found entity 1: BRAM_MAIN" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651281924003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651281924003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-SYN " "Found design unit 1: bram-SYN" {  } { { "BRAM.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651281924006 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651281924006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651281924006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BRAM_MAIN " "Elaborating entity \"BRAM_MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651281924113 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock BRAM_MAIN.vhd(72) " "VHDL Process Statement warning at BRAM_MAIN.vhd(72): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924114 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata BRAM_MAIN.vhd(73) " "VHDL Process Statement warning at BRAM_MAIN.vhd(73): signal \"writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add BRAM_MAIN.vhd(74) " "VHDL Process Statement warning at BRAM_MAIN.vhd(74): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add BRAM_MAIN.vhd(76) " "VHDL Process Statement warning at BRAM_MAIN.vhd(76): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wire_q BRAM_MAIN.vhd(78) " "VHDL Process Statement warning at BRAM_MAIN.vhd(78): signal \"wire_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock BRAM_MAIN.vhd(81) " "VHDL Process Statement warning at BRAM_MAIN.vhd(81): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata BRAM_MAIN.vhd(82) " "VHDL Process Statement warning at BRAM_MAIN.vhd(82): signal \"writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add BRAM_MAIN.vhd(83) " "VHDL Process Statement warning at BRAM_MAIN.vhd(83): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add BRAM_MAIN.vhd(85) " "VHDL Process Statement warning at BRAM_MAIN.vhd(85): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wire_q BRAM_MAIN.vhd(87) " "VHDL Process Statement warning at BRAM_MAIN.vhd(87): signal \"wire_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock BRAM_MAIN.vhd(90) " "VHDL Process Statement warning at BRAM_MAIN.vhd(90): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs BRAM_MAIN.vhd(90) " "VHDL Process Statement warning at BRAM_MAIN.vhd(90): signal \"cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651281924115 "|BRAM_MAIN"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wire_data BRAM_MAIN.vhd(68) " "VHDL Process Statement warning at BRAM_MAIN.vhd(68): inferring latch(es) for signal or variable \"wire_data\", which holds its previous value in one or more paths through the process" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1651281924116 "|BRAM_MAIN"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wire_rdaddress BRAM_MAIN.vhd(68) " "VHDL Process Statement warning at BRAM_MAIN.vhd(68): inferring latch(es) for signal or variable \"wire_rdaddress\", which holds its previous value in one or more paths through the process" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1651281924116 "|BRAM_MAIN"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wire_wraddress BRAM_MAIN.vhd(68) " "VHDL Process Statement warning at BRAM_MAIN.vhd(68): inferring latch(es) for signal or variable \"wire_wraddress\", which holds its previous value in one or more paths through the process" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1651281924116 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[0\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[0\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924116 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[1\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[1\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[2\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[2\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[3\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[3\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[4\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[4\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[5\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[5\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[6\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[6\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[7\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[7\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[8\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[8\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_wraddress\[9\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_wraddress\[9\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[0\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[0\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[1\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[1\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[2\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[2\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924117 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[3\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[3\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[4\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[4\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[5\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[5\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[6\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[6\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[7\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[7\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[8\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[8\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_rdaddress\[9\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_rdaddress\[9\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_data\[0\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_data\[0\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_data\[1\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_data\[1\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_data\[2\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_data\[2\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_data\[3\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_data\[3\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_data\[4\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_data\[4\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_data\[5\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_data\[5\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924118 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_data\[6\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_data\[6\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924119 "|BRAM_MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wire_data\[7\] BRAM_MAIN.vhd(68) " "Inferred latch for \"wire_data\[7\]\" at BRAM_MAIN.vhd(68)" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651281924119 "|BRAM_MAIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM BRAM:BRAM_MAIN1 " "Elaborating entity \"BRAM\" for hierarchy \"BRAM:BRAM_MAIN1\"" {  } { { "BRAM_MAIN.vhd" "BRAM_MAIN1" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BRAM:BRAM_MAIN1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BRAM:BRAM_MAIN1\|altsyncram:altsyncram_component\"" {  } { { "BRAM.vhd" "altsyncram_component" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BRAM:BRAM_MAIN1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BRAM:BRAM_MAIN1\|altsyncram:altsyncram_component\"" {  } { { "BRAM.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BRAM:BRAM_MAIN1\|altsyncram:altsyncram_component " "Instantiated megafunction \"BRAM:BRAM_MAIN1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924183 ""}  } { { "BRAM.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1651281924183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2s1 " "Found entity 1: altsyncram_v2s1" {  } { { "db/altsyncram_v2s1.tdf" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/db/altsyncram_v2s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651281924247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651281924247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2s1 BRAM:BRAM_MAIN1\|altsyncram:altsyncram_component\|altsyncram_v2s1:auto_generated " "Elaborating entity \"altsyncram_v2s1\" for hierarchy \"BRAM:BRAM_MAIN1\|altsyncram:altsyncram_component\|altsyncram_v2s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924249 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 70 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1651281924341 "|BRAM_MAIN|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1651281924341 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[0\] wire_wraddress\[0\] " "Duplicate LATCH primitive \"wire_rdaddress\[0\]\" merged with LATCH primitive \"wire_wraddress\[0\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[1\] wire_wraddress\[1\] " "Duplicate LATCH primitive \"wire_rdaddress\[1\]\" merged with LATCH primitive \"wire_wraddress\[1\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[2\] wire_wraddress\[2\] " "Duplicate LATCH primitive \"wire_rdaddress\[2\]\" merged with LATCH primitive \"wire_wraddress\[2\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[3\] wire_wraddress\[3\] " "Duplicate LATCH primitive \"wire_rdaddress\[3\]\" merged with LATCH primitive \"wire_wraddress\[3\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[4\] wire_wraddress\[4\] " "Duplicate LATCH primitive \"wire_rdaddress\[4\]\" merged with LATCH primitive \"wire_wraddress\[4\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[5\] wire_wraddress\[5\] " "Duplicate LATCH primitive \"wire_rdaddress\[5\]\" merged with LATCH primitive \"wire_wraddress\[5\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[6\] wire_wraddress\[6\] " "Duplicate LATCH primitive \"wire_rdaddress\[6\]\" merged with LATCH primitive \"wire_wraddress\[6\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[7\] wire_wraddress\[7\] " "Duplicate LATCH primitive \"wire_rdaddress\[7\]\" merged with LATCH primitive \"wire_wraddress\[7\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[8\] wire_wraddress\[8\] " "Duplicate LATCH primitive \"wire_rdaddress\[8\]\" merged with LATCH primitive \"wire_wraddress\[8\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wire_rdaddress\[9\] wire_wraddress\[9\] " "Duplicate LATCH primitive \"wire_rdaddress\[9\]\" merged with LATCH primitive \"wire_wraddress\[9\]\"" {  } { { "BRAM_MAIN.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5/BRAM_MAIN.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651281924680 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1651281924680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651281924904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651281924904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651281924959 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651281924959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1651281924959 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1651281924959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651281924959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651281924993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 22:25:24 2022 " "Processing ended: Fri Apr 29 22:25:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651281924993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651281924993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651281924993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651281924993 ""}
