
*** Running vivado
    with args -log system_uart_led_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_uart_led_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_uart_led_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.820 ; gain = 0.023 ; free physical = 3761 ; free virtual = 7449
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_uart_led_0_0
Command: synth_design -top system_uart_led_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4871
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1648.652 ; gain = 336.832 ; free physical = 3202 ; free virtual = 6890
Synthesis current peak Physical Memory [PSS] (MB): peak = 1092.891; parent = 881.270; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2604.934; parent = 1651.621; children = 953.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_uart_led_0_0' [/home/rrr/XP/xup_fpga/lab2/lab2.gen/sources_1/bd/system/ip/system_uart_led_0_0/synth/system_uart_led_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'uart_led' [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_led.v:44]
INFO: [Synth 8-6157] synthesizing module 'meta_harden' [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v:46]
INFO: [Synth 8-6155] done synthesizing module 'meta_harden' (0#1) [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v:46]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v:56]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen' [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen' (0#1) [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v:54]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctl' [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v:71]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctl' (0#1) [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v:71]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v:56]
INFO: [Synth 8-6157] synthesizing module 'led_ctl' [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v:46]
INFO: [Synth 8-6155] done synthesizing module 'led_ctl' (0#1) [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v:46]
INFO: [Synth 8-6155] done synthesizing module 'uart_led' (0#1) [/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_led.v:44]
INFO: [Synth 8-6155] done synthesizing module 'system_uart_led_0_0' (0#1) [/home/rrr/XP/xup_fpga/lab2/lab2.gen/sources_1/bd/system/ip/system_uart_led_0_0/synth/system_uart_led_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1717.590 ; gain = 405.770 ; free physical = 3290 ; free virtual = 6979
Synthesis current peak Physical Memory [PSS] (MB): peak = 1092.891; parent = 881.270; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2670.902; parent = 1717.590; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1735.402 ; gain = 423.582 ; free physical = 3277 ; free virtual = 6965
Synthesis current peak Physical Memory [PSS] (MB): peak = 1092.891; parent = 881.270; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2688.715; parent = 1735.402; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.406 ; gain = 431.586 ; free physical = 3272 ; free virtual = 6961
Synthesis current peak Physical Memory [PSS] (MB): peak = 1092.891; parent = 881.270; children = 211.621
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2696.719; parent = 1743.406; children = 953.312
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1752.312 ; gain = 440.492 ; free physical = 3254 ; free virtual = 6944
Synthesis current peak Physical Memory [PSS] (MB): peak = 1092.891; parent = 881.270; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2705.625; parent = 1752.312; children = 953.312
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2949 ; free virtual = 6642
Synthesis current peak Physical Memory [PSS] (MB): peak = 1338.702; parent = 1127.326; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.050; parent = 1130.676; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.679; parent = 1131.305; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.827; parent = 1131.453; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.890; parent = 1131.516; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.909; parent = 1131.535; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.925; parent = 1131.551; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.925; parent = 1131.551; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.956; parent = 1131.582; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |    13|
|4     |LUT4 |     6|
|5     |LUT5 |     3|
|6     |LUT6 |    22|
|7     |FDRE |    56|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------+--------------+------+
|      |Instance                  |Module        |Cells |
+------+--------------------------+--------------+------+
|1     |top                       |              |   110|
|2     |  inst                    |uart_led      |   110|
|3     |    led_ctl_i0            |led_ctl       |    33|
|4     |    meta_harden_btn_i0    |meta_harden   |     2|
|5     |    meta_harden_rst_i0    |meta_harden_0 |     3|
|6     |    uart_rx_i0            |uart_rx       |    72|
|7     |      meta_harden_rxd_i0  |meta_harden_1 |     2|
|8     |      uart_baud_gen_rx_i0 |uart_baud_gen |    19|
|9     |      uart_rx_ctl_i0      |uart_rx_ctl   |    51|
+------+--------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2946 ; free virtual = 6638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.987; parent = 1131.613; children = 211.621
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2863.734; parent = 1910.422; children = 953.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.422 ; gain = 598.602 ; free physical = 2950 ; free virtual = 6643
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.430 ; gain = 598.602 ; free physical = 2950 ; free virtual = 6643
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.430 ; gain = 0.000 ; free physical = 3065 ; free virtual = 6758
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.070 ; gain = 0.000 ; free physical = 2964 ; free virtual = 6657
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b70efe1
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.070 ; gain = 732.250 ; free physical = 3179 ; free virtual = 6871
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/rrr/XP/xup_fpga/lab2/lab2.runs/system_uart_led_0_0_synth_1/system_uart_led_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.055 ; gain = 363.984 ; free physical = 2773 ; free virtual = 6480
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_uart_led_0_0, cache-ID = 4a2b6513bfb14ab4
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/rrr/XP/xup_fpga/lab2/lab2.runs/system_uart_led_0_0_synth_1/system_uart_led_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_uart_led_0_0_utilization_synth.rpt -pb system_uart_led_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 15:56:17 2024...
