// Seed: 1967626246
module module_0 (
    output wor   id_0,
    output tri   id_1
    , id_8,
    output wor   id_2,
    output uwire id_3,
    output wire  id_4,
    output tri   id_5,
    input  tri   id_6
);
  wire id_9, id_10, id_11, id_12, id_13;
  logic id_14;
  assign id_14 = {id_12, ""} > 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd1
) (
    input wire id_0,
    input wor id_1,
    input wor id_2
    , id_16,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    output supply0 id_7,
    output supply1 _id_8,
    input tri id_9,
    input supply1 id_10,
    output wor id_11,
    input tri id_12,
    input uwire id_13,
    output tri0 id_14
);
  logic [~  id_8 : -1 'h0] id_17;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_14,
      id_4,
      id_4,
      id_6,
      id_10
  );
endmodule
