(S (NP (NP (NN Training)) (PP (IN of) (NP (NP (JJ convolutional) (JJ neural) (NNS networks)) (PRN (-LRB- -LRB-) (NP (NNP CNNs)) (-RRB- -RRB-)))) (PP (IN on) (NP (VBN embedded) (NNS platforms))) (S (VP (TO to) (VP (VB support) (NP (JJ on-device) (NN learning)))))) (VP (VBZ is) (VP (VBG earning) (NP (JJ vital) (NN importance)) (PP (IN in) (NP (JJ recent) (NNS days))))) (. .))
(S (S (VP (VBG Designing) (NP (JJ flexible) (NN training) (NN hard-ware)))) (VP (VBZ is) (ADJP (ADJP (RB much) (RBR more) (JJ challenging)) (PP (IN than) (NP (NN inference) (NN hardware)))) (, ,) (PP (JJ due) (TO to) (NP (NP (VB design) (NN complexity)) (CC and) (NP (JJ large) (NN computation/memory) (NN requirement))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT an) (JJ automatic) (JJ compiler-based) (NNP FPGA) (NN accelerator)) (PP (IN with) (NP (JJ 16-bit) (JJ fixed-point) (NN precision))) (PP (IN for) (NP (NP (JJ complete) (NNP CNNtraining)) (, ,) (PP (VBG including) (NP (NP (NP (NNP Forward) (NNP Pass)) (PRN (-LRB- -LRB-) (NP (NNP FP)) (-RRB- -RRB-))) (, ,) (NP (NP (NNP Backward) (NNP Pass)) (PRN (-LRB- -LRB-) (NP (NNP BP)) (-RRB- -RRB-))) (CC and) (NP (NP (NNP Weight) (NNP Update)) (PRN (-LRB- -LRB-) (NP (NNP WU)) (-RRB- -RRB-))))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBD implemented) (NP (NP (DT an) (JJ optimized) (NNP RTL) (NN library)) (SBAR (S (VP (TO to) (VP (VB perform) (NP (JJ training-specific) (NNS tasks)))))))) (CC and) (VP (VBD developed) (NP (NP (DT an) (NNP RTL) (NN compiler)) (SBAR (S (VP (TO to) (VP (ADVP (RB automatically)) (VB generate) (NP (JJ FPGA-synthesizable) (NNP RTL)) (PP (VBN based) (PP (IN on) (NP (JJ user-defined) (NNS constraints))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (NP (NP (DT a) (JJ new) (JJ cyclic) (NN weight) (NN storage/access) (NN scheme)) (PP (IN for) (NP (NP (JJ on-chip) (NNP BRAM)) (CC and) (NP (JJ off-chip))))) (SBAR (S (VP (NNP DRAMto) (VP (ADVP (RB efficiently)) (VBD implement) (NP (JJ non-transpose) (CC and) (JJ transpose) (NNS operations)) (PP (IN during) (NP (NP (NNP FP) (CC and) (NNP BP) (NNS phases)) (, ,) (ADVP (RB respectively))))))))) (. .))
(S (NP (NP (JJ Representative) (NNP CNNs)) (PP (IN for) (NP (NNP CIFAR-10) (NN dataset)))) (VP (VBP are) (VP (VBN implemented) (CC and) (VBN trained) (PP (IN on) (NP (NNP Intel) (NNP Stratix) (JJ 10-GX) (NNP FPGA))) (S (VP (VBG using) (NP (VBN proposed) (NN hardware) (NN architecture)))) (, ,) (S (VP (VBG demonstrating) (NP (QP (RP up) (TO to) (CD 479)) (NNP GOPS) (NN performance)))))) (. .))
