##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_IMO
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for emFile_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_IMO:R)
		5.2::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
		5.3::Critical Path Report for (Clock_IMO:R vs. Clock_IMO:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_IMO       | Frequency: 54.16 MHz  | Target: 0.08 MHz   | 
Clock: CyBUS_CLK       | Frequency: 54.16 MHz  | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL_32kHz    | N/A                   | Target: 0.03 MHz   | 
Clock: emFile_Clock_1  | Frequency: 53.71 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_IMO       Clock_IMO       1.30417e+007     13024975    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       Clock_IMO       41666.7          23202       N/A              N/A         N/A              N/A         N/A              N/A         
emFile_Clock_1  emFile_Clock_1  41666.7          23047       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase  
---------------------  ------------  ----------------  
\emFile:miso0(0)_PAD\  18772         emFile_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase  
---------------------  ------------  ----------------  
\emFile:mosi0(0)_PAD\  32395         emFile_Clock_1:R  
\emFile:sclk0(0)_PAD\  23816         emFile_Clock_1:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_IMO
***************************************
Clock: Clock_IMO
Frequency: 54.16 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14995
-------------------------------------   ----- 
End-of-path arrival time (ps)           14995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell11        1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_1         macrocell3      6905   8721  23202  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  12071  23202  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2924  14995  23202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.16 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14995
-------------------------------------   ----- 
End-of-path arrival time (ps)           14995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell11        1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_1         macrocell3      6905   8721  23202  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  12071  23202  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2924  14995  23202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for emFile_Clock_1
********************************************
Clock: emFile_Clock_1
Frequency: 53.71 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell20     3538   8898  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell20     3350  12248  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell28     2861  15109  23047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell28         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_IMO:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14995
-------------------------------------   ----- 
End-of-path arrival time (ps)           14995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell11        1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_1         macrocell3      6905   8721  23202  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  12071  23202  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2924  14995  23202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell20     3538   8898  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell20     3350  12248  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell28     2861  15109  23047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell28         0      0  RISE       1


5.3::Critical Path Report for (Clock_IMO:R vs. Clock_IMO:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024975p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -5360
------------------------------------------------   -------- 
End-of-path required time (ps)                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q            macrocell11   1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/main_0  macrocell2    4420   5670  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/q       macrocell2    3350   9020  13024975  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  11332  13024975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell20     3538   8898  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell20     3350  12248  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell28     2861  15109  23047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14995
-------------------------------------   ----- 
End-of-path arrival time (ps)           14995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell11        1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_1         macrocell3      6905   8721  23202  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  12071  23202  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2924  14995  23202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24519p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13637
-------------------------------------   ----- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      2629   7989  24519  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11339  24519  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell28     2298  13637  24519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 25856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -2850
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12961
-------------------------------------   ----- 
End-of-path arrival time (ps)           12961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3   count7cell      1940   1940  24694  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_1  macrocell6      4816   6756  25856  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell6      3350  10106  25856  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2856  12961  25856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 27989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13177
-------------------------------------   ----- 
End-of-path arrival time (ps)           13177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  27989  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/main_5          macrocell10     3987   7567  27989  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/q               macrocell10     3350  10917  27989  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    2261  13177  27989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/clock                         statusicell3        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 28358p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  28358  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_8              macrocell23     6219   9799  28358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12350
-------------------------------------   ----- 
End-of-path arrival time (ps)           12350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3   count7cell     1940   1940  24694  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_1  macrocell6     4816   6756  25856  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell6     3350  10106  25856  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_3    statusicell2   2244  12350  28817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 28821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9336
-------------------------------------   ---- 
End-of-path arrival time (ps)           9336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24694  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_4      macrocell23   7396   9336  28821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 28821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9336
-------------------------------------   ---- 
End-of-path arrival time (ps)           9336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24694  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_4     macrocell31   7396   9336  28821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 29148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell23    1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/main_0  macrocell8     4540   5790  29148  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/q       macrocell8     3350   9140  29148  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   2878  12018  29148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell27     3538   8898  29259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 29259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  23047  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell30     3538   8898  29259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell30         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_last\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_last\/clock_0
Path slack     : 29390p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                     iocell11      1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:rx_last\/main_0  macrocell22   6951   8767  29390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_last\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:pollcount_1\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_1\/clock_0
Path slack     : 29436p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8721
-------------------------------------   ---- 
End-of-path arrival time (ps)           8721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                         iocell11      1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/main_3  macrocell18   6905   8721  29436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:pollcount_0\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_0\/clock_0
Path slack     : 29436p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8721
-------------------------------------   ---- 
End-of-path arrival time (ps)           8721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                         iocell11      1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/main_2  macrocell19   6905   8721  29436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/clock_0              macrocell19         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24694  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_4      macrocell24   6426   8366  29791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24694  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_4      macrocell25   6426   8366  29791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q            macrocell23     1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   4552   5802  29855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24694  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_4    macrocell29   6328   8268  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 29955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                        iocell11      1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_9  macrocell12   6385   8201  29955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 30407p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                        iocell11      1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_8  macrocell15   5933   7749  30407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 30407p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell11            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                         iocell11      1816   1816  23202  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_6  macrocell21   5933   7749  30407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q            macrocell24     1250   1250  26257  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   3574   4824  30833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q            macrocell25     1250   1250  25313  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   3447   4697  30959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q           macrocell25   1250   1250  25313  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell27   5897   7147  31009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell25   1250   1250  25313  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_2  macrocell23   5010   6260  31897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_1\/main_2
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 31897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell25   1250   1250  25313  RISE       1
\emFile:Net_1\/main_2          macrocell26   5010   6260  31897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q        macrocell25   1250   1250  25313  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_2  macrocell31   5010   6260  31897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25956  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_7      macrocell23   4066   6006  32150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25956  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_7     macrocell31   4066   6006  32150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25956  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_7    macrocell29   4062   6002  32155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell24   1250   1250  26257  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_1  macrocell23   4687   5937  32220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_1\/main_1
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 32220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell24   1250   1250  26257  RISE       1
\emFile:Net_1\/main_1          macrocell26   4687   5937  32220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell26         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q        macrocell24   1250   1250  26257  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_1  macrocell31   4687   5937  32220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32223p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q         macrocell24   1250   1250  26257  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_1  macrocell29   4683   5933  32223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_22\/main_1
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 32223p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell24   1250   1250  26257  RISE       1
\emFile:Net_22\/main_1         macrocell33   4683   5933  32223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell24   1250   1250  26257  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell27   4664   5914  32243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  28358  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_8              macrocell24     2305   5885  32272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  28358  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_8              macrocell25     2305   5885  32272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26331  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_3      macrocell23   3890   5830  32326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26331  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_3     macrocell31   3890   5830  32326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26331  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_3    macrocell29   3889   5829  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26823  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_6    macrocell29   3864   5804  32352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26823  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_6      macrocell23   3863   5803  32353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26823  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_6     macrocell31   3863   5803  32353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32365p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q          macrocell23   1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_0  macrocell32   4542   5792  32365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32366p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell23   1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_0  macrocell24   4540   5790  32366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32366p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell23   1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_0  macrocell25   4540   5790  32366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26162  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_5      macrocell23   3725   5665  32491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26162  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_5     macrocell31   3725   5665  32491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26162  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_5    macrocell29   3724   5664  32493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32580p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q         macrocell25   1250   1250  25313  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_2  macrocell29   4327   5577  32580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_22\/main_2
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 32580p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell25   1250   1250  25313  RISE       1
\emFile:Net_22\/main_2         macrocell33   4327   5577  32580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell31   1250   1250  27518  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_9  macrocell24   3761   5011  33146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell31   1250   1250  27518  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_9  macrocell25   3761   5011  33146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_22\/q
Path End       : \emFile:Net_22\/main_3
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 33189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell33         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_22\/q       macrocell33   1250   1250  33189  RISE       1
\emFile:Net_22\/main_3  macrocell33   3718   4968  33189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26162  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_5      macrocell24   2952   4892  33264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26162  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_5      macrocell25   2952   4892  33264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 33307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q          macrocell25   1250   1250  25313  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_2  macrocell32   3599   4849  33307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell24   1250   1250  26257  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_1  macrocell24   3571   4821  33336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell24   1250   1250  26257  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_1  macrocell25   3571   4821  33336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25956  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_7      macrocell24   2819   4759  33397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25956  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_7      macrocell25   2819   4759  33397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26331  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_3      macrocell24   2790   4730  33427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26331  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_3      macrocell25   2790   4730  33427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell25   1250   1250  25313  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_2  macrocell24   3460   4710  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell25   1250   1250  25313  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_2  macrocell25   3460   4710  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 33459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q          macrocell24   1250   1250  26257  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_1  macrocell32   3448   4698  33459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26823  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_6      macrocell24   2614   4554  33603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26823  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_6      macrocell25   2614   4554  33603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell32   1250   1250  33748  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/enable  count7cell    2608   3858  33748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33773p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell23   1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell27   3134   4384  33773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q         macrocell23   1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_0  macrocell29   3131   4381  33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_22\/main_0
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 33776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell23   1250   1250  26747  RISE       1
\emFile:Net_22\/main_0         macrocell33   3131   4381  33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell23   1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_0  macrocell23   3130   4380  33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_1\/main_0
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 33776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell23   1250   1250  26747  RISE       1
\emFile:Net_1\/main_0          macrocell26   3130   4380  33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q        macrocell23   1250   1250  26747  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_0  macrocell31   3130   4380  33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell31   1250   1250  27518  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_9  macrocell23   2685   3935  34221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q       macrocell31   1250   1250  27518  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_8  macrocell31   2685   3935  34221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell32   1250   1250  33748  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_3  macrocell32   2591   3841  34316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_1\/q
Path End       : \emFile:Net_1\/main_3
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 34370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_1\/q       macrocell26   1250   1250  34370  RISE       1
\emFile:Net_1\/main_3  macrocell26   2536   3786  34370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:load_cond\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:load_cond\/q       macrocell29   1250   1250  34660  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_8  macrocell29   2247   3497  34660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_hs_reg\/q       macrocell27   1250   1250  34660  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell27   2246   3496  34660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34676p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell30   1250   1250  34676  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell27   2230   3480  34676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024975p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -5360
------------------------------------------------   -------- 
End-of-path required time (ps)                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q            macrocell11   1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/main_0  macrocell2    4420   5670  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/q       macrocell2    3350   9020  13024975  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  11332  13024975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029416p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q                macrocell11     1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   4991   6241  13029416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Level_Sensor_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxSts\/clock
Path slack     : 13029583p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13029583  RISE       1
\Level_Sensor_UART:BUART:rx_status_4\/main_1                 macrocell4      2323   5903  13029583  RISE       1
\Level_Sensor_UART:BUART:rx_status_4\/q                      macrocell4      3350   9253  13029583  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/status_4                 statusicell1    2331  11583  13029583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/clock                  statusicell1        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030383p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q          macrocell16     1250   1250  13030383  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4024   5274  13030383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030818p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q                macrocell12     1250   1250  13025949  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3589   4839  13030818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:pollcount_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032221p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:pollcount_0\/q       macrocell19   1250   1250  13027499  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_7  macrocell21   4685   5935  13032221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:pollcount_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032238p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:pollcount_0\/q       macrocell19   1250   1250  13027499  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_10  macrocell12   4668   5918  13032238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032327p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q   macrocell16   1250   1250  13030383  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_2  macrocell13   4579   5829  13032327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032327p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13030383  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_2   macrocell15   4579   5829  13032327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032327p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13030383  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_2  macrocell21   4579   5829  13032327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032487p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell11   1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_0  macrocell12   4420   5670  13032487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032487p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell11   1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_0  macrocell14   4420   5670  13032487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032906p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q         macrocell11   1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_0  macrocell13   4001   5251  13032906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032906p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell11   1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_0  macrocell15   4001   5251  13032906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032906p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q        macrocell11   1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_0  macrocell21   4001   5251  13032906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033265p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033265  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_0   macrocell16   2952   4892  13033265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Level_Sensor_UART:BUART:pollcount_1\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033265p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033265  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/main_0        macrocell18   2952   4892  13033265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Level_Sensor_UART:BUART:pollcount_0\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033265p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033265  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/main_0        macrocell19   2952   4892  13033265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/clock_0              macrocell19         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033278  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_2   macrocell16   2939   4879  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033287p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033287  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_1   macrocell16   2930   4870  13033287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Level_Sensor_UART:BUART:pollcount_1\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033287p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033287  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/main_1        macrocell18   2930   4870  13033287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Level_Sensor_UART:BUART:pollcount_0\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033287p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033287  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/main_1        macrocell19   2930   4870  13033287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/clock_0              macrocell19         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033330p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q               macrocell12   1250   1250  13025949  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_1  macrocell17   3576   4826  13033330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell17         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033347p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13030383  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_2   macrocell12   3559   4809  13033347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033347p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13030383  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_2   macrocell14   3559   4809  13033347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033416  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_7         macrocell12   2801   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033416  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_7         macrocell14   2801   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_6         macrocell12   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_6         macrocell14   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033416  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_7       macrocell13   2796   4736  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033416  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_7         macrocell15   2796   4736  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033421p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033421  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_5         macrocell12   2795   4735  13033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033421p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033421  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_5         macrocell14   2795   4735  13033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_6       macrocell13   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_6         macrocell15   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033424p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033421  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_5       macrocell13   2792   4732  13033424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033424p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033421  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_5         macrocell15   2792   4732  13033424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033457p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q               macrocell11   1250   1250  13024975  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_0  macrocell17   3449   4699  13033457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell17         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033461p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13025949  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_1  macrocell12   3446   4696  13033461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033461p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13025949  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_1  macrocell14   3446   4696  13033461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q         macrocell12   1250   1250  13025949  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_1  macrocell13   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13025949  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_1  macrocell15   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q        macrocell12   1250   1250  13025949  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_1  macrocell21   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:pollcount_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033533p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:pollcount_1\/q       macrocell18   1250   1250  13028375  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_5  macrocell21   3374   4624  13033533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:pollcount_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033546p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:pollcount_1\/q      macrocell18   1250   1250  13028375  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_8  macrocell12   3361   4611  13033546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:pollcount_0\/q
Path End       : \Level_Sensor_UART:BUART:pollcount_1\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:pollcount_0\/q       macrocell19   1250   1250  13027499  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/main_4  macrocell18   3174   4424  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:pollcount_0\/q
Path End       : \Level_Sensor_UART:BUART:pollcount_0\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:pollcount_0\/q       macrocell19   1250   1250  13027499  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/main_3  macrocell19   3174   4424  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_0\/clock_0              macrocell19         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033828p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q         macrocell14   1250   1250  13026321  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_3  macrocell13   3079   4329  13033828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033828p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13026321  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_3  macrocell15   3079   4329  13033828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033828p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q        macrocell14   1250   1250  13026321  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_3  macrocell21   3079   4329  13033828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033833p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13026321  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_3  macrocell12   3074   4324  13033833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033833p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13026321  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_3  macrocell14   3074   4324  13033833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033852p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell15   1250   1250  13026340  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_4  macrocell12   3055   4305  13033852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell12         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033852p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell15   1250   1250  13026340  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_4  macrocell14   3055   4305  13033852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033852p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q         macrocell15   1250   1250  13026340  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_4  macrocell13   3055   4305  13033852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033852p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell15   1250   1250  13026340  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_4  macrocell15   3055   4305  13033852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033852p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q        macrocell15   1250   1250  13026340  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_4  macrocell21   3055   4305  13033852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033972p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q               macrocell15   1250   1250  13026340  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_3  macrocell17   2935   4185  13033972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell17         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033983p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q               macrocell14   1250   1250  13026321  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_2  macrocell17   2924   4174  13033983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell17         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_load_fifo\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034490p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3130
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_load_fifo\/q            macrocell13     1250   1250  13031451  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2797   4047  13034490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_last\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_last\/q          macrocell22   1250   1250  13034607  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_9  macrocell15   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell15         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:pollcount_1\/q
Path End       : \Level_Sensor_UART:BUART:pollcount_1\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:pollcount_1\/q       macrocell18   1250   1250  13028375  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/main_2  macrocell18   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:pollcount_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_status_3\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037607p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_status_3\/q       macrocell21    1250   1250  13037607  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/status_3  statusicell1   2310   3560  13037607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

