//
// Module my_project_lib.Counter.struct
//
// Created:
//          by - koval.UNKNOWN (COMPUTER-55078E)
//          at - 19:29:53 21.03.2014
//
// Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
//

`resetall
`timescale 1ns/10ps
module Counter( 
   clear, 
   clk, 
   dat_in, 
   hold, 
   load, 
   high, 
   low, 
   zero
);


// Internal Declarations

input        clear;
input        clk;
input  [3:0] dat_in;
input        hold;
input        load;
output [3:0] high;
output [3:0] low;
output       zero;


wire        clear;
wire        clk;
wire [3:0]  dat_in;
wire        hold;
wire        load;
wire [3:0]  high;
wire [3:0]  low;
wire        zero;

// Local declarations
wire gnd = 4'b0;


// Internal signal declarations
wire [3:0] carry_in;
wire       zero1;
wire       zero2;


// Instances 
BCDCounter #(5) U_0( 
   .cnten    (hold), 
   .clear    (clear), 
   .clk      (clk), 
   .load     (load), 
   .dat_in   (dat_in), 
   .carry_in (high), 
   .count    (low), 
   .zero     (zero1)
); 

BCDCounter #(5) U_1( 
   .cnten    (zero1), 
   .clear    (clear), 
   .clk      (clk), 
   .load     (load), 
   .dat_in   (dat_in), 
   .carry_in (carry_in), 
   .count    (high), 
   .zero     (zero2)
); 


// ModuleWare code(v1.7) for instance 'U_2' of 'gnd'
assign carry_in = 4'b0000;

// ModuleWare code(v1.7) for instance 'U_3' of 'nor'
assign zero = ~(zero1 | zero2);

endmodule // Counter

