
*** Running vivado
    with args -log loopback128gbps.vdi -applog -m64 -messageDb vivado.pb -mode batch -source loopback128gbps.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source loopback128gbps.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'Map0clk'
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'lane_loop[0].MapILA'
INFO: [Netlist 29-17] Analyzing 891 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, Map0clk/inst/clkin1_ibufg, from the path connected to top-level port: clkp_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Map0clk/clk200_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/.Xil/Vivado-27413-dhcp196-189.ece.uw.edu/dcp_2/clk_gen.edf:417]
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'Map0clk/inst'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'Map0clk/inst'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'Map0clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1964.746 ; gain = 498.656 ; free physical = 3677 ; free virtual = 17066
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'Map0clk/inst'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].MapILA/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_gen_1'. The XDC file /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_gen_1'. The XDC file /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_2'. The XDC file /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_3'. The XDC file /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_3/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_3'. The XDC file /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_3'. The XDC file /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc will not be read for any cell of this module.
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/constrs_1/new/testing.xdc]
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/constrs_1/new/testing.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 596 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 592 instances
  OBUFDS => OBUFDS: 4 instances

link_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:38 . Memory (MB): peak = 1971.746 ; gain = 917.973 ; free physical = 3691 ; free virtual = 17058
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2018.10' and will expire in -28 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2011.766 ; gain = 32.016 ; free physical = 3293 ; free virtual = 16636
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "9211d143c450ceac".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2036.766 ; gain = 0.000 ; free physical = 3178 ; free virtual = 16524
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e5ed8e47

Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 2036.766 ; gain = 19.000 ; free physical = 3178 ; free virtual = 16524
Implement Debug Cores | Checksum: 14b4f5088

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1fa693b9d

Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2038.766 ; gain = 21.000 ; free physical = 3051 ; free virtual = 16396

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 80 cells.
Phase 3 Constant Propagation | Checksum: 1c623d067

Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 2038.766 ; gain = 21.000 ; free physical = 3048 ; free virtual = 16393

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 379 unconnected nets.
INFO: [Opt 31-11] Eliminated 47 unconnected cells.
Phase 4 Sweep | Checksum: ef6bccbb

Time (s): cpu = 00:00:34 ; elapsed = 00:01:17 . Memory (MB): peak = 2038.766 ; gain = 21.000 ; free physical = 2963 ; free virtual = 16309

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2038.766 ; gain = 0.000 ; free physical = 2959 ; free virtual = 16304
Ending Logic Optimization Task | Checksum: ef6bccbb

Time (s): cpu = 00:00:34 ; elapsed = 00:01:17 . Memory (MB): peak = 2038.766 ; gain = 21.000 ; free physical = 2946 ; free virtual = 16291

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: ef6bccbb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2663 ; free virtual = 16028
Ending Power Optimization Task | Checksum: ef6bccbb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2258.828 ; gain = 220.062 ; free physical = 2663 ; free virtual = 16028
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:02:45 . Memory (MB): peak = 2258.828 ; gain = 287.082 ; free physical = 2663 ; free virtual = 16028
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2658 ; free virtual = 16024
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2018.10' and will expire in -28 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2782 ; free virtual = 16138
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2782 ; free virtual = 16138

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 18799fe6

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2782 ; free virtual = 16138

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 18799fe6

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2782 ; free virtual = 16138
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 18799fe6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2779 ; free virtual = 16135
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 18799fe6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2779 ; free virtual = 16135

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 18799fe6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2779 ; free virtual = 16135

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 2451a068

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2779 ; free virtual = 16135
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 2451a068

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2779 ; free virtual = 16135
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 55dd7a7d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2779 ; free virtual = 16135

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: c4b26540

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2777 ; free virtual = 16133

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: c4b26540

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2776 ; free virtual = 16132
Phase 1.2.1 Place Init Design | Checksum: a02d3bf2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2774 ; free virtual = 16130
Phase 1.2 Build Placer Netlist Model | Checksum: a02d3bf2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2774 ; free virtual = 16130

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: a02d3bf2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2774 ; free virtual = 16130
Phase 1 Placer Initialization | Checksum: a02d3bf2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2774 ; free virtual = 16130

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14bad2806

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2769 ; free virtual = 16125

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14bad2806

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2769 ; free virtual = 16125

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 167d09aff

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2769 ; free virtual = 16125

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d51c9b00

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2769 ; free virtual = 16125

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: d51c9b00

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2769 ; free virtual = 16125

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f9f27b7a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2769 ; free virtual = 16125

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: f9f27b7a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2769 ; free virtual = 16125

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 18452b12a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 121aafe8a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:44 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 121aafe8a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:44 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 121aafe8a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123
Phase 3 Detail Placement | Checksum: 121aafe8a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1b4a85f74

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.967. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: c91b23ae

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123
Phase 4.1 Post Commit Optimization | Checksum: c91b23ae

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: c91b23ae

Time (s): cpu = 00:01:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2767 ; free virtual = 16123

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: c91b23ae

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2766 ; free virtual = 16122

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: c91b23ae

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2766 ; free virtual = 16122

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: c91b23ae

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2766 ; free virtual = 16122

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 166ea04eb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2766 ; free virtual = 16122
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 166ea04eb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2766 ; free virtual = 16122
Ending Placer Task | Checksum: 1481fe65d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2766 ; free virtual = 16122
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:02:10 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2766 ; free virtual = 16122
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2746 ; free virtual = 16120
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2762 ; free virtual = 16123
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2761 ; free virtual = 16122
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2258.828 ; gain = 0.000 ; free physical = 2761 ; free virtual = 16122
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2018.10' and will expire in -28 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 89639d9c ConstDB: 0 ShapeSum: bebc48c1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bce241f8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.891 ; gain = 123.062 ; free physical = 2548 ; free virtual = 15917

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bce241f8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.895 ; gain = 123.066 ; free physical = 2548 ; free virtual = 15917

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bce241f8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2381.895 ; gain = 123.066 ; free physical = 2547 ; free virtual = 15917

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bce241f8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2381.895 ; gain = 123.066 ; free physical = 2547 ; free virtual = 15917
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 181ad38a3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2522 ; free virtual = 15892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.051  | TNS=0.000  | WHS=-0.375 | THS=-703.756|

Phase 2 Router Initialization | Checksum: 12ff6f74f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b7e6c33b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2522 ; free virtual = 15891

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1154
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21fe125f7

Time (s): cpu = 00:01:56 ; elapsed = 00:01:07 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2522 ; free virtual = 15892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.022  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 158040573

Time (s): cpu = 00:01:56 ; elapsed = 00:01:07 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892
Phase 4 Rip-up And Reroute | Checksum: 158040573

Time (s): cpu = 00:01:56 ; elapsed = 00:01:07 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23282d68f

Time (s): cpu = 00:01:57 ; elapsed = 00:01:08 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.111  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23282d68f

Time (s): cpu = 00:01:57 ; elapsed = 00:01:08 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23282d68f

Time (s): cpu = 00:01:57 ; elapsed = 00:01:08 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892
Phase 5 Delay and Skew Optimization | Checksum: 23282d68f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1999fc95d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:09 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.111  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b7967359

Time (s): cpu = 00:01:59 ; elapsed = 00:01:09 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892
Phase 6 Post Hold Fix | Checksum: 1b7967359

Time (s): cpu = 00:01:59 ; elapsed = 00:01:09 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.601575 %
  Global Horizontal Routing Utilization  = 1.03381 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1eea57877

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2521 ; free virtual = 15890

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1eea57877

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1996ca4f5

Time (s): cpu = 00:02:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.111  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1996ca4f5

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2523 ; free virtual = 15892
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2522 ; free virtual = 15891

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:32 . Memory (MB): peak = 2407.773 ; gain = 148.945 ; free physical = 2522 ; free virtual = 15891
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2407.773 ; gain = 0.000 ; free physical = 2496 ; free virtual = 15888
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2018.10' and will expire in -28 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./loopback128gbps.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:01:53 . Memory (MB): peak = 2817.375 ; gain = 369.574 ; free physical = 1869 ; free virtual = 15253
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file loopback128gbps.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 11:34:26 2018...
