# Vector_Processing_Unit

# âš™ï¸ Vector Processing Unit (VPU) with RISC-V Integration

This repository contains the **design and integration of a Vector Processing Unit (VPU)** with a **basic RISC-V processor**, written in **Verilog**. The project demonstrates parallel vector computation using a custom vector ALU and load/store architecture, enabling high-throughput operations suitable for scientific computing and signal processing applications.

---

## ğŸ“Œ Project Overview

- ğŸš€ **Parallel Execution** of vector operations (Add, Sub, Mul) using 8-lane Vector ALU
- ğŸ“¥ **Vector Load/Store Unit (VLS)** to handle memory interactions
- ğŸ§  **Vector Register Bank** with 8 registers, each holding 8 elements
- ğŸ§© **Integrated with RISC-V** single-cycle processor
- âš¡ **Configurable Vector Length (VLR)** and **Vector Masking (VMR)** for flexible operations

---


## ğŸ¯ Project Objective

Design a **Vector Processing Unit (VPU)** capable of:

- Handling element-wise vector operations in parallel
- Supporting vector length up to 8
- Enabling masked operations via VMR
- Interfacing with a RISC-V core and memory system
- Demonstrating significant performance gain over scalar execution

---

## ğŸ—ï¸ Architecture

- **Vector Register Bank (VRB):** 8 registers Ã— 8 elements
- **Vector ALU:** 8 parallel ALU instances (Add/Sub/Mul)
- **Vector Load Store Unit (VLS):** FSM-controlled memory interface
- **Control Unit:** Handles standard and vector instructions (opcode = `1111111`)
- **Memory-mapped I/O:** For loading vectors and executing operations

---
## Vector vs Scalar Execution
![image](https://github.com/user-attachments/assets/942db1c5-3f6b-4779-84b7-6f39c3d1a856)

- The above scalar code would take almost 600+ instructions to execute whereas if we vectorize it, it would take just 5 instructions to finish the program
- With deep pipelining and parallel computing by using multiple ALUs, Vector execution would be consuming very less clock cycles compared to scalar execution
- 
---
---
## VPU Architecture
![image](https://github.com/user-attachments/assets/39a34ba2-cd96-48fe-9482-9d554302546a)

- ğŸ— **VMIPS-based VPU design**: Modeled the VPU architecture with design cues from the VMIPS vector processor.
- ğŸ“¥ **Load/Store Unit**: Capable of fetching one 32-bit element at a time from memory and delivering it to the vector register bank.
- ğŸ§  **Vector Register Bank**: 8 vector registers Ã— 8 elements, supporting **16 read ports** and **8 write ports** for true parallelism.
- âš™ï¸ **Vector ALU (VALU)**: Built using **8 parallel ALUs** for performing element-wise Add, Sub, and Mul operations simultaneously.
- ğŸ”€ **Vector Write Data MUX**: Selects data between Load/Store Unit and VALU for writeback into the register bank.
- ğŸ“ **Vector size is fixed at 8 elements** for simplicity.
- ğŸ§¾ **VLR and VMR Registers**: 
  - Register `x31` used as **Vector Length Register (VLR)**.
  - Register `x30` used as **Vector Mask Register (VMR)**.
- ğŸ§© **Integrated with RISC-V Core**: The VPU is fully connected with a RISC-V processor, allowing vector instructions to be fetched and executed through a unified instruction memory.

---

## Partial Datapath of VPU integrated with RISC V
![image](https://github.com/user-attachments/assets/1f38d385-29b5-4f82-bbcc-cc5b24e18ac0)

---

## ğŸ§¾ Instruction Set

### â• `Add.VV Vd, Vx, Vy`
Adds elements of Vx and Vy, stores result in Vd  
Opcode: `1111111`, funct7: `0000000`

### â– `Sub.VV Vd, Vx, Vy`
Subtracts elements of Vy from Vx, stores in Vd  
Opcode: `1111111`, funct7: `0100000`

### âœ–ï¸ `Mul.VV Vd, Vx, Vy`
Multiplies Vx and Vy, stores result in Vd  
Opcode: `1111111`, funct7: `1100000`

### ğŸ“¥ `Load.V Vd, [Rx]`
Loads vector from memory address in Rx into Vd  
Opcode: `1111111`, funct7: `0000001`

### ğŸ› ï¸ Set VLR and VMR
Use standard `addi` instructions on registers `r31` (VLR) and `r30` (VMR)

---

## ğŸ§ª How to Run

1. Clone the repository and open it in **Xilinx Vivado**
2. Add all Verilog modules to the project
3. Simulate using the provided `tb.v` testbench
4. Check waveform to verify vector operations (Add/Sub/Mul/Load)
5. For synthesis:
   - Run synthesis and implementation
   - Analyze power, timing, and utilization reports

---


## ğŸ“œ License

This project is for academic use only. Feel free to reuse with attribution.

---

