# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:36:27 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 20:36:27 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 20:36:27 on Jan 31,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_tx(fast)".
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# ** Note: $finish    : uart_tx_tb.sv(80)
#    Time: 550 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 80
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:44:24 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 20:44:24 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:44:27 on Jan 31,2026, Elapsed time: 0:08:00
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 20:44:27 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset asserted
# [50] Reset deasserted
# [70] TX_START asserted, DATA = 0xa5
# [110] BAUD_TICK | tx=1 | busy=0 | done=0
# [150] BAUD_TICK | tx=1 | busy=0 | done=0
# [190] BAUD_TICK | tx=1 | busy=0 | done=0
# [230] BAUD_TICK | tx=1 | busy=0 | done=0
# [270] BAUD_TICK | tx=1 | busy=0 | done=0
# [310] BAUD_TICK | tx=1 | busy=0 | done=0
# [350] BAUD_TICK | tx=1 | busy=0 | done=0
# [390] BAUD_TICK | tx=1 | busy=0 | done=0
# [430] BAUD_TICK | tx=1 | busy=0 | done=0
# [470] BAUD_TICK | tx=1 | busy=0 | done=0
# [510] BAUD_TICK | tx=1 | busy=0 | done=0
#  UART TX UNIT TEST PASSED 
# ** Note: $finish    : uart_tx_tb.sv(93)
#    Time: 550 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 93
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:45:29 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 20:45:29 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:45:36 on Jan 31,2026, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 20:45:36 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] TX_START applied, DATA = 0xa5
# [110] BAUD_TICK | tx=1 | busy=0 | done=0
# [150] BAUD_TICK | tx=1 | busy=0 | done=0
# [190] BAUD_TICK | tx=1 | busy=0 | done=0
# [230] BAUD_TICK | tx=1 | busy=0 | done=0
# [270] BAUD_TICK | tx=1 | busy=0 | done=0
# [310] BAUD_TICK | tx=1 | busy=0 | done=0
# [350] BAUD_TICK | tx=1 | busy=0 | done=0
# [390] BAUD_TICK | tx=1 | busy=0 | done=0
# [430] BAUD_TICK | tx=1 | busy=0 | done=0
# [470] BAUD_TICK | tx=1 | busy=0 | done=0
# [510] BAUD_TICK | tx=1 | busy=0 | done=0
#  UART TX UNIT TEST PASSED 
# ** Note: $finish    : uart_tx_tb.sv(93)
#    Time: 550 ns  Iteration: 0  Instance: /uart_tx_tb
# End time: 20:45:40 on Jan 31,2026, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:46:02 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 20:46:02 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 20:46:02 on Jan 31,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] TX_START applied, DATA = 0xa5
# [110] BAUD_TICK | tx=1 | busy=0 | done=0
# [150] BAUD_TICK | tx=1 | busy=0 | done=0
# [190] BAUD_TICK | tx=1 | busy=0 | done=0
# [230] BAUD_TICK | tx=1 | busy=0 | done=0
# [270] BAUD_TICK | tx=1 | busy=0 | done=0
# [310] BAUD_TICK | tx=1 | busy=0 | done=0
# [350] BAUD_TICK | tx=1 | busy=0 | done=0
# [390] BAUD_TICK | tx=1 | busy=0 | done=0
# [430] BAUD_TICK | tx=1 | busy=0 | done=0
# [470] BAUD_TICK | tx=1 | busy=0 | done=0
# [510] BAUD_TICK | tx=1 | busy=0 | done=0
#  UART TX UNIT TEST PASSED 
# ** Note: $finish    : uart_tx_tb.sv(93)
#    Time: 550 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 93
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:46:03 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# ** Error: (vlog-13069) uart_tx_tb.sv(119): near "initial": syntax error, unexpected initial.
# End time: 21:46:03 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog uart_tx_tb.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:47:04 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:47:04 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:47:06 on Jan 31,2026, Elapsed time: 1:01:04
# Errors: 4, Warnings: 0
# vsim uart_tx_tb 
# Start time: 21:47:06 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# Break key hit
# Break in Module uart_tx_tb at uart_tx_tb.sv line 28
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:48:49 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:48:49 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:48:50 on Jan 31,2026, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 21:48:50 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] TX_START applied, DATA = 0xa5
# [110] BAUD_TICK | tx=1 | busy=0 | done=0
# [150] BAUD_TICK | tx=1 | busy=0 | done=0
# [190] BAUD_TICK | tx=1 | busy=0 | done=0
# [230] BAUD_TICK | tx=1 | busy=0 | done=0
# [270] BAUD_TICK | tx=1 | busy=0 | done=0
# [310] BAUD_TICK | tx=1 | busy=0 | done=0
# [350] BAUD_TICK | tx=1 | busy=0 | done=0
# [390] BAUD_TICK | tx=1 | busy=0 | done=0
# [430] BAUD_TICK | tx=1 | busy=0 | done=0
# [470] BAUD_TICK | tx=1 | busy=0 | done=0
# [510] BAUD_TICK | tx=1 | busy=0 | done=0
#  UART TX UNIT TEST PASSED 
# ** Note: $finish    : uart_tx_tb.sv(113)
#    Time: 550 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 113
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:49:26 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:49:26 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:49:27 on Jan 31,2026, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 21:49:27 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] TX_START applied, DATA = 0x165
# [110] BAUD_TICK | tx=1 | busy=0 | done=0
# [150] BAUD_TICK | tx=1 | busy=0 | done=0
# [190] BAUD_TICK | tx=1 | busy=0 | done=0
# [230] BAUD_TICK | tx=1 | busy=0 | done=0
# [270] BAUD_TICK | tx=1 | busy=0 | done=0
# [310] BAUD_TICK | tx=1 | busy=0 | done=0
# [350] BAUD_TICK | tx=1 | busy=0 | done=0
# [390] BAUD_TICK | tx=1 | busy=0 | done=0
# [430] BAUD_TICK | tx=1 | busy=0 | done=0
# [470] BAUD_TICK | tx=1 | busy=0 | done=0
# [510] BAUD_TICK | tx=1 | busy=0 | done=0
#  UART TX UNIT TEST PASSED 
# ** Note: $finish    : uart_tx_tb.sv(113)
#    Time: 550 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 113
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:51:10 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# ** Error: uart_tx_tb.sv(123): (vlog-2730) Undefined variable: 'i'.
# End time: 21:51:11 on Jan 31,2026, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog uart_tx_tb.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:51:31 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:51:31 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:51:33 on Jan 31,2026, Elapsed time: 0:02:06
# Errors: 4, Warnings: 0
# vsim uart_tx_tb 
# Start time: 21:51:33 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# Break key hit
# Break in Module uart_tx_tb at uart_tx_tb.sv line 28
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:54:21 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:54:21 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:54:22 on Jan 31,2026, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 21:54:23 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# [510] BYTE SENT = 0x85
# Break key hit
# Break in Module uart_tx_tb at uart_tx_tb.sv line 28
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:57:53 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:57:53 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:57:55 on Jan 31,2026, Elapsed time: 0:03:32
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 21:57:55 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# Break key hit
# Break in Module uart_tx_tb at uart_tx_tb.sv line 28
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:58:27 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:58:28 on Jan 31,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:58:29 on Jan 31,2026, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 21:58:29 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# Break key hit
# Break in Module uart_tx_tb at uart_tx_tb.sv line 28
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:59:42 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 21:59:42 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:59:44 on Jan 31,2026, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 21:59:44 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] TX_START applied, DATA = 0x165
# [110] BAUD_TICK | tx=1 | busy=0 | done=0
# [150] BAUD_TICK | tx=1 | busy=0 | done=0
# [190] BAUD_TICK | tx=1 | busy=0 | done=0
# [230] BAUD_TICK | tx=1 | busy=0 | done=0
# [270] BAUD_TICK | tx=1 | busy=0 | done=0
# [310] BAUD_TICK | tx=1 | busy=0 | done=0
# [350] BAUD_TICK | tx=1 | busy=0 | done=0
# [390] BAUD_TICK | tx=1 | busy=0 | done=0
# [430] BAUD_TICK | tx=1 | busy=0 | done=0
# [470] BAUD_TICK | tx=1 | busy=0 | done=0
# [510] BAUD_TICK | tx=1 | busy=0 | done=0
#  UART TX UNIT TEST PASSED 
# ** Note: $finish    : uart_tx_tb.sv(113)
#    Time: 550 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 113
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:06:23 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 22:06:23 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:06:25 on Jan 31,2026, Elapsed time: 0:06:41
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 22:06:25 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_tx(fast)".
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# [510] BYTE SENT = 0x55
# Break key hit
# Break in Module uart_tx_tb at uart_tx_tb.sv line 161
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:09:36 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 22:09:36 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:09:38 on Jan 31,2026, Elapsed time: 0:03:13
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 22:09:38 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# [510] BYTE SENT = 0x55
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:09:48 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 22:09:48 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:09:49 on Jan 31,2026, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 22:09:49 on Jan 31,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# [510] BYTE SENT = 0x55
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:12:43 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 22:12:43 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:12:45 on Jan 31,2026, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 22:12:45 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# [530] BAUD_TICK | tx=1 | busy=1 | done=0
# [550] TX_DONE asserted
# [550] BYTE SENT = 0x55
# [570] BAUD_TICK | tx=1 | busy=0 | done=0
# [610] BAUD_TICK | tx=1 | busy=1 | done=0
# [650] BAUD_TICK | tx=0 | busy=1 | done=0
# [690] BAUD_TICK | tx=0 | busy=1 | done=0
# [730] BAUD_TICK | tx=1 | busy=1 | done=0
# [770] BAUD_TICK | tx=0 | busy=1 | done=0
# [810] BAUD_TICK | tx=1 | busy=1 | done=0
# [850] BAUD_TICK | tx=0 | busy=1 | done=0
# [890] BAUD_TICK | tx=1 | busy=1 | done=0
# [930] BAUD_TICK | tx=0 | busy=1 | done=0
# [970] BAUD_TICK | tx=1 | busy=1 | done=0
# [1010] BAUD_TICK | tx=1 | busy=1 | done=0
# [1030] TX_DONE asserted
# [1030] BYTE SENT = 0xaa
# [1050] BAUD_TICK | tx=1 | busy=0 | done=0
# [1090] BAUD_TICK | tx=1 | busy=1 | done=0
# [1130] BAUD_TICK | tx=0 | busy=1 | done=0
# [1170] BAUD_TICK | tx=1 | busy=1 | done=0
# [1210] BAUD_TICK | tx=1 | busy=1 | done=0
# [1250] BAUD_TICK | tx=1 | busy=1 | done=0
# [1290] BAUD_TICK | tx=1 | busy=1 | done=0
# [1330] BAUD_TICK | tx=0 | busy=1 | done=0
# [1370] BAUD_TICK | tx=0 | busy=1 | done=0
# [1410] BAUD_TICK | tx=0 | busy=1 | done=0
# [1450] BAUD_TICK | tx=0 | busy=1 | done=0
# [1490] BAUD_TICK | tx=1 | busy=1 | done=0
# [1510] TX_DONE asserted
# [1510] BYTE SENT = 0xf
# [1530] BAUD_TICK | tx=1 | busy=0 | done=0
# [1570] BAUD_TICK | tx=1 | busy=1 | done=0
# [1610] BAUD_TICK | tx=0 | busy=1 | done=0
# [1650] BAUD_TICK | tx=0 | busy=1 | done=0
# [1690] BAUD_TICK | tx=0 | busy=1 | done=0
# [1730] BAUD_TICK | tx=0 | busy=1 | done=0
# [1770] BAUD_TICK | tx=0 | busy=1 | done=0
# [1810] BAUD_TICK | tx=1 | busy=1 | done=0
# [1850] BAUD_TICK | tx=1 | busy=1 | done=0
# [1890] BAUD_TICK | tx=1 | busy=1 | done=0
# [1930] BAUD_TICK | tx=1 | busy=1 | done=0
# [1970] BAUD_TICK | tx=1 | busy=1 | done=0
# [1990] TX_DONE asserted
# [1990] BYTE SENT = 0xf0
# [2010] BAUD_TICK | tx=1 | busy=0 | done=0
# [2050] BAUD_TICK | tx=1 | busy=1 | done=0
# [2090] BAUD_TICK | tx=0 | busy=1 | done=0
# [2130] BAUD_TICK | tx=1 | busy=1 | done=0
# [2170] BAUD_TICK | tx=0 | busy=1 | done=0
# [2210] BAUD_TICK | tx=1 | busy=1 | done=0
# [2250] BAUD_TICK | tx=0 | busy=1 | done=0
# [2290] BAUD_TICK | tx=0 | busy=1 | done=0
# [2330] BAUD_TICK | tx=1 | busy=1 | done=0
# [2370] BAUD_TICK | tx=0 | busy=1 | done=0
# [2410] BAUD_TICK | tx=1 | busy=1 | done=0
# [2450] BAUD_TICK | tx=1 | busy=1 | done=0
# [2470] TX_DONE asserted
# [2470] BYTE SENT = 0xa5
# ====================================
#  ALL UART TX BYTES SENT SUCCESSFULLY 
# ====================================
# ** Note: $finish    : uart_tx_tb.sv(243)
#    Time: 2490 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 243
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:13:45 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 22:13:45 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:13:47 on Jan 31,2026, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 22:13:47 on Jan 31,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# [530] BAUD_TICK | tx=1 | busy=1 | done=0
# [550] TX_DONE asserted
# [550] BYTE SENT = 85
# [570] BAUD_TICK | tx=1 | busy=0 | done=0
# [610] BAUD_TICK | tx=1 | busy=1 | done=0
# [650] BAUD_TICK | tx=0 | busy=1 | done=0
# [690] BAUD_TICK | tx=0 | busy=1 | done=0
# [730] BAUD_TICK | tx=1 | busy=1 | done=0
# [770] BAUD_TICK | tx=0 | busy=1 | done=0
# [810] BAUD_TICK | tx=1 | busy=1 | done=0
# [850] BAUD_TICK | tx=0 | busy=1 | done=0
# [890] BAUD_TICK | tx=1 | busy=1 | done=0
# [930] BAUD_TICK | tx=0 | busy=1 | done=0
# [970] BAUD_TICK | tx=1 | busy=1 | done=0
# [1010] BAUD_TICK | tx=1 | busy=1 | done=0
# [1030] TX_DONE asserted
# [1030] BYTE SENT = 170
# [1050] BAUD_TICK | tx=1 | busy=0 | done=0
# [1090] BAUD_TICK | tx=1 | busy=1 | done=0
# [1130] BAUD_TICK | tx=0 | busy=1 | done=0
# [1170] BAUD_TICK | tx=1 | busy=1 | done=0
# [1210] BAUD_TICK | tx=1 | busy=1 | done=0
# [1250] BAUD_TICK | tx=1 | busy=1 | done=0
# [1290] BAUD_TICK | tx=1 | busy=1 | done=0
# [1330] BAUD_TICK | tx=0 | busy=1 | done=0
# [1370] BAUD_TICK | tx=0 | busy=1 | done=0
# [1410] BAUD_TICK | tx=0 | busy=1 | done=0
# [1450] BAUD_TICK | tx=0 | busy=1 | done=0
# [1490] BAUD_TICK | tx=1 | busy=1 | done=0
# [1510] TX_DONE asserted
# [1510] BYTE SENT = 15
# [1530] BAUD_TICK | tx=1 | busy=0 | done=0
# [1570] BAUD_TICK | tx=1 | busy=1 | done=0
# [1610] BAUD_TICK | tx=0 | busy=1 | done=0
# [1650] BAUD_TICK | tx=0 | busy=1 | done=0
# [1690] BAUD_TICK | tx=0 | busy=1 | done=0
# [1730] BAUD_TICK | tx=0 | busy=1 | done=0
# [1770] BAUD_TICK | tx=0 | busy=1 | done=0
# [1810] BAUD_TICK | tx=1 | busy=1 | done=0
# [1850] BAUD_TICK | tx=1 | busy=1 | done=0
# [1890] BAUD_TICK | tx=1 | busy=1 | done=0
# [1930] BAUD_TICK | tx=1 | busy=1 | done=0
# [1970] BAUD_TICK | tx=1 | busy=1 | done=0
# [1990] TX_DONE asserted
# [1990] BYTE SENT = 240
# [2010] BAUD_TICK | tx=1 | busy=0 | done=0
# [2050] BAUD_TICK | tx=1 | busy=1 | done=0
# [2090] BAUD_TICK | tx=0 | busy=1 | done=0
# [2130] BAUD_TICK | tx=1 | busy=1 | done=0
# [2170] BAUD_TICK | tx=0 | busy=1 | done=0
# [2210] BAUD_TICK | tx=1 | busy=1 | done=0
# [2250] BAUD_TICK | tx=0 | busy=1 | done=0
# [2290] BAUD_TICK | tx=0 | busy=1 | done=0
# [2330] BAUD_TICK | tx=1 | busy=1 | done=0
# [2370] BAUD_TICK | tx=0 | busy=1 | done=0
# [2410] BAUD_TICK | tx=1 | busy=1 | done=0
# [2450] BAUD_TICK | tx=1 | busy=1 | done=0
# [2470] TX_DONE asserted
# [2470] BYTE SENT = 165
# ====================================
#  ALL UART TX BYTES SENT SUCCESSFULLY 
# ====================================
# ** Note: $finish    : uart_tx_tb.sv(242)
#    Time: 2490 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 242
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:14:46 on Jan 31,2026
# vlog -reportprogress 300 uart_tx_tb.sv "+acc" 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 22:14:46 on Jan 31,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:14:47 on Jan 31,2026, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim uart_tx_tb 
# Start time: 22:14:47 on Jan 31,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.uart_tx_tb(fast)
# Loading work.uart_tx(fast)
# [0] Reset applied
# [50] Reset removed
# [90] BAUD_TICK | tx=1 | busy=0 | done=0
# [130] BAUD_TICK | tx=1 | busy=1 | done=0
# [170] BAUD_TICK | tx=0 | busy=1 | done=0
# [210] BAUD_TICK | tx=1 | busy=1 | done=0
# [250] BAUD_TICK | tx=0 | busy=1 | done=0
# [290] BAUD_TICK | tx=1 | busy=1 | done=0
# [330] BAUD_TICK | tx=0 | busy=1 | done=0
# [370] BAUD_TICK | tx=1 | busy=1 | done=0
# [410] BAUD_TICK | tx=0 | busy=1 | done=0
# [450] BAUD_TICK | tx=1 | busy=1 | done=0
# [490] BAUD_TICK | tx=0 | busy=1 | done=0
# [530] BAUD_TICK | tx=1 | busy=1 | done=0
# [550] TX_DONE asserted
# [550] BYTE SENT = 85
# [570] BAUD_TICK | tx=1 | busy=0 | done=0
# [610] BAUD_TICK | tx=1 | busy=1 | done=0
# [650] BAUD_TICK | tx=0 | busy=1 | done=0
# [690] BAUD_TICK | tx=0 | busy=1 | done=0
# [730] BAUD_TICK | tx=1 | busy=1 | done=0
# [770] BAUD_TICK | tx=0 | busy=1 | done=0
# [810] BAUD_TICK | tx=1 | busy=1 | done=0
# [850] BAUD_TICK | tx=0 | busy=1 | done=0
# [890] BAUD_TICK | tx=1 | busy=1 | done=0
# [930] BAUD_TICK | tx=0 | busy=1 | done=0
# [970] BAUD_TICK | tx=1 | busy=1 | done=0
# [1010] BAUD_TICK | tx=1 | busy=1 | done=0
# [1030] TX_DONE asserted
# [1030] BYTE SENT = 170
# [1050] BAUD_TICK | tx=1 | busy=0 | done=0
# [1090] BAUD_TICK | tx=1 | busy=1 | done=0
# [1130] BAUD_TICK | tx=0 | busy=1 | done=0
# [1170] BAUD_TICK | tx=1 | busy=1 | done=0
# [1210] BAUD_TICK | tx=1 | busy=1 | done=0
# [1250] BAUD_TICK | tx=1 | busy=1 | done=0
# [1290] BAUD_TICK | tx=1 | busy=1 | done=0
# [1330] BAUD_TICK | tx=0 | busy=1 | done=0
# [1370] BAUD_TICK | tx=0 | busy=1 | done=0
# [1410] BAUD_TICK | tx=0 | busy=1 | done=0
# [1450] BAUD_TICK | tx=0 | busy=1 | done=0
# [1490] BAUD_TICK | tx=1 | busy=1 | done=0
# [1510] TX_DONE asserted
# [1510] BYTE SENT = 15
# [1530] BAUD_TICK | tx=1 | busy=0 | done=0
# [1570] BAUD_TICK | tx=1 | busy=1 | done=0
# [1610] BAUD_TICK | tx=0 | busy=1 | done=0
# [1650] BAUD_TICK | tx=0 | busy=1 | done=0
# [1690] BAUD_TICK | tx=0 | busy=1 | done=0
# [1730] BAUD_TICK | tx=0 | busy=1 | done=0
# [1770] BAUD_TICK | tx=0 | busy=1 | done=0
# [1810] BAUD_TICK | tx=1 | busy=1 | done=0
# [1850] BAUD_TICK | tx=1 | busy=1 | done=0
# [1890] BAUD_TICK | tx=1 | busy=1 | done=0
# [1930] BAUD_TICK | tx=1 | busy=1 | done=0
# [1970] BAUD_TICK | tx=1 | busy=1 | done=0
# [1990] TX_DONE asserted
# [1990] BYTE SENT = 240
# [2010] BAUD_TICK | tx=1 | busy=0 | done=0
# [2050] BAUD_TICK | tx=1 | busy=1 | done=0
# [2090] BAUD_TICK | tx=0 | busy=1 | done=0
# [2130] BAUD_TICK | tx=1 | busy=1 | done=0
# [2170] BAUD_TICK | tx=0 | busy=1 | done=0
# [2210] BAUD_TICK | tx=1 | busy=1 | done=0
# [2250] BAUD_TICK | tx=0 | busy=1 | done=0
# [2290] BAUD_TICK | tx=0 | busy=1 | done=0
# [2330] BAUD_TICK | tx=1 | busy=1 | done=0
# [2370] BAUD_TICK | tx=0 | busy=1 | done=0
# [2410] BAUD_TICK | tx=1 | busy=1 | done=0
# [2450] BAUD_TICK | tx=1 | busy=1 | done=0
# [2470] TX_DONE asserted
# [2470] BYTE SENT = 165
# ====================================
#  ALL UART TX BYTES SENT SUCCESSFULLY 
# ====================================
# ** Note: $finish    : uart_tx_tb.sv(242)
#    Time: 2490 ns  Iteration: 0  Instance: /uart_tx_tb
# 1
# Break in Module uart_tx_tb at uart_tx_tb.sv line 242
