#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000255bbc4bc20 .scope module, "odd_parity_tb" "odd_parity_tb" 2 3;
 .timescale -9 -9;
v00000255bbcd45c0_0 .var "clk", 0 0;
v00000255bbcd4660_0 .var "ip", 0 0;
v00000255bbcd4700_0 .net "p", 0 0, v00000255bbcdee30_0;  1 drivers
v00000255bbcd47a0_0 .var "reset", 0 0;
S_00000255bbcdea70 .scope module, "uut" "odd_parity" 2 9, 3 1 0, S_00000255bbc4bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ip";
    .port_info 3 /OUTPUT 1 "p";
P_00000255bbcdec00 .param/l "A" 0 3 6, C4<000>;
P_00000255bbcdec38 .param/l "B" 0 3 7, C4<001>;
P_00000255bbcdec70 .param/l "C" 0 3 8, C4<010>;
P_00000255bbcdeca8 .param/l "D" 0 3 9, C4<011>;
P_00000255bbcdece0 .param/l "E" 0 3 10, C4<100>;
P_00000255bbcded18 .param/l "F" 0 3 11, C4<101>;
P_00000255bbcded50 .param/l "G" 0 3 12, C4<110>;
v00000255bbc4bdb0_0 .net "clk", 0 0, v00000255bbcd45c0_0;  1 drivers
v00000255bbc4be50_0 .var "curr_state", 2 0;
v00000255bbca2b60_0 .net "ip", 0 0, v00000255bbcd4660_0;  1 drivers
v00000255bbcded90_0 .var "next_state", 2 0;
v00000255bbcdee30_0 .var "p", 0 0;
v00000255bbcd4520_0 .net "reset", 0 0, v00000255bbcd47a0_0;  1 drivers
E_00000255bbcc8490 .event anyedge, v00000255bbca2b60_0, v00000255bbc4be50_0;
E_00000255bbcc8190/0 .event negedge, v00000255bbc4bdb0_0;
E_00000255bbcc8190/1 .event posedge, v00000255bbc4bdb0_0;
E_00000255bbcc8190 .event/or E_00000255bbcc8190/0, E_00000255bbcc8190/1;
    .scope S_00000255bbcdea70;
T_0 ;
    %wait E_00000255bbcc8190;
    %load/vec4 v00000255bbcd4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000255bbc4be50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000255bbcded90_0;
    %assign/vec4 v00000255bbc4be50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000255bbcdea70;
T_1 ;
    %wait E_00000255bbcc8490;
    %load/vec4 v00000255bbc4be50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v00000255bbca2b60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
T_1.10 ;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v00000255bbca2b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
T_1.12 ;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v00000255bbca2b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
T_1.14 ;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
    %load/vec4 v00000255bbca2b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
T_1.16 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000255bbca2b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
T_1.18 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000255bbca2b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
T_1.20 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000255bbca2b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000255bbcded90_0, 0;
T_1.22 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000255bbcdee30_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000255bbc4bc20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000255bbc4bc20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd45c0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 13 "$monitor", $time, " Clock=%b Input=%b Output=%b", v00000255bbcd45c0_0, v00000255bbcd4660_0, v00000255bbcd4700_0 {0 0 0};
    %delay 95, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000255bbc4bc20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255bbcd4660_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000255bbc4bc20;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000255bbcd45c0_0;
    %inv;
    %store/vec4 v00000255bbcd45c0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A3Q2_ThreeBitOddParityGenerator_tb.v";
    "./A3Q2_ThreeBitOddParityGenerator.v";
