{
	"PFIC": {
		"info": "List of PFIC-related registers",
		"table": "3-2",

		"registers": {
			"R32_PFIC_ISR1": {
				"name": "R32_PFIC_ISR1",
				"address": "0x00",
				"info": "PFIC interrupt enable status register 1",
				"reset_value": "0x0000000C",
				"bits_fields": [
					{
						"range": "[31:12]",
						"name": "INTENSTA",
						"access": "RO",
						"info": "Interrupt enable status for bits 31 and below. 1: Enable the current number interrupt; 0: Disable the current number interrupt.",
						"reset_value": "0x31"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved. Reset, NMI, EXC, ECALL and other interrupt bits, the same below.",
						"reset_value": "0x00000"
					}
				]
			},
			"R32_PFIC_ISR2": {
				"name": "R32_PFIC_ISR2",
				"address": "0x04",
				"info": "PFIC interrupt enable status register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": null
					},
					{
						"range": "[3:0]",
						"name": "INTENSTA",
						"access": "RO",
						"info": "32 and above interrupts current enable status. 1: Enable the current number interrupt; 0: Disable the current number interrupt.",
						"reset_value": "0x0000000"
					}
				]
			},
			"R32_PFIC_IPR1": {
				"name": "R32_PFIC_IPR1",
				"address": "0x20",
				"info": "PFIC interrupt pending status register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:12]",
						"name": "PENDSTA",
						"access": "RO",
						"info": "31 and below interrupts current pending status. 1: Current number interrupt has been pending; 0: Current number interrupt is not pending.",
						"reset_value": "0x000000"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00000"
					}
				]
			},
			"R32_PFIC_IPR2": {
				"name": "R32_PFIC_IPR2",
				"address": "0x24",
				"info": "PFIC interrupt pending status register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": null
					},
					{
						"range": "[3:0]",
						"name": "PENDSTA",
						"access": "RO",
						"info": "32 and above interrupts current pending status. 1: Current number interrupt has been pending; 0: Current number interrupt is not pending.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_PFIC_ITHRESDR": {
				"name": "R32_PFIC_ITHRESDR",
				"address": "0x40",
				"info": "PFIC interrupt priority threshold configuration register",     
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": null
					},
					{
						"range": "[7:0]",
						"name": "THRESHOLD",
						"access": "RW",
						"info": "Interrupt priority threshold setting value. If the interrupt priority value is lower than the current setting value, interrupt service will not be performed when suspended. When this register is 0, the threshold register function is invalid. [7:4]: Priority threshold. [3:0]: Reserved; 0 constantly; invalid if writing.",
						"reset_value": "0x000000"
					}
				]
			},
			"R32_PFIC_CFGR": {
				"name": "R32_PFIC_CFGR",
				"address": "0x48",
				"info": "PFIC interrupt configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "KEYCODE",
						"access": "WO",
						"info": "For different target control bits, the corresponding security access identification data needs to be written synchronously for modification, and the read value is always 0. KEY1 = 0xFA05. KEY2 = 0xBCAF. KEY3 = 0xBEEF.",
						"reset_value": null
					},
					{
						"range": "[15:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0000"
					},
					{
						"range": "[7]",
						"name": "RESETSYS",
						"access": "WO",
						"info": "System reset (Write into KEY3 synchronously). Cleared to 0 automatically. Valid when writing 1; invalid when writing 0. The function of this bit is the same as that of SYSRESET bit of PFIC_SCTLR register.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PFIC_GISR": {
				"name": "R32_PFIC_GISR",
				"address": "0x4C",
				"info": "PFIC interrupt global status register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": null
					},
					{
						"range": "[9]",
						"name": "GPENDSTA",
						"access": "RO",
						"info": "Whether there is an interrupt pending currently: 1: Yes; 0: No.",
						"reset_value": "0x0"
					},
					{
						"range": "[8]",
						"name": "GACTSTA",
						"access": "RO",
						"info": "Whether the interrupt is executed currently: 1: Yes; 0: No.",
						"reset_value": "0x0"
					},
					{
						"range": "[7:0]",
						"name": "NESTSTA",
						"access": "RO",
						"info": "Current interrupt nesting status, supports 2-level nesting currently, [1:0] valid. 3: Level 2 interrupt in process; 1: Level 1 interrupt in process; 0: No interrupt occurs; Others: Impossible condition.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PFIC_IDCFGR": {
				"name": "R32_PFIC_IDCFGR",
				"address": "0x50",
				"info": "PFIC fast interrupt ID configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:24]",
						"name": "FIID3",
						"access": "RW",
						"info": "Configure interrupt number of fast interrupt 3.",
						"reset_value": "0x00"
					},
					{
						"range": "[23:16]",
						"name": "FIID2",
						"access": "RW",
						"info": "Configure interrupt number of fast interrupt 2.",
						"reset_value": "0x00"
					},
					{
						"range": "[15:8]",
						"name": "FIID1",
						"access": "RW",
						"info": "Configure interrupt number of fast interrupt 1.",
						"reset_value": "0x00"
					},
					{
						"range": "[7:0]",
						"name": "FIID0",
						"access": "RW",
						"info": "Configure interrupt number of fast interrupt 0.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PFIC_FIADDRR0": {
				"name": "R32_PFIC_FIADDRR0",
				"address": "0x60",
				"info": "PFIC fast interrupt 0 address register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:1]",
						"name": "ADDR0",
						"access": "RW",
						"info": "Fast interrupt 0 service program address bit[31:1], bit0 is 0.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "FI0EN",
						"access": "RW",
						"info": "Fast interrupt 0 channel enable bit: 1: Enable fast interrupt 0 channel; 0: Disable.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_PFIC_FIADDRR1": {
				"name": "R32_PFIC_FIADDRR1",
				"address": "0x64",
				"info": "PFIC fast interrupt 1 address register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:1]",
						"name": "ADDR1",
						"access": "RW",
						"info": "Fast interrupt 1 service program address bit[31:1], bit0 is 0.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "FI1EN",
						"access": "RW",
						"info": "Fast interrupt 1 channel enable bit: 1: Enable fast interrupt 0 channel; 0: Disable.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_PFIC_FIADDRR2": {
				"name": "R32_PFIC_FIADDRR2",
				"address": "0x68",
				"info": "PFIC fast interrupt 2 address register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:1]",
						"name": "ADDR2",
						"access": "RW",
						"info": "Fast interrupt 2 service program address bit[31:1], bit0 is 0.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "FI2EN",
						"access": "RW",
						"info": "Fast interrupt 2 channel enable bit: 1: Enable fast interrupt 0 channel; 0: Disable.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_PFIC_FIADDRR3": {
				"name": "R32_PFIC_FIADDRR3",
				"address": "0x6C",
				"info": "PFIC fast interrupt 3 address register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:1]",
						"name": "ADDR3",
						"access": "RW",
						"info": "Fast interrupt 3 service program address bit[31:1], bit0 is 0.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "FI3EN",
						"access": "RW",
						"info": "Fast interrupt 3 channel enable bit: 1: Enable fast interrupt 0 channel; 0: Disable.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_PFIC_IENR1": {
				"name": "R32_PFIC_IENR1",
				"address": "0x100",
				"info": "PFIC interrupt enable register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:12]",
						"name": "INTEN",
						"access": "WO",
						"info": "31# and below interrupts enable. 1: Enable the current number interrupt; 0: No effect.",
						"reset_value": "0x00000"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x000"
					}
				]
			},
			"R32_PFIC_IENR2": {
				"name": "R32_PFIC_IENR2",
				"address": "0x104",
				"info": "PFIC interrupt enable register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": null
					},
					{
						"range": "[3:0]",
						"name": "INTEN",
						"access": "WO",
						"info": "32 and above interrupts enable. 1: Enable the current number interrupt; 0: No effect.",
						"reset_value": "0x0000000"
					}
				]
			},
			"R32_PFIC_IRER1": {
				"name": "R32_PFIC_IRER1",
				"address": "0x180",
				"info": "PFIC interrupt reset enable register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:12]",
						"name": "INTRESET",
						"access": "WO",
						"info": "31 and below interrupts disable. 1: Disable the current number interrupt; 0: No effect.",
						"reset_value": "0x00000"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x000"
					}
				]
			},
			"R32_PFIC_IRER2": {
				"name": "R32_PFIC_IRER2",
				"address": "0x184",
				"info": "PFIC interrupt reset enable register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": null
					},
					{
						"range": "[3:0]",
						"name": "INTRESET",
						"access": "WO",
						"info": "32 and above interrupts disable. 1: Disable the current number interrupt; 0: No effect.",
						"reset_value": "0x0000000"
					}
				]
			},
			"R32_PFIC_IPSR1": {
				"name": "R32_PFIC_IPSR1",
				"address": "0x200",
				"info": "PFIC interrupt pending set register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:12]",
						"name": "PENDSET",
						"access": "WO",
						"info": "31 and below interrupts pending set. 1: Current number interrupt is pending; 0: No effect.",
						"reset_value": "0x00000"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x000"
					}
				]
			},
			"R32_PFIC_IPSR2": {
				"name": "R32_PFIC_IPSR2",
				"address": "0x204",
				"info": "PFIC interrupt pending set register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": null
					},
					{
						"range": "[3:0]",
						"name": "PENDSET",
						"access": "WO",
						"info": "32 and above interrupts pending set. 1: Current number interrupt is pending; 0: No effect.",
						"reset_value": "0x0000000"
					}
				]
			},
			"R32__PFIC_IPRR1": {
				"name": "R32__PFIC_IPRR1",
				"address": "0x280",
				"info": "PFIC interrupt pending reset register",
				"reset_value": "1",
				"bits_fields": [
					{
						"range": "[31:12]",
						"name": "PENDRESET",
						"access": "WO",
						"info": "31 and below interrupts pending reset. 1: Current number interrupt reset pending status; 0: No effect.",
						"reset_value": "0x00000"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x000"
					}
				]
			},
			"R32__PFIC_IPRR2": {
				"name": "R32__PFIC_IPRR2",
				"address": "0x00000000",
				"info": "0x284 PFIC interrupt pending reset register",
				"reset_value": "2",
				"bits_fields": [
					{
						"range": "[31:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0000000h"
					},
					{
						"range": "32#",
						"name": "and",
						"access": "above",
						"info": "interrupts pending reset. 1: Current number interrupt reset pending status; 0: No effect.",
						"reset_value": "0h"
					}
				]
			},
			"R32__PFIC_IACTR1": {
				"name": "R32__PFIC_IACTR1",
				"address": "0x00000000",
				"info": "0x300 PFIC interrupt activation status register",
				"reset_value": "1",
				"bits_fields": [
					{
						"range": "[31:12]",
						"name": "IACTS",
						"access": "RW1",
						"info": "31# and below interrupts activation status. 1: Executing the current number interrupt; 0: The current number interrupt is not executed.",
						"reset_value": "00000h"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "000h"
					}
				]
			},
			"R32__PFIC_IACTR2": {
				"name": "R32__PFIC_IACTR2",
				"address": "0x00000000",
				"info": "0x304 PFIC interrupt activation status register",
				"reset_value": "2",
				"bits_fields": [
					{
						"range": "[31:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0000000h"
					},
					{
						"range": "[3:0]",
						"name": "IACTS",
						"access": "RW1",
						"info": "32# and above interrupts activation status. 1: Executing the current number interrupt; 0: The current number interrupt is not executed.",
						"reset_value": "0h"
					}
				]
			},
			"R32__PFIC_IPRIORx": {
				"name": "R32__PFIC_IPRIORx",
				"address": "0x00000000",
				"info": "0x400 PFIC interrupt priority configuration",
				"reset_value": "register",
				"bits_fields": [
					{
						"range": "[2047:2040]",
						"name": "IP_255",
						"access": "RW",
						"info": "Same as IP_0 description.",
						"reset_value": "0x00"
					},
										{
					"range": "...",
						"name": "...",
						"access": "RW",
						"info": "...",
						"reset_value": "0x00"
					},
					{
						"range": "[31:24]",
						"name": "IP_3",
						"access": "RW",
						"info": "Same as IP_0 description.",
						"reset_value": "0x00"
					},
					{
						"range": "[23:16]",
						"name": "IP_2",
						"access": "RW",
						"info": "Same as IP_0 description.",
						"reset_value": "0x00"
					},
					{
						"range": "[15:8]",
						"name": "IP_1",
						"access": "RW",
						"info": "Same as IP_0 description.",
						"reset_value": "0x00"
					},
					{
						"range": "[7:0]",
						"name": "IP_0",
						"access": "RW",
						"info": "Number 0 interrupt priority configuration:] [7:4]: Priority control bit. [3:0]: Reserved. Always 0. Invalid if writing. The smaller priority value means higher priority.] Only 2-level nested interrupts, i.e., it can be only preempted once.",
						"reset_value": "0x00"
					}
				]
			},
			"R32__PFIC_SCTLR": {
				"name": "R32__PFIC_SCTLR",
				"address": "0x00000000",
				"info": "0xD10 PFIC system control register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31]",
						"name": "SYSRESET",
						"access": "WO",
						"info": "System reset. Cleared to 0 automatically. Valid when writing 1, while invalid when writing 0. The same effect as PFIC_CFGR register.",
						"reset_value": "0"
					},
					{
						"range": "[30:7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x000000"
					},
					{
						"range": "[6]",
						"name": "LOCKUP",
						"access": "RW",
						"info": "Deadlock enable. 1: Disable; 0: Enable.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "SETEVENT",
						"access": "WO",
						"info": "Set event to wake up the WFE.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "SEVONPEND",
						"access": "RW",
						"info": "When an event or interrupt suspending status occurs, the system can be woken up by the WFE command. If the WFE command is not executed, the system will be woken up immediately after the next execution of the command. 1: Enable events and all interrupts (including disabled interrupts) can wake up the system; 0: Only enabled events and enabled interrupts can wake up the system.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "WFITOWFE",
						"access": "RW",
						"info": "The WFI command is executed as WFE. 1: The subsequent WFI command is deemed as WFE command; 0: No action.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "SLEEPDEEP",
						"access": "RW",
						"info": "Low power mode of control system: 1: deepsleep; 0: sleep.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "SLEEPONEXIT",
						"access": "RW",
						"info": "The system status after controlled to exit the interrupt service program: 1: The system gets into low-power mode; 0: The system gets into the main program.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					}
				]
			}
		}	
	},

	"STK": {
		"info": "STK-related registers list",
		"table": "3-3",

		"registers": {
			"R32_STK_CTRL": {
				"name": "R32_STK_CTRL",
				"address": "0x4000000",
				"info": "System count control registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[31]",
						"name": "SWIE",
						"access": "RW",
						"info": "Software interrupt trigger enable (SWI): 1: Trigger software interrupt; 0: Disable trigger. This bit must be cleared after going into software interrupt, otherwise trigger will be always enabled.",
						"reset_value": "0"
					},
					{
						"range": "[30:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0000000"
					},
					{
						"range": "[5]",
						"name": "INIT",
						"access": "W1",
						"info": "Counter initial value update: 1: Upcount from 0, downcount from comparison value; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "MODE",
						"access": "RW",
						"info": "Count mode: 0",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "STRE",
						"access": "RW",
						"info": "1: Downcount; 0: Upcount. Auto reload count enable: 1: Count from 0 after upcounting to comparison value, downcount from comparison value after downcounting to 0; 0: Continue upcounting/downcounting.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "STCLK",
						"access": "RW",
						"info": "Counter clock source select: 1: HCLK as timebase; 0: HCLK/8 as timebase.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "STIE",
						"access": "RW",
						"info": "Counter interrupt enable control bit.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "STE",
						"access": "RW",
						"info": "System counter enable control bit: 1: Enable system counter STK; 0: Disable system counter STK; the counter stops counting.",
						"reset_value": "0"
					}
				]
			},
			"R32_STK_SR": {
				"name": "R32_STK_SR",
				"address": "0x4000004",
				"info": "System count status registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00000000"
					},
					{
						"range": "[0]",
						"name": "CNTIF",
						"access": "RW0",
						"info": "Count value compare flag, cleared when writing 0, while invalid when writing 1: 1: Upcount to comparison value, downcount to 0; 0: Not reach the comparison value.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_STK_CNTL": {
				"name": "R32_STK_CNTL",
				"address": "0x4000008",
				"info": "System counter low registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "CNTL",
						"access": "RW",
						"info": "Lower 32 bits of STK counter count value.",
						"reset_value": "0x00000000"
					}
				]
			},
			"R32_STK_CNTH": {
				"name": "R32_STK_CNTH",
				"address": "0x400000C",
				"info": "System counter high registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "CNTH",
						"access": "RW",
						"info": "Higher 32 bits of STK counter count value.",
						"reset_value": "0x00000000"
					}
				]
			},
			"R32_STK_CMPLR": {
				"name": "R32_STK_CMPLR",
				"address": "0x4000010",
				"info": "Count reload low registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "CMPL",
						"access": "RW",
						"info": "Set reload counter value lower 32 bits.",
						"reset_value": "0x00000000"
					}
				]
			},
			"R32_STK_CMPHR": {
				"name": "R32_STK_CMPHR",
				"address": "0x4000014",
				"info": "Count reload high registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "CMPH",
						"access": "RW",
						"info": "Set reload counter value higher 32 bits.",
						"reset_value": "0x00000000"
					}
				]
			}
		}
	},

	"SYS": {
		"info": "List of SYS-related registers",
		"table": "4-1",

		"registers": {
			"R8_SAFE_ACCESS_SIG": {
				"name": "R8_SAFE_ACCESS_SIG",
				"address": "0x40001040",
				"info": "Safe access flag registe",
				"reset_value": "0x07",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_SAFE_ACCESS_SIG",
						"access": "WO",
						"info": "Safe access flag register. Some registers (access attribute is RWA) are protection registers and write operation can be conducted only after entering the safe access mode.] Write 0x57 first and then 0xA8 to this register, to enter the safe access mode. The time is limited to about 16 main clock cycles (Tsys), and automatic protection is enabled if it is exceeded. You can write any other value to force direct exit from the safe access mode and return to the protected state.",
						"reset_value": "0x00"
					},
					{
						"range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					},
					{
						"range": "[6:4]",
						"name": "RB_SAFE_ACC_TIMER",
						"access": "RO",
						"info": "Count the current safe access time.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "RB_SAFE_ACC_ACT",
						"access": "RO",
						"info": "Current safe access mode status: 1: Writable in unlocked/safe access mode; 0: Locked, register with RWA attribute cannot be rewritten.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[1:0]",
						"name": "RB_SAFE_ACC_MODE",
						"access": "RO",
						"info": "Current safe access mode status. 11: Safe mode, register with RWA attribute can be written; 00b Others: Non-safe mode.]",
						"reset_value": "0x0"
					}
				]
			},
			"R8_CHIP_ID": {
				"name": "R8_CHIP_ID",
				"address": "0x40001041",
				"info": "Chip ID registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_CHIP_ID",
						"access": "RF",
						"info": "CH592: Always 92h, to identify the chip.] CH591: Always 91h, to identify the chip.]",
						"reset_value": "0x92"
					}
				]
			},
			"R8_SAFE_ACCESS_ID": {
				"name": "R8_SAFE_ACCESS_ID",
				"address": "0x40001042",
				"info": "Safe access ID registe",
				"reset_value": "0x92/0x91",
				"bits_fields":[
					{
						"range": "[7:0]",
						"name": "R8_SAFE_ACCESS_ID",
						"access": "RF",
						"info": "Fixed value 0Ch.",
						"reset_value": "0x0C"
					}
				]
			},
			"R8_WDOG_COUNT": {
				"name": "R8_WDOG_COUNT",
				"address": "0x40001043",
				"info": "Watchdog counter registe",
				"reset_value": "0x0C",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_WDOG_COUNT",
						"access": "RW",
						"info": "Watchdog counter, whose initial value can be preset, is always automatically incremented, and can be cycled from 0xFF to 0x00 and then continue. Count cycle = 131072/Fsys.",
						"reset_value": "0x00"
					}
				]
			},
			"R8_RESET_STATUS": {
				"name": "R8_RESET_STATUS",
				"address": "0x40001044",
				"info": "Reset status registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_ROM_CODE_WE",
						"access": "RWA",
						"info": "Erase/program enable bit of CodeFlash in FlashROM program memory area: 1: Erase/program is enabled; 0: Erase/program protection for this area.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_ROM_DATA_WE",
						"access": "RWA",
						"info": "Erase/program enable bit of DataFlash in FlashROM data memory area: 1: Erase/program is enabled; 0: Erase/program protection for all.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_ROM_CTRL_EN",
						"access": "RWA",
						"info": "FlashROM access control interface enable: 1: Control enabled; 0: Access disabled.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_ROM_CODE_OFS",
						"access": "RWA",
						"info": "Select the start offset address of user program code in FlashROM. This value is not affected by MR, SR, WTR or GRWSM, and can be cleared only when RPOR is valid: 1: 0x040000 (skip the first 256KB in ROM). 0: 0x000000",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[2:0]",
						"name": "RB_RESET_FLAG",
						"access": "RO",
						"info": "Last reset state: 000: Software reset SR; 001: Real Power-on reset (RPOR); 010: Watchdog timeout reset (WTR); 011: External manual reset (MR); 101: Global Reset by Waking under Shutdown Mode (GRWSM); 100/110/111: Local Reset by waking (LRW), and the last reset is SR/WTR/MR.",
						"reset_value": "0"
					}
				]
			},
			"R8_GLOB_ROM_CFG": {
				"name": "R8_GLOB_ROM_CFG",
				"address": "0x40001044",
				"info": "FlashROM application configuration registe",
				"reset_value": "0x01",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_ROM_CODE_WE",
						"access": "RWA",
						"info": "Erase/program enable bit of CodeFlash in FlashROM program memory area: 1: Erase/program is enabled; 0: Erase/program protection for this area.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_ROM_DATA_WE",
						"access": "RWA",
						"info": "Erase/program enable bit of DataFlash in FlashROM data memory area: 1: Erase/program is enabled; 0: Erase/program protection for all.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_ROM_CTRL_EN",
						"access": "RWA",
						"info": "FlashROM access control interface enable: 1: Control enabled; 0: Access disabled.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_ROM_CODE_OFS",
						"access": "RWA",
						"info": "Select the start offset address of user program code in FlashROM. This value is not affected by MR, SR, WTR or GRWSM, and can be cleared only when RPOR is valid: 1: 0x040000 (skip the first 256KB in ROM). 0: 0x000000",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[2:0]",
						"name": "RB_RESET_FLAG",
						"access": "RO",
						"info": "Last reset state: 000: Software reset SR; 001: Real Power-on reset (RPOR); 010: Watchdog timeout reset (WTR); 011: External manual reset (MR); 101: Global Reset by Waking under Shutdown Mode (GRWSM); 100/110/111: Local Reset by waking (LRW), and the last reset is SR/WTR/MR.",
						"reset_value": "0"
					}
				]
			},
			"R8_GLOB_CFG_INFO": {
				"name": "R8_GLOB_CFG_INFO",
				"address": "0x40001045",
				"info": "Global configuration information status registe",
				"reset_value": "0x01",
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_BOOT_LOADER",
						"access": "RO",
						"info": "Bootloader status: 1: Currently in Bootloader status; 0: Currently in application program status.",
						"reset_value": "0x3"
					},
					{
						"range": "[4]",
						"name": "RB_CFG_DEBUG_EN",
						"access": "RO",
						"info": "2-wire simulation debug interface enable: 1: Enable simulation and debug, and FlashROM can be read; 0: Disable simulation and debug.",
						"reset_value": "0x1/0x0"
					},
					{
						"range": "[3]",
						"name": "RB_CFG_BOOT_EN",
						"access": "RO",
						"info": "System BootLoader enable status: 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_CFG_RESET_EN",
						"access": "RO",
						"info": "RST# external manual reset enable status: 1: Enable; 0: Disable.",
						"reset_value": "0x1"
					},
					{
						"range": "[1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_CFG_ROM_READ",
						"access": "RO",
						"info": "Code and data area protection status in FlashROM: 1: External programmer is readable; 0: Protected, externally inaccessible, and the program is kept secret.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_RST_WDOG_CTRL": {
				"name": "R8_RST_WDOG_CTRL",
				"address": "0x40001046",
				"info": "Watchdog and reset configuration registe",
				"reset_value": "0xX8",
				"bits_fields": [
					{
						"range": "[7:5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_WDOG_INT_FLAG",
						"access": "RW1",
						"info": "Watchdog timer interrupt flag: 1: Watchdog count overflows, that is, R8_WDOG_COUNT is detected to progressively increase from 0xFF to 0x00; 0: Watchdog count has not overflowed. Write 1 to clear, or reload the watchdog counter value (R8_WDOG_COUNT) to clear, or execute SEV() to clear.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_WDOG_INT_EN",
						"access": "RWA",
						"info": "Watchdog timer interrupt enable bit: 1: Enable, an interrupt will be generated after the watchdog count overflows; 0: Disable the watchdog timer interrupt.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_WDOG_RST_EN",
						"access": "RWA",
						"info": "Watchdog timeout reset enable bit: 1: Enable, system is reset after the watchdog count overflows; 0: Only used as watchdog timer. Note: After this bit is set to 1, the software reset operation will not affect the RB_RESET_FLAG status.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_SOFTWARE_RESET",
						"access": "WA/WZ",
						"info": "System software reset control; automatically cleared after reset: 1: Perform system software reset; 0: Idle, no action.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_GLOB_RESET_KEEP": {
				"name": "R8_GLOB_RESET_KEEP",
				"address": "0x40001047",
				"info": "Reset keep registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_GLOB_RESET_KEEP",
						"access": "RW",
						"info": "Reset keep register. The value of this register is not affected by manual reset, software reset, watchdog reset or ordinary wake-up reset.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_FLASH_DATA": {
				"name": "R32_FLASH_DATA",
				"address": "0x40001800",
				"info": "FlashROM word data registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_FLASH_CONTROL": {
				"name": "R32_FLASH_CONTROL",
				"address": "0x40001804",
				"info": "FlashROM control registe",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R8_FLASH_DATA": {
				"name": "R8_FLASH_DATA",
				"address": "0x40001804",
				"info": "FlashROM byte data registe",
				"reset_value": "0x074000XX",
				"bits_fields": []
			},
			"R8_FLASH_CTRL": {
				"name": "R8_FLASH_CTRL",
				"address": "0x40001806",
				"info": "FlashROM access control registe",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_FLASH_CFG": {
				"name": "R8_FLASH_CFG",
				"address": "0x40001807",
				"info": "FlashROM access configuration registe",
				"reset_value": "0x40",
				"bits_fields": []
			}
		}
	},

	"PWR": {
		"info": "PWR-related registers list",
		"table": "5-1",

		"registers": {
			"R16_SLP_CLK_OFF": {
				"name": "R16_SLP_CLK_OFF",
				"address": "0x4000100C",
				"info": "Sleep clock control registe",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R8_SLP_CLK_OFF0": {
				"name": "R8_SLP_CLK_OFF0",
				"address": "0x4000100C",
				"info": "Sleep clock control register 0]",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_SLP_CLK_UART3",
						"access": "RWA",
						"info": "Clock source of UART3: 1: Disable; 0: Enable.",
						"reset_value": "0x1"
					},
					{
						"range": "[6]",
						"name": "RB_SLP_CLK_UART2",
						"access": "RWA",
						"info": "Clock source of UART2: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_SLP_CLK_UART1",
						"access": "RWA",
						"info": "Clock source of UART1: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_SLP_CLK_UART0",
						"access": "RWA",
						"info": "Clock source of UART0: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "RB_SLP_CLK_TMR3",
						"access": "RWA",
						"info": "Clock source of timer 3: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_SLP_CLK_TMR2",
						"access": "RWA",
						"info": "Clock source of timer 2: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_SLP_CLK_TMR1",
						"access": "RWA",
						"info": "Clock source of timer 1: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_SLP_CLK_TMR0",
						"access": "RWA",
						"info": "Clock source of timer 0: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_SLP_CLK_OFF1": {
				"name": "R8_SLP_CLK_OFF1",
				"address": "0x4000100D",
				"info": "Sleep clock control register 1]",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_SLP_CLK_BLE",
						"access": "RWA",
						"info": "Clock source of BLE controller: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[6]",
						"name": "RB_SLP_CLK_LCD",
						"access": "RWA",
						"info": "LCD clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_SLP_CLK_USB",
						"access": "RWA",
						"info": "Clock source of USB controller: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "RB_SLP_CLK_I2C",
						"access": "RWA",
						"info": "I2C clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_SLP_CLK_PWMX",
						"access": "RWA",
						"info": "PWMx clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_SLP_CLK_SPI1",
						"access": "RWA",
						"info": "SPI1 clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_SLP_CLK_SPI0",
						"access": "RWA",
						"info": "SPI0 clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_SLP_WAKE_CTRL": {
				"name": "R8_SLP_WAKE_CTRL",
				"address": "0x4000100E",
				"info": "Wakeup event configuration registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_SLP_CLK_BLE",
						"access": "RWA",
						"info": "Clock source of BLE controller: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[6]",
						"name": "RB_SLP_CLK_LCD",
						"access": "RWA",
						"info": "LCD clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_SLP_CLK_USB",
						"access": "RWA",
						"info": "Clock source of USB controller: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "RB_SLP_CLK_I2C",
						"access": "RWA",
						"info": "I2C clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_SLP_CLK_PWMX",
						"access": "RWA",
						"info": "PWMx clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_SLP_CLK_SPI1",
						"access": "RWA",
						"info": "SPI1 clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_SLP_CLK_SPI0",
						"access": "RWA",
						"info": "SPI0 clock source: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_SLP_POWER_CTRL": {
				"name": "R8_SLP_POWER_CTRL",
				"address": "0x4000100F",
				"info": "Peripheral sleep power control registe",
				"reset_value": "0x20",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_RAM_RET_LV",
						"access": "RWA",
						"info": "Auxiliary power low voltage enabled during SRAM sleep: 0: Normal power voltage, slightly high power consumption during sleep; 1: Low power voltage, slightly low-power consumption during sleep.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_SLP_CLK_RAM2K",
						"access": "RWA",
						"info": "SRAM clock control of RAM2K: 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_SLP_CLK_RAMX",
						"access": "RWA",
						"info": "Clock control of main SRAM (RAM30K): 1: Disable; 0: Enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[3:2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[1:0]",
						"name": "RB_WAKE_DLY_MOD",
						"access": "RWA",
						"info": "Delay cycle select after wake-up:] 11: No delay, 8 cycles +TSUCLK, disabled; 10: Ultra short delay, 70 cycles +TSUCLK; 01: Short delay, 520 cycles +TSUCLK, recommended; 00: Long delay, 3590 cycles +TSUCLK. Where TSUCLK depends on the sleep mode and clock configuration and may contain the start-up time of TSUHSE or PLL or both combined, refer to the example in the evaluation board for the exact combination.]",
						"reset_value": "0x0"
					}
				]
			},
			"R32_SLEEP_CTRL2": {
				"name": "R32_SLEEP_CTRL2",
				"address": "0x40001010",
				"info": "Sleep control register 2]",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_POWER_PLAN": {
				"name": "R16_POWER_PLAN",
				"address": "0x40001020",
				"info": "Sleep power management registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[15]",
						"name": "RB_PWR_PLAN_EN",
						"access": "RWA/WZ",
						"info": "Sleep power planning control enable:] 1: Enable planning; 0: Disable or end planning. The power planning is enabled for execution when entering sleep or power-off mode later, and this bit is automatically cleared after execution.]",
						"reset_value": "0x0"
					},
					{
						"range": "[14]",
						"name": "Reserved",
						"access": "RWA",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[13]",
						"name": "Reserved",
						"access": "RWA",
						"info": "Reserved, 1 must be written.]",
						"reset_value": "0x1"
					},
					{
						"range": "[12:11]",
						"name": "Reserved",
						"access": "RWA",
						"info": "Reserved.",
						"reset_value": "0x2"
					},
					{
						"range": "[10]",
						"name": "RB_PWR_DCDC_PRE",
						"access": "RWA",
						"info": "DC-DC bias circuit enable (effective immediately): 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[9]",
						"name": "RB_PWR_DCDC_EN",
						"access": "RWA",
						"info": "DC-DC enable bit (effective immediately): 1: Enable DC-DC, the direct power is off; 0: Disable DC-DC, the direct power is on.",
						"reset_value": "0x0"
					},
					{
						"range": "[8]",
						"name": "RB_PWR_LDO_EN",
						"access": "RWA",
						"info": "Internal LDO control (sleep planning): 1: Turn on LDO; 0: Plan to turn off LDO, saving more power.",
						"reset_value": "0x1"
					},
					{
						"range": "[7]",
						"name": "RB_PWR_SYS_EN",
						"access": "RWA",
						"info": "System power control (sleep planning): 1: Provide system power (on VSW pin); 0: Turn off the system power, plan to enter sleep mode or power-off mode.",
						"reset_value": "0x1"
					},
					{
						"range": "[6]",
						"name": "RB_MAIN_ACT",
						"access": "RWA",
						"info": "Main power supply selection: 1: ULL_LDO; 0: LDO.",
						"reset_value": "0x1"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_PWR_RAM30K",
						"access": "RWA",
						"info": "SRAM power supply of RAM30K (sleep planning): 1: Enable; 0: Disable.",
						"reset_value": "0x1"
					},
					{
						"range": "[3]",
						"name": "RB_PWR_EXTEND",
						"access": "RWA",
						"info": "USB and RF configuration power supply (sleep planning): 1: Dual power; 0: No auxiliary power.",
						"reset_value": "0x1"
					},
					{
						"range": "[2]",
						"name": "RB_PWR_CORE",
						"access": "RWA",
						"info": "Power of the core and basic peripherals (sleep planning): 1: Dual power; 0: No auxiliary power.",
						"reset_value": "0x1"
					},
					{
						"range": "[1]",
						"name": "RB_PWR_RAM2K",
						"access": "RWA",
						"info": "SRAM power supply of RAM2K (sleep planning): 1: Dual power; 0: No auxiliary power.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_PWR_XROM",
						"access": "RWA",
						"info": "FlashROM power supply (sleep planning): 1: Continuous power; 0: Power off during sleep.",
						"reset_value": "0x1"
					}
				]
			},
			"R16_AUX_POWER_ADJ": {
				"name": "R16_AUX_POWER_ADJ",
				"address": "0x40001022",
				"info": "Auxiliary power adjustment control registe",
				"reset_value": "0x31DF",
				"bits_fields": [
					{
						"range": "[15]",
						"name": "RB_PWR_PLAN_EN",
						"access": "RWA/WZ",
						"info": "Sleep power planning control enable:] 1: Enable planning; 0: Disable or end planning. The power planning is enabled for execution when entering sleep or power-off mode later, and this bit is automatically cleared after execution.]",
						"reset_value": "0x0"
					},
					{
						"range": "[14]",
						"name": "Reserved",
						"access": "RWA",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[13]",
						"name": "Reserved",
						"access": "RWA",
						"info": "Reserved, 1 must be written.]",
						"reset_value": "0x1"
					},
					{
						"range": "[12:11]",
						"name": "Reserved",
						"access": "RWA",
						"info": "Reserved.",
						"reset_value": "0x2"
					},
					{
						"range": "[10]",
						"name": "RB_PWR_DCDC_PRE",
						"access": "RWA",
						"info": "DC-DC bias circuit enable (effective immediately): 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[9]",
						"name": "RB_PWR_DCDC_EN",
						"access": "RWA",
						"info": "DC-DC enable bit (effective immediately): 1: Enable DC-DC, the direct power is off; 0: Disable DC-DC, the direct power is on.",
						"reset_value": "0x0"
					},
					{
						"range": "[8]",
						"name": "RB_PWR_LDO_EN",
						"access": "RWA",
						"info": "Internal LDO control (sleep planning): 1: Turn on LDO; 0: Plan to turn off LDO, saving more power.",
						"reset_value": "0x1"
					},
					{
						"range": "[7]",
						"name": "RB_PWR_SYS_EN",
						"access": "RWA",
						"info": "System power control (sleep planning): 1: Provide system power (on VSW pin); 0: Turn off the system power, plan to enter sleep mode or power-off mode.",
						"reset_value": "0x1"
					},
					{
						"range": "[6]",
						"name": "RB_MAIN_ACT",
						"access": "RWA",
						"info": "Main power supply selection: 1: ULL_LDO; 0: LDO.",
						"reset_value": "0x1"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_PWR_RAM30K",
						"access": "RWA",
						"info": "SRAM power supply of RAM30K (sleep planning): 1: Enable; 0: Disable.",
						"reset_value": "0x1"
					},
					{
						"range": "[3]",
						"name": "RB_PWR_EXTEND",
						"access": "RWA",
						"info": "USB and RF configuration power supply (sleep planning): 1: Dual power; 0: No auxiliary power.",
						"reset_value": "0x1"
					},
					{
						"range": "[2]",
						"name": "RB_PWR_CORE",
						"access": "RWA",
						"info": "Power of the core and basic peripherals (sleep planning): 1: Dual power; 0: No auxiliary power.",
						"reset_value": "0x1"
					},
					{
						"range": "[1]",
						"name": "RB_PWR_RAM2K",
						"access": "RWA",
						"info": "SRAM power supply of RAM2K (sleep planning): 1: Dual power; 0: No auxiliary power.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_PWR_XROM",
						"access": "RWA",
						"info": "FlashROM power supply (sleep planning): 1: Continuous power; 0: Power off during sleep.",
						"reset_value": "0x1"
					}
				]
			},
			"R8_BAT_DET_CTRL": {
				"name": "R8_BAT_DET_CTRL",
				"address": "0x40001024",
				"info": "Battery voltage detection control registe",
				"reset_value": "0x0XXX",
				"bits_fields": [
					{
						"range": "[7:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "RB_BAT_LOW_IE",
						"access": "RWA",
						"info": "Battery low voltage interrupt enable: 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_BAT_LOWER_IE",
						"access": "RWA",
						"info": "Battery ultra-low voltage interrupt enable: 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_BAT_MON_EN",
						"access": "RWA",
						"info": "Low-power battery voltage monitor function enable:] 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_BAT_LOW_VTHX",
						"access": "RWA",
						"info": "Enable battery low voltage threshold monitoring and increasing about 1uA current:] 1: Enable; 0: Disable. When RB_BAT_MON_EN=1, set the low power low voltage monitoring threshold. Refer to RB_BAT_LOW_VTH.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_BAT_DET_EN",
						"access": "RWA",
						"info": "High-precision battery voltage detection function enable when RB_BAT_MON_EN=0:] 1: Enable, and turn on modules such as reference voltage simultaneously, and the current is 80uA in sleep mode; 0: Disable.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_BAT_DET_CFG": {
				"name": "R8_BAT_DET_CFG",
				"address": "0x40001025",
				"info": "Battery voltage detection configuration registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					},
					{
						"range": "[1:0]",
						"name": "RB_BAT_LOW_VTH",
						"access": "RWA",
						"info": "When RB_BAT_MON_EN=0, set the high precision ultra-low voltage and low voltage detection threshold:] 00: 1.7V , 1.95V; 01: 1.9V , 2.15V; 10: 2.1V , 2.35V; 11: 2.3V , 2.55V. When 00h RB_BAT_MON_EN=1, take RB_BAT_LOW_VTHX as the highest bit, adding these 2 bits, these 3 bits are used to set the low-power low-voltage threshold:] 000: 1.7V; 001: 1.8V; 010: 1.9V; 011: 2.0V; 100: 2.1V; 101: 2.2V; 110: 2.3V; 111: 2.4V."
					}
				]
			},
			"R8_BAT_STATUS": {
				"name": "R8_BAT_STATUS",
				"address": "0x40001026",
				"info": "Battery status registe",
				"reset_value": "0x02",
				"bits_fields": [
					{
						"range": "[7:2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					},
					{
						"range": "[1]",
						"name": "RB_BAT_STAT_LOW",
						"access": "RO",
						"info": "The result of battery low-voltage detection or low-voltage monitoring, indicating that the battery voltage is in low voltage status:] 1: Below the low voltage threshold; 0: No.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_BAT_STAT_LOW_ER",
						"access": "RO",
						"info": "When RB_BAT_MON_EN=0, it indicates that battery voltage is in ultra-low voltage status:] 1: Below the ultra-low voltage threshold; 0: No.",
						"reset_value": "0x0"
					}
				]
			}
		}
	},

	"CLK": {
		"info": "CLK-related registers list",
		"table": "6-1",

		"registers": {
			"R32_CLK_SYS_CFG": {
				"name": "R32_CLK_SYS_CFG",
				"address": "0x40001008",
				"info": "System clock configuration registe",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"range": "[21]",
						"name": "RB_PLL_PWR_EN",
						"access": "RWA",
						"info": "PLL power control bit:] 1: Power on; 0: Power off.",
						"reset_value": "0x0"
					},
					{
						"range": "[19]",
						"name": "RB_XT_FORCE_EN",
						"access": "RWA",
						"info": "For controlling the stopping of the clock system in 1 suspend mode:] 0",
						"reset_value": "0x0"
					},
					{
						"range": "[18]",
						"name": "RB_XT_32M_PWR_EN",
						"access": "RWA",
						"info": "External 32 MHz oscillator HSE power control bits:] 1: Power on; 0: Power off.",
						"reset_value": "0x1"
					},
					{
						"range": "[17:16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[15:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[7:6]",
						"name": "RB_CLK_SYS_MOD",
						"access": "RWA",
						"info": "HCLK system clock source mode selection:] 00/10: CK32M (32MHz by default) for frequency division; 01: PLL (480MHz by default) for frequency division; 11: CK32K (32KHz by default), used as HCLK.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[4:0]",
						"name": "RB_CLK_PLL_DIV",
						"access": "RWA",
						"info": "HCLK output clock frequency division factor:] The minimum value is 2, with maximum 32. Write 1 to disable HCLK.",
						"reset_value": "0x5"
					}
				]
			},
			"R16_INT32K_TUNE": {
				"name": "R16_INT32K_TUNE",
				"address": "0x4000102C",
				"info": "Internal 32KHz clock tune registe",
				"reset_value": "0x00140005",
				"bits_fields": [
					{
						"range": "[15:13]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "[12:0]",
						"name": "RB_INT32K_TUNE",
						"access": "RWA",
						"info": "Internal RC 32KHz clock frequency calibration value.",
						"reset_value": "0x0B"
					}
				]
			},
			"R8_XT32K_TUNE": {
				"name": "R8_XT32K_TUNE",
				"address": "0x4000102E",
				"info": "32KHz clock resonance tune registe",
				"reset_value": "0x1011",
				"bits_fields": [
					{
						"range": "[7:4]",
						"name": "RB_XT32K_C_LOAD",
						"access": "RWA",
						"info": "Select the built-in load capacitor matching the external 32KHz crystal (which may affect the RTC clock accuracy) Capacitance = RB_XT32K_C_LOAD + 12pF. 0000b to 1111b correspond to approximately 12pF to 27pF, respectively. Select according to the crystal parameters used.",
						"reset_value": "0x0"
					},
					{
						"range": "[3:2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0xC"
					},
					{
						"range": "[1:0]",
						"name": "RB_XT32K_I_TUNE",
						"access": "RWA",
						"info": "32KHz oscillator bias current select:] 00: 70% of rated current; 01: Rated current; 10: 140% of rated current; 11: 200% of rated current. The current can be changed to the rated current after the crystal oscillator is stable.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_CK32K_CONFIG": {
				"name": "R8_CK32K_CONFIG",
				"address": "0x4000102F",
				"info": "32KHz oscillator configuration registe",
				"reset_value": "0xC3",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_32K_CLK_PIN",
						"access": "RO",
						"info": "32KHz clock pin status (asynchronous signal).",
						"reset_value": "0x0"
					},
					{
						"range": "6:4",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "3",
						"name": "RB_CLK_OSC32K_FILT",
						"access": "RWA",
						"info": "Internal 32KHz oscillator noise filter mode.",
						"reset_value": "000b"
					},
					{
						"range": "2",
						"name": "RB_CLK_OSC32K_XT",
						"access": "RWA",
						"info": "CK32K (32KHz) clock source select bit: 1: External 32KHz oscillator; 0: Internal 32KHz oscillator.",
						"reset_value": "0x0"
					},
					{
						"range": "1",
						"name": "RB_CLK_INT32K_PON",
						"access": "RWA",
						"info": "Internal 32KHz oscillator power control bit: 1: Power on; 0: Power off.",
						"reset_value": "0x0"
					},
					{
						"range": "0",
						"name": "RB_CLK_XT32K_PON",
						"access": "RWA",
						"info": "External 32KHz oscillator power control bit: 1: Power on; 0: Power off.",
						"reset_value": "0x1"
					}
				]
			},
			"R8_XT32M_TUNE": {
				"name": "R8_XT32M_TUNE",
				"address": "0x4000104E",
				"info": "External 32MHz clock resonance tune registe",
				"reset_value": "0xX2",
				"bits_fields": [
					{
						"range": "7",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "6:4",
						"name": "RB_XT32M_C_LOAD",
						"access": "RWA",
						"info": "Select the built-in load capacitor that matches the external 32MHz crystal (Which may affect wireless communication): Capacity = RB_XT32M_C_LOAD * 2 + 10pF, 000b to 111b correspond to approximately 10pF to 24pF respectively. Select according to the parameters of crystal used; the common value is 111b.",
						"reset_value": "0x0"
					},
					{
						"range": "3:2",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x3"
					},
					{
						"range": "1:0",
						"name": "RB_XT32M_I_BIAS",
						"access": "RWA",
						"info": "External 32MHz oscillator bias current select: 00: 75% of rated current; 01: Rated current; 10: 125% of rated current; 11: 150% of rated current.",
						"reset_value": "10b"
					}
				]
			},
			"R16_OSC_CAL_CNT": {
				"name": "R16_OSC_CAL_CNT",
				"address": "0x40001050",
				"info": "Oscillator frequency calibration count registe",
				"reset_value": "0x32",
				"bits_fields": [
					{
						"range": "15",
						"name": "RB_OSC_CAL_IF",
						"access": "RW1",
						"info": "Oscillator capture complete interrupt flag bit, write 1 to clear it.",
						"reset_value": "0x0"
					},
					{
						"range": "14",
						"name": "RB_OSC_CAL_OV_CLR",
						"access": "RW1",
						"info": "1: Interrupt; 0: No interrupt. R8_OSC_CAL_OV_CNT register value non-zero indicator, write 1 to clear R8_OSC_CAL_OV_CNT.",
						"reset_value": "0x0"
					},
					{
						"range": "13:0",
						"name": "RB_OSC_CAL_CNT",
						"access": "RO",
						"info": "Count value based on system clock frequency of multiple CK32K cycles, used to calibrate internal 32KHz oscillator frequency.",
						"reset_value": "XXXXh"
					}
				]
			},
			"R8_OSC_CAL_OV_CNT": {
				"name": "R8_OSC_CAL_OV_CNT",
				"address": "0x40001052",
				"info": "Oscillator frequency calibration overflow count registe",
				"reset_value": "0xXXXX",
				"bits_fields": [
					{
						"range": "7:0",
						"name": "RB_OSC_CAL_OV_CNT",
						"access": "RO",
						"info": "Oscillator frequency calibration count overflow times, write 1 to RB_OSC_CAL_OV_CLR to clear this register.",
						"reset_value": "XXh"
					}
				]
			},
			"R8_OSC_CAL_CTRL": {
				"name": "R8_OSC_CAL_CTRL",
				"address": "0x40001053",
				"info": "Oscillator frequency calibration control registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "6",
						"name": "RB_OSC_CNT_END",
						"access": "RWA",
						"info": "Oscillator capture end-point selection: 1: 2 additional cycles; 0: No.",
						"reset_value": "0x0"
					},
					{
						"range": "5",
						"name": "RB_OSC_CNT_EN",
						"access": "RWA",
						"info": "Oscillator frequency calibration counter enable: 1: Enable counting; 0: Disable counting.",
						"reset_value": "0x0"
					},
					{
						"range": "4",
						"name": "RB_OSC_CAL_IE",
						"access": "RWA",
						"info": "Oscillator capture complete interrupt enable.",
						"reset_value": "0x0"
					},
					{
						"range": "3",
						"name": "RB_OSC_CNT_HALT",
						"access": "RO",
						"info": "Oscillator frequency calibration counter count status: 1: Counting is being paused; 0: Counting is in progress.",
						"reset_value": "0x0"
					},
					{
						"range": "2:0",
						"name": "RB_OSC_CNT_TOTAL",
						"access": "RWA",
						"info": "Oscillator capture total cycle selection: 000: 1 cycle; 001: 2 cycles; 010: 4 cycles; 011: 32 cycles; 100: 64 cycles; 101: 128 cycles; 110: 1024 cycles; 111: 2047 cycles.",
						"reset_value": "001b"
					}
				]
			},
			"R8_PLL_CONFIG": {
				"name": "R8_PLL_CONFIG",
				"address": "0x4000104B",
				"info": "PLL configuration registe",
				"reset_value": "0x09",
				"bits_fields": [
					{
						"range": "7",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "6:0",
						"name": "RB_PLL_CFG_DAT",
						"access": "RWA",
						"info": "PLL configuration parameters.",
						"reset_value": "0000010b"
					}
				]
			},
			"R8_RTC_FLAG_CTRL": {
				"name": "R8_RTC_FLAG_CTRL",
				"address": "0x40001030",
				"info": "RTC flag and control registe",
				"reset_value": "0x02",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_RTC_TRIG_FLAG",
						"access": "RO",
						"info": "RTC trigger mode activation flag.",
						"reset_value": "0x0"
					},
					{
						"range": "6",
						"name": "RB_RTC_TMR_FLAG",
						"access": "RO",
						"info": "RTC timing mode activation flag.",
						"reset_value": "0x0"
					},
					{
						"range": "5",
						"name": "RB_RTC_TRIG_CLR",
						"access": "RW",
						"info": "This bit is always 1 when the trigger mode is disabled. When the trigger mode is enabled, write 1, clear the trigger mode activation flag RB_RTC_TRIG_FLAG and automatically cleared to 0.",
						"reset_value": "0x0"
					},
					{
						"range": "4",
						"name": "RB_RTC_TMR_CLR",
						"access": "RW",
						"info": "When the timing mode is disabled, this bit is fixed as 1. When the timing mode is enabled, write 1, clear the timing mode activation flag RB_RTC_TMR_FLAG and automatically cleared to 0.",
						"reset_value": "0x1"
					},
					{
						"range": "3:0",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_RTC_MODE_CTRL": {
				"name": "R8_RTC_MODE_CTRL",
				"address": "0x40001031",
				"info": "RTC mode control registe",
				"reset_value": "0x30",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_RTC_LOAD_HI",
						"access": "RWA",
						"info": "Write 1 to load the high word of RTC counter, and automatically cleared to 0 after loading. Load R32_RTC_TRIG (actually only the low 14 bits) to R32_RTC_CNT_DAY.",
						"reset_value": "0x0"
					},
					{
						"range": "6",
						"name": "RB_RTC_LOAD_LO",
						"access": "RWA",
						"info": "Write 1 to load the low word of RTC counter, and automatically cleared after loading. Load the high 16 bits of R32_RTC_TRIG to R16_RTC_CNT_2S; load the low 16 bits of R32_RTC_TRIG to R16_RTC_CNT_32K.",
						"reset_value": "0x1"
					},
					{
						"range": "5",
						"name": "RB_RTC_TRIG_EN",
						"access": "RWA",
						"info": "RTC trigger mode enable: 1: Enable; 0: Disable.",
						"reset_value": "0x1"
					},
					{
						"range": "4",
						"name": "RB_RTC_TMR_EN",
						"access": "RWA",
						"info": "RTC timing mode enable.",
						"reset_value": "0x0"
					},
					{
						"range": "3",
						"name": "RB_RTC_IGNORE_B0",
						"access": "RWA",
						"info": "Ignore and compare the lowest bit of matching value in trigger mode: 1: Ignore the lowest bit; 0: Compare the lowest bit.",
						"reset_value": "0x1"
					},
					{
						"range": "2:0",
						"name": "RB_RTC_TMR_MODE",
						"access": "RWA",
						"info": "RTC timing mode fixed cycle (timing) selection: 000: 0.125S; 001: 0.25S; 010: 0.5S; 011: 1S; 100: 2S; 101: 4S; 110: 8S; 111: 16S.",
						"reset_value": "010b"
					}
				]
			},
			"R32_RTC_TRIG": {
				"name": "R32_RTC_TRIG",
				"address": "0x40001034",
				"info": "RTC trigger value registe",
				"reset_value": "0xC2",
				"bits_fields": [
					{
						"range": "31:0",
						"name": "R32_RTC_TRIG",
						"access": "RWA",
						"info": "The preset matching value in RTC trigger mode, and the high 16 bits and low 16 bits are matched with R16_RTC_CNT_2S and R16_RTC_CNT_32K respectively. Cooperate with RB_RTC_LOAD_LO and RB_RTC_LOAD_HI to update the current value of RTC counter.",
						"reset_value": "0x00000000"
					}
				]
			},
			"R16_RTC_CNT_32K": {
				"name": "R16_RTC_CNT_32K",
				"address": "0x40001038",
				"info": "RTC based 32768Hz count value registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_RTC_CNT_32K",
						"access": "RO",
						"info": "RTC count value register based on 32768Hz.",
						"reset_value": "XXXXh"
					}
				]
			},
			"R16_RTC_CNT_2S": {
				"name": "R16_RTC_CNT_2S",
				"address": "0x4000103A",
				"info": "RTC count value register in the unit of 2S]",
				"reset_value": "0xXXXX",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_RTC_CNT_2S",
						"access": "RO",
						"info": "The current count value of the RTC in 2S units.",
						"reset_value": "XXXXh"
					}
				]
			},
			"R32_RTC_CNT_DAY": {
				"name": "R32_RTC_CNT_DAY",
				"address": "0x4000103C",
				"info": "RTC count value register in the unit of day]",
				"reset_value": "0xXXXX",
				"bits_fields": [
					{
						"range": "31:14",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "13:0",
						"name": "R32_RTC_CNT_DAY",
						"access": "RO",
						"info": "RTC current count value in the unit of day.",
						"reset_value": "XXXXb"
					}
				]
			}
		}
	},

	"GPIO": {
		"info": "GPIO-related registers list",
		"table": "7-8",

		"registers": {
			"R32_PIN_CONFIG1": {
				"name": "R32_PIN_CONFIG1",
				"address": "0x40001018",
				"info": "Pin configuration register 1",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R16_PIN_ALTERNATE": {
				"name": "R16_PIN_ALTERNATE",
				"address": "0x40001018",
				"info": "Functional pin remapping register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15",
						"name": "RB_RF_ANT_SW_EN",
						"access": "RW",
						"info": "RF antenna switch control output enable: 1: Switch control output to PA[4]~PA[5], PA[12]~PA[15]; 0: Disable output.",
						"reset_value": "0x0"
					},
					{
						"range": "14",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "13",
						"name": "RB_DEBUG_EN",
						"access": "RW",
						"info": "Note: This function is valid only when the debug interface is enabled in the ISP tool; for products with the fifth bit of the product lot number less than 1, this bit is reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "12",
						"name": "RB_PIN_MODEM",
						"access": "RW",
						"info": "UART0 MODEM functional pin mapping select bit: 1: R1/DCD is mapped to PB[12]/PB[13]; 0: R1/DCD is mapped to PA[6]/PA[7].",
						"reset_value": "0x0"
					},
					{
						"range": "11",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "10",
						"name": "RB_PIN_PWMX",
						"access": "RW",
						"info": "PWMx functional pin mapping select bit: 1: PWM4/5 is mapped to PA[6]/PA[7]; 0: PWM4/5 is mapped to PA[12]/PA[13].",
						"reset_value": "0x0"
					},
					{
						"range": "9",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "8",
						"name": "RB_PIN_SPI0",
						"access": "RW",
						"info": "SPI0 functional pin mapping select bit: 1: SCK0_/SCS_/MOSI_/MISO_ is mapped to PB[13]/PB[12]/PB[14]/PB[15]; 0: SCK0/SCS/MOSI/MISO is mapped to PA[13]/PA[12]/PA[14]/PA[15].",
						"reset_value": "0x0"
					},
					{
						"range": "7",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "6",
						"name": "RB_PIN_UART2",
						"access": "RW",
						"info": "UART2 functional pin mapping select bit: 1: RXD2_/TXD2_ is mapped to PA[6]/PA[7]; 0: RXD2/TXD2 is mapped to PA[6]/PA[7].",
						"reset_value": "0x0"
					},
					{
						"range": "5",
						"name": "RB_PIN_UART1",
						"access": "RW",
						"info": "UART1 functional pin mapping select bit: 1: RXD1_/TXD1_ is mapped to PB[12]/PB[13]; 0: RXD1/TXD1 is mapped to PA[8]/PA[9].",
						"reset_value": "0x0"
					},
					{
						"range": "4",
						"name": "RB_PIN_UART0",
						"access": "RW",
						"info": "UART0 functional pin mapping select bit: 1: RXD0_/TXD0_ is mapped to PA[15]/PA[14]; 0: RXD0/TXD0 is mapped to PB[4]/PB[7].",
						"reset_value": "0x0"
					},
					{
						"range": "3",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "2",
						"name": "RB_PIN_TMR2",
						"access": "RW",
						"info": "TMR2 functional pin mapping select bit: 1: TMR2_/PWM2_/CAP2_ is mapped to PB[11]; 0: TMR2/PWM2/CAP2 is mapped to PA[11].",
						"reset_value": "0x0"
					},
					{
						"range": "1",
						"name": "RB_PIN_TMR1",
						"access": "RW",
						"info": "TMR1 functional pin mapping select bit: 1: TMR1_/PWM1_/CAP1_ is mapped to PB[10]; 0: TMR1/PWM1/CAP1 is mapped to PA[10].",
						"reset_value": "0x0"
					},
					{
						"range": "0",
						"name": "RB_PIN_TMR0",
						"access": "RW",
						"info": "TMR0 functional pin mapping select bit: 1: TMR0_/PWM0_/CAP0_ is mapped to PB[23]; 0: TMR0/PWM0/CAP0 is mapped to PA[9].",
						"reset_value": "0x0"
					}
				]
			},
			"R16_PIN_ANALOG_IE": {
				"name": "R16_PIN_ANALOG_IE",
				"address": "0x4000101A",
				"info": "Peripheral analog pin configuration register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:8",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					},
					{
						"range": "7",
						"name": "RB_PIN_USB_IE",
						"access": "RW",
						"info": "USB pin enable: 1: PB10-11 are USB communication pins; 0: PB10-11 are not used for USB communication.",
						"reset_value": "0x00"
					},
					{
						"range": "6",
						"name": "RB_PIN_USB_DP_PU",
						"access": "RW",
						"info": "USB UD+ pin internal pull-up resistor enable: 1: Forced pull-up (RB_UC_DEV_PU_EN does not work in sleep or power-down mode, so replace it); 0: RB_UC_DEV_PU_EN controls pull-up.",
						"reset_value": "0x00"
					},
					{
						"range": "5:0",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PIN_CONFIG2": {
				"name": "R32_PIN_CONFIG2",
				"address": "0x4000101C",
				"info": "Pin configuration register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:26",
						"name": "RB_PIN_PB_DIS[10:15]",
						"access": "RW",
						"info": "PB10-PB15 channel pins digital input enable: 1: Disable the digital input to save power; 0: Enable the digital input.",
						"reset_value": "0x00"
					},
					{
						"range": "25:24",
						"name": "RB_PIN_PB_DIS[8:9]",
						"access": "RW",
						"info": "PB22-PB23 channel pins digital input enable: 1: Disable the digital input to save power; 0: Enable the digital input.",
						"reset_value": "0x00"
					},
					{
						"range": "23:22",
						"name": "RB_PIN_PB_DIS[6:7]",
						"access": "RW",
						"info": "PB6-PB7 channel pins digital input enable: 1: Disable the digital input to save power; 0: Enable the digital input.",
						"reset_value": "0x00"
					},
					{
						"range": "21",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					},
					{
						"range": "20",
						"name": "RB_PIN_PB_DIS[4]",
						"access": "RW",
						"info": "PB4 channel pins digital input enable: 1: Disable the digital input to save power; 0: Enable the digital input.",
						"reset_value": "0x00"
					},
					{
						"range": "19:17",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					},
					{
						"range": "16",
						"name": "RB_PIN_PB_DIS[0]",
						"access": "RW",
						"info": "PB0 channel pins digital input enable: 1: Disable the digital input to save power; 0: Enable the digital input.",
						"reset_value": "0x00"
					},
					{
						"range": "15:4",
						"name": "RB_PIN_PA_DIS[4:15]",
						"access": "RW",
						"info": "PA4-PA15 channel pins digital input enable: 1: Disable the digital input to save power; 0: Enable the digital input.",
						"reset_value": "0x000"
					},
					{
						"range": "3:0",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					}
				]
			},
			"R16_PA_INT_EN": {
				"name": "R16_PA_INT_EN",
				"address": "0x40001090",
				"info": "PA port interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_PA_INT_EN",
						"access": "RW",
						"info": "PA pin interrupt enable bit: 1: Enable the corresponding interrupt; 0: Disable the corresponding interrupt.",
						"reset_value": "0x0000"
					}
				]
			},
			"R16_PB_INT_EN": {
				"name": "R16_PB_INT_EN",
				"address": "0x40001092",
				"info": "PB port interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_PB_INT_EN",
						"access": "RW",
						"info": "PB pin interrupt enable bit: 1: Enable the corresponding interrupt; 0: Disable the corresponding interrupt.",
						"reset_value": "0x0000"
					}
				]
			},
			"R16_PA_INT_MODE": {
				"name": "R16_PA_INT_MODE",
				"address": "0x40001094",
				"info": "PA port interrupt mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_PA_INT_MODE",
						"access": "RW",
						"info": "PA pin interrupt mode select bit: 1: Edge trigger; 0: Level trigger.",
						"reset_value": "0x0001"
					}
				]
			},
			"R16_PB_INT_MODE": {
				"name": "R16_PB_INT_MODE",
				"address": "0x40001096",
				"info": "PB port interrupt mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_PB_INT_MODE",
						"access": "RW",
						"info": "PB pin interrupt mode select bit: 1: Edge trigger; 0: Level trigger.",
						"reset_value": "0x0001"
					}
				]
			},
			"R16_PA_INT_IF": {
				"name": "R16_PA_INT_IF",
				"address": "0x4000109C",
				"info": "PA port interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_PA_INT_IF",
						"access": "RW1",
						"info": "PA pin interrupt flag bit, write 1 to clear: 1: Interrupt; 0: No interrupt.",
						"reset_value": "0x0000"
					}
				]
			},
			"R16_PB_INT_IF": {
				"name": "R16_PB_INT_IF",
				"address": "0x4000109E",
				"info": "PB port interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_PB_INT_IF",
						"access": "RW1",
						"info": "PB pin interrupt flag bit, write 1 to clear: 1: Interrupt; 0: No interrupt.",
						"reset_value": "0x0000"
					}
				]
			},
			"R32_PA_DIR": {
				"name": "R32_PA_DIR",
				"address": "0x400010A0",
				"info": "PA port direction configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:16",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0000"
					},
					{
						"range": "15:8",
						"name": "R8_PA_DIR_1",
						"access": "RW",
						"info": "Current input/output direction configure of PA pin: 1: The pin is in output mode; 0: The pin is in input mode.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PA_DIR_0",
						"access": "RW",
						"info": "Current input/output direction configure of PA pin: 1: The pin is in output mode; 0: The pin is in input mode.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PA_PIN": {
				"name": "R32_PA_PIN",
				"address": "0x400010A4",
				"info": "PA port pin input register",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"range": "31:16",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0000"
					},
					{
						"range": "15:8",
						"name": "R8_PA_PIN_1",
						"access": "RO",
						"info": "Current level status of PA pin (valid only when R32_PA_DIR corresponding bit is 0): 1: Pin input is at high level; 0: Pin input is at low level.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PA_PIN_0",
						"access": "RO",
						"info": "Current level status of PA pin (valid only when R32_PA_DIR corresponding bit is 0): 1: Pin input is at high level; 0: Pin input is at low level.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PA_OUT": {
				"name": "R32_PA_OUT",
				"address": "0x400010A8",
				"info": "PA port data output register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:16",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0000"
					},
					{
						"range": "15:8",
						"name": "R8_PA_OUT_1",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PA_DIR is 1: Control PA pin output level status: 1: Output high level; 0: Output low level. When the corresponding bit of direction register R32_PA_DIR is 0: Control PA pin interrupt polarity select: 1: High level/rising edge; 0: Low level/falling edge.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PA_OUT_0",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PA_DIR is 1: Control PA pin output level status: 1: Output high level; 0: Output low level. When the corresponding bit of direction register R32_PA_DIR is 0: Control PA pin interrupt polarity select: 1: High level/rising edge; 0: Low level/falling edge.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PA_CLR": {
				"name": "R32_PA_CLR",
				"address": "0x400010AC",
				"info": "PA port data reset register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:16",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0000"
					},
					{
						"range": "15:8",
						"name": "R8_PA_CLR_1",
						"access": "WZ",
						"info": "PA data register reset control: 1: The corresponding bit data of R32_PA_OUT is cleared to 0; 0: No effect.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PA_CLR_0",
						"access": "WZ",
						"info": "PA data register reset control: 1: The corresponding bit data of R32_PA_OUT is cleared to 0; 0: No effect.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PA_PU": {
				"name": "R32_PA_PU",
				"address": "0x400010B0",
				"info": "PA port pull-up resistor configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:16",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0000"
					},
					{
						"range": "15:8",
						"name": "R8_PA_PU_1",
						"access": "RW",
						"info": "PA pin pull-up resistor enable control: 1: Enable the pull-up resistor; 0: Disable the pull-up resistor.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PA_PU_0",
						"access": "RW",
						"info": "PA pin pull-up resistor enable control: 1: Enable the pull-up resistor; 0: Disable the pull-up resistor.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PA_PD_DRV": {
				"name": "R32_PA_PD_DRV",
				"address": "0x400010B4",
				"info": "PA port pull-down/drive configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:16",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x0000"
					},
					{
						"range": "15:8",
						"name": "R8_PA_PD_DRV_1",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PA_DIR is 0: PA pin pull-down resistor enable control: 1: Enable the pull-down resistor; 0: Disable the pull-down resistor. When the corresponding bit of direction register R32_PA_DIR is 1: PA pin current drive capability select: 1: 20mA level; 0: 5mA level.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PA_PD_DRV_0",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PA_DIR is 0: PA pin pull-down resistor enable control: 1: Enable the pull-down resistor; 0: Disable the pull-down resistor. When the corresponding bit of direction register R32_PA_DIR is 1: PA pin current drive capability select: 1: 20mA level; 0: 5mA level.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PB_DIR": {
				"name": "R32_PB_DIR",
				"address": "0x400010C0",
				"info": "PB port direction configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x000000"
					},
					{
						"range": "23:16",
						"name": "R8_PB_DIR_2",
						"access": "RW",
						"info": "Current input/output direction configure of PB pin: 1: The pin is in output mode; 0: The pin is in input mode.",
						"reset_value": "0x00"
					},
					{
						"range": "15:8",
						"name": "R8_PB_DIR_1",
						"access": "RW",
						"info": "Current input/output direction configure of PB pin: 1: The pin is in output mode; 0: The pin is in input mode.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PB_DIR_0",
						"access": "RW",
						"info": "Current input/output direction configure of PB pin: 1: The pin is in output mode; 0: The pin is in input mode.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PB_PIN": {
				"name": "R32_PB_PIN",
				"address": "0x400010C4",
				"info": "PB port pin input register",
				"reset_value": "0x00XXXXXX",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x000000"
					},
					{
						"range": "23:16",
						"name": "R8_PB_PIN_2",
						"access": "RO",
						"info": "Current level state of PB pin (only when the corresponding bit of R32_PB_DIR is 0, the bit value is valid): 1: Pin input is at high level; 0: Pin input is at low level.",
						"reset_value": "0x00"
					},
					{
						"range": "15:8",
						"name": "R8_PB_PIN_1",
						"access": "RO",
						"info": "Current level state of PB pin (only when the corresponding bit of R32_PB_DIR is 0, the bit value is valid): 1: Pin input is at high level; 0: Pin input is at low level.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PB_PIN_0",
						"access": "RO",
						"info": "Current level state of PB pin (only when the corresponding bit of R32_PB_DIR is 0, the bit value is valid): 1: Pin input is at high level; 0: Pin input is at low level.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PB_OUT": {
				"name": "R32_PB_OUT",
				"address": "0x400010C8",
				"info": "PB port data output register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x000000"
					},
					{
						"range": "23:16",
						"name": "R8_PB_OUT_2",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PB_DIR is 1: Control PB pin output level status: 1: Output high level; 0: Output low level.",
						"reset_value": "0x00"
					},
					{
						"range": "15:8",
						"name": "R8_PB_OUT_1",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PB_DIR is 1: Control PB pin output level status: 1: Output high level; 0: Output low level.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PB_OUT_0",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PB_DIR is 1: Control PB pin output level status: 1: Output high level; 0: Output low level. When the corresponding bit of direction register R32_PB_DIR is 0: Control PB pin interrupt polarity select: 1: High level/rising edge; 0: Low level/falling edge.",
						"reset_value": "0x00"
					}
				]
			},
			"R32_PB_CLR": {
				"name": "R32_PB_CLR",
				"address": "0x400010CC",
				"info": "PB port data reset register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:24]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "00h"
					},
					{
						"range": "[23:16]",
						"name": "R8_PB_CLR_2",
						"access": "WZ",
						"info": "PB data register reset control :  1: The corresponding bit data of R32_PB_OUT is cleared to 0; 0: No effect.",
						"reset_value": "00h"
					}
				]
			},
			"R32_PB_PU": {
				"name": "R32_PB_PU",
				"address": "0x400010D0",
				"info": "PB port pull-up resistor configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:24]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "00h"
					},
					{
						"range": "[23:16]",
						"name": "R8_PB_PU_2",
						"access": "RW",
						"info": "PB pin pull-up resistor enable control :  1: Enable the pull-up resistor; 0: Disable the pull-up resistor.",
						"reset_value": "00h"
					}
				]
			},
			"R32_PB_PD_DRV": {
				"name": "R32_PB_PD_DRV",
				"address": "0x400010D4",
				"info": "PB port pull-down/drive configuration",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0x00"
					},
					{
						"range": "23:16",
						"name": "R8_PB_PD_DRV_2",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PB_DIR is 0: PB pin pull-down resistor enable control: 1: Enable the pull-down resistor; 0: Disable the pull-down resistor. When the corresponding bit of direction register R32_PB_DIR is 1: PB pin current drive capability select: 1: 20mA level; 0: 5mA level.",
						"reset_value": "0x00"
					},
					{
						"range": "15:8",
						"name": "R8_PB_PD_DRV_1",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PB_DIR is 0: PB pin pull-down resistor enable control: 1: Enable the pull-down resistor; 0: Disable the pull-down resistor. When the corresponding bit of direction register R32_PB_DIR is 1: PB pin current drive capability select: 1: 20mA level; 0: 5mA level.",
						"reset_value": "0x00"
					},
					{
						"range": "7:0",
						"name": "R8_PB_PD_DRV_0",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PB_DIR is 0: PB pin pull-down resistor enable control: 1: Enable the pull-down resistor; 0: Disable the pull-down resistor. When the corresponding bit of direction register R32_PB_DIR is 1: PB pin current drive capability select: 1: 20mA level; 0: 5mA level.",
						"reset_value": "0x00"
					}
				]
			}
		}
	},

	"TIM0": {
		"info": "TIM0-related registers list",
		"table": "8-1",

		"registers": {
			"R8_TMR0_CTRL_MOD": {
				"name": "R8_TMR0_CTRL_MOD",
				"address": "0x40002000",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": [
					{
						"bits": [7, 6],
						"name": "RB_TMR_CAP_EDGE",
						"access": "RW",
						"description": "Capture trigger mode selection in capture mode: 00: Not triggered; 01: Capture the time between any edge changes; 10: Capture the time between falling edges; 11: Capture the time between rising edges. In count mode, select the edge of count: 00: Not sample count; 01: Count when sampling any edge; 10: Count when sampling falling edge; 11: Count when sampling rising edge.",
						"reset_value": "00b"
					},
					{
						"bits": [7, 6],
						"name": "RB_TMR_PWM_REPEAT",
						"access": "RW",
						"description": "Data repetition selection in PWM mode: 00: Repeat once; 01: Repeat 4 times; 10: Repeat 8 times; 11: Repeat 16 times.",
						"reset_value": "00b"
					},
					{
						"bit": 5,
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"reset_value": "0"
					},
					{
						"bit": 4,
						"name": "RB_TMR_CAP_COUNT",
						"access": "RW",
						"description": "Sub-mode of RB_TMR_MODE_IN=1 input",
						"reset_value": "0"
					},
					{
						"bit": 3,
						"name": "RB_TMR_OUT_POLAR",
						"access": "RW",
						"description": "Mode: 1 Count mode; 0 Capture mode. In PWM mode, output polarity set: 1 Default at high level, active low; 0 Default at low level, active high.",
						"reset_value": "0"
					},
					{
						"bit": 2,
						"name": "RB_TMR_OUT_EN",
						"access": "RW",
						"description": "Timer output enable: 1 Output enabled; 0 Output disabled.",
						"reset_value": "0"
					},
					{
						"bit": 1,
						"name": "RB_TMR_COUNT_EN",
						"access": "RW",
						"description": "Timer count enable: 1 Enable counting; 0 Disable counting.",
						"reset_value": "0"
					},
					{
						"bit": 0,
						"name": "RB_TMR_ALL_CLEAR",
						"access": "RW",
						"description": "Clear the FIFO/counter/interrupt flag of timer: 1 Force to empty and clear; 0 Not clear.",
						"reset_value": "0"
					}
				]
			},
			"R8_TMR0_INTER_EN": {
				"name": "R8_TMR0_INTER_EN",
				"address": "0x40002002",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"bits": [7, 5],
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"reset_value": "0"
					},
					{
						"bit": 4,
						"name": "RB_TMR_IE_FIFO_OV",
						"access": "RW",
						"description": "[translate:FIFO overflow (FIFO is full in capture mode or FIFO is empty in PWM mode) interrupt enable]: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "000b"
					},
					{
						"bit": 3,
						"name": "RB_TMR_IE_DMA_END",
						"access": "RW",
						"description": "[translate:DMA end interrupt enable (only TMR1/2 support)]: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"bit": 2,
						"name": "RB_TMR_IE_FIFO_HF",
						"access": "RW",
						"description": "[translate:FIFO used more than half (FIFO>=4 in capture mode or FIFO<4 in PWM mode) interrupt enable]: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"bit": 1,
						"name": "RB_TMR_IE_DATA_ACT",
						"access": "RW",
						"description": "[translate:Data activation (in capture mode means new data captured; in PWM mode means value triggers the effective level to end) interrupt enable]: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"bit": 0,
						"name": "RB_TMR_IE_CYC_END",
						"access": "RW",
						"description": "[translate:Cycle end (timeout in capture mode; end of cycle in PWM mode and timing mode) interrupt enable]: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					}
				]
			},
			"R8_TMR0_INT_FLAG": {
				"name": "R8_TMR0_INT_FLAG",
				"address": "0x40002006",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"bits": [7, 5],
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"reset_value": "0"
					},
					{
						"bit": 4,
						"name": "RB_TMR_IF_FIFO_OV",
						"access": "RW1",
						"description": "[translate:FIFO overflow (FIFO is full in capture mode or FIFO is empty in PWM mode) flag. Write 1 to reset]: 1: Has overflowed; 0: Not overflowed.",
						"reset_value": "000b"
					},
					{
						"bit": 3,
						"name": "RB_TMR_IF_DMA_END",
						"access": "RW1",
						"description": "[translate:DMA end. Write 1 to reset]: 1: Has completed; 0: Not completed.",
						"reset_value": "0"
					},
					{
						"bit": 2,
						"name": "RB_TMR_IF_FIFO_HF",
						"access": "RW1",
						"description": "[translate:FIFO used more than half (FIFO>=4 in capture mode or FIFO<4 in PWM mode) flag. Write 1 to reset]: 1: FIFO has been used more than half; 0: FIFO has not been used more than half.",
						"reset_value": "0"
					},
					{
						"bit": 1,
						"name": "RB_TMR_IF_DATA_ACT",
						"access": "RW1",
						"description": "[translate:Data activation (in capture mode, it means every time new data is captured; in PWM mode, it means value triggers the effective level to end) flag. Write 1 to reset]: 1: Data generated/used; 0: Not generated/not used.",
						"reset_value": "0"
					},
					{
						"bit": 0,
						"name": "RB_TMR_IF_CYC_END",
						"access": "RW1",
						"description": "[translate:Cycle end (timeout in capture mode, end of cycle in PWM and timing modes) flag. Write 1 to reset]: 1: Timeout/end of cycle; 0: No timeout/not end.",
						"reset_value": "0"
					}
				]
			},
			"R8_TMR0_FIFO_COUNT": {
				"name": "R8_TMR0_FIFO_COUNT",
				"address": "0x40002007",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": [
					{
						"bits": [7, 4],
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"reset_value": "0x0"
					},
					{
						"bits": [3, 0],
						"name": "R8_TMRx_FIFO_COUNT",
						"access": "RO",
						"description": "Data count in FIFO, the maximum value is 8.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_TMR0_COUNT": {
				"name": "R32_TMR0_COUNT",
				"address": "0x40002008",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": [
					{
						"range": "31:26",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved.",
						"reset_value": "0x0"
					},
					{
						"range": "25:0",
						"name": "R32_TMRx_COUNT",
						"access": "RO",
						"description": "Current count value of counter.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_TMR0_CNT_END": {
				"name": "R32_TMR0_CNT_END",
				"address": "0x4000200C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": [
					{
						"range": "31:26",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"reset_value": "0x00"
					},
					{
						"range": "25:0",
						"name": "R32_TMRx_CNT_END",
						"access": "RW",
						"description": "In timer mode, the number of clocks in a timing cycle; In PWM mode, the total number of clocks in a PWM cycle; Capture the number of timeout clocks in capture mode. Only the lower 26 bits are valid, with a max value of 67108863. In counting mode, final count value - 2 (overflow). Note: Writing to this register clears R32_TMRx_COUNT to 0 automatically.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_TMR0_FIFO": {
				"name": "R32_TMR0_FIFO",
				"address": "0x40002010",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": [
					{
						"range": "31:0",
						"name": "R32_TMRx_FIFO",
						"access": "RO/WO",
						"description": "FIFO data register, only the lower 26 bits are valid.",
						"reset_value": "0x0"
					}
				]
			}
		}
	},

	"TIM1": {
		"info": "TIM1-related registers list",
		"table": "8-2",

		"registers": {
			"R8_TMR1_CTRL_MOD": {
				"name": "R8_TMR1_CTRL_MOD",
				"address": "0x40002400",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_TMR1_CTRL_DMA": {
				"name": "R8_TMR1_CTRL_DMA",
				"address": "0x40002401",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR1_INTER_EN": {
				"name": "R8_TMR1_INTER_EN",
				"address": "0x40002402",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR1_INT_FLAG": {
				"name": "R8_TMR1_INT_FLAG",
				"address": "0x40002406",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR1_FIFO_COUNT": {
				"name": "R8_TMR1_FIFO_COUNT",
				"address": "0x40002407",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": []
			},
			"R32_TMR1_COUNT": {
				"name": "R32_TMR1_COUNT",
				"address": "0x40002408",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR1_CNT_END": {
				"name": "R32_TMR1_CNT_END",
				"address": "0x4000240C",
				"info": "Final count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR1_FIFO": {
				"name": "R32_TMR1_FIFO",
				"address": "0x40002410",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R16_TMR1_DMA_NOW": {
				"name": "R16_TMR1_DMA_NOW",
				"address": "0x40002414",
				"info": "Current buffer address of DMA",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			},
			"R16_TMR1_DMA_BEG": {
				"name": "R16_TMR1_DMA_BEG",
				"address": "0x40002418",
				"info": "Start buffer address of DMA",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			},
			"R16_TMR1_DMA_END": {
				"name": "R16_TMR1_DMA_END",
				"address": "0x4000241C",
				"info": "End buffer address of DMA",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			}
		}
	},

	"TIM2": {
		"info": "TIM2-related registers list",
		"table": "8-3",

		"registers": {
			"R8_TMR2_CTRL_MOD": {
				"name": "R8_TMR2_CTRL_MOD",
				"address": "0x40002800",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_TMR2_CTRL_DMA": {
				"name": "R8_TMR2_CTRL_DMA",
				"address": "0x40002801",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR2_INTER_EN": {
				"name": "R8_TMR2_INTER_EN",
				"address": "0x40002802",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR2_INT_FLAG": {
				"name": "R8_TMR2_INT_FLAG",
				"address": "0x40002806",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR2_FIFO_COUNT": {
				"name": "R8_TMR2_FIFO_COUNT",
				"address": "0x40002807",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": []
			},
			"R32_TMR2_COUNT": {
				"name": "R32_TMR2_COUNT",
				"address": "0x40002808",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR2_CNT_END": {
				"name": "R32_TMR2_CNT_END",
				"address": "0x4000280C",
				"info": "Final count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR2_FIFO": {
				"name": "R32_TMR2_FIFO",
				"address": "0x40002810",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R16_TMR2_DMA_NOW": {
				"name": "R16_TMR2_DMA_NOW",
				"address": "0x40002814",
				"info": "Current buffer address of DMA",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			},
			"R16_TMR2_DMA_BEG": {
				"name": "R16_TMR2_DMA_BEG",
				"address": "0x40002818",
				"info": "Start buffer address of DMA",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			},
			"R16_TMR2_DMA_END": {
				"name": "R16_TMR2_DMA_END",
				"address": "0x4000281C",
				"info": "End buffer address of DMA",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			}
		}
	},

	"TIM3": {
		"info": "TIM3-related registers list",
		"table": "8-4",

		"registers": {
			"R8_TMR3_CTRL_MOD": {
				"name": "R8_TMR3_CTRL_MOD",
				"address": "0x40002C00",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_TMR3_INTER_EN": {
				"name": "R8_TMR3_INTER_EN",
				"address": "0x40002C02",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR3_INT_FLAG": {
				"name": "R8_TMR3_INT_FLAG",
				"address": "0x40002C06",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR3_FIFO_COUNT": {
				"name": "R8_TMR3_FIFO_COUNT",
				"address": "0x40002C07",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": []
			},
			"R32_TMR3_COUNT": {
				"name": "R32_TMR3_COUNT",
				"address": "0x40002C08",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR3_CNT_END": {
				"name": "R32_TMR3_CNT_END",
				"address": "0x40002C0C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR3_FIFO": {
				"name": "R32_TMR3_FIFO",
				"address": "0x40002C10",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			}
		}
	},


	"UART0": {
		"info": "UART0-related registers list",
		"table": "9-1",

		"registers": {
			"R8_UART0_MCR": {
				"name": "R8_UART0_MCR",
				"address": "0x40003000",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_IER": {
				"name": "R8_UART0_IER",
				"address": "0x40003001",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_FCR": {
				"name": "R8_UART0_FCR",
				"address": "0x40003002",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_LCR": {
				"name": "R8_UART0_LCR",
				"address": "0x40003003",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_IIR": {
				"name": "R8_UART0_IIR",
				"address": "0x40003004",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART0_LSR": {
				"name": "R8_UART0_LSR",
				"address": "0x40003005",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART0_MSR": {
				"name": "R8_UART0_MSR",
				"address": "0x40003006",
				"info": "MODEM status register",
				"reset_value": "0xX0",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_MSR_DCD",
						"access": "RO",
						"reset_value": "0",
						"info": "DCD pin status: 1 means DCD is active (low level); 0 means DCD is inactive (high level)."
					},
					{
						"range": "6",
						"name": "RB_MSR_RI",
						"access": "RO",
						"reset_value": "0",
						"info": "RI pin status: 1 means RI is active (low level); 0 means RI is inactive (high level)."
					},
					{
						"range": "5",
						"name": "RB_MSR_DSR",
						"access": "RO",
						"reset_value": "0",
						"info": "DSR pin status: 1 means DSR pin is active (low level); 0 means DSR pin is inactive (high level)."
					},
					{
						"range": "4",
						"name": "RB_MSR_CTS",
						"access": "RO",
						"reset_value": "X",
						"info": "CTS pin status: 1 means CTS pin is active (low level); 0 means CTS pin is inactive (high level)."
					},
					{
						"range": "3",
						"name": "RB_MSR_DCD_CHG",
						"access": "RZ",
						"reset_value": "1",
						"info": "DCD input status change flag: 1 means status has changed; 0 means no change."
					},
					{
						"range": "2",
						"name": "RB_MSR_RI_CHG",
						"access": "RZ",
						"reset_value": "0",
						"info": "RI input status change flag: 1 means status has changed; 0 means no change."
					},
					{
						"range": "1",
						"name": "RB_MSR_DSR_CHG",
						"access": "RZ",
						"reset_value": "0",
						"info": "DSR input status change flag: 1 means status has changed; 0 means no change."
					},
					{
						"range": "0",
						"name": "RB_MSR_CTS_CHG",
						"access": "RZ",
						"reset_value": "0",
						"info": "CTS input status change flag: 1 means status has changed; 0 means no change."
					}
				]
			},
			"R8_UART0_RBR": {
				"name": "R8_UART0_RBR",
				"address": "0x40003008",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_UARTx_RBR",
						"access": "RO",
						"reset_value": "0",
						"info": "Data receive buffer register. If the DATA_RDY bit of LSR is 1, the received data can be read from this register. When FIFO_EN is set to 1, received data from UART shift register (RSR) is first stored in the receiver FIFO and then read out through this register."
					}
				]
			},
			"R8_UART0_THR": {
				"name": "R8_UART0_THR",
				"address": "0x40003008",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_UARTx_THR",
						"access": "WO",
						"reset_value": "XXh",
						"info": "Transmit holding register. Transmitter FIFO included. If FIFO_EN is 1, data written here is first stored in the transmitter FIFO, then shifted out one by one through the transmit shift register TSR."
					}
				]
			},
			"R8_UART0_RFC": {
				"name": "R8_UART0_RFC",
				"address": "0x4000300A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_UARTx_RFC",
						"access": "RO",
						"reset_value": "0",
						"info": "Data count in the current receiver FIFO."
					}
				]
			},
			"R8_UART0_TFC": {
				"name": "R8_UART0_TFC",
				"address": "0x4000300B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_UARTx_TFC",
						"access": "RO",
						"reset_value": "0",
						"info": "Data count in the current transmitter FIFO."
					}
				]
			},
			"R16_UART0_DL": {
				"name": "R16_UART0_DL",
				"address": "0x4000300C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "R16_UARTx_DL",
						"access": "RW",
						"reset_value": "XXXXh",
						"info": "16-bit divisor used to calculate the UART baud rate. The formula is: Divisor = Fuart / 16 / baud_rate, where Fuart is the serial internal reference clock frequency. For example, if Fuart = 1.8432 MHz and baud rate = 9600 bps, then Divisor = 1843200 / 16 / 9600 = 12."
					}
				]
			},
			"R8_UART0_DIV": {
				"name": "R8_UART0_DIV",
				"address": "0x4000300E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_UARTx_DIV",
						"access": "RW",
						"reset_value": "XXh",
						"info": "Used to calculate the UART internal reference clock. The lower 7 bits are valid. Formula: Divisor = Fsys * 2 / UART internal reference clock. Max value is 127."
					}
				]
			},
			"R8_UART0_ADR": {
				"name": "R8_UART0_ADR",
				"address": "0x4000300F",
				"info": "Slave address register",
				"reset_value": "0xFF",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_UART0_ADR",
						"access": "RW",
						"reset_value": "0FFh",
						"info": "Slave address of UART0 during multi-device communication: FFh means not used; other values are valid slave addresses."
					}
				]
			}
		}
	},

	"UART1": {
		"info": "UUART1SART-related registers list",
		"table": "9-2",

		"registers_map": {
			"R8_UARTx_MCR": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_MCR_HALF",
						"access": "RW",
						"reset_value": "0",
						"info": "Half-duplex transceiver mode control (only supported by UART0). 1: Enter half-duplex transceiver mode (transmit with priority, receive when not transmitting). 0: Disable half-duplex mode."
					},
					{
						"range": "6",
						"name": "RB_MCR_TNOW",
						"access": "RW",
						"reset_value": "0",
						"info": "Status enable that DTR pin output is being transmitted (UART0 only). 1: Output transmit status to DTR pin for RS485 control. 0: DTR pin in normal function."
					},
					{
						"range": "5",
						"name": "RB_MCR_AU_FLOW_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "CTS/RTS hardware automatic flow control enable (UART0 only). When set, transmission depends on CTS validity (active low). UART manages RTS automatically based on FIFO fill level."
					},
					{
						"range": "4",
						"name": "RB_MCR_LOOP",
						"access": "RW",
						"reset_value": "0",
						"info": "Internal loopback test mode enable (UART0 only). 1: Enable internal loopback (TXDRXD, RTSCTS, DTRDSR, OUT1RI, OUT2DCD). 0: Disable test mode."
					},
					{
						"range": "3",
						"name": "RB_MCR_OUT2",
						"access": "RW",
						"reset_value": "0",
						"info": "UART interrupt request output control. 1: Enable interrupt request output. 0: Disable."
					},
					{
						"range": "2",
						"name": "RB_MCR_OUT1",
						"access": "RW",
						"reset_value": "0",
						"info": "User-defined MODEM control bit (UART0 only). Not connected to any pin. 1: Set high. 0: Set low."
					},
					{
						"range": "1",
						"name": "RB_MCR_RTS",
						"access": "RW",
						"reset_value": "0",
						"info": "RTS signal output control (UART0 only). 1: RTS active (low). 0: RTS inactive (high)."
					},
					{
						"range": "0",
						"name": "RB_MCR_DTR",
						"access": "RW",
						"reset_value": "0",
						"info": "DTR signal output control (UART0 only). 1: DTR active (low). 0: DTR inactive (high)."
					}
				]
			},
			"R8_UARTx_IER": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_IER_RESET",
						"access": "WZ",
						"reset_value": "0",
						"info": "UART software reset control bit, automatically cleared. 1: Software resets UART; 0: Normal operation."
					},
					{
						"range": "6",
						"name": "RB_IER_TXD_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "UART TXD pin output enable bit. 1: Enable TXD pin output; 0: Disable TXD pin output."
					},
					{
						"range": "5",
						"name": "RB_IER_RTS_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "RTS pin output enable bit (only supported by UART0). 1: Enable output; 0: Disable output."
					},
					{
						"range": "4",
						"name": "RB_IER_DTR_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "DTR pin output enable bit (only supported by UART0). 1: Enable output; 0: Disable output."
					},
					{
						"range": "3",
						"name": "RB_IER_MODEM_CHG",
						"access": "RW",
						"reset_value": "0",
						"info": "Modem input status change interrupt enable bit (only supported by UART0). 1: Enable interrupt; 0: Disable interrupt."
					},
					{
						"range": "2",
						"name": "RB_IER_LINE_STAT",
						"access": "RW",
						"reset_value": "0",
						"info": "Receive line status interrupt enable bit. 1: Enable interrupt; 0: Disable interrupt."
					},
					{
						"range": "1",
						"name": "RB_IER_THR_EMPTY",
						"access": "RW",
						"reset_value": "0",
						"info": "Transmit holding register empty interrupt enable bit. 1: Enable interrupt; 0: Disable interrupt."
					},
					{
						"range": "0",
						"name": "RB_IER_RECV_RDY",
						"access": "RW",
						"reset_value": "0",
						"info": "Receive data available interrupt enable bit. 1: Enable interrupt; 0: Disable interrupt."
					}
				]
			},
			"R8_UARTx_FCR": {
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "RB_FCR_FIFO_TRIG",
						"access": "RW",
						"reset_value": "00b",
						"info": "Trigger level selection for receive FIFO interrupt and hardware flow control. 00: 1 byte; 01: 2 bytes; 10: 4 bytes; 11: 7 bytes. Determines when receive interrupt is triggered and when RTS is deasserted if hardware flow control is enabled."
					},
					{
						"range": "[5:3]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "00b",
						"info": "Reserved bits."
					},
					{
						"range": "2",
						"name": "RB_FCR_TX_FIFO_C",
						"access": "WZ",
						"reset_value": "0",
						"info": "Transmit FIFO data clear bit, automatically cleared. 1: Clear transmitter FIFO (excluding TSR). 0: No effect."
					},
					{
						"range": "1",
						"name": "RB_FCR_RX_FIFO_C",
						"access": "WZ",
						"reset_value": "0",
						"info": "Receive FIFO data clear bit, automatically cleared. 1: Clear receiver FIFO (excluding RSR). 0: No effect."
					},
					{
						"range": "0",
						"name": "RB_FCR_FIFO_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "FIFO enable control. 1: Enable 8-byte FIFO; 0: Disable (16C450 compatible mode with 1-byte buffer). Enabling FIFO is recommended."
					}
				]
			},
			"R8_UARTx_LCR": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_LCR_DLAB",
						"access": "RW",
						"reset_value": "0",
						"info": "UART general purpose bit, user-defined."
					},
					{
						"range": "6",
						"name": "RB_LCR_BREAK_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Force generation of BREAK line interval. 1: Force generate break; 0: Do not generate break."
					},
					{
						"range": "[5:4]",
						"name": "RB_LCR_PAR_MOD",
						"access": "RW",
						"reset_value": "00b",
						"info": "Parity mode selection (valid only if parity enabled): 00: Odd; 01: Even; 10: Mark (set to 1); 11: Space (set to 0)."
					},
					{
						"range": "3",
						"name": "RB_LCR_PAR_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Parity enable bit: 1: Enable parity generation and checking; 0: Disable parity."
					},
					{
						"range": "2",
						"name": "RB_LCR_STOP_BIT",
						"access": "RW",
						"reset_value": "0",
						"info": "Stop bit format: 0: 1 stop bit; 1: 2 stop bits."
					},
					{
						"range": "[1:0]",
						"name": "RB_LCR_WORD_SZ",
						"access": "RW",
						"reset_value": "00b",
						"info": "Word length (data bits) selection: 00: 5 bits; 01: 6 bits; 10: 7 bits; 11: 8 bits."
					}
				]
			},
			"R8_UARTx_IIR": {
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "RB_IIR_FIFO_ID",
						"access": "RO",
						"reset_value": "11",
						"info": "UART FIFO enable status: 11 means FIFO enabled; 00 means FIFO not enabled."
					},
					{
						"range": "[5:4]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "00",
						"info": "Reserved bits."
					},
					{
						"range": "[3:0]",
						"name": "RB_IIR_INT_MASK",
						"access": "RO",
						"reset_value": "0000",
						"info": "Interrupt flag bits identifying the active interrupt source. If RB_IIR_NO_INT is 0, interrupt is pending and source must be checked. See interrupt source details in the datasheet's Table 9-5."
					},
					{
						"range": "0",
						"name": "RB_IIR_NO_INT",
						"access": "RO",
						"reset_value": "1",
						"info": "UART no interrupt flag: 1 means no interrupt pending; 0 means interrupt pending."
					}
				]
			},
			"R8_UARTx_LSR": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_LSR_ERR_RX_FIFO",
						"access": "RO",
						"reset_value": "0",
						"info": "Receive FIFO error flag: 1 indicates at least one parity error (PAR_ERR), frame error (FRAM_ERR), or break error (BREAK_ERR) in the receiver FIFO; 0 indicates no errors in receiver FIFO."
					},
					{
						"range": "6",
						"name": "RB_LSR_TX_ALL_EMP",
						"access": "RO",
						"reset_value": "0",
						"info": "THR (Transmit Holding Register) and TSR (Transmit Shift Register) empty flag: 1 means both are empty; 0 means not empty."
					},
					{
						"range": "5",
						"name": "RB_LSR_TX_FIFO_EMP",
						"access": "RO",
						"reset_value": "1",
						"info": "Transmit FIFO empty flag: 1 means transmit FIFO is empty; 0 means it is not empty."
					},
					{
						"range": "4",
						"name": "RB_LSR_BREAK_ERR",
						"access": "RZ",
						"reset_value": "1",
						"info": "BREAK line interval detection flag: 1 if BREAK is detected; 0 if BREAK is not detected."
					},
					{
						"range": "3",
						"name": "RB_LSR_FRAME_ERR",
						"access": "RZ",
						"reset_value": "0",
						"info": "Data frame error flag: 1 indicates a frame error in the data read from receiver FIFO (no valid stop bit); 0 indicates no frame error."
					},
					{
						"range": "2",
						"name": "RB_LSR_PAR_ERR",
						"access": "RZ",
						"reset_value": "0",
						"info": "Receive data parity error flag: 1 means parity error in data read from receiver FIFO; 0 means parity is correct."
					},
					{
						"range": "1",
						"name": "RB_LSR_OVER_ERR",
						"access": "RZ",
						"reset_value": "0",
						"info": "Receiver FIFO buffer overflow flag: 1 means overflow occurred; 0 means no overflow."
					},
					{
						"range": "0",
						"name": "RB_LSR_DATA_RDY",
						"access": "RO",
						"reset_value": "0",
						"info": "Receiver FIFO data ready flag: 1 means data is available in FIFO; 0 means no data. This bit clears automatically after reading all data in FIFO."
					}
				]
			}
		},

		"registers": {
			"R8_UART1_MCR": {
				"name": "R8_UART1_MCR",
				"address": "0x40003400",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_IER": {
				"name": "R8_UART1_IER",
				"address": "0x40003401",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_FCR": {
				"name": "R8_UART1_FCR",
				"address": "0x40003402",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_LCR": {
				"name": "R8_UART1_LCR",
				"address": "0x40003403",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_IIR": {
				"name": "R8_UART1_IIR",
				"address": "0x40003404",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART1_LSR": {
				"name": "R8_UART1_LSR",
				"address": "0x40003405",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART1_RBR": {
				"name": "R8_UART1_RBR",
				"address": "0x40003408",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART1_THR": {
				"name": "R8_UART1_THR",
				"address": "0x40003408",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART1_RFC": {
				"name": "R8_UART1_RFC",
				"address": "0x4000340A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_TFC": {
				"name": "R8_UART1_TFC",
				"address": "0x4000340B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UART1_DL": {
				"name": "R16_UART1_DL",
				"address": "0x4000340C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART1_DIV": {
				"name": "R8_UART1_DIV",
				"address": "0x4000340E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"UART2": {
		"info": "USART2-related registers list",
		"table": "9-3",

		"registers": {
			"R8_UART2_MCR": {
				"name": "R8_UART2_MCR",
				"address": "0x40003800",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_IER": {
				"name": "R8_UART2_IER",
				"address": "0x40003801",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_FCR": {
				"name": "R8_UART2_FCR",
				"address": "0x40003802",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_LCR": {
				"name": "R8_UART2_LCR",
				"address": "0x40003803",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_IIR": {
				"name": "R8_UART2_IIR",
				"address": "0x40003804",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART2_LSR": {
				"name": "R8_UART2_LSR",
				"address": "0x40003805",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART2_RBR": {
				"name": "R8_UART2_RBR",
				"address": "0x40003808",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART2_THR": {
				"name": "R8_UART2_THR",
				"address": "0x40003808",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART2_RFC": {
				"name": "R8_UART2_RFC",
				"address": "0x4000380A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_TFC": {
				"name": "R8_UART2_TFC",
				"address": "0x4000380B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UART2_DL": {
				"name": "R16_UART2_DL",
				"address": "0x4000380C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART2_DIV": {
				"name": "R8_UART2_DIV",
				"address": "0x4000380E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"UART3": {
		"info": "UART3-related registers list",
		"table": "9-4",

		"registers": {
			"R8_UART3_MCR": {
				"name": "R8_UART3_MCR",
				"address": "0x40003C00",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_IER": {
				"name": "R8_UART3_IER",
				"address": "0x40003C01",
				"info": "Interrupt enabling register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_FCR": {
				"name": "R8_UART3_FCR",
				"address": "0x40003C02",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_LCR": {
				"name": "R8_UART3_LCR",
				"address": "0x40003C03",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_IIR": {
				"name": "R8_UART3_IIR",
				"address": "0x40003C04",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART3_LSR": {
				"name": "R8_UART3_LSR",
				"address": "0x40003C05",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART3_RBR": {
				"name": "R8_UART3_RBR",
				"address": "0x40003C08",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART3_THR": {
				"name": "R8_UART3_THR",
				"address": "0x40003C08",
				"info": "Transmit hold",
				"reset_value": "register",
				"bits_fields": []
			},
			"R8_UART3_RFC": {
				"name": "R8_UART3_RFC",
				"address": "0x40003C0A",
				"info": "Receive FIFO count register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART3_TFC": {
				"name": "R8_UART3_TFC",
				"address": "0x40003C0B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UART3_DL": {
				"name": "R16_UART3_DL",
				"address": "0x40003C0C",
				"info": "Baud rate divisor latch",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_DIV": {
				"name": "R8_UART3_DIV",
				"address": "0xXX",
				"info": "0x40003C0E Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"SPI0": {
		"info": "SPI0-related registers list",
		"table": "10-1",

		"registers_map": {
			"R8_SPIx_CTRL_MOD": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_SPI_MISO_OE",
						"access": "RW",
						"reset_value": "0",
						"info": "MISO pin output enable (can be used at data line switching direction in 2-wire mode): 1: MISO output enabled; 0: MISO output disabled."
					},
					{
						"range": "6",
						"name": "RB_SPI_MOSI_OE",
						"access": "RW",
						"reset_value": "0",
						"info": "MOSI pin output enable: 1: MOSI output enabled; 0: MOSI output disabled."
					},
					{
						"range": "5",
						"name": "RB_SPI_SCK_OE",
						"access": "RW",
						"reset_value": "0",
						"info": "SCK pin output enable: 1: SCK output enabled; 0: SCK output disabled."
					},
					{
						"range": "4",
						"name": "RB_SPI_FIFO_DIR",
						"access": "RW",
						"reset_value": "0",
						"info": "FIFO direction: 1: Input (receive data); 0: Output (transmit data)."
					},
					{
						"range": "3",
						"name": "RB_SPI_SLV_CMD_MOD",
						"access": "RW",
						"reset_value": "0",
						"info": "First byte mode selection in SPI0 slave mode (only supported by SPI0): 1: First byte command mode; 0: Data stream mode."
					},
					{
						"range": "3",
						"name": "RB_SPI_MST_SCK_MOD",
						"access": "RW",
						"reset_value": "0",
						"info": "Clock idle mode selection in master mode: 1: Mode3 (SCK is at high level when idle); 0: Mode0 (SCK is at low level when idle)."
					},
					{
						"range": "2",
						"name": "RB_SPI_2WIRE_MOD",
						"access": "RW",
						"reset_value": "0",
						"info": "2-wire or 3-wire SPI mode selection in slave mode: 1: 2-wire mode/half duplex (SCK/MISO); 0: 3-wire mode/full duplex (SCK/MOSI/MISO)."
					},
					{
						"range": "1",
						"name": "RB_SPI_ALL_CLEAR",
						"access": "RW",
						"reset_value": "0",
						"info": "SPI FIFO/counter/interrupt flag clear: 1: Force to empty and clear; 0: Not clear."
					},
					{
						"range": "0",
						"name": "RB_SPI_MODE_SLAVE",
						"access": "RW",
						"reset_value": "1",
						"info": "SPI0 master/slave mode selection (only supported by SPI0): 1: Slave mode; 0: Master mode."
					}
				]
			},
			"R8_SPIx_CTRL_CFG": {
				"bits_fields": [
					{
						"range": "7",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "6",
						"name": "RB_SPI_MST_DLY_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Input delay enable in master mode: 1: Enable, used for high-speed applications such as SPI clock close to half of Fsys; 0: Disable, regular applications."
					},
					{
						"range": "5",
						"name": "RB_SPI_BIT_ORDER",
						"access": "RW",
						"reset_value": "0",
						"info": "SPI data bit order selection: 1: LSB first; 0: MSB first."
					},
					{
						"range": "4",
						"name": "RB_SPI_AUTO_IF",
						"access": "RW",
						"reset_value": "0",
						"info": "Enable the function of automatically clearing flag RB_SPI_IF_BYTE_END when accessing BUFFER/FIFO: 1: Enable; 0: Disable."
					},
					{
						"range": "3",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "2",
						"name": "RB_SPI_DMA_LOOP",
						"access": "RW",
						"reset_value": "0",
						"info": "DMA address loop enable (only supported by SPI0): 1: Enable address loop; 0: Disable address loop. Auto loops when DMA address reaches end address."
					},
					{
						"range": "1",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "0",
						"name": "RB_SPI_DMA_ENABLE",
						"access": "RW",
						"reset_value": "0",
						"info": "DMA enable (only supported by SPI0): 1: Enable DMA; 0: Disable DMA."
					}
				]
			},
			"R8_SPIx_INTER_EN": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_SPI_IE_FST_BYTE",
						"access": "RW",
						"reset_value": "0",
						"info": "In the first byte command mode of slave mode, first byte interrupt receive enable (only supported by SPI0): 1: Enable receiving the first byte interrupt; 0: Disable."
					},
					{
						"range": "[6:5]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "4",
						"name": "RB_SPI_IE_FIFO_OV",
						"access": "RW",
						"reset_value": "0",
						"info": "FIFO overflow interrupt enable (only supported by SPI0): 1: Interrupt enabled; 0: Interrupt disabled."
					},
					{
						"range": "3",
						"name": "RB_SPI_IE_DMA_END",
						"access": "RW",
						"reset_value": "0",
						"info": "DMA end interrupt enable (only supported by SPI0): 1: Interrupt enabled; 0: Interrupt disabled."
					},
					{
						"range": "2",
						"name": "RB_SPI_IE_FIFO_HF",
						"access": "RW",
						"reset_value": "0",
						"info": "More than half of FIFO used interrupt enable: 1: Interrupt enabled; 0: Interrupt disabled."
					},
					{
						"range": "1",
						"name": "RB_SPI_IE_BYTE_END",
						"access": "RW",
						"reset_value": "0",
						"info": "SPI single byte transmission completion interrupt enable: 1: Interrupt enabled; 0: Interrupt disabled."
					},
					{
						"range": "0",
						"name": "RB_SPI_IE_CNT_END",
						"access": "RW",
						"reset_value": "0",
						"info": "SPI all byte transmission completion interrupt enable: 1: Interrupt enabled; 0: Interrupt disabled."
					}
				]
			},
			"R8_SPIx_CLOCK_DIV": {
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_SPI_CLOCK_DIV",
						"access": "RW",
						"reset_value": "10h",
						"info": "Frequency division factor in master mode, minimum value is 2. SPI clock frequency Fsck = Fsys / frequency division factor."
					}
				]
			},
			"R8_SPIx_SLAVE_PRE": {
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_SPI0_SLAVE_PRE",
						"access": "RW",
						"reset_value": "10h",
						"info": "Preset data first returned in slave mode. Used to receive the returned data after first byte of data."
					}
				]
			},
			"R8_SPIx_BUFFER": {
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_SPIx_BUFFER",
						"access": "RW",
						"reset_value": "XXh",
						"info": "SPI data transmit and receive buffer."
					}
				]
			},
			"R8_SPIx_RUN_FLAG": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_SPI_SLV_SELECT",
						"access": "RO",
						"reset_value": "0",
						"info": "Chip select status in slave mode (only supported by SPI0): 1 means being selected; 0 means no chip selected."
					},
					{
						"range": "6",
						"name": "RB_SPI_SLV_CS_LOAD",
						"access": "RO",
						"reset_value": "0",
						"info": "First loading status after chip select in slave mode (only supported by SPI0): 1 means loading R8_SPI0_SLAVE_PRE; 0 means not yet loaded or loading completed."
					},
					{
						"range": "5",
						"name": "RB_SPI_FIFO_READY",
						"access": "RO",
						"reset_value": "0",
						"info": "FIFO ready status: 1 means FIFO is ready (R16_SPIx_TOTAL_CNT is not 0, and FIFO is not full when receiving or not empty when transmitting); 0 means FIFO is not ready."
					},
					{
						"range": "4",
						"name": "RB_SPI_SLV_CMD_ACT",
						"access": "RO",
						"reset_value": "0",
						"info": "Command received completion status in slave mode (only supported by SPI0): 1 means the just exchanged data is the first byte; 0 means first byte not exchanged or not the first byte."
					},
					{
						"range": "[3:0]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0000",
						"info": "Reserved."
					}
				]
			},
			"R8_SPIx_INT_FLAG": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_SPI_IF_FST_BYTE",
						"access": "RW1",
						"reset_value": "0",
						"info": "[translate:First byte received flag in slave mode (only supported by SPI0): 1: The first byte has been received; 0: The first byte is not received.]"
					},
					{
						"range": "6",
						"name": "RB_SPI_FREE",
						"access": "RO",
						"reset_value": "0",
						"info": "[translate:Current SPI free: 1: Free; 0: Not free.]"
					},
					{
						"range": "5",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "1",
						"info": "Reserved"
					},
					{
						"range": "4",
						"name": "RB_SPI_IF_FIFO_OV",
						"access": "RW1",
						"reset_value": "0",
						"info": "[translate:FIFO overflow (FIFO is full when receiving or FIFO is empty when transmitting) flag. Write 1 to reset: 1: Overflow; 0: Not overflow.]"
					},
					{
						"range": "3",
						"name": "RB_SPI_IF_DMA_END",
						"access": "RW1",
						"reset_value": "0",
						"info": "[translate:DMA end flag (only supported by SPI0). Write 1 to reset: 1: End; 0: Not end.]"
					},
					{
						"range": "2",
						"name": "RB_SPI_IF_FIFO_HF",
						"access": "RW1",
						"reset_value": "X",
						"info": "[translate:More than half of FIFO used (FIFO>=4 when receiving or FIFO<4 when transmitting) flag. Write 1 to reset: 1: More than half of FIFO has been used; 0: FIFO has been used not more than half.]"
					},
					{
						"range": "1",
						"name": "RB_SPI_IF_BYTE_END",
						"access": "RW1",
						"reset_value": "0",
						"info": "[translate:SPI single byte transfer end flag. Write 1 to reset: 1: End; 0: Not end.]"
					},
					{
						"range": "0",
						"name": "RB_SPI_IF_CNT_END",
						"access": "RW1",
						"reset_value": "0",
						"info": "[translate:SPI all byte transfer end flag. Write 1 to reset: 1: All byte transfer ends; 0: All byte transfer not end.]"
					}
				]
			},
			"R8_SPIx_FIFO_COUNT": {
				"bits_fields": [
					{
						"range": "[7:4]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "[3:0]",
						"name": "R8_SPIx_FIFO_COUNT",
						"access": "RW",
						"reset_value": "0x0",
						"info": "Current byte count in FIFO."
					}
				]
			},
			"R16_SPIx_TOTAL_CNT": {
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "R16_SPIx_TOTAL_CNT",
						"access": "RW",
						"reset_value": "0",
						"info": "Total number of bytes of SPI data transceiver in master mode, with lower 12 bits valid. Maximum of 4095 bytes can be received/transmitted at a time using DMA. Not supported in slave mode."
					}
				]
			},
			"R8_SPIx_FIFO": {
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_SPIx_FIFO",
						"access": "RO/WO",
						"reset_value": "XXh",
						"info": "Data FIFO register for SPI data transmission and reception."
					}
				]
			},
			"R8_SPIx_FIFO_COUNT1": {
				"bits_fields": [
					{
						"range": "[7:4]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "[3:0]",
						"name": "R8_SPI0_FIFO_COUNT1",
						"access": "RW",
						"reset_value": "0x0",
						"info": "Current byte count in FIFO. Same as R8_SPIx_FIFO_COUNT."
					}
				]
			}
		},

		"registers": {
			"R8_SPI0_CTRL_MOD": {
				"name": "R8_SPI0_CTRL_MOD",
				"address": "0x40004000",
				"info": "SPI0 mode control registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_CTRL_CFG": {
				"name": "R8_SPI0_CTRL_CFG",
				"address": "0x40004001",
				"info": "SPI0 configuration registe",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_SPI0_INTER_EN": {
				"name": "R8_SPI0_INTER_EN",
				"address": "0x40004002",
				"info": "SPI0 interrupt enable registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_CLOCK_DIV": {
				"name": "R8_SPI0_CLOCK_DIV",
				"address": "0x40004003",
				"info": "SPI0 clock divider register in master mode]",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_SLAVE_PRE": {
				"name": "R8_SPI0_SLAVE_PRE",
				"address": "0x40004003",
				"info": "SPI0 preset data register in slave mode]",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_BUFFER": {
				"name": "R8_SPI0_BUFFER",
				"address": "0x40004004",
				"info": "SPI0 data buffe",
				"reset_value": "0x10",
				"bits_fields": []
			},
			"R8_SPI0_RUN_FLAG": {
				"name": "R8_SPI0_RUN_FLAG",
				"address": "0x40004005",
				"info": "SPI0 working status registe",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_SPI0_INT_FLAG": {
				"name": "R8_SPI0_INT_FLAG",
				"address": "0x40004006",
				"info": "SPI0 interrupt flag registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_FIFO_COUNT": {
				"name": "R8_SPI0_FIFO_COUNT",
				"address": "0x40004007",
				"info": "SPI0 transceiver FIFO count registe",
				"reset_value": "0x40",
				"bits_fields": []
			},
			"R16_SPI0_TOTAL_CNT": {
				"name": "R16_SPI0_TOTAL_CNT",
				"address": "0x4000400C",
				"info": "SPI0 transceiver data total length registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_FIFO": {
				"name": "R8_SPI0_FIFO",
				"address": "0x40004010",
				"info": "SPI0 data FIFO registe",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R8_SPI0_FIFO_COUNT1": {
				"name": "R8_SPI0_FIFO_COUNT1",
				"address": "0x40004013",
				"info": "SPI0 transceiver FIFO count registe",
				"reset_value": "0xXX"
			},
			"R16_SPI0_DMA_NOW": {
				"name": "R16_SPI0_DMA_NOW",
				"address": "0x40004014",
				"info": "Current address of SPI0 DMA buffe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "R16_SPI0_DMA_NOW",
						"access": "RW",
						"reset_value": "XXXXh",
						"info": "Current address of DMA data buffer for SPI0. Can be used to calculate the number of conversions using the formula COUNT = SPI0_DMA_NOW - SPI0_DMA_BEG."
					}
				]
			},
			"R16_SPI0_DMA_BEG": {
				"name": "R16_SPI0_DMA_BEG",
				"address": "0x40004018",
				"info": "Start address of SPI0 DMA buffe",
				"reset_value": "0xXXXX",
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "R16_SPI0_DMA_BEG",
						"access": "RW",
						"reset_value": "XXXXh",
						"info": "Start address of DMA data buffer for SPI0, only the lower 15 bits are valid."
					}
				]
			},
			"R16_SPI0_DMA_END": {
				"name": "R16_SPI0_DMA_END",
				"address": "0x4000401C",
				"info": "End address of SPI0 DMA buffe",
				"reset_value": "0xXXXX",
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "R16_SPI0_DMA_END",
						"access": "RW",
						"reset_value": "XXXXh",
						"info": "End address of DMA data buffer for SPI0 (not included), only the lower 15 bits are valid."
					}
				]
			}
		}
	},

	"SPI1": {
		"info": "SPI1-related registers list",
		"table": "10-2",

		"registers": {
			"R8_SPI1_CTRL_MOD": {
				"name": "R8_SPI1_CTRL_MOD",
				"address": "0x40004400",
				"info": "SPI1 mode control registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI1_CTRL_CFG": {
				"name": "R8_SPI1_CTRL_CFG",
				"address": "0x40004401",
				"info": "SPI1 configuration registe",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_SPI1_INTER_EN": {
				"name": "R8_SPI1_INTER_EN",
				"address": "0x40004402",
				"info": "SPI1 interrupt enable registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI1_CLOCK_DIV": {
				"name": "R8_SPI1_CLOCK_DIV",
				"address": "0x40004403",
				"info": "SPI1 clock frequency division register in master mode]",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI1_BUFFER": {
				"name": "R8_SPI1_BUFFER",
				"address": "0x40004404",
				"info": "SPI1 data buffe",
				"reset_value": "0x10",
				"bits_fields": []
			},
			"R8_SPI1_RUN_FLAG": {
				"name": "R8_SPI1_RUN_FLAG",
				"address": "0x40004405",
				"info": "SPI1 working status registe",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_SPI1_INT_FLAG": {
				"name": "R8_SPI1_INT_FLAG",
				"address": "0x40004406",
				"info": "SPI1 interrupt flag registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI1_FIFO_COUNT": {
				"name": "R8_SPI1_FIFO_COUNT",
				"address": "0x40004407",
				"info": "SPI1 transceiver FIFO count registe",
				"reset_value": "0x40",
				"bits_fields": []
			},
			"R16_SPI1_TOTAL_CNT": {
				"name": "R16_SPI1_TOTAL_CNT",
				"address": "0x4000440C",
				"info": "SPI1 receive/transmit data total length registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI1_FIFO": {
				"name": "R8_SPI1_FIFO",
				"address": "0x40004410",
				"info": "SPI1 data FIFO registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI1_FIFO_COUNT1": {
				"name": "R8_SPI1_FIFO_COUNT1",
				"address": "0x40004413",
				"info": "SPI1 transceiver FIFO count registe",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"PWM": {
		"info": "PWM-related registers list",
		"table": "11-1",

		"registers": {
			"R8_PWM_OUT_EN": {
				"name": "R8_PWM_OUT_EN",
				"address": "0x40005000",
				"info": "PWMx output enable register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_PWM11_OUT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM11 output enable: 1 means enabled; 0 means disabled."
					},
					{
						"range": "6",
						"name": "RB_PWM10_OUT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM10 output enable: 1 means enabled; 0 means disabled."
					},
					{
						"range": "5",
						"name": "RB_PWM9_OUT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM9 output enable: 1 means enabled; 0 means disabled."
					},
					{
						"range": "4",
						"name": "RB_PWM8_OUT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM8 output enable: 1 means enabled; 0 means disabled."
					},
					{
						"range": "3",
						"name": "RB_PWM7_OUT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM7 output enable: 1 means enabled; 0 means disabled."
					},
					{
						"range": "2",
						"name": "RB_PWM6_OUT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM6 output enable: 1 means enabled; 0 means disabled."
					},
					{
						"range": "1",
						"name": "RB_PWM5_OUT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM5 output enable: 1 means enabled; 0 means disabled."
					},
					{
						"range": "0",
						"name": "RB_PWM4_OUT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM4 output enable: 1 means enabled; 0 means disabled."
					}
				]
			},
			"R8_PWM_POLAR": {
				"name": "R8_PWM_POLAR",
				"address": "0x40005001",
				"info": "PWMx output polarity configuration register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_PWM11_POLAR",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM11 output polarity control: 1 means default at high level, active low; 0 means default at low level, active high."
					},
					{
						"range": "6",
						"name": "RB_PWM10_POLAR",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM10 output polarity control: 1 means default at high level, active low; 0 means default at low level, active high."
					},
					{
						"range": "5",
						"name": "RB_PWM9_POLAR",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM9 output polarity control: 1 means default at high level, active low; 0 means default at low level, active high."
					},
					{
						"range": "4",
						"name": "RB_PWM8_POLAR",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM8 output polarity control: 1 means default at high level, active low; 0 means default at low level, active high."
					},
					{
						"range": "3",
						"name": "RB_PWM7_POLAR",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM7 output polarity control: 1 means default at high level, active low; 0 means default at low level, active high."
					},
					{
						"range": "2",
						"name": "RB_PWM6_POLAR",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM6 output polarity control: 1 means default at high level, active low; 0 means default at low level, active high."
					},
					{
						"range": "1",
						"name": "RB_PWM5_POLAR",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM5 output polarity control: 1 means default at high level, active low; 0 means default at low level, active high."
					},
					{
						"range": "0",
						"name": "RB_PWM4_POLAR",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM4 output polarity control: 1 means default at high level, active low; 0 means default at low level, active high."
					}
				]
			},
			"R8_PWM_CONFIG": {
				"name": "R8_PWM_CONFIG",
				"address": "0x40005002",
				"info": "PWMx configuration control register",
				"reset_value": "0x0X",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_PWM10_11_STAG_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM10/11 interleaved output enable: 1 means interleaved output; 0 means independent output."
					},
					{
						"range": "6",
						"name": "RB_PWM8_9_STAG_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM8/9 interleaved output enable: 1 means interleaved output; 0 means independent output."
					},
					{
						"range": "5",
						"name": "RB_PWM6_7_STAG_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM6/7 interleaved output enable: 1 means interleaved output; 0 means independent output."
					},
					{
						"range": "4",
						"name": "RB_PWM4_5_STAG_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM4/5 interleaved output enable: 1 means interleaved output; 0 means independent output."
					},
					{
						"range": "[3:2]",
						"name": "RB_PWM_CYC_MOD",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM data width selection: 00 means 8-bit width; 01 means 7-bit width; 10 means 6-bit width; 11 means 5-bit width."
					},
					{
						"range": "1",
						"name": "RB_PWM_STAG_ST",
						"access": "RO",
						"reset_value": "00",
						"info": "PWM interleave flag: 1 means PWM5/7/9/11 allowed to output; 0 means PWM4/6/8/10 allowed to output."
					},
					{
						"range": "0",
						"name": "RB_PWM_CYCLE_SEL",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM period selection: 0 means 8/7/6-bit data width corresponding to 256/128/64 clock cycles; 1 means 8/7/6-bit data width corresponding to 255/127/63 clock cycles. The 16-bit data width corresponds to clock cycles controlled by R32_PWM_REG_CYCLE."
					}
				]
			},
			"R8_PWM_CLOCK_DIV": {
				"name": "R8_PWM_CLOCK_DIV",
				"address": "0x40005003",
				"info": "PWMx clock divider register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_PWM_CLOCK_DIV",
						"access": "RW",
						"reset_value": "0",
						"info": "PWM reference clock frequency division factor. PWM frequency Fpwm = system clock frequency Fsys divided by R8_PWM_CLOCK_DIV."
					}
				]
			},
			"R32_PWM4_7_DATA": {
				"name": "R32_PWM4_7_DATA",
				"address": "0x40005004",
				"info": "PWM4/5/6/7 data hold register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": [
					{
						"range": "[31:24]",
						"name": "R8_PWM7_DATA",
						"access": "RW",
						"reset_value": "XXb",
						"info": "PWM7 data hold register."
					},
					{
						"range": "[23:16]",
						"name": "R8_PWM6_DATA",
						"access": "RW",
						"reset_value": "XXb",
						"info": "PWM6 data hold register."
					},
					{
						"range": "[15:8]",
						"name": "R8_PWM5_DATA",
						"access": "RW",
						"reset_value": "XXb",
						"info": "PWM5 data hold register."
					},
					{
						"range": "[7:0]",
						"name": "R8_PWM4_DATA",
						"access": "RW",
						"reset_value": "XXb",
						"info": "PWM4 data hold register."
					},
					{
						"range": "[31:16]",
						"name": "R16_PWM5_DATA",
						"access": "RW",
						"reset_value": "0xXX",
						"info": "PWM5 data hold register (16-bit width)."
					},
					{
						"range": "[15:0]",
						"name": "R16_PWM4_DATA",
						"access": "RW",
						"reset_value": "0xXX",
						"info": "PWM4 data hold register (16-bit width)."
					}
				]
			},
			"R8_PWM4_DATA": {
				"name": "R8_PWM4_DATA",
				"address": "0x40005004",
				"info": "PWM4 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM5_DATA": {
				"name": "R8_PWM5_DATA",
				"address": "0x40005005",
				"info": "PWM5 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM6_DATA": {
				"name": "R8_PWM6_DATA",
				"address": "0x40005006",
				"info": "PWM6 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM7_DATA": {
				"name": "R8_PWM7_DATA",
				"address": "0x40005007",
				"info": "PWM7 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R32_PWM8_11_DATA": {
				"name": "R32_PWM8_11_DATA",
				"address": "0x40005008",
				"info": "PWM8/9/10/11 data hold register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": [
					{
						"name": "R8_PWM11_DATA",
						"range": "[31:24]",
						"access": "RW",
						"reset_value": "XXb",
						"description": "PWM11 data hold register."
					},
					{
						"name": "R8_PWM10_DATA",
						"range": "[23:16]",
						"access": "RW",
						"reset_value": "XXb",
						"description": "PWM10 data hold register."
					},
					{
						"name": "R8_PWM9_DATA",
						"range": "[15:8]",
						"access": "RW",
						"reset_value": "XXb",
						"description": "PWM9 data hold register."
					},
					{
						"name": "R8_PWM8_DATA",
						"range": "[7:0]",
						"access": "RW",
						"reset_value": "XXb",
						"description": "PWM8 data hold register."
					},
					{
						"name": "R16_PWM7_DATA",
						"range": "[31:16]",
						"access": "RW",
						"reset_value": "0xXX",
						"description": "PWM7 data hold register (16-bit width)."
					},
					{
						"name": "R16_PWM6_DATA",
						"range": "[15:0]",
						"access": "RW",
						"reset_value": "0xXX",
						"description": "PWM6 data hold register (16-bit width)."
					}
				]
			},
			"R8_PWM8_DATA": {
				"name": "R8_PWM8_DATA",
				"address": "0x40005008",
				"info": "PWM8 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM9_DATA": {
				"name": "R8_PWM9_DATA",
				"address": "0x40005009",
				"info": "PWM9 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM10_DATA": {
				"name": "R8_PWM10_DATA",
				"address": "0x4000500A",
				"info": "PWM10 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM11_DATA": {
				"name": "R8_PWM11_DATA",
				"address": "0x4000500B",
				"info": "PWM11 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM_INT_CTRL": {
				"name": "R8_PWM_INT_CTRL",
				"address": "0x4000500C",
				"info": "PWMx interrupt control and status register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_PWM_REG_DATA8": {
				"name": "R32_PWM_REG_DATA8",
				"address": "0x40005010",
				"info": "PWM8/9 data register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": [
					{
						"name": "R16_PWM9_REG_DATA",
						"range": "[31:16]",
						"access": "RW",
						"reset_value": "0xXXXX",
						"description": "[translate:16-bit bit data of PWM9 channel.]"
					},
					{
						"name": "R16_PWM8_REG_DATA",
						"range": "[15:0]",
						"access": "RW",
						"reset_value": "0xXXXX",
						"description": "[translate:16-bit bit data of PWM8 channel.]"
					}
				]
			},
			"R32_PWM_REG_CYCLE": {
				"name": "R32_PWM_REG_CYCLE",
				"address": "0x40005014",
				"info": "PWM cycle count end register",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"name": "Reserved",
						"range": "[31:16]",
						"access": "RO",
						"reset_value": "0x0000",
						"description": "[translate:Reserved]"
					},
					{
						"name": "RB_PWM_CYC_VALUE",
						"range": "[15:0]",
						"access": "RW",
						"reset_value": "XXXXh",
						"description": "[translate:PWM clock period at 16 data width.]"
					}
				]
			}
		}
	},

	"I2C": {
		"info": "I2C-related registers list",
		"table": "12-1",

		"registers": {
			"R16_I2C_CTRL1": {
				"name": "R16_I2C_CTRL1",
				"address": "0x40004800",
				"info": "I2C control register 1]",
				"reset_value": "0x0002",
				"bits_fields": [
					{
						"name": "SWRST",
						"range": "15",
						"access": "RW",
						"reset_value": "0",
						"description": "Software reset. When user codes set this bit, I2C is reset. Before reset, make sure that IIC lines are released and the bus is idle."
					},
					{
						"name": "Reserved",
						"range": "14",
						"access": "RO",
						"reset_value": "0",
						"description": "This bit can reset I2C when no Stop condition is detected on the bus but the busy bit is 1."
					},
					{
						"name": "ALERT",
						"range": "13",
						"access": "RW",
						"reset_value": "0",
						"description": "SMBus alert. This bit can be set or cleared by user codes. After the PE bit is set, this bit can be cleared by hardware. 1: Drive SMBusALERT pin low, response address header followed by ACK; 0: Release SMBusALERT pin high, response address header followed by NACK."
					},
					{
						"name": "PEC",
						"range": "12",
						"access": "RW",
						"reset_value": "0",
						"description": "Data packet error checking enable, it is set to enable data packet error checking detection. This bit can be set or cleared by user codes. After PEC is transmitted, or when a Start or Stop condition is generated, or when the PE bit is cleared to 0, this bit is cleared by hardware. 1: PEC; 0: No PEC. Note: PEC is corrupted when an arbitration is lost."
					},
					{
						"name": "POS",
						"range": "11",
						"access": "RW",
						"reset_value": "0",
						"description": "ACK/PEC position. This bit can be set or cleared by user codes. Or this bit can be cleared by hardware after PE is cleared. 1: The ACK bit controls ACK/NAK of the next byte that is received in the shift register. The next byte that is received in PEC shift register is a PEC; 0: The ACK bit controls ACK/NAK of the current byte being received in the shift register. The PEC bits indicates that current byte in the shift register is a PEC."
					},
					{
						"name": "ACK",
						"range": "10",
						"access": "RW",
						"reset_value": "0",
						"description": "Acknowledge enable. This bit can be set or cleared by user codes. Or this bit can be cleared by hardware after PE is set. 1: Acknowledge returned after a byte is received; 0: No acknowledge."
					},
					{
						"name": "STOP",
						"range": "9",
						"access": "RW",
						"reset_value": "0",
						"description": "Stop condition generation. This bit can be set or cleared by user codes. Or this bit can be cleared by hardware when a Stop condition is detected. Or this bit can be set by hardware when a timeout error is detected. In master mode: 1: A Stop condition is generated during current byte transmission or after current Start condition is sent; 0: No Stop condition generated. In slave mode: 1: Release SCL and SDA after current byte transmission; 0: No Stop condition generated."
					},
					{
						"name": "START",
						"range": "8",
						"access": "RW",
						"reset_value": "0",
						"description": "Start condition generation. This bit can be set or cleared by user codes. Or this bit can be cleared by hardware when a Start condition is sent or PE is cleared. In master mode: 1: Repeated Start condition generation; 0: No Start condition generation. In slave mode: 1: A Start condition is generated when the bus is idle; 0: No Start condition generated."
					},
					{
						"name": "NOSTRETCH",
						"range": "7",
						"access": "RW",
						"reset_value": "0",
						"description": "Clock stretching disable. This bit can be used to disable clock stretching when ADDB or BTF flag is set, until it is cleared by software. 1: Disable clock stretching; 0: Enable clock stretching."
					},
					{
						"name": "ENGC",
						"range": "6",
						"access": "RW",
						"reset_value": "0",
						"description": "General call enable. This can be set to enable general call. Response general address 00h."
					},
					{
						"name": "ENPEC",
						"range": "5",
						"access": "RW",
						"reset_value": "0",
						"description": "PEC enable. This bit can be set to enable PEC calculation."
					},
					{
						"name": "ENARP",
						"range": "4",
						"access": "RW",
						"reset_value": "0",
						"description": "ARP enable. This bit can be set to enable ARP. If SMBTYPE=0, use default SMBus device address; If SMBTYPE=1, use SMBus host address."
					},
					{
						"name": "SMBTYPE",
						"range": "3",
						"access": "RW",
						"reset_value": "0",
						"description": "SMBus device type. 1: SMBus host; 0: SMBus device."
					},
					{
						"name": "Reserved",
						"range": "2",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "SMBUS",
						"range": "1",
						"access": "RW",
						"reset_value": "0",
						"description": "SMBus mode selection: 1: SMBus mode; 0: I2C mode."
					},
					{
						"name": "PE",
						"range": "0",
						"access": "RW",
						"reset_value": "0",
						"description": "I2C peripheral enable. 1: I2C enabled; 0: I2C disabled."
					}
				]
			},
			"R16_I2C_CTRL2": {
				"name": "R16_I2C_CTRL2",
				"address": "0x40004804",
				"info": "I2C control register 2]",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "Reserved",
						"range": "[15:11]",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "ITBUFEN",
						"range": "10",
						"access": "RW",
						"reset_value": "0",
						"description": "Buffer interrupt enable. 1: When TxE or RxEN is set, event interrupt is generated; 0: no interrupt is generated."
					},
					{
						"name": "ITEVTEN",
						"range": "9",
						"access": "RW",
						"reset_value": "0",
						"description": "Event interrupt enable. Interrupt is generated for events: SB=1 (Master); ADDR=1 (Master/Slave); ADDR10=1 (Master); STOPF=1 (Slave); BTF=1 without TxE or RxEN event; TxE=1 or RxNE=1 if ITBUFEN=1."
					},
					{
						"name": "ITERREN",
						"range": "8",
						"access": "RW",
						"reset_value": "0",
						"description": "Error interrupt enable. Interrupt generated on BERR=1; ARLO=1; AF=1; OVR=1; PECERR=1; TIMEOUT=1; SMBAlert=1."
					},
					{
						"name": "Reserved",
						"range": "[7:6]",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "FREQ",
						"range": "[5:0]",
						"access": "RW",
						"reset_value": "0",
						"description": "I2C clock frequency. Set between 2~36 MHz. Must be between 000010b and 100100b. Recommended minimum 2 MHz for standard mode and 4 MHz for fast mode."
					}
				]
			},
			"R16_I2C_OADDR1": {
				"name": "R16_I2C_OADDR1",
				"address": "0x40004808",
				"info": "I2C address register 1]",
				"reset_value": "0x40004808",
				"bits_fields": [
					{
						"name": "ADDMODE",
						"range": "15",
						"access": "RW",
						"reset_value": "0",
						"description": "Addressing mode. 1: 10-bit slave address (7-bit address not acknowledged); 0: 7-bit slave address (10-bit address not acknowledged)."
					},
					{
						"name": "Reserved",
						"range": "14:10",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "ADD9_8",
						"range": "9:8",
						"access": "RW",
						"reset_value": "0",
						"description": "Bus address bits 9 and 8 used when 10-bit addressing mode is selected. Ignored in 7-bit addressing mode."
					},
					{
						"name": "ADD7_1",
						"range": "7:1",
						"access": "RW",
						"reset_value": "0",
						"description": "Bus address bits 7 to 1."
					},
					{
						"name": "ADD0",
						"range": "0",
						"access": "RW",
						"reset_value": "0",
						"description": "Bus address bit 0 when using 10-bit addressing mode. Ignored in 7-bit addressing mode."
					}
				]
			},
			"R16_I2C_OADDR2": {
				"name": "R16_I2C_OADDR2",
				"address": "0x4000480C",
				"info": "I2C address register 2]",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "Reserved",
						"range": "[15:11]",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "ADD2",
						"range": "[7:1]",
						"access": "RW",
						"reset_value": "0x00",
						"description": "Bus address bits 7 to 1 in dual addressing mode."
					},
					{
						"name": "ENDUAL",
						"range": "0",
						"access": "RW",
						"reset_value": "0",
						"description": "Dual addressing mode enable bit. Set to enable recognition of ADD2 address."
					}
				]
			},
			"R16_I2C_DATAR": {
				"name": "R16_I2C_DATAR",
				"address": "0x40004810",
				"info": "I2C data registe",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "DATAR",
						"range": "[15:8]",
						"access": "RW",
						"reset_value": "00h",
						"description": "Data register. It can be used to store the received data or store the data to be sent to the bus."
					}
				]
			},
			"R16_I2C_STAR1": {
				"name": "R16_I2C_STAR1",
				"address": "0x40004814",
				"info": "I2C status register 1]",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "SMBALERT",
						"range": "15",
						"access": "RW",
						"reset_value": "0",
						"description": "SMBus alert. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. In SMBus host mode: 1 means SMBus alert occurs; 0 means no SMBus alert. In SMBus slave mode: 1 means SMBAlert response address header to SMBAlert LOW received; 0 means no SMBAlert response address header received."
					},
					{
						"name": "TIMEOUT",
						"range": "14",
						"access": "RW",
						"reset_value": "0",
						"description": "Timeout or Tlow error flag. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1 means SCL remained LOW for 25ms, or master low extend time more than 10ms, or slave low extend time more than 25ms; 0 means no timeout error. Note: When this bit is set in slave mode, slave resets communication, lines are released by hardware. When this bit is set in host mode, a Stop condition is sent by hardware."
					},
					{
						"name": "Reserved",
						"range": "13",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "PECERR",
						"range": "12",
						"access": "RW",
						"reset_value": "0",
						"description": "PEC error flag in reception. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1 means PEC error, NAK returned after PEC is received; 0 means no PEC error."
					},
					{
						"name": "OVR",
						"range": "11",
						"access": "RW",
						"reset_value": "0",
						"description": "Overrun/Underrun flag. 1 means overrun/underrun: If NOSTRETCH=1, when a new byte is received in reception and data register has not been read, the new received byte is lost. In transmission, when no new data is written into data register, the same byte is sent twice; 0 means no overrun/underrun."
					},
					{
						"name": "AF",
						"range": "10",
						"access": "RW",
						"reset_value": "0",
						"description": "Acknowledge failure flag. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1 means acknowledge failure; 0 means no acknowledge failure."
					},
					{
						"name": "ARLO",
						"range": "9",
						"access": "RW",
						"reset_value": "0",
						"description": "Arbitration lost flag. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1 means arbitration lost detected, the interface loses control of the bus; 0 means arbitration is normal."
					},
					{
						"name": "BERR",
						"range": "8",
						"access": "RW",
						"reset_value": "0",
						"description": "Bus error flag. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1 means start/stop condition error; 0 means normal."
					},
					{
						"name": "TxE",
						"range": "7",
						"access": "RO",
						"reset_value": "1",
						"description": "Data register empty flag. It can be cleared by writing data to the data register, or cleared by hardware after a Start/Stop condition is generated or when PE is 0. 1 means data register empty in transmission."
					},
					{
						"name": "RxNE",
						"range": "6",
						"access": "RO",
						"reset_value": "0",
						"description": "Data register not empty flag. It can be cleared by reading/writing data to the data register, or cleared by hardware when PE is 0. 1 means data register not empty in reception; 0 means normal."
					},
					{
						"name": "Reserved",
						"range": "5",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "STOPF",
						"range": "4",
						"access": "RO",
						"reset_value": "0",
						"description": "Stop condition flag. It can be cleared by a write operation to control register 1 after user reads status register 1, or cleared by hardware when PE is 0. 1 means slave detects a Stop condition on the bus after an acknowledge; 0 means no Stop condition detected."
					},
					{
						"name": "ADD10",
						"range": "3",
						"access": "RO",
						"reset_value": "0",
						"description": "10-bit address header sent flag. It can be cleared by write operation to control register 1 after user reads status register 1, or cleared by hardware when PE is 0. 1 means in 10-bit addressing mode, slave has sent first address byte; 0 means none."
					},
					{
						"name": "BTF",
						"range": "2",
						"access": "RO",
						"reset_value": "0",
						"description": "Byte transmission finished flag. It can be cleared by read/write operation to the data register after user reads status register 1. In transmission, it can be cleared by hardware after a Start/Stop condition is generated or when PE is 0. 1 means byte transmission finished."
					},
					{
						"name": "ADDR",
						"range": "1",
						"access": "RW",
						"reset_value": "0",
						"description": "Address sent/matched flag. It can be cleared by read operation to status register 2 after user reads status register 1, or cleared by hardware when PE is 0. In master mode: 1 means address transmission finished: in 10-bit mode, bit set after ACK of second address byte; in 7-bit mode, bit set after ACK of byte received; 0 means address transmission not finished. In slave mode: 1 means received address matched; 0 means start bit not sent."
					},
					{
						"name": "SB",
						"range": "0",
						"access": "RO",
						"reset_value": "0",
						"description": "Start bit sent flag. It can be cleared by write operation to data register after user reads status register 1, or cleared by hardware when PE is 0. 1 means start bit sent; 0 means start bit not sent."
					}
				]
			},
			"R16_I2C_STAR2": {
				"name": "R16_I2C_STAR2",
				"address": "0x40004818",
				"info": "I2C status register 2]",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "PEC",
						"range": "[15:8]",
						"access": "RO",
						"reset_value": "0",
						"description": "Packet error checking register. When PEC is enabled (ENPEC is set), this register stores the value of PEC."
					},
					{
						"name": "DUALF",
						"range": "7",
						"access": "RO",
						"reset_value": "00h",
						"description": "Dual flag. It can be cleared by hardware when a Stop/Start bit is generated or when PE=0. 1 means received address matched with OADDR2; 0 means received address matched with OADDR1."
					},
					{
						"name": "SMBHOST",
						"range": "6",
						"access": "RO",
						"reset_value": "0",
						"description": "SMBus host header flag. It can be cleared by hardware when a Stop/Start bit is generated or when PE=0. 1 means when SMBTYPE=1 and ENARP=1, SMBus host address received; 0 means SMBus host address not received."
					},
					{
						"name": "SMBDEFAULT",
						"range": "5",
						"access": "RO",
						"reset_value": "0",
						"description": "SMBus device default address flag. It can be cleared by hardware when a Stop/Start bit is generated or when PE=0. 1 means when ENARP=1, SMBus device default address received; 0 means SMBus device default address not received."
					},
					{
						"name": "GENCALL",
						"range": "4",
						"access": "RO",
						"reset_value": "0",
						"description": "General call address flag. It can be cleared by hardware when a Stop/Start bit is generated or when PE=0. 1 means when ENGC=1, general call address received; 0 means general call address not received."
					},
					{
						"name": "Reserved",
						"range": "3",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "TRA",
						"range": "2",
						"access": "RO",
						"reset_value": "0",
						"description": "Transmission/reception flag. It can be cleared by hardware when a Stop condition is detected (STOPF=1) or repeated Start condition is detected or an arbitration lost is detected (ARLO=1) or when PE=0. 1 means data transmitted; 0 means data received."
					},
					{
						"name": "BUSY",
						"range": "1",
						"access": "RO",
						"reset_value": "0",
						"description": "Bus busy flag. It can be cleared when a Stop condition is detected. When the interface is disabled (PE=0), the information is still updated. 1 means busy bus: SDA or SCL LOW; 0 means idle bus, and no communication."
					},
					{
						"name": "MSL",
						"range": "0",
						"access": "RO",
						"reset_value": "0",
						"description": "Master/slave mode indication. It can be cleared by hardware when the interface is in Master mode (SB=1). It can be cleared by hardware when the bus detects a Stop bit or an arbitration lost or when PE=0."
					}
				]
			},
			"R16_I2C_CKCFGR": {
				"name": "R16_I2C_CKCFGR",
				"address": "0x4000481C",
				"info": "I2C clock registe",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "F/S",
						"range": "15",
						"access": "RW",
						"reset_value": "0",
						"description": "Master mode selection: 1 for Fast mode; 0 for Standard mode."
					},
					{
						"name": "DUTY",
						"range": "14",
						"access": "RW",
						"reset_value": "0",
						"description": "Clock HIGH duty cycle in fast mode: 1 for 36%; 0 for 33.3%."
					},
					{
						"name": "Reserved",
						"range": "13:12",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "CCR",
						"range": "11:0",
						"access": "RW",
						"reset_value": "0",
						"description": "Clock frequency division factor register, which decides frequency wave of SCL clock."
					}
				]
			},
			"R16_I2C_RTR": {
				"name": "R16_I2C_RTR",
				"address": "0x40004820",
				"info": "I2C rise time registe",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "Reserved",
						"range": "15:6",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "TRISE",
						"range": "5:0",
						"access": "RW",
						"reset_value": "0x02",
						"description": "Maximum rise time. These bits set the rise time of SCL in master mode. The maximum rise time equals TRISE minus single clock cycle. This bit can be set only when PE is cleared."
					}
				]
			}
		}
	},

	"LCD": {
		"info": "LCD-related registers list",
		"table": "13-1",

		"registers": {
			"R32_LCD_CMD": {
				"name": "R32_LCD_CMD",
				"address": "0x40006000",
				"info": "LCD command registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "Reserved",
						"range": "[31:28]",
						"access": "RO",
						"reset_value": "0",
						"description": "Reserved."
					},
					{
						"name": "LCD_SEG_EN_19_16",
						"range": "[27:24]",
						"access": "RW",
						"reset_value": "0",
						"description": "SEG16-SEG19 segment enable."
					},
					{
						"name": "LCD_SEG_EN_15_8",
						"range": "[23:16]",
						"access": "RW",
						"reset_value": "0",
						"description": "SEG8-SEG15 segment enable."
					},
					{
						"name": "LCD_SEG_EN_7_0",
						"range": "[15:8]",
						"access": "RW",
						"reset_value": "0",
						"description": "SEG0-SEG7 segment enable."
					},
					{
						"name": "VLCD_SEL",
						"range": "7",
						"access": "RW",
						"reset_value": "0",
						"description": "LCD drive voltage selection: 0 for 3.3V; 1 for 2.5V."
					},
					{
						"name": "SCAN_CLK_SEL",
						"range": "[6:5]",
						"access": "RW",
						"reset_value": "0",
						"description": "Scan clock selection: 00 for 256Hz; 01 for 512Hz; 10 for 1KHz; 11 for 128Hz."
					},
					{
						"name": "LCD_DUTY",
						"range": "[4:3]",
						"access": "RW",
						"reset_value": "0",
						"description": "LCD duty cycle selection: 00 for 1/2; 01 for 1/3; 10 for 1/4; 11 is invalid."
					},
					{
						"name": "LCD_BIAS",
						"range": "2",
						"access": "RW",
						"reset_value": "0",
						"description": "Bias ratio selection: 0 for 1/2; 1 for 1/3."
					},
					{
						"name": "LCD_ON",
						"range": "1",
						"access": "RW",
						"reset_value": "0",
						"description": "LCD switch: 1 to enable; 0 to disable."
					},
					{
						"name": "SYS_EN",
						"range": "0",
						"access": "RW",
						"reset_value": "0",
						"description": "System enable: 1 to enable; 0 to disable."
					}
				]
			},
			"R32_LCD_RAM0": {
				"name": "R32_LCD_RAM0",
				"address": "0x40006004",
				"info": "LCD RAM0 registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "LCD_SEGX",
						"range": "[31:0]",
						"access": "RW",
						"reset_value": "0x00",
						"description": "Data in SEG0-SEG7 segments, 4 bits per segment. Reset value 00000000h."
					}
				]
			},
			"R32_LCD_RAM1": {
				"name": "R32_LCD_RAM1",
				"address": "0x40006008",
				"info": "LCD RAM1 registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "LCD_SEGX",
						"range": "[31:0]",
						"access": "RW",
						"reset_value": "0x00000000",
						"description": "Data in SEG8-SEG15 segments, 4 bits per segment."
					}
				]
			},
			"R32_LCD_RAM2": {
				"name": "R32_LCD_RAM2",
				"address": "0x4000600C",
				"info": "LCD RAM2 registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "LCD_SEGX",
						"range": "[31:0]",
						"access": "RW",
						"reset_value": "0x00000000",
						"description": "Data in SEG16-SEG19 segments, 4 bits per segment."
					}
				]
			}
		}
	},

	"IWDG": {
		"info": "IWDG-related registers list",
		"table": "14-1",

		"registers": {
			"R32_IWDG_KR": {
				"name": "R32_IWDG_KR",
				"address": "0x40001000",
				"info": "IWDG key registe",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "WO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[15:0]",
						"name": "IWDG_KR",
						"access": "WO",
						"info": "KEY[15:0]: key value (write register only, read out value is 0x0000). The software must write 0xAAAA at certain intervals to reload the count value, otherwise, when the counter is 0, the watchdog will generate a reset. Writing 0x5555 indicates that the protection is lifted. Write 0xCCCC to start the watchdog work (if the hardware watchdog is selected, it is not restricted by this command word).",
						"reset_value": "0xXXXX"
					}
				]
			},
			"R32_IWDG_CFG": {
				"name": "R32_IWDG_CFG",
				"address": "0x40001004",
				"info": "IWDG configuration registe",
				"reset_value": "0x4FFFXFFF",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[15]",
						"name": "IWDG_EN",
						"access": "RO",
						"info": "Watchdog start switch: 1 means on; 0 means off.",
						"reset_value": "0"
					},
					{
						"range": "[14]",
						"name": "WR_PROTECT",
						"access": "RO",
						"info": "Write protection: 1 means prohibit operation of the corresponding field; 0 means unprotected.",
						"reset_value": "0"
					},
					{
						"range": "[13]",
						"name": "STOP_EN",
						"access": "RW",
						"info": "Watchdog stop enable (write protection exists): 0 means turn off the stop switch; 1 means turn on the stop switch.",
						"reset_value": "0"
					},
					{
						"range": "[28]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[27:16]",
						"name": "COUNT",
						"access": "RO",
						"info": "Watchdog decrement counter.",
						"reset_value": "0"
					},
					{
						"range": "[15]",
						"name": "PVU",
						"access": "RO",
						"info": "Configuration register update flag bit (write protection exists): 1 means register is updated; 0 means register is not updated.",
						"reset_value": "0xFFF"
					},
					{
						"range": "[14:12]",
						"name": "PR",
						"access": "RW",
						"info": "Prescaling factor (write protection exists): Values from 000 (divided by 4) to 111 (divided by 512).",
						"reset_value": "0"
					},
					{
						"range": "[11:0]",
						"name": "RLR",
						"access": "RW",
						"info": "Watchdog counter reload (with write protection). Defines the reload value of the watchdog counter. When 0xAAAA is written to the IWDG_KR register, the reload value is transferred to the counter which counts decrementally from this value. The watchdog timeout period can be calculated from this reload value and the clock prescaler value.",
						"reset_value": "0x000"
					}
				]
			}
		}
	},

	"ADC": {
		"info": "ADC-related registers list",
		"table": "15-1",

		"registers": {
			"R8_ADC_CHANNEL": {
				"name": "R8_ADC_CHANNEL",
				"address": "0x40001058",
				"info": "ADC input channel select register",
				"reset_value": "0x0F",
				"bits_fields": [
					{
						"range": "[7:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0000b"
					},
					{
						"range": "[3:0]",
						"name": "RB_ADC_CH_INX",
						"access": "RW",
						"info": "ADC channel index number, a total of 14 channels: 00h-0Dh: External signal channels AIN0~AIN13; 0Eh: Battery voltage VBAT; 0Fh: Built-in temperature sensor TS. CH591 only supports AIN0 ~ AIN5, VBAT and TS.",
						"reset_value": "1111b"
					}
				]
			},
			"R8_ADC_CFG": {
				"name": "R8_ADC_CFG",
				"address": "0x40001059",
				"info": "ADC configuration register",
				"reset_value": "0xA0",
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "RB_ADC_CLK_DIV",
						"access": "RW",
						"info": "ADC clock frequency selection: 00 is CK32M divided by 10, 3.2MHz; 01 is CK32M divided by 4, 8MHz; 10 is CK32M divided by 6, 5.33MHz; 11 is CK32M divided by 8, 4MHz. The actual sampling rate is approximately 1/18 of the clock frequency.",
						"reset_value": "10b"
					},
					{
						"range": "[5:4]",
						"name": "RB_ADC_PGA_GAIN",
						"access": "RW",
						"info": "ADC input PGA gain selection: When RB_ADC_PGA_GAIN[2]=0, 00 is -12dB (1/4 gain), 01 is -6dB (1/2 gain), 10 is 0dB (no gain), 11 is 6dB (2x gain). When RB_ADC_PGA_GAIN[2]=1, 00 is 6dB (2x), 01 is 12dB (4x), 10 is 18dB (8x), 11 is 24dB (16x).",
						"reset_value": "10b"
					},
					{
						"range": "[3]",
						"name": "RB_ADC_OFS_TEST",
						"access": "RW",
						"info": "ADC offset error test mode: 1 enables test/calibrate mode where lower 12-bit data of data register R16_ADC_DATA is bitwise inverted (e.g., 0x0573 to 0x0A8C); 0 is normal mode.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_ADC_DIFF_EN",
						"access": "RW",
						"info": "ADC channel signal input mode: 1 for differential input; 0 for single-ended input.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_ADC_BUF_EN",
						"access": "RW",
						"info": "ADC input buffer BUF enable: 1 to enable; 0 to disable.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_ADC_POWER_ON",
						"access": "RW",
						"info": "ADC module power enable: 1 to power on; 0 to power off.",
						"reset_value": "0"
					}
				]
			},
			"R8_ADC_CONVERT": {
				"name": "R8_ADC_CONVERT",
				"address": "0x4000105A",
				"info": "ADC conversion control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0000b"
					},
					{
						"range": "[5:4]",
						"name": "RB_ADC_PGA_GAIN[2]",
						"access": "RW",
						"info": "ADC's input PGA gain direction selection, combined with RB_ADC_PGA_GAIN[1:0]. Note: This bit must be 0 when using TS, i.e. RB_ADC_PGA_GAIN[2:0]=011b when using TS.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_ADC_START",
						"access": "RW",
						"info": "ADC conversion enable control and status. It is cleared automatically when non-continuous ADC ends or when DMA ends: 1 means start conversion or being converted; 0 means stop conversion.",
						"reset_value": "0"
					}
				]
			},
			"R8_TEM_SENSOR": {
				"name": "R8_TEM_SENSOR",
				"address": "0x4000105B",
				"info": "Temperature sensor control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_TEM_SEN_PWR_ON",
						"access": "RW",
						"info": "TS temperature sensor power enable control: 1 means enabled; 0 means disable.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "Reserved",
						"access": "RW",
						"info": "Reserved.",
						"reset_value": "0000000b"
					}
				]
			},
			"R16_ADC_DATA": {
				"name": "R16_ADC_DATA",
				"address": "0x4000105C",
				"info": "ADC data register",
				"reset_value": "0x0XXX",
				"bits_fields": [
					{
						"range": "[15:12]",
						"name": "Reserved",
						"access": "RW",
						"info": "Reserved.",
						"reset_value": "0000b"
					},
					{
						"range": "[11:0]",
						"name": "RB_ADC_DATA",
						"access": "RO",
						"info": "Data after ADC conversion.",
						"reset_value": "0"
					}
				]
			},
			"R8_ADC_INT_FLAG": {
				"name": "R8_ADC_INT_FLAG",
				"address": "0x4000105E",
				"info": "ADC interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_ADC_IF_EOC",
						"access": "RO",
						"info": "ADC conversion finished flag. This flag can be cleared by writing to register R8_ADC_CONVERT or R8_TKEY_CONVERT.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "Reserved",
						"access": "RW",
						"info": "Reserved.",
						"reset_value": "0000000b"
					}
				]
			},
			"R32_ADC_DMA_CTRL": {
				"name": "R32_ADC_DMA_CTRL",
				"address": "0x40001060",
				"info": "DMA control and status register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_ADC_AUTO_EN",
						"access": "RW",
						"info": "Automatic continuous ADC sampling enable at timing interval: 1 for enable automatic ADC; 0 for disable automatic ADC.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_ADC_CONT_EN",
						"access": "RW",
						"info": "ADC continuous conversion mode enable: 1 for enable continuous ADC; 0 for disable continuous ADC.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_ADC_IE_EOC",
						"access": "RW",
						"info": "ADC conversion completion interrupt enable: 1 for enable interrupt; 0 for disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_ADC_IE_DMA_END",
						"access": "RW",
						"info": "DMA end interrupt enable: 1 for enable interrupt; 0 for disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_ADC_DMA_LOOP",
						"access": "RW",
						"info": "DMA address loop enable: 1 for enable address loop; 0 for disable address loop. If the DMA address loop is enabled, when the DMA address reaches the set end address, it will automatically loop to the start address that is set.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_ADC_DMA_ENABLE",
						"access": "RW",
						"info": "DMA function enable: 1 for enable DMA; 0 for disable DMA.",
						"reset_value": "0"
					}
				]
			},
			"R8_ADC_CTRL_DMA": {
				"name": "R8_ADC_CTRL_DMA",
				"address": "0x40001061",
				"info": "DMA and interrupt control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_ADC_DMA_IF": {
				"name": "R8_ADC_DMA_IF",
				"address": "0x40001062",
				"info": "ADC and DMA interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "000b"
					},
					{
						"range": "[4]",
						"name": "RB_ADC_IF_END_ADC",
						"access": "RW1",
						"info": "ADC conversion completion interrupt flag, write 1 to clear or when data is taken by DMA or write to register R8_ADC_CONVERT.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_ADC_IF_DMA_END",
						"access": "RW1",
						"info": "DMA completion flag. Write 1 to reset: 1 means DMA has been completed; 0 means not completed.",
						"reset_value": "0"
					},
					{
						"range": "[2:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "000b"
					}
				]
			},
			"R8_ADC_AUTO_CYCLE": {
				"name": "R8_ADC_AUTO_CYCLE",
				"address": "0x40001063",
				"info": "Continuous ADC timing cycle register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_ADC_AUTO_CYCLE",
						"access": "RW",
						"info": "[translate:The starting value of continuous ADC timing cycle is counted in unit of 16 system clocks and reloaded after reaching 256. Calculation: timing =(256-R8_ADC_AUTO_CYCLE)*16*Tsys Counts in units of 32MHz clock at the start value of continuous TKEY timing cycles. Calculation method: Timing = R8_ADC_AUTO_CYCLE*TCK32M.]",
						"reset_value": "0"
					}
				]
			},
			"R16_ADC_DMA_NOW": {
				"name": "R16_ADC_DMA_NOW",
				"address": "0x40001064",
				"info": "Current buffer address of DMA register",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"range": "[15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[14:1]",
						"name": "R16_ADC_DMA_NOW",
						"access": "RO",
						"info": "[translate:Current address of DMA data buffer. It can be used to calculate the number of conversions. Calculation: COUNT=(ADC_DMA_NOW - ADC_DMA_BEG)/2.]",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					}
				]
			},
			"R16_ADC_DMA_BEG": {
				"name": "R16_ADC_DMA_BEG",
				"address": "0x40001068",
				"info": "Start buffer address of DMA",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"range": "[15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[14:1]",
						"name": "R16_ADC_DMA_BEG",
						"access": "RW",
						"info": "DMA data buffer start address, the address must be 2-byte aligned. ",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					}
				]
			},
			"R16_ADC_DMA_END": {
				"name": "R16_ADC_DMA_END",
				"address": "0x4000106C",
				"info": "End buffer address of DMA",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"range": "[15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[14:1]",
						"name": "R16_ADC_DMA_END",
						"access": "RW",
						"info": "DMA data buffer end address (not included), address must be 2-byte aligned.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_SCAN_CFG1": {
				"name": "R32_ADC_SCAN_CFG1",
				"address": "0x40001070",
				"info": "Scan configuration register 1",
				"reset_value": "0xFFFFFFFF",
				"bits_fields": [
					{
						"range": "[31:28]",
						"name": "RB_ADC_SCAN_CH8",
						"access": "RW",
						"info": "Channel 8 analog input channel select bit: 0000: AIN0, 0001: AIN1, 0010: AIN2, 0011: AIN3, 0100: AIN4, 0101: AIN5, 0110: Reserved, 0111: Reserved, 1000: AIN8, 1001: AIN9, 1010: AIN10, 1011: AIN11, 1100: AIN12, 1101: AIN13, 1110: Battery voltage VBAT, 1111: Built-in temperature sensor TS.",
						"reset_value": "1111b"
					},
					{
						"range": "[27:24]",
						"name": "RB_ADC_SCAN_CH7",
						"access": "RW",
						"info": "Channel 7 analog input channel select bit, same encoding as Channel 8.",
						"reset_value": "1111b"
					},
					{
						"range": "[23:20]",
						"name": "RB_ADC_SCAN_CH6",
						"access": "RW",
						"info": "Channel 6 analog input channel select bit, same encoding as Channel 8.",
						"reset_value": "1111b"
					},
					{
						"range": "[19:16]",
						"name": "RB_ADC_SCAN_CH5",
						"access": "RW",
						"info": "Channel 5 analog input channel select bit, same encoding as Channel 8.",
						"reset_value": "1111b"
					},
					{
						"range": "[15:12]",
						"name": "RB_ADC_SCAN_CH4",
						"access": "RW",
						"info": "Channel 4 analog input channel select bit, same encoding as Channel 8.",
						"reset_value": "1111b"
					},
					{
						"range": "[11:8]",
						"name": "RB_ADC_SCAN_CH3",
						"access": "RW",
						"info": "Channel 3 analog input channel select bit, same encoding as Channel 8.",
						"reset_value": "1111b"
					},
					{
						"range": "[7:4]",
						"name": "RB_ADC_SCAN_CH2",
						"access": "RW",
						"info": "Channel 2 analog input channel select bit, same encoding as Channel 8.",
						"reset_value": "1111b"
					},
					{
						"range": "[3:0]",
						"name": "RB_ADC_SCAN_CH1",
						"access": "RW",
						"info": "Channel 1 analog input channel select bit, same encoding as Channel 8.",
						"reset_value": "1111b"
					}
				]
			},
			"R32_ADC_SCAN_CFG2": {
				"name": "R32_ADC_SCAN_CFG2",
				"address": "0x40001074",
				"info": "Scan configuration register 2",
				"reset_value": "0x00000FFF",
				"bits_fields": [
					{
						"range": "[31:25]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[24]",
						"name": "RB_ADC_IF_SCAN_END",
						"access": "RW",
						"info": "Scan end flag, 1 indicates the end of the scan. Writing 1 to this bit clears it, writing 0 has no effect.",
						"reset_value": "0"
					},
					{
						"range": "[23:22]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[21]",
						"name": "RB_ADC_IE_SCAN_END",
						"access": "RW",
						"info": "End-of-scan interrupt enable: 0 means disabled, 1 means enabled.",
						"reset_value": "0"
					},
					{
						"range": "[20]",
						"name": "RB_ADC_SCAN_SEL",
						"access": "RW",
						"info": "Scan function selection: 0 for TKEY, 1 for ADC.",
						"reset_value": "0"
					},
					{
						"range": "[19:16]",
						"name": "RB_ADC_SCAN_QU",
						"access": "RW",
						"info": "Number of scan channels.",
						"reset_value": "0"
					},
					{
						"range": "[15:12]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[11:8]",
						"name": "RB_ADC_SCAN_CH11",
						"access": "RW",
						"info": "Channel 11 analog input channel select bit with options from AIN0 to TS (temperature sensor) and VBAT (battery voltage).",
						"reset_value": "0"
					},
					{
						"range": "[7:4]",
						"name": "RB_ADC_SCAN_CH10",
						"access": "RW",
						"info": "Channel 10 analog input channel select bit, same options as channel 11.",
						"reset_value": "0"
					},
					{
						"range": "[3:0]",
						"name": "RB_ADC_SCAN_CH9",
						"access": "RW",
						"info": "Channel 9 analog input channel select bit, same options as channel 11.",
						"reset_value": "0"
					}
				]
			}
		}
	},

	"TKEY": {
		"info": "TKEY-related registers list",
		"table": "16-1",

		"registers": {
			"R8_TKEY_COUNT": {
				"name": "R8_TKEY_COUNT",
				"address": "0x40001054",
				"info": "TouchKey charge/discharge time registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:5]",
						"name": "RB_TKEY_DISCH_CNT",
						"access": "RW",
						"info": "The number of Touch-Key discharge cycles, counting in unit of ADC clock selected by RB_ADC_CLK_DIV. Calculation: discharge time = (RB_TKEY_DISCH_CNT+1)*Tadc.",
						"reset_value": "XXXb"
					},
					{
						"range": "[4:0]",
						"name": "RB_TKEY_CHARG_CNT",
						"access": "RW",
						"info": "The number of Touch-Key charge cycles, counting in unit of ADC clock selected by RB_ADC_CLK_DIV. Calculation: charge time = (RB_TKEY_CHARG_CNT+4)*Tadc.",
						"reset_value": "XXXXXb"
					}
				]
			},
			"R8_TKEY_CONVERT": {
				"name": "R8_TKEY_CONVERT",
				"address": "0x40001056",
				"info": "TouchKey detection control registe",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7:1]",
						"name": "RB_TKEY_START",
						"access": "RW",
						"info": "TouchKey detection control and status, automatically cleared: 1 means start to detect/being converted; 0 means stop converting.",
						"reset_value": "0000000b"
					},
					{
						"range": "[0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					}
				]
			},
			"R8_TKEY_CFG": {
				"name": "R8_TKEY_CFG",
				"address": "0x40001057",
				"info": "TouchKey configuration registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:1]",
						"name": "RB_TKEY_DMA_EN",
						"access": "RW",
						"info": "TouchKey DMA enable: 1 to enable; 0 to disable.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_TKEY_AUTO_EN",
						"access": "RW",
						"info": "TouchKey auto-trigger enable.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_TKEY_RAND_EN",
						"access": "RW",
						"info": "TouchKey RAND enable: 1 to enable; 0 to disable.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_TKEY_PGA_ADJ",
						"access": "RW",
						"info": "Select the operating speed of PGA in ADC: 1 is high speed but slightly larger power consumption; 0 is normal speed.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_TKEY_DRV_EN",
						"access": "RW",
						"info": "TouchKey driver shielding enable.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_TKEY_CURRENT",
						"access": "RO",
						"info": "TouchKey charge current selection: 1 means 60% current; 0 means rated current.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_TKEY_PWR_ON",
						"access": "RW",
						"info": "TouchKey module power enable control: 1 to enable; 0 to disable.",
						"reset_value": "0"
					}
				]
			}
		}
	},

	"USB_CTRL": {
		"info": "USB_CTRL-related registers list",
		"table": "17-1",

		"registers": {
			"R8_USB_CTRL": {
				"name": "R8_USB_CTRL",
				"address": "0x40008000",
				"info": "USB control registe",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UC_HOST_MODE",
						"access": "RW",
						"info": "USB working mode selection: 1 for HOST; 0 for DEVICE.",
						"reset_value": "1"
					},
					{
						"range": "[6]",
						"name": "RB_UC_LOW_SPEED",
						"access": "RW",
						"info": "USB bus signal transmission rate selection: 1 for 1.5Mbps (low speed), 0 for 12Mbps (full speed).",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_UC_DEV_PU_EN",
						"access": "RW",
						"info": "USB device enable and internal pull-up resistor control in USB device mode. When set to 1, USB device transmission is enabled and internal pull-up resistor also enabled. RB_PIN_USB_DP_PU can substitute this bit.",
						"reset_value": "1"
					},
					{
						"range": "[5:4]",
						"name": "MASK_UC_SYS_CTRL",
						"access": "RW",
						"info": "USB system configuration. See datasheet table for detailed options. Reset value 00b.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UC_INT_BUSY",
						"access": "RW",
						"info": "Auto pause enable before USB transmission completion interrupt flag is not cleared: 1 means it will automatically pause before the interrupt flag UIF_TRANSFER is cleared. In device mode, it automatically responds to busy NAK; in host mode, it automatically pauses subsequent transmission; 0 disables pause.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UC_RESET_SIE",
						"access": "RW",
						"info": "Software reset control of USB protocol processor (SIE): 1 forces reset; software must clear it; 0 means no reset.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UC_CLR_ALL",
						"access": "RW",
						"info": "USB FIFO and interrupt flag clear: 1 forces empty and clear all; 0 means no clear.",
						"reset_value": "1"
					},
					{
						"range": "[0]",
						"name": "RB_UC_DMA_EN",
						"access": "RW",
						"info": "USB DMA and DMA interrupt control: 1 enables DMA functionality and interrupt; 0 disables DMA.",
						"reset_value": "1"
					}
				]
			},
			"R8_USB_INT_EN": {
				"name": "R8_USB_INT_EN",
				"address": "0x40008002",
				"info": "USB interrupt enable registe",
				"reset_value": "0x06",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UIE_DEV_NAK",
						"access": "RW",
						"info": "In USB device mode, receive NAK interrupt enable: 1 to enable interrupt; 0 to disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_MOD_1_WIRE",
						"access": "RW",
						"info": "USB single line mode enable: 1 to enable; 0 to disable.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UIE_FIFO_OV",
						"access": "RW",
						"info": "FIFO overflow interrupt enable: 1 to enable interrupt; 0 to disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UIE_HST_SOF",
						"access": "RW",
						"info": "In USB host mode, SOF timing interrupt enable: 1 to enable interrupt; 0 to disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UIE_SUSPEND",
						"access": "RW",
						"info": "USB bus suspend or wake-up event interrupt enable: 1 to enable interrupt; 0 to disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UIE_TRANSFER",
						"access": "RW",
						"info": "USB transfer completion interrupt enable: 1 to enable interrupt; 0 to disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UIE_DETECT",
						"access": "RW",
						"info": "In USB host mode, USB device connection or disconnection event interrupt enable: 1 to enable interrupt; 0 to disable interrupt.",
						"reset_value": "0"
					}
				]
			},
			"R8_USB_DEV_AD": {
				"name": "R8_USB_DEV_AD",
				"address": "0x40008003",
				"info": "USB device address registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UDA_GP_BIT",
						"access": "RW",
						"info": "USB general flag, user-defined.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "MASK_USB_ADDR",
						"access": "RW",
						"info": "Host mode: address of USB device currently operated; Device mode: the address of the USB itself.",
						"reset_value": "0"
					}
				]
			},
			"R32_USB_STATUS": {
				"name": "R32_USB_STATUS",
				"address": "0x40008004",
				"info": "USB status registe",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_USB_MIS_ST": {
				"name": "R8_USB_MIS_ST",
				"address": "0x40008005",
				"info": "USB miscellaneous status registe",
				"reset_value": "0xXX20XXXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UMS_SOF_PRES",
						"access": "RO",
						"info": "SOF packet indication status in USB host mode: 1 means SOF packet will be sent and it will be automatically delayed if there are other USB data packets; 0 means no SOF packet is sent.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UMS_SOF_ACT",
						"access": "RO",
						"info": "SOF packet transmission status in USB host mode: 1 means SOF packet is being sent out; 0 means the transmission is completed or idle.",
						"reset_value": "X"
					},
					{
						"range": "[5]",
						"name": "RB_UMS_SIE_FREE",
						"access": "RO",
						"info": "USB protocol processor free status: 1 means free; 0 means busy, USB transmission is in progress.",
						"reset_value": "X"
					},
					{
						"range": "[4]",
						"name": "RB_UMS_R_FIFO_RDY",
						"access": "RO",
						"info": "USB receiver FIFO data ready status: 1 means receiver FIFO not empty; 0 means receiver FIFO empty.",
						"reset_value": "1"
					},
					{
						"range": "[3]",
						"name": "RB_UMS_BUS_RESET",
						"access": "RO",
						"info": "USB bus reset status: 1 means the current USB bus is at reset status; 0 means the current USB bus is at non-reset status.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UMS_SUSPEND",
						"access": "RO",
						"info": "USB suspend status: 1 means the USB bus is in suspended status with no USB activity for a period; 0 means the USB bus is in non-suspended status.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UMS_DM_LEVEL",
						"access": "RO",
						"info": "In USB host mode, the level status of the DM pin when the device is just connected to the USB port, used to determine speed: 1 means High level/low-speed; 0 means Low level/full-speed.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UMS_DEV_ATTACH",
						"access": "RO",
						"info": "USB device connection status of the port in USB host mode: 1 means the port has been connected to a USB device; 0 means no USB device is connected to the port.",
						"reset_value": "0"
					}
				]
			},
			"R8_USB_INT_FG": {
				"name": "R8_USB_INT_FG",
				"address": "0x40008006",
				"info": "USB interrupt flag registe",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_U_IS_NAK",
						"access": "RO",
						"info": "In USB device mode, NAK acknowledge status: 1 indicates NAK acknowledge during current USB transmission; 0 indicates no NAK acknowledge.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_U_TOG_OK",
						"access": "RO",
						"info": "Current USB transmission DATA0/1 synchronous flag match status: 1 indicates synchronous; 0 indicates asynchronous.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_U_SIE_FREE",
						"access": "RO",
						"info": "USB protocol processor idle status: 1 indicates USB idle; 0 indicates busy, USB transmission is in progress.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UIF_FIFO_OV",
						"access": "RW",
						"info": "USB FIFO overflow interrupt flag. Writing 1 resets the flag: 1 indicates FIFO overflow triggered; 0 indicates no event.",
						"reset_value": "1"
					},
					{
						"range": "[3]",
						"name": "RB_UIF_HST_SOF",
						"access": "RW",
						"info": "SOF timing interrupt flag in USB host mode. Writing 1 resets the flag: 1 indicates SOF packet transmission completion triggered; 0 indicates no event.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UIF_SUSPEND",
						"access": "RW",
						"info": "USB bus suspend or wake-up event interrupt flag. Writing 1 resets the flag: 1 indicates USB suspend or wake-up event trigger; 0 indicates no event.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UIF_TRANSFER",
						"access": "RW",
						"info": "USB transmission completion interrupt flag. Writing 1 resets the flag: 1 indicates USB transmission completion triggered; 0 indicates no event.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UIF_DETECT",
						"access": "RW",
						"info": "In USB host mode, USB device connection or disconnection event interrupt flag. Writing 1 resets the flag: 1 indicates USB device connection or disconnection detected; 0 indicates no event.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UIF_BUS_RST",
						"access": "RW",
						"info": "USB bus reset event interrupt flag in USB device mode. Writing 1 resets the flag: 1 indicates USB bus reset event triggered; 0 indicates no event.",
						"reset_value": "0"
					}
				]
			},
			"R8_USB_INT_ST": {
				"name": "R8_USB_INT_ST",
				"address": "0x40008007",
				"info": "USB interrupt status registe",
				"reset_value": "0x20",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UIS_SETUP_ACT",
						"access": "RO",
						"info": "In USB device mode, when this bit is 1, 8-byte SETUP request packet has been successfully received. SETUP token does not affect RB_UIS_TOG_OK, MASK_UIS_TOKEN, MASK_UIS_ENDP and R8_USB_RX_LEN.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UIS_TOG_OK",
						"access": "RO",
						"info": "Current USB transmission DATA0/1 synchronization flag matching status. Same as RB_U_TOG_OK: 1 means synchronous; 0 means asynchronous.",
						"reset_value": "0"
					},
					{
						"range": "[5:4]",
						"name": "MASK_UIS_TOKEN",
						"access": "RO",
						"info": "In device mode, the token PID of the current USB transfer transaction.",
						"reset_value": "XXXXb"
					},
					{
						"range": "[3:0]",
						"name": "MASK_UIS_ENDP",
						"access": "RO",
						"info": "In device mode, the endpoint number of the current USB transfer transaction. In host mode, the response PID identification of the current USB transfer transaction: 0000 means no response or timeout; others mean respond PID.",
						"reset_value": "XXXXb"
					}
				]
			},
			"R8_USB_RX_LEN": {
				"name": "R8_USB_RX_LEN",
				"address": "0x40008008",
				"info": "USB receiving length registe",
				"reset_value": "0x3X",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_USB_RX_LEN",
						"access": "RO",
						"info": "The number of data bytes received by the current USB endpoint.",
						"reset_value": "XXh"
					}
				]
			}
		}
	},

	"USB_DEV": {
		"info": "USB_DEV-related registers list",
		"table": "17-2",

		"registers_map":  {
			"R16_UEPn_DMA": {
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_UEPn_DMA",
						"access": "RW",
						"reset_value": "XXXXh",
						"info": "Endpoint n buffer start address. The address must be 4-byte aligned."
					}
				]
			},
			"R8_UEPn_T_LEN": {
				"bits_fields": [
					{
						"range": "7",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "6:0",
						"name": "R8_UEPn_T_LEN",
						"access": "RW",
						"reset_value": "XXh",
						"info": "Set the number of data bytes that USB endpoint n is ready to send."
					}
				]
			},
			"R8_UEPn_CTRL": {
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_UEP_R_TOG",
						"access": "RW",
						"reset_value": "0",
						"info": "Expected synchronization trigger bit of the receiver (process OUT transactions) of USB endpoint n: 1: Expect DATA1; 0: Expect DATA0."
					},
					{
						"range": "6",
						"name": "RB_UEP_T_TOG",
						"access": "RW",
						"reset_value": "0",
						"info": "Synchronization trigger bit of the transmitter (process IN transactions) of USB endpoint n: 1: Transmit DATA1; 0: Transmit DATA0."
					},
					{
						"range": "5",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "4",
						"name": "RB_UEP_AUTO_TOG",
						"access": "RW",
						"reset_value": "0",
						"info": "Synchronization trigger bit auto flip enable control bit: 1: After data is sent or received successfully, the corresponding synchronization trigger bit is automatically flipped; 0: Not flipped automatically, can be switched manually. It only supports endpoint 1/2/3/5/6/7."
					},
					{
						"range": "3:2",
						"name": "MASK_UEP_R_RES",
						"access": "RW",
						"reset_value": "0",
						"info": "Control on response to OUT transactions by the receiver of USB endpoint n: 00: Respond ACK; 01: Timeout/no response (used for real-time/synchronous transmission of non-endpoint 0); 10: Respond to NAK or busy; 11: Respond to STALL or error."
					},
					{
						"range": "1:0",
						"name": "MASK_UEP_T_RES",
						"access": "RW",
						"reset_value": "00b",
						"info": "Control on response to IN transactions of the transmitter of endpoint n: 00: DATA0/DATA1 data ready and ACK expected; 01: Respond to DATA0/DATA1 and expect no response (for real-time/synchronous transmission of non-endpoint 0); 10: Respond to NAK or busy; 11: Respond to STALL or error."
					}
				]
			}
		},

		"registers": {
			"R8_UDEV_CTRL": {
				"name": "R8_UDEV_CTRL",
				"address": "0x40008001",
				"info": "USB device physical port control register",
				"reset_value": "0xX0",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UD_PD_DIS",
						"access": "RW",
						"info": "Internal pull-down resistor control of UD+/UD- pin of USB device port: 1 to disable internal pull-down; 0 to enable internal pull-down. Can also be used in GPIO mode to provide pull-down resistor.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_UD_DP_PIN",
						"access": "RO",
						"info": "Current UD+ pin status: 1 means high level; 0 means low level.",
						"reset_value": "X"
					},
					{
						"range": "[4]",
						"name": "RB_UD_DM_PIN",
						"access": "RO",
						"info": "Current UD- pin status: 1 means high level; 0 means low level.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "X"
					},
					{
						"range": "[2]",
						"name": "RB_UD_LOW_SPEED",
						"access": "RW",
						"info": "Current UD- pin status: 1 means high level; 0 means low level.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UD_HUB0_RESET",
						"access": "RW",
						"info": "USB HUB0 reset control.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UD_PORT_EN",
						"access": "RW",
						"info": "USB device physical port enable: 1 to enable; 0 to disable.",
						"reset_value": "0"
					}
				]
			},
			"R8_UEP4_1_MOD": {
				"name": "R8_UEP4_1_MOD",
				"address": "0x4000800c",
				"info": "Endpoint 1/4 mode control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UEP1_RX_EN",
						"access": "RW",
						"info": "Enable endpoint 1 reception (OUT): 1 to enable; 0 to disable.",
						"reset_value": "1"
					},
					{
						"range": "[6]",
						"name": "RB_UEP1_TX_EN",
						"access": "RW",
						"info": "Enable endpoint 1 transmission (IN): 1 to enable; 0 to disable.",
						"reset_value": "1"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UEP1_BUF_MOD",
						"access": "RW",
						"info": "Endpoint 1 data buffer mode control bit.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UEP4_RX_EN",
						"access": "RW",
						"info": "Enable endpoint 4 reception (OUT): 1 to enable; 0 to disable.",
						"reset_value": "1"
					},
					{
						"range": "[2]",
						"name": "RB_UEP4_TX_EN",
						"access": "RW",
						"info": "Enable endpoint 4 transmission (IN): 1 to enable; 0 to disable.",
						"reset_value": "0"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					}
				]
			},
			"R8_UEP2_3_MOD": {
				"name": "R8_UEP2_3_MOD",
				"address": "0x4000800d",
				"info": "Endpoint 2/3 mode control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_UEP3_RX_EN",
						"access": "RW",
						"reset_value": "1",
						"info": "Enable endpoint 3 reception (OUT); 0: Disable endpoint 3 reception."
					},
					{
						"range": "6",
						"name": "RB_UEP3_TX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 3 transmission (IN); 0: Disable endpoint 3 transmission."
					},
					{
						"range": "5",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "4",
						"name": "RB_UEP3_BUF_MOD",
						"access": "RW",
						"reset_value": "0",
						"info": "Endpoint 3 data buffer mode control bit."
					},
					{
						"range": "3",
						"name": "RB_UEP2_RX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 2 reception (OUT); 0: Disable endpoint 2 reception."
					},
					{
						"range": "2",
						"name": "RB_UEP2_TX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 2 transmission (IN); 0: Disable endpoint 2 transmission."
					},
					{
						"range": "1",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "0",
						"name": "RB_UEP2_BUF_MOD",
						"access": "RW",
						"reset_value": "0",
						"info": "Endpoint 2 data buffer mode control bit."
					}
				]
			},
			"R8_UEP567_MOD": {
				"name": "R8_UEP567_MOD",
				"address": "0x4000800e",
				"info": "Endpoint 5/6/7 mode control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7:6",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "5",
						"name": "RB_UEP7_RX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 7 reception (OUT); 0: Disable endpoint 7 reception."
					},
					{
						"range": "4",
						"name": "RB_UEP7_TX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 7 transmission (IN); 0: Disable endpoint 7 transmission."
					},
					{
						"range": "3",
						"name": "RB_UEP6_RX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 6 reception (OUT); 0: Disable endpoint 6 reception."
					},
					{
						"range": "2",
						"name": "RB_UEP6_TX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 6 transmission (IN); 0: Disable endpoint 6 transmission."
					},
					{
						"range": "1",
						"name": "RB_UEP5_RX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 5 reception (OUT); 0: Disable endpoint 5 reception."
					},
					{
						"range": "0",
						"name": "RB_UEP5_TX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enable endpoint 5 transmission (IN); 0: Disable endpoint 5 transmission."
					}
				]
			},
			"R16_UEP0_DMA": {
				"name": "R16_UEP0_DMA",
				"address": "0x40008010",
				"info": "Start address of endpoint0 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP1_DMA": {
				"name": "R16_UEP1_DMA",
				"address": "0x40008014",
				"info": "Start address of endpoint1 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP2_DMA": {
				"name": "R16_UEP2_DMA",
				"address": "0x40008018",
				"info": "Start address of endpoint2 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP3_DMA": {
				"name": "R16_UEP3_DMA",
				"address": "0x4000801c",
				"info": "Start address of endpoint3 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_UEP0_T_LEN": {
				"name": "R8_UEP0_T_LEN",
				"address": "0x40008020",
				"info": "Endpoint0 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP0_CTRL": {
				"name": "R8_UEP0_CTRL",
				"address": "0x40008022",
				"info": "Endpoint0 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP1_T_LEN": {
				"name": "R8_UEP1_T_LEN",
				"address": "0x40008024",
				"info": "Endpoint1 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP1_CTRL": {
				"name": "R8_UEP1_CTRL",
				"address": "0x40008026",
				"info": "Endpoint1 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP2_T_LEN": {
				"name": "R8_UEP2_T_LEN",
				"address": "0x40008028",
				"info": "Endpoint2 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "7",
						"name": "R8_UEP2_HOST_PID3",
						"access": "RW",
						"reset_value": "0",
						"info": "Bit 3 of the token identification PID in host mode."
					},
					{
						"range": "6:0",
						"name": "R8_UEP2_T_LEN",
						"access": "RW",
						"reset_value": "0",
						"info": "Set the number of data bytes that USB endpoint 2 is ready to send."
					}
				]
			},
			"R8_UEP2_CTRL": {
				"name": "R8_UEP2_CTRL",
				"address": "0x4000802a",
				"info": "Endpoint2 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP3_T_LEN": {
				"name": "R8_UEP3_T_LEN",
				"address": "0x4000802c",
				"info": "Endpoint3 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP3_CTRL": {
				"name": "R8_UEP3_CTRL",
				"address": "0x4000802e",
				"info": "Endpoint3 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP4_T_LEN": {
				"name": "R8_UEP4_T_LEN",
				"address": "0x40008030",
				"info": "Endpoint4 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP4_CTRL": {
				"name": "R8_UEP4_CTRL",
				"address": "0x40008032",
				"info": "Endpoint4 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UEP5_DMA": {
				"name": "R16_UEP5_DMA",
				"address": "0x40008054",
				"info": "Start address of endpoint5 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP6_DMA": {
				"name": "R16_UEP6_DMA",
				"address": "0x40008058",
				"info": "Start address of endpoint6 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP7_DMA": {
				"name": "R16_UEP7_DMA",
				"address": "0x4000805c",
				"info": "Start address of endpoint7 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_UEP5_T_LEN": {
				"name": "R8_UEP5_T_LEN",
				"address": "0x40008064",
				"info": "Endpoint5 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP5_CTRL": {
				"name": "R8_UEP5_CTRL",
				"address": "0x40008066",
				"info": "Endpoint5 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP6_T_LEN": {
				"name": "R8_UEP6_T_LEN",
				"address": "0x40008068",
				"info": "Endpoint6 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP6_CTRL": {
				"name": "R8_UEP6_CTRL",
				"address": "0x4000806a",
				"info": "Endpoint6 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP7_T_LEN": {
				"name": "R8_UEP7_T_LEN",
				"address": "0x4000806c",
				"info": "Endpoint7 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP7_CTRL": {
				"name": "R8_UEP7_CTRL",
				"address": "0x4000806e",
				"info": "Endpoint7 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_EPX_MODE": {
				"name": "R32_EPX_MODE",
				"address": "0x40008070",
				"info": "Endpoint8-15 control register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "23:17",
						"name": "RB_EP_T_AF",
						"access": "RW",
						"reset_value": "00h",
						"info": "1: Enables endpoint 8-15 transmit Alternate; 0: Disable endpoint 8-15 transmit Alternate."
					},
					{
						"range": "16",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "00h",
						"info": "Reserved."
					},
					{
						"range": "15:8",
						"name": "RB_EP_R_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "1: Enables endpoint 8-15 reception (OUT); 0: Disable endpoint 8-15 reception."
					},
					{
						"range": "7:0",
						"name": "RB_EP_T_EN",
						"access": "RW",
						"reset_value": "00h",
						"info": "1: Enables endpoints 8-15 transmit (IN); 0: Disable endpoint 8-15 transmit."
					}
				]
			}			
		}
	},

	"USBHS": {
		"info": "USBHS-related registers list",
		"table": "17-6",

		"registers": {
			"R8_UHOST_CTRL": {
				"name": "R8_UHOST_CTRL",
				"address": "0x40008001",
				"info": "USB host physical port control registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_UH_PD_DIS",
						"access": "RW",
						"reset_value": "0",
						"info": "Internal pull-down resistor control bit of UD+/UD- pin of USB host port: 1: Disable internal pull-down; 0: Enable internal pull-down. It can be used in GPIO mode to provide pull-down resistor."
					},
					{
						"range": "6",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "1",
						"info": "Reserved."
					},
					{
						"range": "5",
						"name": "RB_UH_DP_PIN",
						"access": "RO",
						"reset_value": "0",
						"info": "Current UD+ pin status: 1: High level; 0: Low level."
					},
					{
						"range": "4",
						"name": "RB_UH_DM_PIN",
						"access": "RO",
						"reset_value": "0",
						"info": "Current UD- pin status: 1: High level; 0: Low level."
					},
					{
						"range": "3",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "2",
						"name": "RB_UH_LOW_SPEED",
						"access": "RW",
						"reset_value": "0",
						"info": "USB host port low-speed mode enable bit: 1: Select 1.5Mbps low-speed mode; 0: Select 12Mbps full-speed mode."
					},
					{
						"range": "1",
						"name": "RB_UH_BUS_RESET",
						"access": "RW",
						"reset_value": "0",
						"info": "USB host mode bus reset: 1: Output USB bus reset by force; 0: End output."
					},
					{
						"range": "0",
						"name": "RB_UH_PORT_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "USB host port enable: 1: Enable the host port; 0: Disable the host port. The bit is automatically cleared to 0 when the USB device is disconnected."
					}
				]
			},
			"R8_UH_EP_MOD": {
				"name": "R8_UH_EP_MOD",
				"address": "0x4000800D",
				"info": "USB host endpoint mode control registe",
				"reset_value": "0xX0",
				"bits_fields": [
					{
						"range": "7",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "6",
						"name": "RB_UH_EP_TX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Host transmission endpoint transmit (SETUP/OUT) enable: 1: Enable endpoint transmission; 0: Disable endpoint transmission."
					},
					{
						"range": "5",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "4",
						"name": "RB_UH_EP_TBUF_MOD",
						"access": "RW",
						"reset_value": "0",
						"info": "Host transmission endpoint transmit data buffer mode control."
					},
					{
						"range": "3",
						"name": "RB_UH_EP_RX_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Host reception endpoint reception (IN) enable: 1: Enable endpoint reception; 0: Disable endpoint reception."
					},
					{
						"range": "2:1",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "0",
						"name": "RB_UH_EP_RBUF_MOD",
						"access": "RW",
						"reset_value": "00b",
						"info": "USB host reception endpoint reception data buffer mode control."
					}
				]
			},
			"R16_UH_RX_DMA": {
				"name": "R16_UH_RX_DMA",
				"address": "0x40008018",
				"info": "USB host receive buffer start address]",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_UH_RX_DMA",
						"access": "RW",
						"reset_value": "XXXXh",
						"info": "Host endpoint data receive buffer start address. The lower 15 bits are valid, and the address must be 4-byte aligned."
					}
				]
			},
			"R16_UH_TX_DMA": {
				"name": "R16_UH_TX_DMA",
				"address": "0x4000801C",
				"info": "USB host transmit buffer start address]",
				"reset_value": "0xXXXX",
				"bits_fields": [
					{
						"range": "15:0",
						"name": "R16_UH_TX_DMA",
						"access": "RW",
						"reset_value": "XXXXh",
						"info": "Host endpoint data transmit buffer start address. The lower 15 bits are valid, and the address must be 4 bytes aligned."
					}
				]
			},
			"R8_UH_SETUP": {
				"name": "R8_UH_SETUP",
				"address": "0x40008026",
				"info": "USB host auxiliary setting registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_UH_PRE_PID_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Low-speed preamble packet PRE PID enable bit: 1: Enable, used to communicate with low-speed USB device through an external HUB; 0: Disable the low-speed preamble packet."
					},
					{
						"range": "6",
						"name": "RB_UH_SOF_EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Automatically generate SOF packet enable bit: 1: The host automatically generates SOF packet; 0: The host does not automatically generate SOF packet, but can generate manually."
					},
					{
						"range": "5:0",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "000000b",
						"info": "Reserved."
					}
				]
			},
			"R8_UH_EP_PID": {
				"name": "R8_UH_EP_PID",
				"address": "0x40008028",
				"info": "USB host token setting registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7:4",
						"name": "MASK_UH_TOKEN",
						"access": "RW",
						"reset_value": "0",
						"info": "Set the token PID packet identification of this USB transmission transaction."
					},
					{
						"range": "3:0",
						"name": "MASK_UH_ENDP",
						"access": "RW",
						"reset_value": "0000b",
						"info": "Set the endpoint number of the target device being operated this time."
					}
				]
			},
			"R8_UH_RX_CTRL": {
				"name": "R8_UH_RX_CTRL",
				"address": "0x4000802A",
				"info": "USB host reception endpoint control registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_UH_R_TOG",
						"access": "RW",
						"reset_value": "0",
						"info": "Synchronization trigger bit expected by USB host receiver (process IN transaction): 1: Expect DATA1; 0: Expect DATA0."
					},
					{
						"range": "6:5",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "4",
						"name": "RB_UH_R_AUTO_TOG",
						"access": "RW",
						"reset_value": "00b",
						"info": "Synchronization trigger bit auto toggle enable control bit: 1: After data is successfully received, the expected synchronization trigger bit (RB_UH_R_TOG) is automatically toggled; 0: Not toggled automatically but can be switched manually."
					},
					{
						"range": "3",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "2",
						"name": "RB_UH_R_RES",
						"access": "RW",
						"reset_value": "0",
						"info": "Control on response to IN transactions by host receiver: 1: No response, used for real-time/synchronous transmission of non-endpoint 0; 0: Respond to ACK."
					},
					{
						"range": "1:0",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "00b",
						"info": "Reserved."
					}
				]
			},
			"R8_UH_TX_LEN": {
				"name": "R8_UH_TX_LEN",
				"address": "0x4000802C",
				"info": "USB host transmission length registe",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7:0",
						"name": "R8_UH_TX_LEN",
						"access": "RW",
						"reset_value": "0",
						"info": "Set the number of data bytes that USB host transmission endpoint is ready to send."
					}
				]
			},
			"R8_UH_TX_CTRL": {
				"name": "R8_UH_TX_CTRL",
				"address": "0x4000802E",
				"info": "USB host transmission endpoint control registe",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "7",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved synchronization trigger bit prepared by USB host transmitter."
					},
					{
						"range": "6",
						"name": "RB_UH_T_TOG",
						"access": "RW",
						"reset_value": "0",
						"info": "Synchronization trigger bit prepared by USB host transmitter (process SETUP/OUT transactions): 1: Transmit DATA1; 0: Transmit DATA0."
					},
					{
						"range": "5",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "4",
						"name": "RB_UH_T_AUTO_TOG",
						"access": "RW",
						"reset_value": "0",
						"info": "Synchronization trigger bit auto toggle enable control bit: 1: Corresponding synchronization trigger bit (RB_UH_T_TOG) toggled after data is sent successfully; 0: Not toggled automatically, can be switched manually."
					},
					{
						"range": "3:1",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "000b",
						"info": "Reserved."
					},
					{
						"range": "0",
						"name": "RB_UH_T_RES",
						"access": "RW",
						"reset_value": "0",
						"info": "Response control bit of USB host transmitter to SETUP/OUT transactions: 1: Expect no response, used for real-time/synchronous transmission endpoint 0; 0: Expect to respond to ACK."
					}
				]
			}
		}
	}
}