
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rT,rA,rB,1296}                     Premise(F2)
	S3= ICache[addr]={31,rT,rA,rB,1296}                         Premise(F3)
	S4= GPRegs[rA]=a                                            Premise(F4)
	S5= GPRegs[rB]=b                                            Premise(F5)
	S6= XER[CA]=ca                                              Premise(F6)
	S7= XER[SO]=so                                              Premise(F7)

IF	S8= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S9= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S10= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S0)
	S11= PC.Out=addr                                            PC-Out(S1)
	S12= XER.CAOut=ca                                           XER-CA-Out(S6)
	S13= XER.SOOut=so                                           XER-SO-Out(S7)
	S14= PIDReg.Out=>IMMU.PID                                   Premise(F8)
	S15= IMMU.PID=pid                                           Path(S8,S14)
	S16= PC.Out=>IMMU.IEA                                       Premise(F9)
	S17= IMMU.IEA=addr                                          Path(S11,S16)
	S18= IMMU.Addr={pid,addr}                                   IMMU-Search(S15,S17)
	S19= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S15,S17)
	S20= IMMU.Addr=>IAddrReg.In                                 Premise(F10)
	S21= IAddrReg.In={pid,addr}                                 Path(S18,S20)
	S22= IMMU.Hit=>IMMUHitReg.In                                Premise(F11)
	S23= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S19,S22)
	S24= PC.Out=>ICache.IEA                                     Premise(F12)
	S25= ICache.IEA=addr                                        Path(S11,S24)
	S26= ICache.Hit=ICacheHit(addr)                             ICache-Search(S25)
	S27= ICache.Out={31,rT,rA,rB,1296}                          ICache-Search(S25,S3)
	S28= ICache.Out=>ICacheReg.In                               Premise(F13)
	S29= ICacheReg.In={31,rT,rA,rB,1296}                        Path(S27,S28)
	S30= ICache.Hit=>ICacheHitReg.In                            Premise(F14)
	S31= ICacheHitReg.In=ICacheHit(addr)                        Path(S26,S30)
	S32= IMMUHitReg.Out=>CU.IMemHit                             Premise(F15)
	S33= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F16)
	S34= IAddrReg.Out=>IMem.RAddr                               Premise(F17)
	S35= IMem.Out=>IRMux.MemData                                Premise(F18)
	S36= ICacheReg.Out=>IRMux.CacheData                         Premise(F19)
	S37= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F20)
	S38= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F21)
	S39= IRMux.Out=>IR.In                                       Premise(F22)
	S40= IMem.MEM8WordOut=>ICache.WData                         Premise(F23)
	S41= PC.Out=>ICache.IEA                                     Premise(F24)
	S42= IR.Out0_5=>CU.Op                                       Premise(F25)
	S43= IR.Out11_15=>GPRegs.RReg1                              Premise(F26)
	S44= IR.Out16_20=>GPRegs.RReg2                              Premise(F27)
	S45= IR.Out21_31=>CU.IRFunc                                 Premise(F28)
	S46= GPRegs.Rdata1=>A.In                                    Premise(F29)
	S47= GPRegs.Rdata2=>B.In                                    Premise(F30)
	S48= A.Out=>ALU.A                                           Premise(F31)
	S49= B.Out=>ALU.B                                           Premise(F32)
	S50= XER.CAOut=>ALU.CAIn                                    Premise(F33)
	S51= ALU.CAIn=ca                                            Path(S12,S50)
	S52= CU.Func=>ALU.Func                                      Premise(F34)
	S53= ALU.Out=>ALUOut.In                                     Premise(F35)
	S54= ALU.CA=>CAReg.In                                       Premise(F36)
	S55= ALU.OV=>OVReg.In                                       Premise(F37)
	S56= XER.SOOut=>ORGate.A                                    Premise(F38)
	S57= ORGate.A=so                                            Path(S13,S56)
	S58= ALU.OV=>ORGate.B                                       Premise(F39)
	S59= ORGate.Out=>DR1bit.In                                  Premise(F40)
	S60= IR.Out6_10=>GPRegs.WReg                                Premise(F41)
	S61= ALUOut.Out=>GPRegs.WData                               Premise(F42)
	S62= DR1bit.Out=>XER.SOIn                                   Premise(F43)
	S63= CAReg.Out=>XER.CAIn                                    Premise(F44)
	S64= OVReg.Out=>XER.OVIn                                    Premise(F45)
	S65= CtrlPIDReg=0                                           Premise(F46)
	S66= [PIDReg]=pid                                           PIDReg-Hold(S0,S65)
	S67= CtrlIMMU=0                                             Premise(F47)
	S68= CtrlPC=0                                               Premise(F48)
	S69= CtrlPCInc=0                                            Premise(F49)
	S70= PC[Out]=addr                                           PC-Hold(S1,S68,S69)
	S71= CtrlIAddrReg=1                                         Premise(F50)
	S72= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S21,S71)
	S73= CtrlIMMUHitReg=1                                       Premise(F51)
	S74= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S23,S73)
	S75= CtrlICache=0                                           Premise(F52)
	S76= ICache[addr]={31,rT,rA,rB,1296}                        ICache-Hold(S3,S75)
	S77= CtrlICacheReg=1                                        Premise(F53)
	S78= [ICacheReg]={31,rT,rA,rB,1296}                         ICacheReg-Write(S29,S77)
	S79= CtrlICacheHitReg=1                                     Premise(F54)
	S80= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S31,S79)
	S81= CtrlIMem=0                                             Premise(F55)
	S82= IMem[{pid,addr}]={31,rT,rA,rB,1296}                    IMem-Hold(S2,S81)
	S83= CtrlIRMux=0                                            Premise(F56)
	S84= CtrlIR=0                                               Premise(F57)
	S85= CtrlGPRegs=0                                           Premise(F58)
	S86= GPRegs[rA]=a                                           GPRegs-Hold(S4,S85)
	S87= GPRegs[rB]=b                                           GPRegs-Hold(S5,S85)
	S88= CtrlA=0                                                Premise(F59)
	S89= CtrlB=0                                                Premise(F60)
	S90= CtrlXERSO=0                                            Premise(F61)
	S91= XER[SO]=so                                             XER-SO-Hold(S7,S90)
	S92= CtrlXEROV=0                                            Premise(F62)
	S93= CtrlXERCA=0                                            Premise(F63)
	S94= XER[CA]=ca                                             XER-CA-Hold(S6,S93)
	S95= CtrlALUOut=0                                           Premise(F64)
	S96= CtrlCAReg=0                                            Premise(F65)
	S97= CtrlOVReg=0                                            Premise(F66)
	S98= CtrlDR1bit=0                                           Premise(F67)

IMMU	S99= PIDReg.Out=pid                                         PIDReg-Out(S66)
	S100= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S66)
	S101= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S66)
	S102= PC.Out=addr                                           PC-Out(S70)
	S103= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S72)
	S104= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S72)
	S105= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S72)
	S106= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S74)
	S107= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S74)
	S108= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S74)
	S109= ICacheReg.Out={31,rT,rA,rB,1296}                      ICacheReg-Out(S78)
	S110= ICacheReg.Out26_31={31,rT,rA,rB,1296}[26:31]          ICacheReg-Out(S78)
	S111= ICacheReg.Out30_31={31,rT,rA,rB,1296}[30:31]          ICacheReg-Out(S78)
	S112= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S80)
	S113= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S80)
	S114= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S80)
	S115= XER.SOOut=so                                          XER-SO-Out(S91)
	S116= XER.CAOut=ca                                          XER-CA-Out(S94)
	S117= PIDReg.Out=>IMMU.PID                                  Premise(F68)
	S118= IMMU.PID=pid                                          Path(S99,S117)
	S119= PC.Out=>IMMU.IEA                                      Premise(F69)
	S120= IMMU.IEA=addr                                         Path(S102,S119)
	S121= IMMU.Addr={pid,addr}                                  IMMU-Search(S118,S120)
	S122= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S118,S120)
	S123= IMMU.Addr=>IAddrReg.In                                Premise(F70)
	S124= IAddrReg.In={pid,addr}                                Path(S121,S123)
	S125= IMMU.Hit=>IMMUHitReg.In                               Premise(F71)
	S126= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S122,S125)
	S127= PC.Out=>ICache.IEA                                    Premise(F72)
	S128= ICache.IEA=addr                                       Path(S102,S127)
	S129= ICache.Hit=ICacheHit(addr)                            ICache-Search(S128)
	S130= ICache.Out={31,rT,rA,rB,1296}                         ICache-Search(S128,S76)
	S131= ICache.Out=>ICacheReg.In                              Premise(F73)
	S132= ICacheReg.In={31,rT,rA,rB,1296}                       Path(S130,S131)
	S133= ICache.Hit=>ICacheHitReg.In                           Premise(F74)
	S134= ICacheHitReg.In=ICacheHit(addr)                       Path(S129,S133)
	S135= IMMUHitReg.Out=>CU.IMemHit                            Premise(F75)
	S136= CU.IMemHit=IMMUHit(pid,addr)                          Path(S106,S135)
	S137= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F76)
	S138= CU.ICacheHit=ICacheHit(addr)                          Path(S112,S137)
	S139= IAddrReg.Out=>IMem.RAddr                              Premise(F77)
	S140= IMem.RAddr={pid,addr}                                 Path(S103,S139)
	S141= IMem.Out={31,rT,rA,rB,1296}                           IMem-Read(S140,S82)
	S142= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S140,S82)
	S143= IMem.Out=>IRMux.MemData                               Premise(F78)
	S144= IRMux.MemData={31,rT,rA,rB,1296}                      Path(S141,S143)
	S145= ICacheReg.Out=>IRMux.CacheData                        Premise(F79)
	S146= IRMux.CacheData={31,rT,rA,rB,1296}                    Path(S109,S145)
	S147= IRMux.Out={31,rT,rA,rB,1296}                          IRMux-Select(S144,S146)
	S148= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F80)
	S149= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S106,S148)
	S150= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F81)
	S151= IRMux.CacheSel=ICacheHit(addr)                        Path(S112,S150)
	S152= IRMux.Out=>IR.In                                      Premise(F82)
	S153= IR.In={31,rT,rA,rB,1296}                              Path(S147,S152)
	S154= IMem.MEM8WordOut=>ICache.WData                        Premise(F83)
	S155= ICache.WData=IMemGet8Word({pid,addr})                 Path(S142,S154)
	S156= PC.Out=>ICache.IEA                                    Premise(F84)
	S157= IR.Out0_5=>CU.Op                                      Premise(F85)
	S158= IR.Out11_15=>GPRegs.RReg1                             Premise(F86)
	S159= IR.Out16_20=>GPRegs.RReg2                             Premise(F87)
	S160= IR.Out21_31=>CU.IRFunc                                Premise(F88)
	S161= GPRegs.Rdata1=>A.In                                   Premise(F89)
	S162= GPRegs.Rdata2=>B.In                                   Premise(F90)
	S163= A.Out=>ALU.A                                          Premise(F91)
	S164= B.Out=>ALU.B                                          Premise(F92)
	S165= XER.CAOut=>ALU.CAIn                                   Premise(F93)
	S166= ALU.CAIn=ca                                           Path(S116,S165)
	S167= CU.Func=>ALU.Func                                     Premise(F94)
	S168= ALU.Out=>ALUOut.In                                    Premise(F95)
	S169= ALU.CA=>CAReg.In                                      Premise(F96)
	S170= ALU.OV=>OVReg.In                                      Premise(F97)
	S171= XER.SOOut=>ORGate.A                                   Premise(F98)
	S172= ORGate.A=so                                           Path(S115,S171)
	S173= ALU.OV=>ORGate.B                                      Premise(F99)
	S174= ORGate.Out=>DR1bit.In                                 Premise(F100)
	S175= IR.Out6_10=>GPRegs.WReg                               Premise(F101)
	S176= ALUOut.Out=>GPRegs.WData                              Premise(F102)
	S177= DR1bit.Out=>XER.SOIn                                  Premise(F103)
	S178= CAReg.Out=>XER.CAIn                                   Premise(F104)
	S179= OVReg.Out=>XER.OVIn                                   Premise(F105)
	S180= CtrlPIDReg=0                                          Premise(F106)
	S181= [PIDReg]=pid                                          PIDReg-Hold(S66,S180)
	S182= CtrlIMMU=0                                            Premise(F107)
	S183= CtrlPC=0                                              Premise(F108)
	S184= CtrlPCInc=1                                           Premise(F109)
	S185= PC[Out]=addr+4                                        PC-Inc(S70,S183,S184)
	S186= PC[CIA]=addr                                          PC-Inc(S70,S183,S184)
	S187= CtrlIAddrReg=0                                        Premise(F110)
	S188= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S72,S187)
	S189= CtrlIMMUHitReg=0                                      Premise(F111)
	S190= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S74,S189)
	S191= CtrlICache=0                                          Premise(F112)
	S192= ICache[addr]={31,rT,rA,rB,1296}                       ICache-Hold(S76,S191)
	S193= CtrlICacheReg=0                                       Premise(F113)
	S194= [ICacheReg]={31,rT,rA,rB,1296}                        ICacheReg-Hold(S78,S193)
	S195= CtrlICacheHitReg=0                                    Premise(F114)
	S196= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S80,S195)
	S197= CtrlIMem=0                                            Premise(F115)
	S198= IMem[{pid,addr}]={31,rT,rA,rB,1296}                   IMem-Hold(S82,S197)
	S199= CtrlIRMux=0                                           Premise(F116)
	S200= CtrlIR=1                                              Premise(F117)
	S201= [IR]={31,rT,rA,rB,1296}                               IR-Write(S153,S200)
	S202= CtrlGPRegs=0                                          Premise(F118)
	S203= GPRegs[rA]=a                                          GPRegs-Hold(S86,S202)
	S204= GPRegs[rB]=b                                          GPRegs-Hold(S87,S202)
	S205= CtrlA=0                                               Premise(F119)
	S206= CtrlB=0                                               Premise(F120)
	S207= CtrlXERSO=0                                           Premise(F121)
	S208= XER[SO]=so                                            XER-SO-Hold(S91,S207)
	S209= CtrlXEROV=0                                           Premise(F122)
	S210= CtrlXERCA=0                                           Premise(F123)
	S211= XER[CA]=ca                                            XER-CA-Hold(S94,S210)
	S212= CtrlALUOut=0                                          Premise(F124)
	S213= CtrlCAReg=0                                           Premise(F125)
	S214= CtrlOVReg=0                                           Premise(F126)
	S215= CtrlDR1bit=0                                          Premise(F127)

ID	S216= PIDReg.Out=pid                                        PIDReg-Out(S181)
	S217= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S181)
	S218= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S181)
	S219= PC.Out=addr+4                                         PC-Out(S185)
	S220= PC.CIA=addr                                           PC-Out(S186)
	S221= PC.CIA31_28=addr[31:28]                               PC-Out(S186)
	S222= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S188)
	S223= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S188)
	S224= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S188)
	S225= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S190)
	S226= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S190)
	S227= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S190)
	S228= ICacheReg.Out={31,rT,rA,rB,1296}                      ICacheReg-Out(S194)
	S229= ICacheReg.Out26_31={31,rT,rA,rB,1296}[26:31]          ICacheReg-Out(S194)
	S230= ICacheReg.Out30_31={31,rT,rA,rB,1296}[30:31]          ICacheReg-Out(S194)
	S231= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S196)
	S232= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S196)
	S233= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S196)
	S234= IR.Out0_5=31                                          IR-Out(S201)
	S235= IR.Out6_10=rT                                         IR-Out(S201)
	S236= IR.Out11_15=rA                                        IR-Out(S201)
	S237= IR.Out16_20=rB                                        IR-Out(S201)
	S238= IR.Out21_31=1296                                      IR-Out(S201)
	S239= XER.SOOut=so                                          XER-SO-Out(S208)
	S240= XER.CAOut=ca                                          XER-CA-Out(S211)
	S241= PIDReg.Out=>IMMU.PID                                  Premise(F128)
	S242= IMMU.PID=pid                                          Path(S216,S241)
	S243= PC.Out=>IMMU.IEA                                      Premise(F129)
	S244= IMMU.IEA=addr+4                                       Path(S219,S243)
	S245= IMMU.Addr={pid,addr+4}                                IMMU-Search(S242,S244)
	S246= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S242,S244)
	S247= IMMU.Addr=>IAddrReg.In                                Premise(F130)
	S248= IAddrReg.In={pid,addr+4}                              Path(S245,S247)
	S249= IMMU.Hit=>IMMUHitReg.In                               Premise(F131)
	S250= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S246,S249)
	S251= PC.Out=>ICache.IEA                                    Premise(F132)
	S252= ICache.IEA=addr+4                                     Path(S219,S251)
	S253= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S252)
	S254= ICache.Out=>ICacheReg.In                              Premise(F133)
	S255= ICache.Hit=>ICacheHitReg.In                           Premise(F134)
	S256= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S253,S255)
	S257= IMMUHitReg.Out=>CU.IMemHit                            Premise(F135)
	S258= CU.IMemHit=IMMUHit(pid,addr)                          Path(S225,S257)
	S259= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F136)
	S260= CU.ICacheHit=ICacheHit(addr)                          Path(S231,S259)
	S261= IAddrReg.Out=>IMem.RAddr                              Premise(F137)
	S262= IMem.RAddr={pid,addr}                                 Path(S222,S261)
	S263= IMem.Out={31,rT,rA,rB,1296}                           IMem-Read(S262,S198)
	S264= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S262,S198)
	S265= IMem.Out=>IRMux.MemData                               Premise(F138)
	S266= IRMux.MemData={31,rT,rA,rB,1296}                      Path(S263,S265)
	S267= ICacheReg.Out=>IRMux.CacheData                        Premise(F139)
	S268= IRMux.CacheData={31,rT,rA,rB,1296}                    Path(S228,S267)
	S269= IRMux.Out={31,rT,rA,rB,1296}                          IRMux-Select(S266,S268)
	S270= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F140)
	S271= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S225,S270)
	S272= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F141)
	S273= IRMux.CacheSel=ICacheHit(addr)                        Path(S231,S272)
	S274= IRMux.Out=>IR.In                                      Premise(F142)
	S275= IR.In={31,rT,rA,rB,1296}                              Path(S269,S274)
	S276= IMem.MEM8WordOut=>ICache.WData                        Premise(F143)
	S277= ICache.WData=IMemGet8Word({pid,addr})                 Path(S264,S276)
	S278= PC.Out=>ICache.IEA                                    Premise(F144)
	S279= IR.Out0_5=>CU.Op                                      Premise(F145)
	S280= CU.Op=31                                              Path(S234,S279)
	S281= IR.Out11_15=>GPRegs.RReg1                             Premise(F146)
	S282= GPRegs.RReg1=rA                                       Path(S236,S281)
	S283= GPRegs.Rdata1=a                                       GPRegs-Read(S282,S203)
	S284= IR.Out16_20=>GPRegs.RReg2                             Premise(F147)
	S285= GPRegs.RReg2=rB                                       Path(S237,S284)
	S286= GPRegs.Rdata2=b                                       GPRegs-Read(S285,S204)
	S287= IR.Out21_31=>CU.IRFunc                                Premise(F148)
	S288= CU.IRFunc=1296                                        Path(S238,S287)
	S289= CU.Func=alu_subfe                                     CU(S280,S288)
	S290= GPRegs.Rdata1=>A.In                                   Premise(F149)
	S291= A.In=a                                                Path(S283,S290)
	S292= GPRegs.Rdata2=>B.In                                   Premise(F150)
	S293= B.In=b                                                Path(S286,S292)
	S294= A.Out=>ALU.A                                          Premise(F151)
	S295= B.Out=>ALU.B                                          Premise(F152)
	S296= XER.CAOut=>ALU.CAIn                                   Premise(F153)
	S297= ALU.CAIn=ca                                           Path(S240,S296)
	S298= CU.Func=>ALU.Func                                     Premise(F154)
	S299= ALU.Func=alu_subfe                                    Path(S289,S298)
	S300= ALU.Out=>ALUOut.In                                    Premise(F155)
	S301= ALU.CA=>CAReg.In                                      Premise(F156)
	S302= ALU.OV=>OVReg.In                                      Premise(F157)
	S303= XER.SOOut=>ORGate.A                                   Premise(F158)
	S304= ORGate.A=so                                           Path(S239,S303)
	S305= ALU.OV=>ORGate.B                                      Premise(F159)
	S306= ORGate.Out=>DR1bit.In                                 Premise(F160)
	S307= IR.Out6_10=>GPRegs.WReg                               Premise(F161)
	S308= GPRegs.WReg=rT                                        Path(S235,S307)
	S309= ALUOut.Out=>GPRegs.WData                              Premise(F162)
	S310= DR1bit.Out=>XER.SOIn                                  Premise(F163)
	S311= CAReg.Out=>XER.CAIn                                   Premise(F164)
	S312= OVReg.Out=>XER.OVIn                                   Premise(F165)
	S313= CtrlPIDReg=0                                          Premise(F166)
	S314= [PIDReg]=pid                                          PIDReg-Hold(S181,S313)
	S315= CtrlIMMU=0                                            Premise(F167)
	S316= CtrlPC=0                                              Premise(F168)
	S317= CtrlPCInc=0                                           Premise(F169)
	S318= PC[CIA]=addr                                          PC-Hold(S186,S317)
	S319= PC[Out]=addr+4                                        PC-Hold(S185,S316,S317)
	S320= CtrlIAddrReg=0                                        Premise(F170)
	S321= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S188,S320)
	S322= CtrlIMMUHitReg=0                                      Premise(F171)
	S323= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S190,S322)
	S324= CtrlICache=0                                          Premise(F172)
	S325= ICache[addr]={31,rT,rA,rB,1296}                       ICache-Hold(S192,S324)
	S326= CtrlICacheReg=0                                       Premise(F173)
	S327= [ICacheReg]={31,rT,rA,rB,1296}                        ICacheReg-Hold(S194,S326)
	S328= CtrlICacheHitReg=0                                    Premise(F174)
	S329= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S196,S328)
	S330= CtrlIMem=0                                            Premise(F175)
	S331= IMem[{pid,addr}]={31,rT,rA,rB,1296}                   IMem-Hold(S198,S330)
	S332= CtrlIRMux=0                                           Premise(F176)
	S333= CtrlIR=0                                              Premise(F177)
	S334= [IR]={31,rT,rA,rB,1296}                               IR-Hold(S201,S333)
	S335= CtrlGPRegs=0                                          Premise(F178)
	S336= GPRegs[rA]=a                                          GPRegs-Hold(S203,S335)
	S337= GPRegs[rB]=b                                          GPRegs-Hold(S204,S335)
	S338= CtrlA=1                                               Premise(F179)
	S339= [A]=a                                                 A-Write(S291,S338)
	S340= CtrlB=1                                               Premise(F180)
	S341= [B]=b                                                 B-Write(S293,S340)
	S342= CtrlXERSO=0                                           Premise(F181)
	S343= XER[SO]=so                                            XER-SO-Hold(S208,S342)
	S344= CtrlXEROV=0                                           Premise(F182)
	S345= CtrlXERCA=0                                           Premise(F183)
	S346= XER[CA]=ca                                            XER-CA-Hold(S211,S345)
	S347= CtrlALUOut=0                                          Premise(F184)
	S348= CtrlCAReg=0                                           Premise(F185)
	S349= CtrlOVReg=0                                           Premise(F186)
	S350= CtrlDR1bit=0                                          Premise(F187)

EX	S351= PIDReg.Out=pid                                        PIDReg-Out(S314)
	S352= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S314)
	S353= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S314)
	S354= PC.CIA=addr                                           PC-Out(S318)
	S355= PC.CIA31_28=addr[31:28]                               PC-Out(S318)
	S356= PC.Out=addr+4                                         PC-Out(S319)
	S357= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S321)
	S358= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S321)
	S359= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S321)
	S360= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S323)
	S361= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S323)
	S362= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S323)
	S363= ICacheReg.Out={31,rT,rA,rB,1296}                      ICacheReg-Out(S327)
	S364= ICacheReg.Out26_31={31,rT,rA,rB,1296}[26:31]          ICacheReg-Out(S327)
	S365= ICacheReg.Out30_31={31,rT,rA,rB,1296}[30:31]          ICacheReg-Out(S327)
	S366= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S329)
	S367= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S329)
	S368= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S329)
	S369= IR.Out0_5=31                                          IR-Out(S334)
	S370= IR.Out6_10=rT                                         IR-Out(S334)
	S371= IR.Out11_15=rA                                        IR-Out(S334)
	S372= IR.Out16_20=rB                                        IR-Out(S334)
	S373= IR.Out21_31=1296                                      IR-Out(S334)
	S374= A.Out=a                                               A-Out(S339)
	S375= A.Out26_31=a[26:31]                                   A-Out(S339)
	S376= A.Out30_31=a[30:31]                                   A-Out(S339)
	S377= B.Out=b                                               B-Out(S341)
	S378= B.Out26_31=b[26:31]                                   B-Out(S341)
	S379= B.Out30_31=b[30:31]                                   B-Out(S341)
	S380= XER.SOOut=so                                          XER-SO-Out(S343)
	S381= XER.CAOut=ca                                          XER-CA-Out(S346)
	S382= PIDReg.Out=>IMMU.PID                                  Premise(F188)
	S383= IMMU.PID=pid                                          Path(S351,S382)
	S384= PC.Out=>IMMU.IEA                                      Premise(F189)
	S385= IMMU.IEA=addr+4                                       Path(S356,S384)
	S386= IMMU.Addr={pid,addr+4}                                IMMU-Search(S383,S385)
	S387= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S383,S385)
	S388= IMMU.Addr=>IAddrReg.In                                Premise(F190)
	S389= IAddrReg.In={pid,addr+4}                              Path(S386,S388)
	S390= IMMU.Hit=>IMMUHitReg.In                               Premise(F191)
	S391= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S387,S390)
	S392= PC.Out=>ICache.IEA                                    Premise(F192)
	S393= ICache.IEA=addr+4                                     Path(S356,S392)
	S394= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S393)
	S395= ICache.Out=>ICacheReg.In                              Premise(F193)
	S396= ICache.Hit=>ICacheHitReg.In                           Premise(F194)
	S397= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S394,S396)
	S398= IMMUHitReg.Out=>CU.IMemHit                            Premise(F195)
	S399= CU.IMemHit=IMMUHit(pid,addr)                          Path(S360,S398)
	S400= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F196)
	S401= CU.ICacheHit=ICacheHit(addr)                          Path(S366,S400)
	S402= IAddrReg.Out=>IMem.RAddr                              Premise(F197)
	S403= IMem.RAddr={pid,addr}                                 Path(S357,S402)
	S404= IMem.Out={31,rT,rA,rB,1296}                           IMem-Read(S403,S331)
	S405= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S403,S331)
	S406= IMem.Out=>IRMux.MemData                               Premise(F198)
	S407= IRMux.MemData={31,rT,rA,rB,1296}                      Path(S404,S406)
	S408= ICacheReg.Out=>IRMux.CacheData                        Premise(F199)
	S409= IRMux.CacheData={31,rT,rA,rB,1296}                    Path(S363,S408)
	S410= IRMux.Out={31,rT,rA,rB,1296}                          IRMux-Select(S407,S409)
	S411= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F200)
	S412= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S360,S411)
	S413= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F201)
	S414= IRMux.CacheSel=ICacheHit(addr)                        Path(S366,S413)
	S415= IRMux.Out=>IR.In                                      Premise(F202)
	S416= IR.In={31,rT,rA,rB,1296}                              Path(S410,S415)
	S417= IMem.MEM8WordOut=>ICache.WData                        Premise(F203)
	S418= ICache.WData=IMemGet8Word({pid,addr})                 Path(S405,S417)
	S419= PC.Out=>ICache.IEA                                    Premise(F204)
	S420= IR.Out0_5=>CU.Op                                      Premise(F205)
	S421= CU.Op=31                                              Path(S369,S420)
	S422= IR.Out11_15=>GPRegs.RReg1                             Premise(F206)
	S423= GPRegs.RReg1=rA                                       Path(S371,S422)
	S424= GPRegs.Rdata1=a                                       GPRegs-Read(S423,S336)
	S425= IR.Out16_20=>GPRegs.RReg2                             Premise(F207)
	S426= GPRegs.RReg2=rB                                       Path(S372,S425)
	S427= GPRegs.Rdata2=b                                       GPRegs-Read(S426,S337)
	S428= IR.Out21_31=>CU.IRFunc                                Premise(F208)
	S429= CU.IRFunc=1296                                        Path(S373,S428)
	S430= CU.Func=alu_subfe                                     CU(S421,S429)
	S431= GPRegs.Rdata1=>A.In                                   Premise(F209)
	S432= A.In=a                                                Path(S424,S431)
	S433= GPRegs.Rdata2=>B.In                                   Premise(F210)
	S434= B.In=b                                                Path(S427,S433)
	S435= A.Out=>ALU.A                                          Premise(F211)
	S436= ALU.A=a                                               Path(S374,S435)
	S437= B.Out=>ALU.B                                          Premise(F212)
	S438= ALU.B=b                                               Path(S377,S437)
	S439= XER.CAOut=>ALU.CAIn                                   Premise(F213)
	S440= ALU.CAIn=ca                                           Path(S381,S439)
	S441= CU.Func=>ALU.Func                                     Premise(F214)
	S442= ALU.Func=alu_subfe                                    Path(S430,S441)
	S443= ALU.Out=b-a+ca                                        ALU(S436,S438,S440)
	S444= ALU.CMP=Compare0(b-a+ca)                              ALU(S436,S438,S440)
	S445= ALU.OV=OverFlow(b-a+ca)                               ALU(S436,S438,S440)
	S446= ALU.CA=Carry(b-a+ca)                                  ALU(S436,S438,S440)
	S447= ALU.Out=>ALUOut.In                                    Premise(F215)
	S448= ALUOut.In=b-a+ca                                      Path(S443,S447)
	S449= ALU.CA=>CAReg.In                                      Premise(F216)
	S450= CAReg.In=Carry(b-a+ca)                                Path(S446,S449)
	S451= ALU.OV=>OVReg.In                                      Premise(F217)
	S452= OVReg.In=OverFlow(b-a+ca)                             Path(S445,S451)
	S453= XER.SOOut=>ORGate.A                                   Premise(F218)
	S454= ORGate.A=so                                           Path(S380,S453)
	S455= ALU.OV=>ORGate.B                                      Premise(F219)
	S456= ORGate.B=OverFlow(b-a+ca)                             Path(S445,S455)
	S457= ORGate.Out=so|OverFlow(b-a+ca)                        ORGate(S454,S456)
	S458= ORGate.Out=>DR1bit.In                                 Premise(F220)
	S459= DR1bit.In=so|OverFlow(b-a+ca)                         Path(S457,S458)
	S460= IR.Out6_10=>GPRegs.WReg                               Premise(F221)
	S461= GPRegs.WReg=rT                                        Path(S370,S460)
	S462= ALUOut.Out=>GPRegs.WData                              Premise(F222)
	S463= DR1bit.Out=>XER.SOIn                                  Premise(F223)
	S464= CAReg.Out=>XER.CAIn                                   Premise(F224)
	S465= OVReg.Out=>XER.OVIn                                   Premise(F225)
	S466= CtrlPIDReg=0                                          Premise(F226)
	S467= [PIDReg]=pid                                          PIDReg-Hold(S314,S466)
	S468= CtrlIMMU=0                                            Premise(F227)
	S469= CtrlPC=0                                              Premise(F228)
	S470= CtrlPCInc=0                                           Premise(F229)
	S471= PC[CIA]=addr                                          PC-Hold(S318,S470)
	S472= PC[Out]=addr+4                                        PC-Hold(S319,S469,S470)
	S473= CtrlIAddrReg=0                                        Premise(F230)
	S474= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S321,S473)
	S475= CtrlIMMUHitReg=0                                      Premise(F231)
	S476= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S323,S475)
	S477= CtrlICache=0                                          Premise(F232)
	S478= ICache[addr]={31,rT,rA,rB,1296}                       ICache-Hold(S325,S477)
	S479= CtrlICacheReg=0                                       Premise(F233)
	S480= [ICacheReg]={31,rT,rA,rB,1296}                        ICacheReg-Hold(S327,S479)
	S481= CtrlICacheHitReg=0                                    Premise(F234)
	S482= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S329,S481)
	S483= CtrlIMem=0                                            Premise(F235)
	S484= IMem[{pid,addr}]={31,rT,rA,rB,1296}                   IMem-Hold(S331,S483)
	S485= CtrlIRMux=0                                           Premise(F236)
	S486= CtrlIR=0                                              Premise(F237)
	S487= [IR]={31,rT,rA,rB,1296}                               IR-Hold(S334,S486)
	S488= CtrlGPRegs=0                                          Premise(F238)
	S489= GPRegs[rA]=a                                          GPRegs-Hold(S336,S488)
	S490= GPRegs[rB]=b                                          GPRegs-Hold(S337,S488)
	S491= CtrlA=0                                               Premise(F239)
	S492= [A]=a                                                 A-Hold(S339,S491)
	S493= CtrlB=0                                               Premise(F240)
	S494= [B]=b                                                 B-Hold(S341,S493)
	S495= CtrlXERSO=0                                           Premise(F241)
	S496= XER[SO]=so                                            XER-SO-Hold(S343,S495)
	S497= CtrlXEROV=0                                           Premise(F242)
	S498= CtrlXERCA=0                                           Premise(F243)
	S499= XER[CA]=ca                                            XER-CA-Hold(S346,S498)
	S500= CtrlALUOut=1                                          Premise(F244)
	S501= [ALUOut]=b-a+ca                                       ALUOut-Write(S448,S500)
	S502= CtrlCAReg=1                                           Premise(F245)
	S503= [CAReg]=Carry(b-a+ca)                                 CAReg-Write(S450,S502)
	S504= CtrlOVReg=1                                           Premise(F246)
	S505= [OVReg]=OverFlow(b-a+ca)                              OVReg-Write(S452,S504)
	S506= CtrlDR1bit=1                                          Premise(F247)
	S507= [DR1bit]=so|OverFlow(b-a+ca)                          DR1bit-Write(S459,S506)

MEM	S508= PIDReg.Out=pid                                        PIDReg-Out(S467)
	S509= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S467)
	S510= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S467)
	S511= PC.CIA=addr                                           PC-Out(S471)
	S512= PC.CIA31_28=addr[31:28]                               PC-Out(S471)
	S513= PC.Out=addr+4                                         PC-Out(S472)
	S514= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S474)
	S515= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S474)
	S516= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S474)
	S517= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S476)
	S518= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S476)
	S519= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S476)
	S520= ICacheReg.Out={31,rT,rA,rB,1296}                      ICacheReg-Out(S480)
	S521= ICacheReg.Out26_31={31,rT,rA,rB,1296}[26:31]          ICacheReg-Out(S480)
	S522= ICacheReg.Out30_31={31,rT,rA,rB,1296}[30:31]          ICacheReg-Out(S480)
	S523= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S482)
	S524= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S482)
	S525= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S482)
	S526= IR.Out0_5=31                                          IR-Out(S487)
	S527= IR.Out6_10=rT                                         IR-Out(S487)
	S528= IR.Out11_15=rA                                        IR-Out(S487)
	S529= IR.Out16_20=rB                                        IR-Out(S487)
	S530= IR.Out21_31=1296                                      IR-Out(S487)
	S531= A.Out=a                                               A-Out(S492)
	S532= A.Out26_31=a[26:31]                                   A-Out(S492)
	S533= A.Out30_31=a[30:31]                                   A-Out(S492)
	S534= B.Out=b                                               B-Out(S494)
	S535= B.Out26_31=b[26:31]                                   B-Out(S494)
	S536= B.Out30_31=b[30:31]                                   B-Out(S494)
	S537= XER.SOOut=so                                          XER-SO-Out(S496)
	S538= XER.CAOut=ca                                          XER-CA-Out(S499)
	S539= ALUOut.Out=b-a+ca                                     ALUOut-Out(S501)
	S540= ALUOut.Out26_31=b-a+ca[26:31]                         ALUOut-Out(S501)
	S541= ALUOut.Out30_31=b-a+ca[30:31]                         ALUOut-Out(S501)
	S542= CAReg.Out=Carry(b-a+ca)                               CAReg-Out(S503)
	S543= CAReg.Out26_31=Carry(b-a+ca)[26:31]                   CAReg-Out(S503)
	S544= CAReg.Out30_31=Carry(b-a+ca)[30:31]                   CAReg-Out(S503)
	S545= OVReg.Out=OverFlow(b-a+ca)                            OVReg-Out(S505)
	S546= OVReg.Out26_31=OverFlow(b-a+ca)[26:31]                OVReg-Out(S505)
	S547= OVReg.Out30_31=OverFlow(b-a+ca)[30:31]                OVReg-Out(S505)
	S548= DR1bit.Out=so|OverFlow(b-a+ca)                        DR1bit-Out(S507)
	S549= DR1bit.Out26_31=so|OverFlow(b-a+ca)[26:31]            DR1bit-Out(S507)
	S550= DR1bit.Out30_31=so|OverFlow(b-a+ca)[30:31]            DR1bit-Out(S507)
	S551= PIDReg.Out=>IMMU.PID                                  Premise(F248)
	S552= IMMU.PID=pid                                          Path(S508,S551)
	S553= PC.Out=>IMMU.IEA                                      Premise(F249)
	S554= IMMU.IEA=addr+4                                       Path(S513,S553)
	S555= IMMU.Addr={pid,addr+4}                                IMMU-Search(S552,S554)
	S556= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S552,S554)
	S557= IMMU.Addr=>IAddrReg.In                                Premise(F250)
	S558= IAddrReg.In={pid,addr+4}                              Path(S555,S557)
	S559= IMMU.Hit=>IMMUHitReg.In                               Premise(F251)
	S560= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S556,S559)
	S561= PC.Out=>ICache.IEA                                    Premise(F252)
	S562= ICache.IEA=addr+4                                     Path(S513,S561)
	S563= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S562)
	S564= ICache.Out=>ICacheReg.In                              Premise(F253)
	S565= ICache.Hit=>ICacheHitReg.In                           Premise(F254)
	S566= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S563,S565)
	S567= IMMUHitReg.Out=>CU.IMemHit                            Premise(F255)
	S568= CU.IMemHit=IMMUHit(pid,addr)                          Path(S517,S567)
	S569= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F256)
	S570= CU.ICacheHit=ICacheHit(addr)                          Path(S523,S569)
	S571= IAddrReg.Out=>IMem.RAddr                              Premise(F257)
	S572= IMem.RAddr={pid,addr}                                 Path(S514,S571)
	S573= IMem.Out={31,rT,rA,rB,1296}                           IMem-Read(S572,S484)
	S574= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S572,S484)
	S575= IMem.Out=>IRMux.MemData                               Premise(F258)
	S576= IRMux.MemData={31,rT,rA,rB,1296}                      Path(S573,S575)
	S577= ICacheReg.Out=>IRMux.CacheData                        Premise(F259)
	S578= IRMux.CacheData={31,rT,rA,rB,1296}                    Path(S520,S577)
	S579= IRMux.Out={31,rT,rA,rB,1296}                          IRMux-Select(S576,S578)
	S580= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F260)
	S581= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S517,S580)
	S582= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F261)
	S583= IRMux.CacheSel=ICacheHit(addr)                        Path(S523,S582)
	S584= IRMux.Out=>IR.In                                      Premise(F262)
	S585= IR.In={31,rT,rA,rB,1296}                              Path(S579,S584)
	S586= IMem.MEM8WordOut=>ICache.WData                        Premise(F263)
	S587= ICache.WData=IMemGet8Word({pid,addr})                 Path(S574,S586)
	S588= PC.Out=>ICache.IEA                                    Premise(F264)
	S589= IR.Out0_5=>CU.Op                                      Premise(F265)
	S590= CU.Op=31                                              Path(S526,S589)
	S591= IR.Out11_15=>GPRegs.RReg1                             Premise(F266)
	S592= GPRegs.RReg1=rA                                       Path(S528,S591)
	S593= GPRegs.Rdata1=a                                       GPRegs-Read(S592,S489)
	S594= IR.Out16_20=>GPRegs.RReg2                             Premise(F267)
	S595= GPRegs.RReg2=rB                                       Path(S529,S594)
	S596= GPRegs.Rdata2=b                                       GPRegs-Read(S595,S490)
	S597= IR.Out21_31=>CU.IRFunc                                Premise(F268)
	S598= CU.IRFunc=1296                                        Path(S530,S597)
	S599= CU.Func=alu_subfe                                     CU(S590,S598)
	S600= GPRegs.Rdata1=>A.In                                   Premise(F269)
	S601= A.In=a                                                Path(S593,S600)
	S602= GPRegs.Rdata2=>B.In                                   Premise(F270)
	S603= B.In=b                                                Path(S596,S602)
	S604= A.Out=>ALU.A                                          Premise(F271)
	S605= ALU.A=a                                               Path(S531,S604)
	S606= B.Out=>ALU.B                                          Premise(F272)
	S607= ALU.B=b                                               Path(S534,S606)
	S608= XER.CAOut=>ALU.CAIn                                   Premise(F273)
	S609= ALU.CAIn=ca                                           Path(S538,S608)
	S610= CU.Func=>ALU.Func                                     Premise(F274)
	S611= ALU.Func=alu_subfe                                    Path(S599,S610)
	S612= ALU.Out=b-a+ca                                        ALU(S605,S607,S609)
	S613= ALU.CMP=Compare0(b-a+ca)                              ALU(S605,S607,S609)
	S614= ALU.OV=OverFlow(b-a+ca)                               ALU(S605,S607,S609)
	S615= ALU.CA=Carry(b-a+ca)                                  ALU(S605,S607,S609)
	S616= ALU.Out=>ALUOut.In                                    Premise(F275)
	S617= ALUOut.In=b-a+ca                                      Path(S612,S616)
	S618= ALU.CA=>CAReg.In                                      Premise(F276)
	S619= CAReg.In=Carry(b-a+ca)                                Path(S615,S618)
	S620= ALU.OV=>OVReg.In                                      Premise(F277)
	S621= OVReg.In=OverFlow(b-a+ca)                             Path(S614,S620)
	S622= XER.SOOut=>ORGate.A                                   Premise(F278)
	S623= ORGate.A=so                                           Path(S537,S622)
	S624= ALU.OV=>ORGate.B                                      Premise(F279)
	S625= ORGate.B=OverFlow(b-a+ca)                             Path(S614,S624)
	S626= ORGate.Out=so|OverFlow(b-a+ca)                        ORGate(S623,S625)
	S627= ORGate.Out=>DR1bit.In                                 Premise(F280)
	S628= DR1bit.In=so|OverFlow(b-a+ca)                         Path(S626,S627)
	S629= IR.Out6_10=>GPRegs.WReg                               Premise(F281)
	S630= GPRegs.WReg=rT                                        Path(S527,S629)
	S631= ALUOut.Out=>GPRegs.WData                              Premise(F282)
	S632= GPRegs.WData=b-a+ca                                   Path(S539,S631)
	S633= DR1bit.Out=>XER.SOIn                                  Premise(F283)
	S634= XER.SOIn=so|OverFlow(b-a+ca)                          Path(S548,S633)
	S635= CAReg.Out=>XER.CAIn                                   Premise(F284)
	S636= XER.CAIn=Carry(b-a+ca)                                Path(S542,S635)
	S637= OVReg.Out=>XER.OVIn                                   Premise(F285)
	S638= XER.OVIn=OverFlow(b-a+ca)                             Path(S545,S637)
	S639= CtrlPIDReg=0                                          Premise(F286)
	S640= [PIDReg]=pid                                          PIDReg-Hold(S467,S639)
	S641= CtrlIMMU=0                                            Premise(F287)
	S642= CtrlPC=0                                              Premise(F288)
	S643= CtrlPCInc=0                                           Premise(F289)
	S644= PC[CIA]=addr                                          PC-Hold(S471,S643)
	S645= PC[Out]=addr+4                                        PC-Hold(S472,S642,S643)
	S646= CtrlIAddrReg=0                                        Premise(F290)
	S647= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S474,S646)
	S648= CtrlIMMUHitReg=0                                      Premise(F291)
	S649= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S476,S648)
	S650= CtrlICache=0                                          Premise(F292)
	S651= ICache[addr]={31,rT,rA,rB,1296}                       ICache-Hold(S478,S650)
	S652= CtrlICacheReg=0                                       Premise(F293)
	S653= [ICacheReg]={31,rT,rA,rB,1296}                        ICacheReg-Hold(S480,S652)
	S654= CtrlICacheHitReg=0                                    Premise(F294)
	S655= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S482,S654)
	S656= CtrlIMem=0                                            Premise(F295)
	S657= IMem[{pid,addr}]={31,rT,rA,rB,1296}                   IMem-Hold(S484,S656)
	S658= CtrlIRMux=0                                           Premise(F296)
	S659= CtrlIR=0                                              Premise(F297)
	S660= [IR]={31,rT,rA,rB,1296}                               IR-Hold(S487,S659)
	S661= CtrlGPRegs=0                                          Premise(F298)
	S662= GPRegs[rA]=a                                          GPRegs-Hold(S489,S661)
	S663= GPRegs[rB]=b                                          GPRegs-Hold(S490,S661)
	S664= CtrlA=0                                               Premise(F299)
	S665= [A]=a                                                 A-Hold(S492,S664)
	S666= CtrlB=0                                               Premise(F300)
	S667= [B]=b                                                 B-Hold(S494,S666)
	S668= CtrlXERSO=0                                           Premise(F301)
	S669= XER[SO]=so                                            XER-SO-Hold(S496,S668)
	S670= CtrlXEROV=0                                           Premise(F302)
	S671= CtrlXERCA=0                                           Premise(F303)
	S672= XER[CA]=ca                                            XER-CA-Hold(S499,S671)
	S673= CtrlALUOut=0                                          Premise(F304)
	S674= [ALUOut]=b-a+ca                                       ALUOut-Hold(S501,S673)
	S675= CtrlCAReg=0                                           Premise(F305)
	S676= [CAReg]=Carry(b-a+ca)                                 CAReg-Hold(S503,S675)
	S677= CtrlOVReg=0                                           Premise(F306)
	S678= [OVReg]=OverFlow(b-a+ca)                              OVReg-Hold(S505,S677)
	S679= CtrlDR1bit=0                                          Premise(F307)
	S680= [DR1bit]=so|OverFlow(b-a+ca)                          DR1bit-Hold(S507,S679)

DMMU1	S681= PIDReg.Out=pid                                        PIDReg-Out(S640)
	S682= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S640)
	S683= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S640)
	S684= PC.CIA=addr                                           PC-Out(S644)
	S685= PC.CIA31_28=addr[31:28]                               PC-Out(S644)
	S686= PC.Out=addr+4                                         PC-Out(S645)
	S687= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S647)
	S688= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S647)
	S689= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S647)
	S690= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S649)
	S691= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S649)
	S692= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S649)
	S693= ICacheReg.Out={31,rT,rA,rB,1296}                      ICacheReg-Out(S653)
	S694= ICacheReg.Out26_31={31,rT,rA,rB,1296}[26:31]          ICacheReg-Out(S653)
	S695= ICacheReg.Out30_31={31,rT,rA,rB,1296}[30:31]          ICacheReg-Out(S653)
	S696= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S655)
	S697= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S655)
	S698= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S655)
	S699= IR.Out0_5=31                                          IR-Out(S660)
	S700= IR.Out6_10=rT                                         IR-Out(S660)
	S701= IR.Out11_15=rA                                        IR-Out(S660)
	S702= IR.Out16_20=rB                                        IR-Out(S660)
	S703= IR.Out21_31=1296                                      IR-Out(S660)
	S704= A.Out=a                                               A-Out(S665)
	S705= A.Out26_31=a[26:31]                                   A-Out(S665)
	S706= A.Out30_31=a[30:31]                                   A-Out(S665)
	S707= B.Out=b                                               B-Out(S667)
	S708= B.Out26_31=b[26:31]                                   B-Out(S667)
	S709= B.Out30_31=b[30:31]                                   B-Out(S667)
	S710= XER.SOOut=so                                          XER-SO-Out(S669)
	S711= XER.CAOut=ca                                          XER-CA-Out(S672)
	S712= ALUOut.Out=b-a+ca                                     ALUOut-Out(S674)
	S713= ALUOut.Out26_31=b-a+ca[26:31]                         ALUOut-Out(S674)
	S714= ALUOut.Out30_31=b-a+ca[30:31]                         ALUOut-Out(S674)
	S715= CAReg.Out=Carry(b-a+ca)                               CAReg-Out(S676)
	S716= CAReg.Out26_31=Carry(b-a+ca)[26:31]                   CAReg-Out(S676)
	S717= CAReg.Out30_31=Carry(b-a+ca)[30:31]                   CAReg-Out(S676)
	S718= OVReg.Out=OverFlow(b-a+ca)                            OVReg-Out(S678)
	S719= OVReg.Out26_31=OverFlow(b-a+ca)[26:31]                OVReg-Out(S678)
	S720= OVReg.Out30_31=OverFlow(b-a+ca)[30:31]                OVReg-Out(S678)
	S721= DR1bit.Out=so|OverFlow(b-a+ca)                        DR1bit-Out(S680)
	S722= DR1bit.Out26_31=so|OverFlow(b-a+ca)[26:31]            DR1bit-Out(S680)
	S723= DR1bit.Out30_31=so|OverFlow(b-a+ca)[30:31]            DR1bit-Out(S680)
	S724= PIDReg.Out=>IMMU.PID                                  Premise(F308)
	S725= IMMU.PID=pid                                          Path(S681,S724)
	S726= PC.Out=>IMMU.IEA                                      Premise(F309)
	S727= IMMU.IEA=addr+4                                       Path(S686,S726)
	S728= IMMU.Addr={pid,addr+4}                                IMMU-Search(S725,S727)
	S729= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S725,S727)
	S730= IMMU.Addr=>IAddrReg.In                                Premise(F310)
	S731= IAddrReg.In={pid,addr+4}                              Path(S728,S730)
	S732= IMMU.Hit=>IMMUHitReg.In                               Premise(F311)
	S733= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S729,S732)
	S734= PC.Out=>ICache.IEA                                    Premise(F312)
	S735= ICache.IEA=addr+4                                     Path(S686,S734)
	S736= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S735)
	S737= ICache.Out=>ICacheReg.In                              Premise(F313)
	S738= ICache.Hit=>ICacheHitReg.In                           Premise(F314)
	S739= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S736,S738)
	S740= IMMUHitReg.Out=>CU.IMemHit                            Premise(F315)
	S741= CU.IMemHit=IMMUHit(pid,addr)                          Path(S690,S740)
	S742= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F316)
	S743= CU.ICacheHit=ICacheHit(addr)                          Path(S696,S742)
	S744= IAddrReg.Out=>IMem.RAddr                              Premise(F317)
	S745= IMem.RAddr={pid,addr}                                 Path(S687,S744)
	S746= IMem.Out={31,rT,rA,rB,1296}                           IMem-Read(S745,S657)
	S747= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S745,S657)
	S748= IMem.Out=>IRMux.MemData                               Premise(F318)
	S749= IRMux.MemData={31,rT,rA,rB,1296}                      Path(S746,S748)
	S750= ICacheReg.Out=>IRMux.CacheData                        Premise(F319)
	S751= IRMux.CacheData={31,rT,rA,rB,1296}                    Path(S693,S750)
	S752= IRMux.Out={31,rT,rA,rB,1296}                          IRMux-Select(S749,S751)
	S753= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F320)
	S754= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S690,S753)
	S755= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F321)
	S756= IRMux.CacheSel=ICacheHit(addr)                        Path(S696,S755)
	S757= IRMux.Out=>IR.In                                      Premise(F322)
	S758= IR.In={31,rT,rA,rB,1296}                              Path(S752,S757)
	S759= IMem.MEM8WordOut=>ICache.WData                        Premise(F323)
	S760= ICache.WData=IMemGet8Word({pid,addr})                 Path(S747,S759)
	S761= PC.Out=>ICache.IEA                                    Premise(F324)
	S762= IR.Out0_5=>CU.Op                                      Premise(F325)
	S763= CU.Op=31                                              Path(S699,S762)
	S764= IR.Out11_15=>GPRegs.RReg1                             Premise(F326)
	S765= GPRegs.RReg1=rA                                       Path(S701,S764)
	S766= GPRegs.Rdata1=a                                       GPRegs-Read(S765,S662)
	S767= IR.Out16_20=>GPRegs.RReg2                             Premise(F327)
	S768= GPRegs.RReg2=rB                                       Path(S702,S767)
	S769= GPRegs.Rdata2=b                                       GPRegs-Read(S768,S663)
	S770= IR.Out21_31=>CU.IRFunc                                Premise(F328)
	S771= CU.IRFunc=1296                                        Path(S703,S770)
	S772= CU.Func=alu_subfe                                     CU(S763,S771)
	S773= GPRegs.Rdata1=>A.In                                   Premise(F329)
	S774= A.In=a                                                Path(S766,S773)
	S775= GPRegs.Rdata2=>B.In                                   Premise(F330)
	S776= B.In=b                                                Path(S769,S775)
	S777= A.Out=>ALU.A                                          Premise(F331)
	S778= ALU.A=a                                               Path(S704,S777)
	S779= B.Out=>ALU.B                                          Premise(F332)
	S780= ALU.B=b                                               Path(S707,S779)
	S781= XER.CAOut=>ALU.CAIn                                   Premise(F333)
	S782= ALU.CAIn=ca                                           Path(S711,S781)
	S783= CU.Func=>ALU.Func                                     Premise(F334)
	S784= ALU.Func=alu_subfe                                    Path(S772,S783)
	S785= ALU.Out=b-a+ca                                        ALU(S778,S780,S782)
	S786= ALU.CMP=Compare0(b-a+ca)                              ALU(S778,S780,S782)
	S787= ALU.OV=OverFlow(b-a+ca)                               ALU(S778,S780,S782)
	S788= ALU.CA=Carry(b-a+ca)                                  ALU(S778,S780,S782)
	S789= ALU.Out=>ALUOut.In                                    Premise(F335)
	S790= ALUOut.In=b-a+ca                                      Path(S785,S789)
	S791= ALU.CA=>CAReg.In                                      Premise(F336)
	S792= CAReg.In=Carry(b-a+ca)                                Path(S788,S791)
	S793= ALU.OV=>OVReg.In                                      Premise(F337)
	S794= OVReg.In=OverFlow(b-a+ca)                             Path(S787,S793)
	S795= XER.SOOut=>ORGate.A                                   Premise(F338)
	S796= ORGate.A=so                                           Path(S710,S795)
	S797= ALU.OV=>ORGate.B                                      Premise(F339)
	S798= ORGate.B=OverFlow(b-a+ca)                             Path(S787,S797)
	S799= ORGate.Out=so|OverFlow(b-a+ca)                        ORGate(S796,S798)
	S800= ORGate.Out=>DR1bit.In                                 Premise(F340)
	S801= DR1bit.In=so|OverFlow(b-a+ca)                         Path(S799,S800)
	S802= IR.Out6_10=>GPRegs.WReg                               Premise(F341)
	S803= GPRegs.WReg=rT                                        Path(S700,S802)
	S804= ALUOut.Out=>GPRegs.WData                              Premise(F342)
	S805= GPRegs.WData=b-a+ca                                   Path(S712,S804)
	S806= DR1bit.Out=>XER.SOIn                                  Premise(F343)
	S807= XER.SOIn=so|OverFlow(b-a+ca)                          Path(S721,S806)
	S808= CAReg.Out=>XER.CAIn                                   Premise(F344)
	S809= XER.CAIn=Carry(b-a+ca)                                Path(S715,S808)
	S810= OVReg.Out=>XER.OVIn                                   Premise(F345)
	S811= XER.OVIn=OverFlow(b-a+ca)                             Path(S718,S810)
	S812= CtrlPIDReg=0                                          Premise(F346)
	S813= [PIDReg]=pid                                          PIDReg-Hold(S640,S812)
	S814= CtrlIMMU=0                                            Premise(F347)
	S815= CtrlPC=0                                              Premise(F348)
	S816= CtrlPCInc=0                                           Premise(F349)
	S817= PC[CIA]=addr                                          PC-Hold(S644,S816)
	S818= PC[Out]=addr+4                                        PC-Hold(S645,S815,S816)
	S819= CtrlIAddrReg=0                                        Premise(F350)
	S820= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S647,S819)
	S821= CtrlIMMUHitReg=0                                      Premise(F351)
	S822= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S649,S821)
	S823= CtrlICache=0                                          Premise(F352)
	S824= ICache[addr]={31,rT,rA,rB,1296}                       ICache-Hold(S651,S823)
	S825= CtrlICacheReg=0                                       Premise(F353)
	S826= [ICacheReg]={31,rT,rA,rB,1296}                        ICacheReg-Hold(S653,S825)
	S827= CtrlICacheHitReg=0                                    Premise(F354)
	S828= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S655,S827)
	S829= CtrlIMem=0                                            Premise(F355)
	S830= IMem[{pid,addr}]={31,rT,rA,rB,1296}                   IMem-Hold(S657,S829)
	S831= CtrlIRMux=0                                           Premise(F356)
	S832= CtrlIR=0                                              Premise(F357)
	S833= [IR]={31,rT,rA,rB,1296}                               IR-Hold(S660,S832)
	S834= CtrlGPRegs=0                                          Premise(F358)
	S835= GPRegs[rA]=a                                          GPRegs-Hold(S662,S834)
	S836= GPRegs[rB]=b                                          GPRegs-Hold(S663,S834)
	S837= CtrlA=0                                               Premise(F359)
	S838= [A]=a                                                 A-Hold(S665,S837)
	S839= CtrlB=0                                               Premise(F360)
	S840= [B]=b                                                 B-Hold(S667,S839)
	S841= CtrlXERSO=0                                           Premise(F361)
	S842= XER[SO]=so                                            XER-SO-Hold(S669,S841)
	S843= CtrlXEROV=0                                           Premise(F362)
	S844= CtrlXERCA=0                                           Premise(F363)
	S845= XER[CA]=ca                                            XER-CA-Hold(S672,S844)
	S846= CtrlALUOut=0                                          Premise(F364)
	S847= [ALUOut]=b-a+ca                                       ALUOut-Hold(S674,S846)
	S848= CtrlCAReg=0                                           Premise(F365)
	S849= [CAReg]=Carry(b-a+ca)                                 CAReg-Hold(S676,S848)
	S850= CtrlOVReg=0                                           Premise(F366)
	S851= [OVReg]=OverFlow(b-a+ca)                              OVReg-Hold(S678,S850)
	S852= CtrlDR1bit=0                                          Premise(F367)
	S853= [DR1bit]=so|OverFlow(b-a+ca)                          DR1bit-Hold(S680,S852)

DMMU2	S854= PIDReg.Out=pid                                        PIDReg-Out(S813)
	S855= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S813)
	S856= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S813)
	S857= PC.CIA=addr                                           PC-Out(S817)
	S858= PC.CIA31_28=addr[31:28]                               PC-Out(S817)
	S859= PC.Out=addr+4                                         PC-Out(S818)
	S860= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S820)
	S861= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S820)
	S862= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S820)
	S863= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S822)
	S864= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S822)
	S865= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S822)
	S866= ICacheReg.Out={31,rT,rA,rB,1296}                      ICacheReg-Out(S826)
	S867= ICacheReg.Out26_31={31,rT,rA,rB,1296}[26:31]          ICacheReg-Out(S826)
	S868= ICacheReg.Out30_31={31,rT,rA,rB,1296}[30:31]          ICacheReg-Out(S826)
	S869= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S828)
	S870= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S828)
	S871= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S828)
	S872= IR.Out0_5=31                                          IR-Out(S833)
	S873= IR.Out6_10=rT                                         IR-Out(S833)
	S874= IR.Out11_15=rA                                        IR-Out(S833)
	S875= IR.Out16_20=rB                                        IR-Out(S833)
	S876= IR.Out21_31=1296                                      IR-Out(S833)
	S877= A.Out=a                                               A-Out(S838)
	S878= A.Out26_31=a[26:31]                                   A-Out(S838)
	S879= A.Out30_31=a[30:31]                                   A-Out(S838)
	S880= B.Out=b                                               B-Out(S840)
	S881= B.Out26_31=b[26:31]                                   B-Out(S840)
	S882= B.Out30_31=b[30:31]                                   B-Out(S840)
	S883= XER.SOOut=so                                          XER-SO-Out(S842)
	S884= XER.CAOut=ca                                          XER-CA-Out(S845)
	S885= ALUOut.Out=b-a+ca                                     ALUOut-Out(S847)
	S886= ALUOut.Out26_31=b-a+ca[26:31]                         ALUOut-Out(S847)
	S887= ALUOut.Out30_31=b-a+ca[30:31]                         ALUOut-Out(S847)
	S888= CAReg.Out=Carry(b-a+ca)                               CAReg-Out(S849)
	S889= CAReg.Out26_31=Carry(b-a+ca)[26:31]                   CAReg-Out(S849)
	S890= CAReg.Out30_31=Carry(b-a+ca)[30:31]                   CAReg-Out(S849)
	S891= OVReg.Out=OverFlow(b-a+ca)                            OVReg-Out(S851)
	S892= OVReg.Out26_31=OverFlow(b-a+ca)[26:31]                OVReg-Out(S851)
	S893= OVReg.Out30_31=OverFlow(b-a+ca)[30:31]                OVReg-Out(S851)
	S894= DR1bit.Out=so|OverFlow(b-a+ca)                        DR1bit-Out(S853)
	S895= DR1bit.Out26_31=so|OverFlow(b-a+ca)[26:31]            DR1bit-Out(S853)
	S896= DR1bit.Out30_31=so|OverFlow(b-a+ca)[30:31]            DR1bit-Out(S853)
	S897= PIDReg.Out=>IMMU.PID                                  Premise(F368)
	S898= IMMU.PID=pid                                          Path(S854,S897)
	S899= PC.Out=>IMMU.IEA                                      Premise(F369)
	S900= IMMU.IEA=addr+4                                       Path(S859,S899)
	S901= IMMU.Addr={pid,addr+4}                                IMMU-Search(S898,S900)
	S902= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S898,S900)
	S903= IMMU.Addr=>IAddrReg.In                                Premise(F370)
	S904= IAddrReg.In={pid,addr+4}                              Path(S901,S903)
	S905= IMMU.Hit=>IMMUHitReg.In                               Premise(F371)
	S906= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S902,S905)
	S907= PC.Out=>ICache.IEA                                    Premise(F372)
	S908= ICache.IEA=addr+4                                     Path(S859,S907)
	S909= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S908)
	S910= ICache.Out=>ICacheReg.In                              Premise(F373)
	S911= ICache.Hit=>ICacheHitReg.In                           Premise(F374)
	S912= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S909,S911)
	S913= IMMUHitReg.Out=>CU.IMemHit                            Premise(F375)
	S914= CU.IMemHit=IMMUHit(pid,addr)                          Path(S863,S913)
	S915= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F376)
	S916= CU.ICacheHit=ICacheHit(addr)                          Path(S869,S915)
	S917= IAddrReg.Out=>IMem.RAddr                              Premise(F377)
	S918= IMem.RAddr={pid,addr}                                 Path(S860,S917)
	S919= IMem.Out={31,rT,rA,rB,1296}                           IMem-Read(S918,S830)
	S920= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S918,S830)
	S921= IMem.Out=>IRMux.MemData                               Premise(F378)
	S922= IRMux.MemData={31,rT,rA,rB,1296}                      Path(S919,S921)
	S923= ICacheReg.Out=>IRMux.CacheData                        Premise(F379)
	S924= IRMux.CacheData={31,rT,rA,rB,1296}                    Path(S866,S923)
	S925= IRMux.Out={31,rT,rA,rB,1296}                          IRMux-Select(S922,S924)
	S926= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F380)
	S927= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S863,S926)
	S928= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F381)
	S929= IRMux.CacheSel=ICacheHit(addr)                        Path(S869,S928)
	S930= IRMux.Out=>IR.In                                      Premise(F382)
	S931= IR.In={31,rT,rA,rB,1296}                              Path(S925,S930)
	S932= IMem.MEM8WordOut=>ICache.WData                        Premise(F383)
	S933= ICache.WData=IMemGet8Word({pid,addr})                 Path(S920,S932)
	S934= PC.Out=>ICache.IEA                                    Premise(F384)
	S935= IR.Out0_5=>CU.Op                                      Premise(F385)
	S936= CU.Op=31                                              Path(S872,S935)
	S937= IR.Out11_15=>GPRegs.RReg1                             Premise(F386)
	S938= GPRegs.RReg1=rA                                       Path(S874,S937)
	S939= GPRegs.Rdata1=a                                       GPRegs-Read(S938,S835)
	S940= IR.Out16_20=>GPRegs.RReg2                             Premise(F387)
	S941= GPRegs.RReg2=rB                                       Path(S875,S940)
	S942= GPRegs.Rdata2=b                                       GPRegs-Read(S941,S836)
	S943= IR.Out21_31=>CU.IRFunc                                Premise(F388)
	S944= CU.IRFunc=1296                                        Path(S876,S943)
	S945= CU.Func=alu_subfe                                     CU(S936,S944)
	S946= GPRegs.Rdata1=>A.In                                   Premise(F389)
	S947= A.In=a                                                Path(S939,S946)
	S948= GPRegs.Rdata2=>B.In                                   Premise(F390)
	S949= B.In=b                                                Path(S942,S948)
	S950= A.Out=>ALU.A                                          Premise(F391)
	S951= ALU.A=a                                               Path(S877,S950)
	S952= B.Out=>ALU.B                                          Premise(F392)
	S953= ALU.B=b                                               Path(S880,S952)
	S954= XER.CAOut=>ALU.CAIn                                   Premise(F393)
	S955= ALU.CAIn=ca                                           Path(S884,S954)
	S956= CU.Func=>ALU.Func                                     Premise(F394)
	S957= ALU.Func=alu_subfe                                    Path(S945,S956)
	S958= ALU.Out=b-a+ca                                        ALU(S951,S953,S955)
	S959= ALU.CMP=Compare0(b-a+ca)                              ALU(S951,S953,S955)
	S960= ALU.OV=OverFlow(b-a+ca)                               ALU(S951,S953,S955)
	S961= ALU.CA=Carry(b-a+ca)                                  ALU(S951,S953,S955)
	S962= ALU.Out=>ALUOut.In                                    Premise(F395)
	S963= ALUOut.In=b-a+ca                                      Path(S958,S962)
	S964= ALU.CA=>CAReg.In                                      Premise(F396)
	S965= CAReg.In=Carry(b-a+ca)                                Path(S961,S964)
	S966= ALU.OV=>OVReg.In                                      Premise(F397)
	S967= OVReg.In=OverFlow(b-a+ca)                             Path(S960,S966)
	S968= XER.SOOut=>ORGate.A                                   Premise(F398)
	S969= ORGate.A=so                                           Path(S883,S968)
	S970= ALU.OV=>ORGate.B                                      Premise(F399)
	S971= ORGate.B=OverFlow(b-a+ca)                             Path(S960,S970)
	S972= ORGate.Out=so|OverFlow(b-a+ca)                        ORGate(S969,S971)
	S973= ORGate.Out=>DR1bit.In                                 Premise(F400)
	S974= DR1bit.In=so|OverFlow(b-a+ca)                         Path(S972,S973)
	S975= IR.Out6_10=>GPRegs.WReg                               Premise(F401)
	S976= GPRegs.WReg=rT                                        Path(S873,S975)
	S977= ALUOut.Out=>GPRegs.WData                              Premise(F402)
	S978= GPRegs.WData=b-a+ca                                   Path(S885,S977)
	S979= DR1bit.Out=>XER.SOIn                                  Premise(F403)
	S980= XER.SOIn=so|OverFlow(b-a+ca)                          Path(S894,S979)
	S981= CAReg.Out=>XER.CAIn                                   Premise(F404)
	S982= XER.CAIn=Carry(b-a+ca)                                Path(S888,S981)
	S983= OVReg.Out=>XER.OVIn                                   Premise(F405)
	S984= XER.OVIn=OverFlow(b-a+ca)                             Path(S891,S983)
	S985= CtrlPIDReg=0                                          Premise(F406)
	S986= [PIDReg]=pid                                          PIDReg-Hold(S813,S985)
	S987= CtrlIMMU=0                                            Premise(F407)
	S988= CtrlPC=0                                              Premise(F408)
	S989= CtrlPCInc=0                                           Premise(F409)
	S990= PC[CIA]=addr                                          PC-Hold(S817,S989)
	S991= PC[Out]=addr+4                                        PC-Hold(S818,S988,S989)
	S992= CtrlIAddrReg=0                                        Premise(F410)
	S993= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S820,S992)
	S994= CtrlIMMUHitReg=0                                      Premise(F411)
	S995= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S822,S994)
	S996= CtrlICache=0                                          Premise(F412)
	S997= ICache[addr]={31,rT,rA,rB,1296}                       ICache-Hold(S824,S996)
	S998= CtrlICacheReg=0                                       Premise(F413)
	S999= [ICacheReg]={31,rT,rA,rB,1296}                        ICacheReg-Hold(S826,S998)
	S1000= CtrlICacheHitReg=0                                   Premise(F414)
	S1001= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S828,S1000)
	S1002= CtrlIMem=0                                           Premise(F415)
	S1003= IMem[{pid,addr}]={31,rT,rA,rB,1296}                  IMem-Hold(S830,S1002)
	S1004= CtrlIRMux=0                                          Premise(F416)
	S1005= CtrlIR=0                                             Premise(F417)
	S1006= [IR]={31,rT,rA,rB,1296}                              IR-Hold(S833,S1005)
	S1007= CtrlGPRegs=0                                         Premise(F418)
	S1008= GPRegs[rA]=a                                         GPRegs-Hold(S835,S1007)
	S1009= GPRegs[rB]=b                                         GPRegs-Hold(S836,S1007)
	S1010= CtrlA=0                                              Premise(F419)
	S1011= [A]=a                                                A-Hold(S838,S1010)
	S1012= CtrlB=0                                              Premise(F420)
	S1013= [B]=b                                                B-Hold(S840,S1012)
	S1014= CtrlXERSO=0                                          Premise(F421)
	S1015= XER[SO]=so                                           XER-SO-Hold(S842,S1014)
	S1016= CtrlXEROV=0                                          Premise(F422)
	S1017= CtrlXERCA=0                                          Premise(F423)
	S1018= XER[CA]=ca                                           XER-CA-Hold(S845,S1017)
	S1019= CtrlALUOut=0                                         Premise(F424)
	S1020= [ALUOut]=b-a+ca                                      ALUOut-Hold(S847,S1019)
	S1021= CtrlCAReg=0                                          Premise(F425)
	S1022= [CAReg]=Carry(b-a+ca)                                CAReg-Hold(S849,S1021)
	S1023= CtrlOVReg=0                                          Premise(F426)
	S1024= [OVReg]=OverFlow(b-a+ca)                             OVReg-Hold(S851,S1023)
	S1025= CtrlDR1bit=0                                         Premise(F427)
	S1026= [DR1bit]=so|OverFlow(b-a+ca)                         DR1bit-Hold(S853,S1025)

WB	S1027= PIDReg.Out=pid                                       PIDReg-Out(S986)
	S1028= PIDReg.Out26_31=pid[26:31]                           PIDReg-Out(S986)
	S1029= PIDReg.Out30_31=pid[30:31]                           PIDReg-Out(S986)
	S1030= PC.CIA=addr                                          PC-Out(S990)
	S1031= PC.CIA31_28=addr[31:28]                              PC-Out(S990)
	S1032= PC.Out=addr+4                                        PC-Out(S991)
	S1033= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S993)
	S1034= IAddrReg.Out26_31={pid,addr}[26:31]                  IAddrReg-Out(S993)
	S1035= IAddrReg.Out30_31={pid,addr}[30:31]                  IAddrReg-Out(S993)
	S1036= IMMUHitReg.Out=IMMUHit(pid,addr)                     IMMUHitReg-Out(S995)
	S1037= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]         IMMUHitReg-Out(S995)
	S1038= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]         IMMUHitReg-Out(S995)
	S1039= ICacheReg.Out={31,rT,rA,rB,1296}                     ICacheReg-Out(S999)
	S1040= ICacheReg.Out26_31={31,rT,rA,rB,1296}[26:31]         ICacheReg-Out(S999)
	S1041= ICacheReg.Out30_31={31,rT,rA,rB,1296}[30:31]         ICacheReg-Out(S999)
	S1042= ICacheHitReg.Out=ICacheHit(addr)                     ICacheHitReg-Out(S1001)
	S1043= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]         ICacheHitReg-Out(S1001)
	S1044= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]         ICacheHitReg-Out(S1001)
	S1045= IR.Out0_5=31                                         IR-Out(S1006)
	S1046= IR.Out6_10=rT                                        IR-Out(S1006)
	S1047= IR.Out11_15=rA                                       IR-Out(S1006)
	S1048= IR.Out16_20=rB                                       IR-Out(S1006)
	S1049= IR.Out21_31=1296                                     IR-Out(S1006)
	S1050= A.Out=a                                              A-Out(S1011)
	S1051= A.Out26_31=a[26:31]                                  A-Out(S1011)
	S1052= A.Out30_31=a[30:31]                                  A-Out(S1011)
	S1053= B.Out=b                                              B-Out(S1013)
	S1054= B.Out26_31=b[26:31]                                  B-Out(S1013)
	S1055= B.Out30_31=b[30:31]                                  B-Out(S1013)
	S1056= XER.SOOut=so                                         XER-SO-Out(S1015)
	S1057= XER.CAOut=ca                                         XER-CA-Out(S1018)
	S1058= ALUOut.Out=b-a+ca                                    ALUOut-Out(S1020)
	S1059= ALUOut.Out26_31=b-a+ca[26:31]                        ALUOut-Out(S1020)
	S1060= ALUOut.Out30_31=b-a+ca[30:31]                        ALUOut-Out(S1020)
	S1061= CAReg.Out=Carry(b-a+ca)                              CAReg-Out(S1022)
	S1062= CAReg.Out26_31=Carry(b-a+ca)[26:31]                  CAReg-Out(S1022)
	S1063= CAReg.Out30_31=Carry(b-a+ca)[30:31]                  CAReg-Out(S1022)
	S1064= OVReg.Out=OverFlow(b-a+ca)                           OVReg-Out(S1024)
	S1065= OVReg.Out26_31=OverFlow(b-a+ca)[26:31]               OVReg-Out(S1024)
	S1066= OVReg.Out30_31=OverFlow(b-a+ca)[30:31]               OVReg-Out(S1024)
	S1067= DR1bit.Out=so|OverFlow(b-a+ca)                       DR1bit-Out(S1026)
	S1068= DR1bit.Out26_31=so|OverFlow(b-a+ca)[26:31]           DR1bit-Out(S1026)
	S1069= DR1bit.Out30_31=so|OverFlow(b-a+ca)[30:31]           DR1bit-Out(S1026)
	S1070= PIDReg.Out=>IMMU.PID                                 Premise(F428)
	S1071= IMMU.PID=pid                                         Path(S1027,S1070)
	S1072= PC.Out=>IMMU.IEA                                     Premise(F429)
	S1073= IMMU.IEA=addr+4                                      Path(S1032,S1072)
	S1074= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1071,S1073)
	S1075= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1071,S1073)
	S1076= IMMU.Addr=>IAddrReg.In                               Premise(F430)
	S1077= IAddrReg.In={pid,addr+4}                             Path(S1074,S1076)
	S1078= IMMU.Hit=>IMMUHitReg.In                              Premise(F431)
	S1079= IMMUHitReg.In=IMMUHit(pid,addr+4)                    Path(S1075,S1078)
	S1080= PC.Out=>ICache.IEA                                   Premise(F432)
	S1081= ICache.IEA=addr+4                                    Path(S1032,S1080)
	S1082= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1081)
	S1083= ICache.Out=>ICacheReg.In                             Premise(F433)
	S1084= ICache.Hit=>ICacheHitReg.In                          Premise(F434)
	S1085= ICacheHitReg.In=ICacheHit(addr+4)                    Path(S1082,S1084)
	S1086= IMMUHitReg.Out=>CU.IMemHit                           Premise(F435)
	S1087= CU.IMemHit=IMMUHit(pid,addr)                         Path(S1036,S1086)
	S1088= ICacheHitReg.Out=>CU.ICacheHit                       Premise(F436)
	S1089= CU.ICacheHit=ICacheHit(addr)                         Path(S1042,S1088)
	S1090= IAddrReg.Out=>IMem.RAddr                             Premise(F437)
	S1091= IMem.RAddr={pid,addr}                                Path(S1033,S1090)
	S1092= IMem.Out={31,rT,rA,rB,1296}                          IMem-Read(S1091,S1003)
	S1093= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1091,S1003)
	S1094= IMem.Out=>IRMux.MemData                              Premise(F438)
	S1095= IRMux.MemData={31,rT,rA,rB,1296}                     Path(S1092,S1094)
	S1096= ICacheReg.Out=>IRMux.CacheData                       Premise(F439)
	S1097= IRMux.CacheData={31,rT,rA,rB,1296}                   Path(S1039,S1096)
	S1098= IRMux.Out={31,rT,rA,rB,1296}                         IRMux-Select(S1095,S1097)
	S1099= IMMUHitReg.Out=>IRMux.MemSel                         Premise(F440)
	S1100= IRMux.MemSel=IMMUHit(pid,addr)                       Path(S1036,S1099)
	S1101= ICacheHitReg.Out=>IRMux.CacheSel                     Premise(F441)
	S1102= IRMux.CacheSel=ICacheHit(addr)                       Path(S1042,S1101)
	S1103= IRMux.Out=>IR.In                                     Premise(F442)
	S1104= IR.In={31,rT,rA,rB,1296}                             Path(S1098,S1103)
	S1105= IMem.MEM8WordOut=>ICache.WData                       Premise(F443)
	S1106= ICache.WData=IMemGet8Word({pid,addr})                Path(S1093,S1105)
	S1107= PC.Out=>ICache.IEA                                   Premise(F444)
	S1108= IR.Out0_5=>CU.Op                                     Premise(F445)
	S1109= CU.Op=31                                             Path(S1045,S1108)
	S1110= IR.Out11_15=>GPRegs.RReg1                            Premise(F446)
	S1111= GPRegs.RReg1=rA                                      Path(S1047,S1110)
	S1112= GPRegs.Rdata1=a                                      GPRegs-Read(S1111,S1008)
	S1113= IR.Out16_20=>GPRegs.RReg2                            Premise(F447)
	S1114= GPRegs.RReg2=rB                                      Path(S1048,S1113)
	S1115= GPRegs.Rdata2=b                                      GPRegs-Read(S1114,S1009)
	S1116= IR.Out21_31=>CU.IRFunc                               Premise(F448)
	S1117= CU.IRFunc=1296                                       Path(S1049,S1116)
	S1118= CU.Func=alu_subfe                                    CU(S1109,S1117)
	S1119= GPRegs.Rdata1=>A.In                                  Premise(F449)
	S1120= A.In=a                                               Path(S1112,S1119)
	S1121= GPRegs.Rdata2=>B.In                                  Premise(F450)
	S1122= B.In=b                                               Path(S1115,S1121)
	S1123= A.Out=>ALU.A                                         Premise(F451)
	S1124= ALU.A=a                                              Path(S1050,S1123)
	S1125= B.Out=>ALU.B                                         Premise(F452)
	S1126= ALU.B=b                                              Path(S1053,S1125)
	S1127= XER.CAOut=>ALU.CAIn                                  Premise(F453)
	S1128= ALU.CAIn=ca                                          Path(S1057,S1127)
	S1129= CU.Func=>ALU.Func                                    Premise(F454)
	S1130= ALU.Func=alu_subfe                                   Path(S1118,S1129)
	S1131= ALU.Out=b-a+ca                                       ALU(S1124,S1126,S1128)
	S1132= ALU.CMP=Compare0(b-a+ca)                             ALU(S1124,S1126,S1128)
	S1133= ALU.OV=OverFlow(b-a+ca)                              ALU(S1124,S1126,S1128)
	S1134= ALU.CA=Carry(b-a+ca)                                 ALU(S1124,S1126,S1128)
	S1135= ALU.Out=>ALUOut.In                                   Premise(F455)
	S1136= ALUOut.In=b-a+ca                                     Path(S1131,S1135)
	S1137= ALU.CA=>CAReg.In                                     Premise(F456)
	S1138= CAReg.In=Carry(b-a+ca)                               Path(S1134,S1137)
	S1139= ALU.OV=>OVReg.In                                     Premise(F457)
	S1140= OVReg.In=OverFlow(b-a+ca)                            Path(S1133,S1139)
	S1141= XER.SOOut=>ORGate.A                                  Premise(F458)
	S1142= ORGate.A=so                                          Path(S1056,S1141)
	S1143= ALU.OV=>ORGate.B                                     Premise(F459)
	S1144= ORGate.B=OverFlow(b-a+ca)                            Path(S1133,S1143)
	S1145= ORGate.Out=so|OverFlow(b-a+ca)                       ORGate(S1142,S1144)
	S1146= ORGate.Out=>DR1bit.In                                Premise(F460)
	S1147= DR1bit.In=so|OverFlow(b-a+ca)                        Path(S1145,S1146)
	S1148= IR.Out6_10=>GPRegs.WReg                              Premise(F461)
	S1149= GPRegs.WReg=rT                                       Path(S1046,S1148)
	S1150= ALUOut.Out=>GPRegs.WData                             Premise(F462)
	S1151= GPRegs.WData=b-a+ca                                  Path(S1058,S1150)
	S1152= DR1bit.Out=>XER.SOIn                                 Premise(F463)
	S1153= XER.SOIn=so|OverFlow(b-a+ca)                         Path(S1067,S1152)
	S1154= CAReg.Out=>XER.CAIn                                  Premise(F464)
	S1155= XER.CAIn=Carry(b-a+ca)                               Path(S1061,S1154)
	S1156= OVReg.Out=>XER.OVIn                                  Premise(F465)
	S1157= XER.OVIn=OverFlow(b-a+ca)                            Path(S1064,S1156)
	S1158= CtrlPIDReg=0                                         Premise(F466)
	S1159= [PIDReg]=pid                                         PIDReg-Hold(S986,S1158)
	S1160= CtrlIMMU=0                                           Premise(F467)
	S1161= CtrlPC=0                                             Premise(F468)
	S1162= CtrlPCInc=0                                          Premise(F469)
	S1163= PC[CIA]=addr                                         PC-Hold(S990,S1162)
	S1164= PC[Out]=addr+4                                       PC-Hold(S991,S1161,S1162)
	S1165= CtrlIAddrReg=0                                       Premise(F470)
	S1166= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S993,S1165)
	S1167= CtrlIMMUHitReg=0                                     Premise(F471)
	S1168= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S995,S1167)
	S1169= CtrlICache=0                                         Premise(F472)
	S1170= ICache[addr]={31,rT,rA,rB,1296}                      ICache-Hold(S997,S1169)
	S1171= CtrlICacheReg=0                                      Premise(F473)
	S1172= [ICacheReg]={31,rT,rA,rB,1296}                       ICacheReg-Hold(S999,S1171)
	S1173= CtrlICacheHitReg=0                                   Premise(F474)
	S1174= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S1001,S1173)
	S1175= CtrlIMem=0                                           Premise(F475)
	S1176= IMem[{pid,addr}]={31,rT,rA,rB,1296}                  IMem-Hold(S1003,S1175)
	S1177= CtrlIRMux=0                                          Premise(F476)
	S1178= CtrlIR=0                                             Premise(F477)
	S1179= [IR]={31,rT,rA,rB,1296}                              IR-Hold(S1006,S1178)
	S1180= CtrlGPRegs=1                                         Premise(F478)
	S1181= GPRegs[rT]=b-a+ca                                    GPRegs-Write(S1149,S1151,S1180)
	S1182= CtrlA=0                                              Premise(F479)
	S1183= [A]=a                                                A-Hold(S1011,S1182)
	S1184= CtrlB=0                                              Premise(F480)
	S1185= [B]=b                                                B-Hold(S1013,S1184)
	S1186= CtrlXERSO=1                                          Premise(F481)
	S1187= XER[SO]=so|OverFlow(b-a+ca)                          XER-SO-Write(S1153,S1186)
	S1188= CtrlXEROV=1                                          Premise(F482)
	S1189= XER[OV]=OverFlow(b-a+ca)                             XER-OV-Write(S1157,S1188)
	S1190= CtrlXERCA=1                                          Premise(F483)
	S1191= XER[CA]=Carry(b-a+ca)                                XER-CA-Write(S1155,S1190)
	S1192= CtrlALUOut=0                                         Premise(F484)
	S1193= [ALUOut]=b-a+ca                                      ALUOut-Hold(S1020,S1192)
	S1194= CtrlCAReg=0                                          Premise(F485)
	S1195= [CAReg]=Carry(b-a+ca)                                CAReg-Hold(S1022,S1194)
	S1196= CtrlOVReg=0                                          Premise(F486)
	S1197= [OVReg]=OverFlow(b-a+ca)                             OVReg-Hold(S1024,S1196)
	S1198= CtrlDR1bit=0                                         Premise(F487)
	S1199= [DR1bit]=so|OverFlow(b-a+ca)                         DR1bit-Hold(S1026,S1198)

POST	S1159= [PIDReg]=pid                                         PIDReg-Hold(S986,S1158)
	S1163= PC[CIA]=addr                                         PC-Hold(S990,S1162)
	S1164= PC[Out]=addr+4                                       PC-Hold(S991,S1161,S1162)
	S1166= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S993,S1165)
	S1168= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S995,S1167)
	S1170= ICache[addr]={31,rT,rA,rB,1296}                      ICache-Hold(S997,S1169)
	S1172= [ICacheReg]={31,rT,rA,rB,1296}                       ICacheReg-Hold(S999,S1171)
	S1174= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S1001,S1173)
	S1176= IMem[{pid,addr}]={31,rT,rA,rB,1296}                  IMem-Hold(S1003,S1175)
	S1179= [IR]={31,rT,rA,rB,1296}                              IR-Hold(S1006,S1178)
	S1181= GPRegs[rT]=b-a+ca                                    GPRegs-Write(S1149,S1151,S1180)
	S1183= [A]=a                                                A-Hold(S1011,S1182)
	S1185= [B]=b                                                B-Hold(S1013,S1184)
	S1187= XER[SO]=so|OverFlow(b-a+ca)                          XER-SO-Write(S1153,S1186)
	S1189= XER[OV]=OverFlow(b-a+ca)                             XER-OV-Write(S1157,S1188)
	S1191= XER[CA]=Carry(b-a+ca)                                XER-CA-Write(S1155,S1190)
	S1193= [ALUOut]=b-a+ca                                      ALUOut-Hold(S1020,S1192)
	S1195= [CAReg]=Carry(b-a+ca)                                CAReg-Hold(S1022,S1194)
	S1197= [OVReg]=OverFlow(b-a+ca)                             OVReg-Hold(S1024,S1196)
	S1199= [DR1bit]=so|OverFlow(b-a+ca)                         DR1bit-Hold(S1026,S1198)

