INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yizii/Desktop/yzh/OrginalPongZyboSpring2019/project_1/project_1.srcs/sources_1/new/comparator4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yizii/Desktop/yzh/OrginalPongZyboSpring2019/project_1/project_1.srcs/sim_1/new/comparitor4bits_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparitor4bits_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yizii/Desktop/yzh/OrginalPongZyboSpring2019/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
