// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sobel_filter_HH_
#define _sobel_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "getVal.h"
#include "sobel_filter_supebkb.h"
#include "sobel_filter_AXILiteS_s_axi.h"
#include "sobel_filter_gmem0_m_axi.h"
#include "sobel_filter_gmem1_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM0_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM0_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM1_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct sobel_filter : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem0_AWVALID;
    sc_in< sc_logic > m_axi_gmem0_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_AWID;
    sc_out< sc_lv<8> > m_axi_gmem0_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_AWUSER_WIDTH> > m_axi_gmem0_AWUSER;
    sc_out< sc_logic > m_axi_gmem0_WVALID;
    sc_in< sc_logic > m_axi_gmem0_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH/8> > m_axi_gmem0_WSTRB;
    sc_out< sc_logic > m_axi_gmem0_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_WID;
    sc_out< sc_uint<C_M_AXI_GMEM0_WUSER_WIDTH> > m_axi_gmem0_WUSER;
    sc_out< sc_logic > m_axi_gmem0_ARVALID;
    sc_in< sc_logic > m_axi_gmem0_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_ARID;
    sc_out< sc_lv<8> > m_axi_gmem0_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_ARUSER_WIDTH> > m_axi_gmem0_ARUSER;
    sc_in< sc_logic > m_axi_gmem0_RVALID;
    sc_out< sc_logic > m_axi_gmem0_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_RDATA;
    sc_in< sc_logic > m_axi_gmem0_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_RID;
    sc_in< sc_uint<C_M_AXI_GMEM0_RUSER_WIDTH> > m_axi_gmem0_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem0_RRESP;
    sc_in< sc_logic > m_axi_gmem0_BVALID;
    sc_out< sc_logic > m_axi_gmem0_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem0_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_BID;
    sc_in< sc_uint<C_M_AXI_GMEM0_BUSER_WIDTH> > m_axi_gmem0_BUSER;
    sc_out< sc_logic > m_axi_gmem1_AWVALID;
    sc_in< sc_logic > m_axi_gmem1_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_AWID;
    sc_out< sc_lv<8> > m_axi_gmem1_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_AWUSER_WIDTH> > m_axi_gmem1_AWUSER;
    sc_out< sc_logic > m_axi_gmem1_WVALID;
    sc_in< sc_logic > m_axi_gmem1_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH/8> > m_axi_gmem1_WSTRB;
    sc_out< sc_logic > m_axi_gmem1_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_WID;
    sc_out< sc_uint<C_M_AXI_GMEM1_WUSER_WIDTH> > m_axi_gmem1_WUSER;
    sc_out< sc_logic > m_axi_gmem1_ARVALID;
    sc_in< sc_logic > m_axi_gmem1_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_ARID;
    sc_out< sc_lv<8> > m_axi_gmem1_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_ARUSER_WIDTH> > m_axi_gmem1_ARUSER;
    sc_in< sc_logic > m_axi_gmem1_RVALID;
    sc_out< sc_logic > m_axi_gmem1_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_RDATA;
    sc_in< sc_logic > m_axi_gmem1_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_RID;
    sc_in< sc_uint<C_M_AXI_GMEM1_RUSER_WIDTH> > m_axi_gmem1_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem1_RRESP;
    sc_in< sc_logic > m_axi_gmem1_BVALID;
    sc_out< sc_logic > m_axi_gmem1_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem1_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_BID;
    sc_in< sc_uint<C_M_AXI_GMEM1_BUSER_WIDTH> > m_axi_gmem1_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const10;
    sc_signal< sc_lv<32> > ap_var_for_const9;
    sc_signal< sc_lv<8> > ap_var_for_const8;


    // Module declarations
    sobel_filter(sc_module_name name);
    SC_HAS_PROCESS(sobel_filter);

    ~sobel_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sobel_filter_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* sobel_filter_AXILiteS_s_axi_U;
    sobel_filter_gmem0_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>* sobel_filter_gmem0_m_axi_U;
    sobel_filter_gmem1_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>* sobel_filter_gmem1_m_axi_U;
    sobel_filter_supebkb* superCache_U;
    getVal* grp_getVal_fu_444;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<55> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > inter_pix;
    sc_signal< sc_lv<32> > out_pix;
    sc_signal< sc_logic > gmem0_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1587;
    sc_signal< sc_lv<1> > tmp_1_mid2_reg_1603;
    sc_signal< sc_logic > gmem0_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_1613;
    sc_signal< sc_logic > gmem1_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > gmem1_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > gmem1_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > tmp_10_reg_1818;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_lv<1> > tmp_1_mid2_reg_1603_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_1613_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > exitcond2_reg_1838;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > tmp_20_reg_1847;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_lv<1> > tmp_20_reg_1847_pp3_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_lv<1> > tmp_20_reg_1847_pp3_iter6_reg;
    sc_signal< sc_logic > gmem1_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_logic > gmem1_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > exitcond1_reg_1894;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_lv<1> > exitcond1_reg_1894_pp5_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state90;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > tmp_31_reg_1867;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_lv<1> > tmp_31_reg_1867_pp4_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter7;
    sc_signal< sc_lv<1> > tmp_31_reg_1867_pp4_iter6_reg;
    sc_signal< sc_logic > gmem0_AWREADY;
    sc_signal< sc_logic > gmem0_WREADY;
    sc_signal< sc_logic > gmem0_ARVALID;
    sc_signal< sc_logic > gmem0_ARREADY;
    sc_signal< sc_lv<32> > gmem0_ARADDR;
    sc_signal< sc_logic > gmem0_RVALID;
    sc_signal< sc_logic > gmem0_RREADY;
    sc_signal< sc_lv<8> > gmem0_RDATA;
    sc_signal< sc_logic > gmem0_RLAST;
    sc_signal< sc_lv<1> > gmem0_RID;
    sc_signal< sc_lv<1> > gmem0_RUSER;
    sc_signal< sc_lv<2> > gmem0_RRESP;
    sc_signal< sc_logic > gmem0_BVALID;
    sc_signal< sc_lv<2> > gmem0_BRESP;
    sc_signal< sc_lv<1> > gmem0_BID;
    sc_signal< sc_lv<1> > gmem0_BUSER;
    sc_signal< sc_logic > gmem1_AWVALID;
    sc_signal< sc_logic > gmem1_AWREADY;
    sc_signal< sc_lv<32> > gmem1_AWADDR;
    sc_signal< sc_lv<32> > gmem1_AWLEN;
    sc_signal< sc_logic > gmem1_WVALID;
    sc_signal< sc_logic > gmem1_WREADY;
    sc_signal< sc_lv<32> > gmem1_WDATA;
    sc_signal< sc_logic > gmem1_ARVALID;
    sc_signal< sc_logic > gmem1_ARREADY;
    sc_signal< sc_lv<32> > gmem1_ARADDR;
    sc_signal< sc_logic > gmem1_RVALID;
    sc_signal< sc_logic > gmem1_RREADY;
    sc_signal< sc_lv<32> > gmem1_RDATA;
    sc_signal< sc_logic > gmem1_RLAST;
    sc_signal< sc_lv<1> > gmem1_RID;
    sc_signal< sc_lv<1> > gmem1_RUSER;
    sc_signal< sc_lv<2> > gmem1_RRESP;
    sc_signal< sc_logic > gmem1_BVALID;
    sc_signal< sc_logic > gmem1_BREADY;
    sc_signal< sc_lv<2> > gmem1_BRESP;
    sc_signal< sc_lv<1> > gmem1_BID;
    sc_signal< sc_lv<1> > gmem1_BUSER;
    sc_signal< sc_lv<21> > indvar_flatten_reg_356;
    sc_signal< sc_lv<11> > i_reg_367;
    sc_signal< sc_lv<11> > j_reg_378;
    sc_signal< sc_lv<11> > i1_reg_389;
    sc_signal< sc_lv<16> > i2_reg_400;
    sc_signal< sc_lv<21> > i3_reg_411;
    sc_signal< sc_lv<21> > i4_reg_422;
    sc_signal< sc_lv<21> > i5_reg_433;
    sc_signal< sc_lv<14> > grp_fu_466_p2;
    sc_signal< sc_lv<14> > reg_470;
    sc_signal< bool > ap_predicate_op215_read_state11;
    sc_signal< bool > ap_predicate_op218_read_state11;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state36_pp0_stage9_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem1_AWREADY;
    sc_signal< bool > ap_predicate_op326_writereq_state36;
    sc_signal< bool > ap_block_state36_io;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<8> > grp_getVal_fu_444_ap_return;
    sc_signal< sc_lv<8> > reg_475;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_state39_pp0_stage12_iter1;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state35_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<30> > out_pix3_fu_479_p4;
    sc_signal< sc_lv<30> > out_pix3_reg_1557;
    sc_signal< sc_lv<31> > tmp_cast1_fu_493_p1;
    sc_signal< sc_lv<31> > tmp_cast1_reg_1562;
    sc_signal< sc_lv<33> > tmp_cast_fu_497_p1;
    sc_signal< sc_lv<33> > tmp_cast_reg_1569;
    sc_signal< sc_lv<32> > gmem1_addr_reg_1575;
    sc_signal< sc_lv<34> > tmp_5_cast_fu_507_p1;
    sc_signal< sc_lv<34> > tmp_5_cast_reg_1581;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_635_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<21> > indvar_flatten_next_fu_641_p2;
    sc_signal< sc_lv<21> > indvar_flatten_next_reg_1591;
    sc_signal< sc_lv<11> > j_mid2_fu_653_p3;
    sc_signal< sc_lv<11> > j_mid2_reg_1596;
    sc_signal< sc_lv<1> > tmp_1_mid2_fu_677_p3;
    sc_signal< sc_lv<23> > tmp_2_mid2_fu_715_p3;
    sc_signal< sc_lv<23> > tmp_2_mid2_reg_1607;
    sc_signal< sc_lv<1> > or_cond_mid2_fu_741_p3;
    sc_signal< sc_lv<14> > tmp_6_mid2_fu_779_p3;
    sc_signal< sc_lv<14> > tmp_6_mid2_reg_1617;
    sc_signal< sc_lv<14> > tmp_9_mid2_fu_823_p3;
    sc_signal< sc_lv<14> > tmp_9_mid2_reg_1622;
    sc_signal< sc_lv<11> > i_mid2_fu_831_p3;
    sc_signal< sc_lv<11> > i_mid2_reg_1627;
    sc_signal< sc_lv<32> > gmem1_addr_3_reg_1632;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > gmem1_addr_3_reg_1632_pp0_iter1_reg;
    sc_signal< sc_lv<32> > gmem0_addr_1_reg_1638;
    sc_signal< sc_lv<32> > gmem1_addr_2_reg_1644;
    sc_signal< sc_lv<32> > gmem1_addr_2_reg_1644_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_13_cast_fu_919_p1;
    sc_signal< sc_lv<32> > tmp_13_cast_reg_1650;
    sc_signal< sc_lv<32> > gmem0_addr_reg_1655;
    sc_signal< sc_lv<8> > gmem0_addr_1_read_reg_1661;
    sc_signal< sc_lv<14> > tmp_15_fu_946_p2;
    sc_signal< sc_lv<14> > tmp_15_reg_1666;
    sc_signal< sc_lv<8> > gmem0_addr_read_reg_1671;
    sc_signal< sc_lv<11> > j_1_fu_951_p2;
    sc_signal< sc_lv<11> > j_1_reg_1676;
    sc_signal< sc_lv<8> > tmp_17_reg_1681;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_state40_pp0_stage13_iter1;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<8> > tmp_51_reg_1686;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_predicate_op373_writeresp_state42;
    sc_signal< bool > ap_block_state42_pp0_stage15_iter1;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<8> > tmp_18_reg_1691;
    sc_signal< bool > ap_block_state18_pp0_stage16_iter0;
    sc_signal< bool > ap_predicate_op376_writeresp_state43;
    sc_signal< bool > ap_block_state43_pp0_stage16_iter1;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_lv<8> > tmp_52_reg_1696;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state20_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_lv<8> > tmp_19_reg_1701;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_state21_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< sc_lv<8> > tmp_53_reg_1706;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage21;
    sc_signal< bool > ap_block_state23_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_11001;
    sc_signal< sc_lv<8> > tmp_21_reg_1711;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_state24_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< sc_lv<8> > tmp_54_reg_1716;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage24;
    sc_signal< bool > ap_block_state26_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_11001;
    sc_signal< sc_lv<8> > tmp_23_reg_1721;
    sc_signal< sc_lv<8> > tmp_55_reg_1726;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< sc_logic > ap_sig_ioackin_gmem0_ARREADY;
    sc_signal< bool > ap_predicate_op195_readreq_state4;
    sc_signal< bool > ap_predicate_op196_readreq_state4;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<8> > tmp_24_reg_1731;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state30_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<8> > tmp_56_reg_1736;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state32_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<8> > tmp_27_reg_1741;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state33_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<11> > x_weight_1_1_1_fu_996_p2;
    sc_signal< sc_lv<11> > x_weight_1_1_1_reg_1746;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state34_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<9> > tmp13_fu_1002_p2;
    sc_signal< sc_lv<9> > tmp13_reg_1751;
    sc_signal< sc_lv<8> > tmp_58_fu_1084_p1;
    sc_signal< sc_lv<8> > tmp_58_reg_1756;
    sc_signal< sc_lv<11> > y_weight_1_2_2_fu_1094_p2;
    sc_signal< sc_lv<11> > y_weight_1_2_2_reg_1761;
    sc_signal< sc_lv<1> > tmp_32_fu_1100_p2;
    sc_signal< sc_lv<1> > tmp_32_reg_1766;
    sc_signal< sc_lv<8> > tmp_64_fu_1106_p1;
    sc_signal< sc_lv<8> > tmp_64_reg_1771;
    sc_signal< sc_lv<11> > x_weight_127_1_fu_1137_p2;
    sc_signal< sc_lv<11> > x_weight_127_1_reg_1777;
    sc_signal< sc_lv<9> > tmp8_fu_1143_p2;
    sc_signal< sc_lv<9> > tmp8_reg_1782;
    sc_signal< sc_lv<8> > edge_val_1_i_fu_1222_p3;
    sc_signal< sc_lv<8> > edge_val_1_i_reg_1787;
    sc_signal< sc_lv<8> > tmp_36_fu_1306_p1;
    sc_signal< sc_lv<8> > tmp_36_reg_1792;
    sc_signal< sc_lv<11> > y_weight_2_2_fu_1316_p2;
    sc_signal< sc_lv<11> > y_weight_2_2_reg_1797;
    sc_signal< sc_lv<1> > tmp_22_fu_1322_p2;
    sc_signal< sc_lv<1> > tmp_22_reg_1802;
    sc_signal< sc_lv<8> > tmp_42_fu_1328_p1;
    sc_signal< sc_lv<8> > tmp_42_reg_1807;
    sc_signal< sc_lv<8> > edge_val_1_i1_fu_1409_p3;
    sc_signal< sc_lv<8> > edge_val_1_i1_reg_1813;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state37_pp0_stage10_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem1_WREADY;
    sc_signal< bool > ap_predicate_op349_write_state37;
    sc_signal< bool > ap_predicate_op363_writereq_state37;
    sc_signal< bool > ap_block_state37_io;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<1> > tmp_10_fu_1421_p2;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state46_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<11> > i_1_fu_1427_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<31> > out_pix4_sum8_fu_1433_p2;
    sc_signal< sc_lv<31> > out_pix4_sum8_reg_1827;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<1> > exitcond2_fu_1448_p2;
    sc_signal< bool > ap_block_state52_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state53_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state53_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<16> > i_2_fu_1454_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > tmp_20_fu_1460_p2;
    sc_signal< bool > ap_block_state59_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state60_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state60_io;
    sc_signal< bool > ap_block_state61_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state61_io;
    sc_signal< bool > ap_block_state62_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state63_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state64_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state65_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state66_pp3_stage0_iter7;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > tmp_20_reg_1847_pp3_iter2_reg;
    sc_signal< sc_lv<1> > tmp_20_reg_1847_pp3_iter3_reg;
    sc_signal< sc_lv<1> > tmp_20_reg_1847_pp3_iter4_reg;
    sc_signal< sc_lv<1> > tmp_20_reg_1847_pp3_iter5_reg;
    sc_signal< sc_lv<31> > out_pix4_sum1_fu_1470_p2;
    sc_signal< sc_lv<31> > out_pix4_sum1_reg_1851;
    sc_signal< sc_lv<21> > i_3_fu_1475_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > tmp_31_fu_1491_p2;
    sc_signal< bool > ap_block_state68_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state69_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state69_io;
    sc_signal< bool > ap_block_state70_pp4_stage0_iter2;
    sc_signal< bool > ap_block_state70_io;
    sc_signal< bool > ap_block_state71_pp4_stage0_iter3;
    sc_signal< bool > ap_block_state72_pp4_stage0_iter4;
    sc_signal< bool > ap_block_state73_pp4_stage0_iter5;
    sc_signal< bool > ap_block_state74_pp4_stage0_iter6;
    sc_signal< bool > ap_block_state75_pp4_stage0_iter7;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<1> > tmp_31_reg_1867_pp4_iter2_reg;
    sc_signal< sc_lv<1> > tmp_31_reg_1867_pp4_iter3_reg;
    sc_signal< sc_lv<1> > tmp_31_reg_1867_pp4_iter4_reg;
    sc_signal< sc_lv<1> > tmp_31_reg_1867_pp4_iter5_reg;
    sc_signal< sc_lv<31> > out_pix4_sum2_fu_1501_p2;
    sc_signal< sc_lv<31> > out_pix4_sum2_reg_1871;
    sc_signal< sc_lv<21> > i_4_fu_1506_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > gmem1_addr_6_reg_1887;
    sc_signal< sc_logic > ap_sig_ioackin_gmem1_ARREADY;
    sc_signal< sc_lv<1> > exitcond1_fu_1532_p2;
    sc_signal< bool > ap_block_state83_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state84_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state85_pp5_stage0_iter2;
    sc_signal< bool > ap_block_state85_io;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<21> > i_5_fu_1538_p2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<8> > val_fu_1544_p1;
    sc_signal< sc_lv<8> > val_reg_1903;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state45;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state52;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state59;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state68;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter6;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state83;
    sc_signal< sc_lv<13> > superCache_address0;
    sc_signal< sc_logic > superCache_ce0;
    sc_signal< sc_logic > superCache_we0;
    sc_signal< sc_lv<8> > superCache_d0;
    sc_signal< sc_lv<8> > superCache_q0;
    sc_signal< sc_logic > grp_getVal_fu_444_ap_start;
    sc_signal< sc_logic > grp_getVal_fu_444_ap_done;
    sc_signal< sc_logic > grp_getVal_fu_444_ap_idle;
    sc_signal< sc_logic > grp_getVal_fu_444_ap_ready;
    sc_signal< sc_logic > grp_getVal_fu_444_ap_ce;
    sc_signal< sc_lv<2> > grp_getVal_fu_444_xDiff;
    sc_signal< sc_lv<2> > grp_getVal_fu_444_yDiff;
    sc_signal< sc_lv<13> > grp_getVal_fu_444_Y_address0;
    sc_signal< sc_logic > grp_getVal_fu_444_Y_ce0;
    sc_signal< bool > ap_predicate_op222_call_state12;
    sc_signal< bool > ap_predicate_op231_call_state13;
    sc_signal< bool > ap_predicate_op233_call_state14;
    sc_signal< bool > ap_predicate_op232_call_state13;
    sc_signal< bool > ap_predicate_op234_call_state14;
    sc_signal< bool > ap_predicate_op236_call_state15;
    sc_signal< bool > ap_predicate_op235_call_state15;
    sc_signal< bool > ap_predicate_op237_call_state16;
    sc_signal< bool > ap_predicate_op239_call_state17;
    sc_signal< bool > ap_predicate_op238_call_state16;
    sc_signal< bool > ap_predicate_op240_call_state17;
    sc_signal< bool > ap_predicate_op242_call_state18;
    sc_signal< bool > ap_predicate_op241_call_state18;
    sc_signal< bool > ap_predicate_op243_call_state19;
    sc_signal< bool > ap_predicate_op245_call_state20;
    sc_signal< bool > ap_predicate_op244_call_state19;
    sc_signal< bool > ap_predicate_op246_call_state20;
    sc_signal< bool > ap_predicate_op248_call_state21;
    sc_signal< bool > ap_predicate_op247_call_state21;
    sc_signal< bool > ap_predicate_op249_call_state22;
    sc_signal< bool > ap_predicate_op251_call_state23;
    sc_signal< bool > ap_predicate_op250_call_state22;
    sc_signal< bool > ap_predicate_op252_call_state23;
    sc_signal< bool > ap_predicate_op254_call_state24;
    sc_signal< bool > ap_predicate_op253_call_state24;
    sc_signal< bool > ap_predicate_op255_call_state25;
    sc_signal< bool > ap_predicate_op257_call_state26;
    sc_signal< bool > ap_predicate_op256_call_state25;
    sc_signal< bool > ap_predicate_op258_call_state26;
    sc_signal< bool > ap_predicate_op260_call_state27;
    sc_signal< bool > ap_predicate_op259_call_state27;
    sc_signal< bool > ap_predicate_op261_call_state28;
    sc_signal< bool > ap_predicate_op263_call_state29;
    sc_signal< bool > ap_predicate_op262_call_state28;
    sc_signal< bool > ap_predicate_op264_call_state29;
    sc_signal< bool > ap_predicate_op266_call_state30;
    sc_signal< bool > ap_predicate_op265_call_state30;
    sc_signal< bool > ap_predicate_op267_call_state31;
    sc_signal< bool > ap_predicate_op269_call_state32;
    sc_signal< bool > ap_predicate_op268_call_state31;
    sc_signal< bool > ap_predicate_op270_call_state32;
    sc_signal< bool > ap_predicate_op272_call_state33;
    sc_signal< bool > ap_predicate_op271_call_state33;
    sc_signal< bool > ap_predicate_op281_call_state34;
    sc_signal< bool > ap_predicate_op297_call_state35;
    sc_signal< bool > ap_predicate_op282_call_state34;
    sc_signal< bool > ap_predicate_op312_call_state35;
    sc_signal< bool > ap_predicate_op341_call_state36;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0_ignore_call1;
    sc_signal< bool > ap_block_state38_pp0_stage11_iter1_ignore_call1;
    sc_signal< bool > ap_predicate_op366_write_state38;
    sc_signal< bool > ap_block_state38_io;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0_ignore_call3;
    sc_signal< bool > ap_block_state41_pp0_stage14_iter1_ignore_call3;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0_ignore_call6;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_state22_pp0_stage20_iter0_ignore_call10;
    sc_signal< bool > ap_block_pp0_stage20_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage20;
    sc_signal< bool > ap_block_state25_pp0_stage23_iter0_ignore_call14;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0_ignore_call26;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter1_ignore_call26;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<21> > ap_phi_mux_indvar_flatten_phi_fu_360_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<11> > ap_phi_mux_i_phi_fu_371_p4;
    sc_signal< sc_lv<11> > ap_phi_mux_j_phi_fu_382_p4;
    sc_signal< sc_logic > grp_getVal_fu_444_ap_start_reg;
    sc_signal< bool > ap_predicate_op222_call_state12_state11;
    sc_signal< bool > ap_predicate_op232_call_state13_state12;
    sc_signal< bool > ap_predicate_op235_call_state15_state14;
    sc_signal< bool > ap_predicate_op238_call_state16_state15;
    sc_signal< bool > ap_predicate_op241_call_state18_state17;
    sc_signal< bool > ap_predicate_op244_call_state19_state18;
    sc_signal< bool > ap_predicate_op247_call_state21_state20;
    sc_signal< bool > ap_predicate_op250_call_state22_state21;
    sc_signal< bool > ap_predicate_op253_call_state24_state23;
    sc_signal< bool > ap_predicate_op256_call_state25_state24;
    sc_signal< bool > ap_predicate_op259_call_state27_state26;
    sc_signal< bool > ap_predicate_op262_call_state28_state27;
    sc_signal< bool > ap_predicate_op265_call_state30_state29;
    sc_signal< bool > ap_predicate_op268_call_state31_state30;
    sc_signal< bool > ap_predicate_op271_call_state33_state32;
    sc_signal< bool > ap_predicate_op282_call_state34_state33;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage20;
    sc_signal< bool > ap_block_pp0_stage22;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage18;
    sc_signal< bool > ap_block_pp0_stage21;
    sc_signal< bool > ap_block_pp0_stage24;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > tmp_16_fu_959_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_964_p1;
    sc_signal< sc_lv<64> > tmp_fu_489_p1;
    sc_signal< sc_lv<64> > out_pix4_sum_cast_fu_863_p1;
    sc_signal< sc_lv<64> > inter_pix2_sum_cast_fu_886_p1;
    sc_signal< sc_lv<64> > out_pix4_sum5_cast_fu_909_p1;
    sc_signal< sc_lv<64> > inter_pix2_sum6_cast_fu_932_p1;
    sc_signal< sc_lv<64> > out_pix4_sum8_cast_fu_1438_p1;
    sc_signal< sc_lv<64> > out_pix4_sum1_cast_fu_1481_p1;
    sc_signal< sc_lv<64> > out_pix4_sum2_cast_fu_1512_p1;
    sc_signal< sc_lv<64> > tmp_68_fu_1522_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem0_ARREADY;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< sc_logic > ap_reg_ioackin_gmem1_AWREADY;
    sc_signal< bool > ap_block_pp0_stage9_01001;
    sc_signal< sc_logic > ap_reg_ioackin_gmem1_WREADY;
    sc_signal< bool > ap_block_pp0_stage10_01001;
    sc_signal< sc_lv<32> > tmp_60_fu_1332_p1;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state38_pp0_stage11_iter1;
    sc_signal< bool > ap_block_pp0_stage11_01001;
    sc_signal< sc_lv<32> > tmp_47_fu_1417_p1;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< bool > ap_block_pp4_stage0_01001;
    sc_signal< sc_logic > ap_reg_ioackin_gmem1_ARREADY;
    sc_signal< bool > ap_block_pp5_stage0_01001;
    sc_signal< sc_lv<32> > fourWide_fu_1548_p5;
    sc_signal< sc_lv<23> > tmp_mid2_fu_839_p2;
    sc_signal< sc_lv<23> > j_cast1_fu_845_p1;
    sc_signal< sc_lv<14> > j_cast_fu_942_p1;
    sc_signal< sc_lv<22> > p_shl1_fu_521_p3;
    sc_signal< sc_lv<18> > p_shl2_fu_533_p3;
    sc_signal< sc_lv<23> > p_shl1_cast_fu_529_p1;
    sc_signal< sc_lv<23> > p_shl2_cast_fu_541_p1;
    sc_signal< sc_lv<1> > tmp_3_fu_551_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_557_p2;
    sc_signal< sc_lv<2> > tmp_5_fu_511_p1;
    sc_signal< sc_lv<13> > p_shl3_fu_569_p3;
    sc_signal< sc_lv<9> > p_shl4_fu_581_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_fu_577_p1;
    sc_signal< sc_lv<14> > p_shl4_cast_fu_589_p1;
    sc_signal< sc_lv<2> > tmp_7_cast_fu_599_p2;
    sc_signal< sc_lv<13> > p_shl_fu_605_p3;
    sc_signal< sc_lv<9> > p_shl5_fu_617_p3;
    sc_signal< sc_lv<14> > p_shl_cast_fu_613_p1;
    sc_signal< sc_lv<14> > p_shl5_cast_fu_625_p1;
    sc_signal< sc_lv<1> > tmp_s_fu_647_p2;
    sc_signal< sc_lv<11> > i_s_fu_661_p2;
    sc_signal< sc_lv<1> > tmp_1_mid1_fu_671_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_515_p2;
    sc_signal< sc_lv<22> > p_shl1_mid1_fu_685_p3;
    sc_signal< sc_lv<18> > p_shl2_mid1_fu_697_p3;
    sc_signal< sc_lv<23> > p_shl1_cast_mid1_fu_693_p1;
    sc_signal< sc_lv<23> > p_shl2_cast_mid1_fu_705_p1;
    sc_signal< sc_lv<23> > tmp_2_mid1_fu_709_p2;
    sc_signal< sc_lv<23> > tmp_2_fu_545_p2;
    sc_signal< sc_lv<1> > tmp_3_mid1_fu_723_p2;
    sc_signal< sc_lv<1> > tmp_4_mid1_fu_729_p2;
    sc_signal< sc_lv<1> > or_cond_mid1_fu_735_p2;
    sc_signal< sc_lv<1> > or_cond_fu_563_p2;
    sc_signal< sc_lv<2> > tmp_7_fu_667_p1;
    sc_signal< sc_lv<13> > p_shl3_mid1_fu_749_p3;
    sc_signal< sc_lv<9> > p_shl4_mid1_fu_761_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_mid1_fu_757_p1;
    sc_signal< sc_lv<14> > p_shl4_cast_mid1_fu_769_p1;
    sc_signal< sc_lv<14> > tmp_6_mid1_fu_773_p2;
    sc_signal< sc_lv<14> > tmp_6_fu_593_p2;
    sc_signal< sc_lv<2> > tmp_7_cast_mid1_fu_787_p2;
    sc_signal< sc_lv<13> > p_shl_mid1_fu_793_p3;
    sc_signal< sc_lv<9> > p_shl5_mid1_fu_805_p3;
    sc_signal< sc_lv<14> > p_shl_cast_mid1_fu_801_p1;
    sc_signal< sc_lv<14> > p_shl5_cast_mid1_fu_813_p1;
    sc_signal< sc_lv<14> > tmp_9_mid1_fu_817_p2;
    sc_signal< sc_lv<14> > tmp_9_fu_629_p2;
    sc_signal< sc_lv<23> > grp_fu_458_p2;
    sc_signal< sc_lv<32> > tmp_61_cast_fu_850_p1;
    sc_signal< sc_lv<33> > tmp_62_cast_fu_854_p1;
    sc_signal< sc_lv<33> > out_pix4_sum_fu_858_p2;
    sc_signal< sc_lv<23> > grp_fu_462_p2;
    sc_signal< sc_lv<32> > tmp_16_cast_fu_873_p1;
    sc_signal< sc_lv<34> > tmp_17_cast_fu_877_p1;
    sc_signal< sc_lv<34> > inter_pix2_sum_fu_881_p2;
    sc_signal< sc_lv<32> > tmp_48_cast_fu_896_p1;
    sc_signal< sc_lv<33> > tmp_49_cast_fu_900_p1;
    sc_signal< sc_lv<33> > out_pix4_sum5_fu_904_p2;
    sc_signal< sc_lv<34> > tmp_14_cast_fu_923_p1;
    sc_signal< sc_lv<34> > inter_pix2_sum6_fu_927_p2;
    sc_signal< sc_lv<32> > tmp_18_cast_fu_956_p1;
    sc_signal< sc_lv<9> > tmp_65_0_2_cast_fu_972_p1;
    sc_signal< sc_lv<9> > tmp_651_cast_fu_968_p1;
    sc_signal< sc_lv<9> > x_weight_1_0_2_fu_975_p2;
    sc_signal< sc_lv<9> > p_shl8_fu_985_p3;
    sc_signal< sc_lv<11> > x_weight_1_0_2_cast_fu_981_p1;
    sc_signal< sc_lv<11> > p_shl8_cast_fu_992_p1;
    sc_signal< sc_lv<9> > tmp_72_0_1_fu_1008_p3;
    sc_signal< sc_lv<9> > tmp_68_1_2_fu_1019_p3;
    sc_signal< sc_lv<11> > tmp_68_1_2_cast_fu_1026_p1;
    sc_signal< sc_lv<10> > tmp_72_0_1_cast_fu_1015_p1;
    sc_signal< sc_lv<10> > tmp13_cast_fu_1035_p1;
    sc_signal< sc_lv<10> > y_weight_1_1_2_fu_1038_p2;
    sc_signal< sc_lv<11> > x_weight_1_1_2_fu_1030_p2;
    sc_signal< sc_lv<11> > tmp_65_2_cast_fu_1048_p1;
    sc_signal< sc_lv<11> > y_weight_1_1_2_cast_fu_1044_p1;
    sc_signal< sc_lv<9> > p_shl9_fu_1063_p3;
    sc_signal< sc_lv<11> > y_weight_1_2_fu_1057_p2;
    sc_signal< sc_lv<11> > p_shl9_cast_fu_1070_p1;
    sc_signal< sc_lv<11> > x_weight_1_2_fu_1051_p2;
    sc_signal< sc_lv<11> > tmp_65_2_2_cast_fu_1080_p1;
    sc_signal< sc_lv<11> > y_weight_1_2_1_fu_1074_p2;
    sc_signal< sc_lv<11> > x_weight_1_2_2_fu_1088_p2;
    sc_signal< sc_lv<9> > tmp_52_0_2_cast_fu_1113_p1;
    sc_signal< sc_lv<9> > tmp_521_cast_fu_1110_p1;
    sc_signal< sc_lv<9> > x_weight_0_2_fu_1116_p2;
    sc_signal< sc_lv<9> > p_shl6_fu_1126_p3;
    sc_signal< sc_lv<11> > x_weight_0_2_cast_fu_1122_p1;
    sc_signal< sc_lv<11> > p_shl6_cast_fu_1133_p1;
    sc_signal< sc_lv<8> > tmp_59_fu_1149_p2;
    sc_signal< sc_lv<8> > tmp_62_fu_1154_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_1167_p2;
    sc_signal< sc_lv<8> > tmp_65_fu_1172_p2;
    sc_signal< sc_lv<8> > tmp_63_fu_1160_p3;
    sc_signal< sc_lv<8> > tmp_66_fu_1177_p3;
    sc_signal< sc_lv<8> > tmp_38_fu_1184_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_1196_p2;
    sc_signal< sc_lv<1> > tmp_44_fu_1202_p2;
    sc_signal< sc_lv<1> > tmp_67_fu_1216_p2;
    sc_signal< sc_lv<8> > p_i_fu_1208_p3;
    sc_signal< sc_lv<8> > edge_val_1_fu_1190_p2;
    sc_signal< sc_lv<9> > tmp_59_0_1_fu_1230_p3;
    sc_signal< sc_lv<9> > tmp_55_1_2_fu_1241_p3;
    sc_signal< sc_lv<11> > tmp_55_1_2_cast_fu_1248_p1;
    sc_signal< sc_lv<10> > tmp_59_0_1_cast_fu_1237_p1;
    sc_signal< sc_lv<10> > tmp12_cast_fu_1257_p1;
    sc_signal< sc_lv<10> > y_weight_130_2_fu_1260_p2;
    sc_signal< sc_lv<11> > x_weight_127_2_fu_1252_p2;
    sc_signal< sc_lv<11> > tmp_52_2_cast_fu_1270_p1;
    sc_signal< sc_lv<11> > y_weight_130_2_cast_fu_1266_p1;
    sc_signal< sc_lv<9> > p_shl7_fu_1285_p3;
    sc_signal< sc_lv<11> > y_weight_2_fu_1279_p2;
    sc_signal< sc_lv<11> > p_shl7_cast_fu_1292_p1;
    sc_signal< sc_lv<11> > x_weight_2_fu_1273_p2;
    sc_signal< sc_lv<11> > tmp_52_2_2_cast_fu_1302_p1;
    sc_signal< sc_lv<11> > y_weight_2_1_fu_1296_p2;
    sc_signal< sc_lv<11> > x_weight_2_2_fu_1310_p2;
    sc_signal< sc_lv<8> > tmp_37_fu_1336_p2;
    sc_signal< sc_lv<8> > tmp_40_fu_1341_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_1354_p2;
    sc_signal< sc_lv<8> > tmp_45_fu_1359_p2;
    sc_signal< sc_lv<8> > tmp_41_fu_1347_p3;
    sc_signal< sc_lv<8> > tmp_46_fu_1364_p3;
    sc_signal< sc_lv<8> > tmp_28_fu_1371_p2;
    sc_signal< sc_lv<1> > tmp_29_fu_1383_p2;
    sc_signal< sc_lv<1> > tmp_43_fu_1389_p2;
    sc_signal< sc_lv<1> > tmp_49_fu_1403_p2;
    sc_signal< sc_lv<8> > p_i1_fu_1395_p3;
    sc_signal< sc_lv<8> > edge_val_fu_1377_p2;
    sc_signal< sc_lv<31> > tmp_21_cast_fu_1466_p1;
    sc_signal< sc_lv<31> > tmp_34_cast_fu_1497_p1;
    sc_signal< sc_lv<55> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_state41_pp0_stage14_iter1;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_state22_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_state25_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< bool > ap_condition_3080;
    sc_signal< bool > ap_condition_1875;
    sc_signal< bool > ap_condition_1898;
    sc_signal< bool > ap_condition_1967;
    sc_signal< bool > ap_condition_1993;
    sc_signal< bool > ap_condition_3097;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<55> ap_ST_fsm_state1;
    static const sc_lv<55> ap_ST_fsm_pp0_stage0;
    static const sc_lv<55> ap_ST_fsm_pp0_stage1;
    static const sc_lv<55> ap_ST_fsm_pp0_stage2;
    static const sc_lv<55> ap_ST_fsm_pp0_stage3;
    static const sc_lv<55> ap_ST_fsm_pp0_stage4;
    static const sc_lv<55> ap_ST_fsm_pp0_stage5;
    static const sc_lv<55> ap_ST_fsm_pp0_stage6;
    static const sc_lv<55> ap_ST_fsm_pp0_stage7;
    static const sc_lv<55> ap_ST_fsm_pp0_stage8;
    static const sc_lv<55> ap_ST_fsm_pp0_stage9;
    static const sc_lv<55> ap_ST_fsm_pp0_stage10;
    static const sc_lv<55> ap_ST_fsm_pp0_stage11;
    static const sc_lv<55> ap_ST_fsm_pp0_stage12;
    static const sc_lv<55> ap_ST_fsm_pp0_stage13;
    static const sc_lv<55> ap_ST_fsm_pp0_stage14;
    static const sc_lv<55> ap_ST_fsm_pp0_stage15;
    static const sc_lv<55> ap_ST_fsm_pp0_stage16;
    static const sc_lv<55> ap_ST_fsm_pp0_stage17;
    static const sc_lv<55> ap_ST_fsm_pp0_stage18;
    static const sc_lv<55> ap_ST_fsm_pp0_stage19;
    static const sc_lv<55> ap_ST_fsm_pp0_stage20;
    static const sc_lv<55> ap_ST_fsm_pp0_stage21;
    static const sc_lv<55> ap_ST_fsm_pp0_stage22;
    static const sc_lv<55> ap_ST_fsm_pp0_stage23;
    static const sc_lv<55> ap_ST_fsm_pp0_stage24;
    static const sc_lv<55> ap_ST_fsm_state44;
    static const sc_lv<55> ap_ST_fsm_pp1_stage0;
    static const sc_lv<55> ap_ST_fsm_state47;
    static const sc_lv<55> ap_ST_fsm_state48;
    static const sc_lv<55> ap_ST_fsm_state49;
    static const sc_lv<55> ap_ST_fsm_state50;
    static const sc_lv<55> ap_ST_fsm_state51;
    static const sc_lv<55> ap_ST_fsm_pp2_stage0;
    static const sc_lv<55> ap_ST_fsm_state54;
    static const sc_lv<55> ap_ST_fsm_state55;
    static const sc_lv<55> ap_ST_fsm_state56;
    static const sc_lv<55> ap_ST_fsm_state57;
    static const sc_lv<55> ap_ST_fsm_state58;
    static const sc_lv<55> ap_ST_fsm_pp3_stage0;
    static const sc_lv<55> ap_ST_fsm_state67;
    static const sc_lv<55> ap_ST_fsm_pp4_stage0;
    static const sc_lv<55> ap_ST_fsm_state76;
    static const sc_lv<55> ap_ST_fsm_state77;
    static const sc_lv<55> ap_ST_fsm_state78;
    static const sc_lv<55> ap_ST_fsm_state79;
    static const sc_lv<55> ap_ST_fsm_state80;
    static const sc_lv<55> ap_ST_fsm_state81;
    static const sc_lv<55> ap_ST_fsm_state82;
    static const sc_lv<55> ap_ST_fsm_pp5_stage0;
    static const sc_lv<55> ap_ST_fsm_state86;
    static const sc_lv<55> ap_ST_fsm_state87;
    static const sc_lv<55> ap_ST_fsm_state88;
    static const sc_lv<55> ap_ST_fsm_state89;
    static const sc_lv<55> ap_ST_fsm_state90;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_29;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM0_USER_VALUE;
    static const int C_M_AXI_GMEM0_PROT_VALUE;
    static const int C_M_AXI_GMEM0_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM1_USER_VALUE;
    static const int C_M_AXI_GMEM1_PROT_VALUE;
    static const int C_M_AXI_GMEM1_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<16> ap_const_lv16_9C80;
    static const sc_lv<21> ap_const_lv21_77F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_780;
    static const sc_lv<32> ap_const_lv32_1FA400;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<21> ap_const_lv21_1FAB80;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<23> ap_const_lv23_7FF100;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_37;
    static const sc_lv<8> ap_const_lv8_9B;
    static const sc_lv<31> ap_const_lv31_1F9C80;
    static const sc_lv<16> ap_const_lv16_A400;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<21> ap_const_lv21_1FA400;
    static const sc_lv<21> ap_const_lv21_780;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state90();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_01001();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_01001();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20();
    void thread_ap_block_pp0_stage20_11001();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21();
    void thread_ap_block_pp0_stage21_11001();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24();
    void thread_ap_block_pp0_stage24_11001();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_01001();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_01001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_01001();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0_ignore_call1();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0_ignore_call3();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage16_iter0();
    void thread_ap_block_state19_pp0_stage17_iter0();
    void thread_ap_block_state19_pp0_stage17_iter0_ignore_call6();
    void thread_ap_block_state20_pp0_stage18_iter0();
    void thread_ap_block_state21_pp0_stage19_iter0();
    void thread_ap_block_state22_pp0_stage20_iter0();
    void thread_ap_block_state22_pp0_stage20_iter0_ignore_call10();
    void thread_ap_block_state23_pp0_stage21_iter0();
    void thread_ap_block_state24_pp0_stage22_iter0();
    void thread_ap_block_state25_pp0_stage23_iter0();
    void thread_ap_block_state25_pp0_stage23_iter0_ignore_call14();
    void thread_ap_block_state26_pp0_stage24_iter0();
    void thread_ap_block_state27_pp0_stage0_iter1();
    void thread_ap_block_state28_pp0_stage1_iter1();
    void thread_ap_block_state29_pp0_stage2_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage3_iter1();
    void thread_ap_block_state31_pp0_stage4_iter1();
    void thread_ap_block_state31_pp0_stage4_iter1_ignore_call26();
    void thread_ap_block_state32_pp0_stage5_iter1();
    void thread_ap_block_state33_pp0_stage6_iter1();
    void thread_ap_block_state34_pp0_stage7_iter1();
    void thread_ap_block_state35_pp0_stage8_iter1();
    void thread_ap_block_state36_io();
    void thread_ap_block_state36_pp0_stage9_iter1();
    void thread_ap_block_state37_io();
    void thread_ap_block_state37_pp0_stage10_iter1();
    void thread_ap_block_state38_io();
    void thread_ap_block_state38_pp0_stage11_iter1();
    void thread_ap_block_state38_pp0_stage11_iter1_ignore_call1();
    void thread_ap_block_state39_pp0_stage12_iter1();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage13_iter1();
    void thread_ap_block_state41_pp0_stage14_iter1();
    void thread_ap_block_state41_pp0_stage14_iter1_ignore_call3();
    void thread_ap_block_state42_pp0_stage15_iter1();
    void thread_ap_block_state43_pp0_stage16_iter1();
    void thread_ap_block_state45_pp1_stage0_iter0();
    void thread_ap_block_state46_io();
    void thread_ap_block_state46_pp1_stage0_iter1();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state52_pp2_stage0_iter0();
    void thread_ap_block_state53_io();
    void thread_ap_block_state53_pp2_stage0_iter1();
    void thread_ap_block_state59_pp3_stage0_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state60_io();
    void thread_ap_block_state60_pp3_stage0_iter1();
    void thread_ap_block_state61_io();
    void thread_ap_block_state61_pp3_stage0_iter2();
    void thread_ap_block_state62_pp3_stage0_iter3();
    void thread_ap_block_state63_pp3_stage0_iter4();
    void thread_ap_block_state64_pp3_stage0_iter5();
    void thread_ap_block_state65_pp3_stage0_iter6();
    void thread_ap_block_state66_pp3_stage0_iter7();
    void thread_ap_block_state68_pp4_stage0_iter0();
    void thread_ap_block_state69_io();
    void thread_ap_block_state69_pp4_stage0_iter1();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0_ignore_call26();
    void thread_ap_block_state70_io();
    void thread_ap_block_state70_pp4_stage0_iter2();
    void thread_ap_block_state71_pp4_stage0_iter3();
    void thread_ap_block_state72_pp4_stage0_iter4();
    void thread_ap_block_state73_pp4_stage0_iter5();
    void thread_ap_block_state74_pp4_stage0_iter6();
    void thread_ap_block_state75_pp4_stage0_iter7();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state83_pp5_stage0_iter0();
    void thread_ap_block_state84_pp5_stage0_iter1();
    void thread_ap_block_state85_io();
    void thread_ap_block_state85_pp5_stage0_iter2();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_1875();
    void thread_ap_condition_1898();
    void thread_ap_condition_1967();
    void thread_ap_condition_1993();
    void thread_ap_condition_3080();
    void thread_ap_condition_3097();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state45();
    void thread_ap_condition_pp2_exit_iter0_state52();
    void thread_ap_condition_pp3_exit_iter0_state59();
    void thread_ap_condition_pp4_exit_iter0_state68();
    void thread_ap_condition_pp5_exit_iter0_state83();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_phi_mux_i_phi_fu_371_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_360_p4();
    void thread_ap_phi_mux_j_phi_fu_382_p4();
    void thread_ap_predicate_op195_readreq_state4();
    void thread_ap_predicate_op196_readreq_state4();
    void thread_ap_predicate_op215_read_state11();
    void thread_ap_predicate_op218_read_state11();
    void thread_ap_predicate_op222_call_state12();
    void thread_ap_predicate_op222_call_state12_state11();
    void thread_ap_predicate_op231_call_state13();
    void thread_ap_predicate_op232_call_state13();
    void thread_ap_predicate_op232_call_state13_state12();
    void thread_ap_predicate_op233_call_state14();
    void thread_ap_predicate_op234_call_state14();
    void thread_ap_predicate_op235_call_state15();
    void thread_ap_predicate_op235_call_state15_state14();
    void thread_ap_predicate_op236_call_state15();
    void thread_ap_predicate_op237_call_state16();
    void thread_ap_predicate_op238_call_state16();
    void thread_ap_predicate_op238_call_state16_state15();
    void thread_ap_predicate_op239_call_state17();
    void thread_ap_predicate_op240_call_state17();
    void thread_ap_predicate_op241_call_state18();
    void thread_ap_predicate_op241_call_state18_state17();
    void thread_ap_predicate_op242_call_state18();
    void thread_ap_predicate_op243_call_state19();
    void thread_ap_predicate_op244_call_state19();
    void thread_ap_predicate_op244_call_state19_state18();
    void thread_ap_predicate_op245_call_state20();
    void thread_ap_predicate_op246_call_state20();
    void thread_ap_predicate_op247_call_state21();
    void thread_ap_predicate_op247_call_state21_state20();
    void thread_ap_predicate_op248_call_state21();
    void thread_ap_predicate_op249_call_state22();
    void thread_ap_predicate_op250_call_state22();
    void thread_ap_predicate_op250_call_state22_state21();
    void thread_ap_predicate_op251_call_state23();
    void thread_ap_predicate_op252_call_state23();
    void thread_ap_predicate_op253_call_state24();
    void thread_ap_predicate_op253_call_state24_state23();
    void thread_ap_predicate_op254_call_state24();
    void thread_ap_predicate_op255_call_state25();
    void thread_ap_predicate_op256_call_state25();
    void thread_ap_predicate_op256_call_state25_state24();
    void thread_ap_predicate_op257_call_state26();
    void thread_ap_predicate_op258_call_state26();
    void thread_ap_predicate_op259_call_state27();
    void thread_ap_predicate_op259_call_state27_state26();
    void thread_ap_predicate_op260_call_state27();
    void thread_ap_predicate_op261_call_state28();
    void thread_ap_predicate_op262_call_state28();
    void thread_ap_predicate_op262_call_state28_state27();
    void thread_ap_predicate_op263_call_state29();
    void thread_ap_predicate_op264_call_state29();
    void thread_ap_predicate_op265_call_state30();
    void thread_ap_predicate_op265_call_state30_state29();
    void thread_ap_predicate_op266_call_state30();
    void thread_ap_predicate_op267_call_state31();
    void thread_ap_predicate_op268_call_state31();
    void thread_ap_predicate_op268_call_state31_state30();
    void thread_ap_predicate_op269_call_state32();
    void thread_ap_predicate_op270_call_state32();
    void thread_ap_predicate_op271_call_state33();
    void thread_ap_predicate_op271_call_state33_state32();
    void thread_ap_predicate_op272_call_state33();
    void thread_ap_predicate_op281_call_state34();
    void thread_ap_predicate_op282_call_state34();
    void thread_ap_predicate_op282_call_state34_state33();
    void thread_ap_predicate_op297_call_state35();
    void thread_ap_predicate_op312_call_state35();
    void thread_ap_predicate_op326_writereq_state36();
    void thread_ap_predicate_op341_call_state36();
    void thread_ap_predicate_op349_write_state37();
    void thread_ap_predicate_op363_writereq_state37();
    void thread_ap_predicate_op366_write_state38();
    void thread_ap_predicate_op373_writeresp_state42();
    void thread_ap_predicate_op376_writeresp_state43();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_gmem0_ARREADY();
    void thread_ap_sig_ioackin_gmem1_ARREADY();
    void thread_ap_sig_ioackin_gmem1_AWREADY();
    void thread_ap_sig_ioackin_gmem1_WREADY();
    void thread_edge_val_1_fu_1190_p2();
    void thread_edge_val_1_i1_fu_1409_p3();
    void thread_edge_val_1_i_fu_1222_p3();
    void thread_edge_val_fu_1377_p2();
    void thread_exitcond1_fu_1532_p2();
    void thread_exitcond2_fu_1448_p2();
    void thread_exitcond_flatten_fu_635_p2();
    void thread_fourWide_fu_1548_p5();
    void thread_gmem0_ARADDR();
    void thread_gmem0_ARVALID();
    void thread_gmem0_RREADY();
    void thread_gmem0_blk_n_AR();
    void thread_gmem0_blk_n_R();
    void thread_gmem1_ARADDR();
    void thread_gmem1_ARVALID();
    void thread_gmem1_AWADDR();
    void thread_gmem1_AWLEN();
    void thread_gmem1_AWVALID();
    void thread_gmem1_BREADY();
    void thread_gmem1_RREADY();
    void thread_gmem1_WDATA();
    void thread_gmem1_WVALID();
    void thread_gmem1_blk_n_AR();
    void thread_gmem1_blk_n_AW();
    void thread_gmem1_blk_n_B();
    void thread_gmem1_blk_n_R();
    void thread_gmem1_blk_n_W();
    void thread_grp_fu_458_p2();
    void thread_grp_fu_462_p2();
    void thread_grp_fu_466_p2();
    void thread_grp_getVal_fu_444_ap_ce();
    void thread_grp_getVal_fu_444_ap_start();
    void thread_grp_getVal_fu_444_xDiff();
    void thread_grp_getVal_fu_444_yDiff();
    void thread_i_1_fu_1427_p2();
    void thread_i_2_fu_1454_p2();
    void thread_i_3_fu_1475_p2();
    void thread_i_4_fu_1506_p2();
    void thread_i_5_fu_1538_p2();
    void thread_i_mid2_fu_831_p3();
    void thread_i_s_fu_661_p2();
    void thread_indvar_flatten_next_fu_641_p2();
    void thread_inter_pix2_sum6_cast_fu_932_p1();
    void thread_inter_pix2_sum6_fu_927_p2();
    void thread_inter_pix2_sum_cast_fu_886_p1();
    void thread_inter_pix2_sum_fu_881_p2();
    void thread_j_1_fu_951_p2();
    void thread_j_cast1_fu_845_p1();
    void thread_j_cast_fu_942_p1();
    void thread_j_mid2_fu_653_p3();
    void thread_or_cond_fu_563_p2();
    void thread_or_cond_mid1_fu_735_p2();
    void thread_or_cond_mid2_fu_741_p3();
    void thread_out_pix3_fu_479_p4();
    void thread_out_pix4_sum1_cast_fu_1481_p1();
    void thread_out_pix4_sum1_fu_1470_p2();
    void thread_out_pix4_sum2_cast_fu_1512_p1();
    void thread_out_pix4_sum2_fu_1501_p2();
    void thread_out_pix4_sum5_cast_fu_909_p1();
    void thread_out_pix4_sum5_fu_904_p2();
    void thread_out_pix4_sum8_cast_fu_1438_p1();
    void thread_out_pix4_sum8_fu_1433_p2();
    void thread_out_pix4_sum_cast_fu_863_p1();
    void thread_out_pix4_sum_fu_858_p2();
    void thread_p_i1_fu_1395_p3();
    void thread_p_i_fu_1208_p3();
    void thread_p_shl1_cast_fu_529_p1();
    void thread_p_shl1_cast_mid1_fu_693_p1();
    void thread_p_shl1_fu_521_p3();
    void thread_p_shl1_mid1_fu_685_p3();
    void thread_p_shl2_cast_fu_541_p1();
    void thread_p_shl2_cast_mid1_fu_705_p1();
    void thread_p_shl2_fu_533_p3();
    void thread_p_shl2_mid1_fu_697_p3();
    void thread_p_shl3_cast_fu_577_p1();
    void thread_p_shl3_cast_mid1_fu_757_p1();
    void thread_p_shl3_fu_569_p3();
    void thread_p_shl3_mid1_fu_749_p3();
    void thread_p_shl4_cast_fu_589_p1();
    void thread_p_shl4_cast_mid1_fu_769_p1();
    void thread_p_shl4_fu_581_p3();
    void thread_p_shl4_mid1_fu_761_p3();
    void thread_p_shl5_cast_fu_625_p1();
    void thread_p_shl5_cast_mid1_fu_813_p1();
    void thread_p_shl5_fu_617_p3();
    void thread_p_shl5_mid1_fu_805_p3();
    void thread_p_shl6_cast_fu_1133_p1();
    void thread_p_shl6_fu_1126_p3();
    void thread_p_shl7_cast_fu_1292_p1();
    void thread_p_shl7_fu_1285_p3();
    void thread_p_shl8_cast_fu_992_p1();
    void thread_p_shl8_fu_985_p3();
    void thread_p_shl9_cast_fu_1070_p1();
    void thread_p_shl9_fu_1063_p3();
    void thread_p_shl_cast_fu_613_p1();
    void thread_p_shl_cast_mid1_fu_801_p1();
    void thread_p_shl_fu_605_p3();
    void thread_p_shl_mid1_fu_793_p3();
    void thread_superCache_address0();
    void thread_superCache_ce0();
    void thread_superCache_d0();
    void thread_superCache_we0();
    void thread_tmp12_cast_fu_1257_p1();
    void thread_tmp13_cast_fu_1035_p1();
    void thread_tmp13_fu_1002_p2();
    void thread_tmp8_fu_1143_p2();
    void thread_tmp_10_fu_1421_p2();
    void thread_tmp_12_fu_964_p1();
    void thread_tmp_13_cast_fu_919_p1();
    void thread_tmp_14_cast_fu_923_p1();
    void thread_tmp_15_fu_946_p2();
    void thread_tmp_16_cast_fu_873_p1();
    void thread_tmp_16_fu_959_p1();
    void thread_tmp_17_cast_fu_877_p1();
    void thread_tmp_18_cast_fu_956_p1();
    void thread_tmp_1_fu_515_p2();
    void thread_tmp_1_mid1_fu_671_p2();
    void thread_tmp_1_mid2_fu_677_p3();
    void thread_tmp_20_fu_1460_p2();
    void thread_tmp_21_cast_fu_1466_p1();
    void thread_tmp_22_fu_1322_p2();
    void thread_tmp_25_fu_1354_p2();
    void thread_tmp_28_fu_1371_p2();
    void thread_tmp_29_fu_1383_p2();
    void thread_tmp_2_fu_545_p2();
    void thread_tmp_2_mid1_fu_709_p2();
    void thread_tmp_2_mid2_fu_715_p3();
    void thread_tmp_31_fu_1491_p2();
    void thread_tmp_32_fu_1100_p2();
    void thread_tmp_34_cast_fu_1497_p1();
    void thread_tmp_35_fu_1167_p2();
    void thread_tmp_36_fu_1306_p1();
    void thread_tmp_37_fu_1336_p2();
    void thread_tmp_38_fu_1184_p2();
    void thread_tmp_39_fu_1196_p2();
    void thread_tmp_3_fu_551_p2();
    void thread_tmp_3_mid1_fu_723_p2();
    void thread_tmp_40_fu_1341_p2();
    void thread_tmp_41_fu_1347_p3();
    void thread_tmp_42_fu_1328_p1();
    void thread_tmp_43_fu_1389_p2();
    void thread_tmp_44_fu_1202_p2();
    void thread_tmp_45_fu_1359_p2();
    void thread_tmp_46_fu_1364_p3();
    void thread_tmp_47_fu_1417_p1();
    void thread_tmp_48_cast_fu_896_p1();
    void thread_tmp_49_cast_fu_900_p1();
    void thread_tmp_49_fu_1403_p2();
    void thread_tmp_4_fu_557_p2();
    void thread_tmp_4_mid1_fu_729_p2();
    void thread_tmp_521_cast_fu_1110_p1();
    void thread_tmp_52_0_2_cast_fu_1113_p1();
    void thread_tmp_52_2_2_cast_fu_1302_p1();
    void thread_tmp_52_2_cast_fu_1270_p1();
    void thread_tmp_55_1_2_cast_fu_1248_p1();
    void thread_tmp_55_1_2_fu_1241_p3();
    void thread_tmp_58_fu_1084_p1();
    void thread_tmp_59_0_1_cast_fu_1237_p1();
    void thread_tmp_59_0_1_fu_1230_p3();
    void thread_tmp_59_fu_1149_p2();
    void thread_tmp_5_cast_fu_507_p1();
    void thread_tmp_5_fu_511_p1();
    void thread_tmp_60_fu_1332_p1();
    void thread_tmp_61_cast_fu_850_p1();
    void thread_tmp_62_cast_fu_854_p1();
    void thread_tmp_62_fu_1154_p2();
    void thread_tmp_63_fu_1160_p3();
    void thread_tmp_64_fu_1106_p1();
    void thread_tmp_651_cast_fu_968_p1();
    void thread_tmp_65_0_2_cast_fu_972_p1();
    void thread_tmp_65_2_2_cast_fu_1080_p1();
    void thread_tmp_65_2_cast_fu_1048_p1();
    void thread_tmp_65_fu_1172_p2();
    void thread_tmp_66_fu_1177_p3();
    void thread_tmp_67_fu_1216_p2();
    void thread_tmp_68_1_2_cast_fu_1026_p1();
    void thread_tmp_68_1_2_fu_1019_p3();
    void thread_tmp_68_fu_1522_p1();
    void thread_tmp_6_fu_593_p2();
    void thread_tmp_6_mid1_fu_773_p2();
    void thread_tmp_6_mid2_fu_779_p3();
    void thread_tmp_72_0_1_cast_fu_1015_p1();
    void thread_tmp_72_0_1_fu_1008_p3();
    void thread_tmp_7_cast_fu_599_p2();
    void thread_tmp_7_cast_mid1_fu_787_p2();
    void thread_tmp_7_fu_667_p1();
    void thread_tmp_9_fu_629_p2();
    void thread_tmp_9_mid1_fu_817_p2();
    void thread_tmp_9_mid2_fu_823_p3();
    void thread_tmp_cast1_fu_493_p1();
    void thread_tmp_cast_fu_497_p1();
    void thread_tmp_fu_489_p1();
    void thread_tmp_mid2_fu_839_p2();
    void thread_tmp_s_fu_647_p2();
    void thread_val_fu_1544_p1();
    void thread_x_weight_0_2_cast_fu_1122_p1();
    void thread_x_weight_0_2_fu_1116_p2();
    void thread_x_weight_127_1_fu_1137_p2();
    void thread_x_weight_127_2_fu_1252_p2();
    void thread_x_weight_1_0_2_cast_fu_981_p1();
    void thread_x_weight_1_0_2_fu_975_p2();
    void thread_x_weight_1_1_1_fu_996_p2();
    void thread_x_weight_1_1_2_fu_1030_p2();
    void thread_x_weight_1_2_2_fu_1088_p2();
    void thread_x_weight_1_2_fu_1051_p2();
    void thread_x_weight_2_2_fu_1310_p2();
    void thread_x_weight_2_fu_1273_p2();
    void thread_y_weight_130_2_cast_fu_1266_p1();
    void thread_y_weight_130_2_fu_1260_p2();
    void thread_y_weight_1_1_2_cast_fu_1044_p1();
    void thread_y_weight_1_1_2_fu_1038_p2();
    void thread_y_weight_1_2_1_fu_1074_p2();
    void thread_y_weight_1_2_2_fu_1094_p2();
    void thread_y_weight_1_2_fu_1057_p2();
    void thread_y_weight_2_1_fu_1296_p2();
    void thread_y_weight_2_2_fu_1316_p2();
    void thread_y_weight_2_fu_1279_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
