{
  "module_name": "tegra30_i2s.h",
  "hash_id": "636243885fa3ac04fbd23b32de15c5ee796430615377eb2cd233b2161faf9a4c",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra30_i2s.h",
  "human_readable_source": " \n \n\n#ifndef __TEGRA30_I2S_H__\n#define __TEGRA30_I2S_H__\n\n#include \"tegra_pcm.h\"\n\n \n\n#define TEGRA30_I2S_CTRL\t\t\t\t0x0\n#define TEGRA30_I2S_TIMING\t\t\t\t0x4\n#define TEGRA30_I2S_OFFSET\t\t\t\t0x08\n#define TEGRA30_I2S_CH_CTRL\t\t\t\t0x0c\n#define TEGRA30_I2S_SLOT_CTRL\t\t\t\t0x10\n#define TEGRA30_I2S_CIF_RX_CTRL\t\t\t\t0x14\n#define TEGRA30_I2S_CIF_TX_CTRL\t\t\t\t0x18\n#define TEGRA30_I2S_FLOWCTL\t\t\t\t0x1c\n#define TEGRA30_I2S_TX_STEP\t\t\t\t0x20\n#define TEGRA30_I2S_FLOW_STATUS\t\t\t\t0x24\n#define TEGRA30_I2S_FLOW_TOTAL\t\t\t\t0x28\n#define TEGRA30_I2S_FLOW_OVER\t\t\t\t0x2c\n#define TEGRA30_I2S_FLOW_UNDER\t\t\t\t0x30\n#define TEGRA30_I2S_LCOEF_1_4_0\t\t\t\t0x34\n#define TEGRA30_I2S_LCOEF_1_4_1\t\t\t\t0x38\n#define TEGRA30_I2S_LCOEF_1_4_2\t\t\t\t0x3c\n#define TEGRA30_I2S_LCOEF_1_4_3\t\t\t\t0x40\n#define TEGRA30_I2S_LCOEF_1_4_4\t\t\t\t0x44\n#define TEGRA30_I2S_LCOEF_1_4_5\t\t\t\t0x48\n#define TEGRA30_I2S_LCOEF_2_4_0\t\t\t\t0x4c\n#define TEGRA30_I2S_LCOEF_2_4_1\t\t\t\t0x50\n#define TEGRA30_I2S_LCOEF_2_4_2\t\t\t\t0x54\n\n \n\n#define TEGRA30_I2S_CTRL_XFER_EN_TX\t\t\t(1 << 31)\n#define TEGRA30_I2S_CTRL_XFER_EN_RX\t\t\t(1 << 30)\n#define TEGRA30_I2S_CTRL_CG_EN\t\t\t\t(1 << 29)\n#define TEGRA30_I2S_CTRL_SOFT_RESET\t\t\t(1 << 28)\n#define TEGRA30_I2S_CTRL_TX_FLOWCTL_EN\t\t\t(1 << 27)\n\n#define TEGRA30_I2S_CTRL_OBS_SEL_SHIFT\t\t\t24\n#define TEGRA30_I2S_CTRL_OBS_SEL_MASK\t\t\t(7 << TEGRA30_I2S_CTRL_OBS_SEL_SHIFT)\n\n#define TEGRA30_I2S_FRAME_FORMAT_LRCK\t\t\t0\n#define TEGRA30_I2S_FRAME_FORMAT_FSYNC\t\t\t1\n\n#define TEGRA30_I2S_CTRL_FRAME_FORMAT_SHIFT\t\t12\n#define TEGRA30_I2S_CTRL_FRAME_FORMAT_MASK\t\t(7                              << TEGRA30_I2S_CTRL_FRAME_FORMAT_SHIFT)\n#define TEGRA30_I2S_CTRL_FRAME_FORMAT_LRCK\t\t(TEGRA30_I2S_FRAME_FORMAT_LRCK  << TEGRA30_I2S_CTRL_FRAME_FORMAT_SHIFT)\n#define TEGRA30_I2S_CTRL_FRAME_FORMAT_FSYNC\t\t(TEGRA30_I2S_FRAME_FORMAT_FSYNC << TEGRA30_I2S_CTRL_FRAME_FORMAT_SHIFT)\n\n#define TEGRA30_I2S_CTRL_MASTER_ENABLE\t\t\t(1 << 10)\n\n#define TEGRA30_I2S_LRCK_LEFT_LOW\t\t\t0\n#define TEGRA30_I2S_LRCK_RIGHT_LOW\t\t\t1\n\n#define TEGRA30_I2S_CTRL_LRCK_SHIFT\t\t\t9\n#define TEGRA30_I2S_CTRL_LRCK_MASK\t\t\t(1                          << TEGRA30_I2S_CTRL_LRCK_SHIFT)\n#define TEGRA30_I2S_CTRL_LRCK_L_LOW\t\t\t(TEGRA30_I2S_LRCK_LEFT_LOW  << TEGRA30_I2S_CTRL_LRCK_SHIFT)\n#define TEGRA30_I2S_CTRL_LRCK_R_LOW\t\t\t(TEGRA30_I2S_LRCK_RIGHT_LOW << TEGRA30_I2S_CTRL_LRCK_SHIFT)\n\n#define TEGRA30_I2S_CTRL_LPBK_ENABLE\t\t\t(1 << 8)\n\n#define TEGRA30_I2S_BIT_CODE_LINEAR\t\t\t0\n#define TEGRA30_I2S_BIT_CODE_ULAW\t\t\t1\n#define TEGRA30_I2S_BIT_CODE_ALAW\t\t\t2\n\n#define TEGRA30_I2S_CTRL_BIT_CODE_SHIFT\t\t\t4\n#define TEGRA30_I2S_CTRL_BIT_CODE_MASK\t\t\t(3                           << TEGRA30_I2S_CTRL_BIT_CODE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_CODE_LINEAR\t\t(TEGRA30_I2S_BIT_CODE_LINEAR << TEGRA30_I2S_CTRL_BIT_CODE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_CODE_ULAW\t\t\t(TEGRA30_I2S_BIT_CODE_ULAW   << TEGRA30_I2S_CTRL_BIT_CODE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_CODE_ALAW\t\t\t(TEGRA30_I2S_BIT_CODE_ALAW   << TEGRA30_I2S_CTRL_BIT_CODE_SHIFT)\n\n#define TEGRA30_I2S_BITS_8\t\t\t\t1\n#define TEGRA30_I2S_BITS_12\t\t\t\t2\n#define TEGRA30_I2S_BITS_16\t\t\t\t3\n#define TEGRA30_I2S_BITS_20\t\t\t\t4\n#define TEGRA30_I2S_BITS_24\t\t\t\t5\n#define TEGRA30_I2S_BITS_28\t\t\t\t6\n#define TEGRA30_I2S_BITS_32\t\t\t\t7\n\n \n#define TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT\t\t\t0\n#define TEGRA30_I2S_CTRL_BIT_SIZE_MASK\t\t\t(7                   << TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_SIZE_8\t\t\t(TEGRA30_I2S_BITS_8  << TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_SIZE_12\t\t\t(TEGRA30_I2S_BITS_12 << TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_SIZE_16\t\t\t(TEGRA30_I2S_BITS_16 << TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_SIZE_20\t\t\t(TEGRA30_I2S_BITS_20 << TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_SIZE_24\t\t\t(TEGRA30_I2S_BITS_24 << TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_SIZE_28\t\t\t(TEGRA30_I2S_BITS_28 << TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA30_I2S_CTRL_BIT_SIZE_32\t\t\t(TEGRA30_I2S_BITS_32 << TEGRA30_I2S_CTRL_BIT_SIZE_SHIFT)\n\n \n\n#define TEGRA30_I2S_TIMING_NON_SYM_ENABLE\t\t(1 << 12)\n#define TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT\t0\n#define TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US\t0x7ff\n#define TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_MASK\t(TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US << TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT)\n\n \n\n#define TEGRA30_I2S_OFFSET_RX_DATA_OFFSET_SHIFT\t\t16\n#define TEGRA30_I2S_OFFSET_RX_DATA_OFFSET_MASK_US\t0x7ff\n#define TEGRA30_I2S_OFFSET_RX_DATA_OFFSET_MASK\t\t(TEGRA30_I2S_OFFSET_RX_DATA_OFFSET_MASK_US << TEGRA30_I2S_OFFSET_RX_DATA_OFFSET_SHIFT)\n#define TEGRA30_I2S_OFFSET_TX_DATA_OFFSET_SHIFT\t\t0\n#define TEGRA30_I2S_OFFSET_TX_DATA_OFFSET_MASK_US\t0x7ff\n#define TEGRA30_I2S_OFFSET_TX_DATA_OFFSET_MASK\t\t(TEGRA30_I2S_OFFSET_TX_DATA_OFFSET_MASK_US << TEGRA30_I2S_OFFSET_TX_DATA_OFFSET_SHIFT)\n\n \n\n \n#define TEGRA30_I2S_CH_CTRL_FSYNC_WIDTH_SHIFT\t\t24\n#define TEGRA30_I2S_CH_CTRL_FSYNC_WIDTH_MASK_US\t\t0xff\n#define TEGRA30_I2S_CH_CTRL_FSYNC_WIDTH_MASK\t\t(TEGRA30_I2S_CH_CTRL_FSYNC_WIDTH_MASK_US << TEGRA30_I2S_CH_CTRL_FSYNC_WIDTH_SHIFT)\n\n#define TEGRA30_I2S_HIGHZ_NO\t\t\t\t0\n#define TEGRA30_I2S_HIGHZ_YES\t\t\t\t1\n#define TEGRA30_I2S_HIGHZ_ON_HALF_BIT_CLK\t\t2\n\n#define TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_SHIFT\t\t12\n#define TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_MASK\t\t(3                                 << TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_NO\t\t(TEGRA30_I2S_HIGHZ_NO              << TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_YES\t\t(TEGRA30_I2S_HIGHZ_YES             << TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_ON_HALF_BIT_CLK\t(TEGRA30_I2S_HIGHZ_ON_HALF_BIT_CLK << TEGRA30_I2S_CH_CTRL_HIGHZ_CTRL_SHIFT)\n\n#define TEGRA30_I2S_MSB_FIRST\t\t\t\t0\n#define TEGRA30_I2S_LSB_FIRST\t\t\t\t1\n\n#define TEGRA30_I2S_CH_CTRL_RX_BIT_ORDER_SHIFT\t\t10\n#define TEGRA30_I2S_CH_CTRL_RX_BIT_ORDER_MASK\t\t(1                     << TEGRA30_I2S_CH_CTRL_RX_BIT_ORDER_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_RX_BIT_ORDER_MSB_FIRST\t(TEGRA30_I2S_MSB_FIRST << TEGRA30_I2S_CH_CTRL_RX_BIT_ORDER_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_RX_BIT_ORDER_LSB_FIRST\t(TEGRA30_I2S_LSB_FIRST << TEGRA30_I2S_CH_CTRL_RX_BIT_ORDER_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_TX_BIT_ORDER_SHIFT\t\t9\n#define TEGRA30_I2S_CH_CTRL_TX_BIT_ORDER_MASK\t\t(1                     << TEGRA30_I2S_CH_CTRL_TX_BIT_ORDER_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_TX_BIT_ORDER_MSB_FIRST\t(TEGRA30_I2S_MSB_FIRST << TEGRA30_I2S_CH_CTRL_TX_BIT_ORDER_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_TX_BIT_ORDER_LSB_FIRST\t(TEGRA30_I2S_LSB_FIRST << TEGRA30_I2S_CH_CTRL_TX_BIT_ORDER_SHIFT)\n\n#define TEGRA30_I2S_POS_EDGE\t\t\t\t0\n#define TEGRA30_I2S_NEG_EDGE\t\t\t\t1\n\n#define TEGRA30_I2S_CH_CTRL_EGDE_CTRL_SHIFT\t\t8\n#define TEGRA30_I2S_CH_CTRL_EGDE_CTRL_MASK\t\t(1                    << TEGRA30_I2S_CH_CTRL_EGDE_CTRL_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_EGDE_CTRL_POS_EDGE\t\t(TEGRA30_I2S_POS_EDGE << TEGRA30_I2S_CH_CTRL_EGDE_CTRL_SHIFT)\n#define TEGRA30_I2S_CH_CTRL_EGDE_CTRL_NEG_EDGE\t\t(TEGRA30_I2S_NEG_EDGE << TEGRA30_I2S_CH_CTRL_EGDE_CTRL_SHIFT)\n\n \n#define TEGRA30_I2S_CH_CTRL_RX_MASK_BITS_SHIFT\t\t4\n#define TEGRA30_I2S_CH_CTRL_RX_MASK_BITS_MASK_US\t7\n#define TEGRA30_I2S_CH_CTRL_RX_MASK_BITS_MASK\t\t(TEGRA30_I2S_CH_CTRL_RX_MASK_BITS_MASK_US << TEGRA30_I2S_CH_CTRL_RX_MASK_BITS_SHIFT)\n\n#define TEGRA30_I2S_CH_CTRL_TX_MASK_BITS_SHIFT\t\t0\n#define TEGRA30_I2S_CH_CTRL_TX_MASK_BITS_MASK_US\t7\n#define TEGRA30_I2S_CH_CTRL_TX_MASK_BITS_MASK\t\t(TEGRA30_I2S_CH_CTRL_TX_MASK_BITS_MASK_US << TEGRA30_I2S_CH_CTRL_TX_MASK_BITS_SHIFT)\n\n \n\n \n#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT\t\t16\n#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK_US\t7\n#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK\t\t(TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK_US << TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT)\n\n \n#define TEGRA30_I2S_SLOT_CTRL_RX_SLOT_ENABLES_SHIFT\t8\n#define TEGRA30_I2S_SLOT_CTRL_RX_SLOT_ENABLES_MASK\t(0xff << TEGRA30_I2S_SLOT_CTRL_RX_SLOT_ENABLES_SHIFT)\n\n#define TEGRA30_I2S_SLOT_CTRL_TX_SLOT_ENABLES_SHIFT\t0\n#define TEGRA30_I2S_SLOT_CTRL_TX_SLOT_ENABLES_MASK\t(0xff << TEGRA30_I2S_SLOT_CTRL_TX_SLOT_ENABLES_SHIFT)\n\n \n \n\n \n \n\n \n\n#define TEGRA30_I2S_FILTER_LINEAR\t\t\t0\n#define TEGRA30_I2S_FILTER_QUAD\t\t\t\t1\n\n#define TEGRA30_I2S_FLOWCTL_FILTER_SHIFT\t\t31\n#define TEGRA30_I2S_FLOWCTL_FILTER_MASK\t\t\t(1                         << TEGRA30_I2S_FLOWCTL_FILTER_SHIFT)\n#define TEGRA30_I2S_FLOWCTL_FILTER_LINEAR\t\t(TEGRA30_I2S_FILTER_LINEAR << TEGRA30_I2S_FLOWCTL_FILTER_SHIFT)\n#define TEGRA30_I2S_FLOWCTL_FILTER_QUAD\t\t\t(TEGRA30_I2S_FILTER_QUAD   << TEGRA30_I2S_FLOWCTL_FILTER_SHIFT)\n\n \n\n#define TEGRA30_I2S_TX_STEP_SHIFT\t\t\t0\n#define TEGRA30_I2S_TX_STEP_MASK_US\t\t\t0xffff\n#define TEGRA30_I2S_TX_STEP_MASK\t\t\t(TEGRA30_I2S_TX_STEP_MASK_US << TEGRA30_I2S_TX_STEP_SHIFT)\n\n \n\n#define TEGRA30_I2S_FLOW_STATUS_UNDERFLOW\t\t(1 << 31)\n#define TEGRA30_I2S_FLOW_STATUS_OVERFLOW\t\t(1 << 30)\n#define TEGRA30_I2S_FLOW_STATUS_MONITOR_INT_EN\t\t(1 << 4)\n#define TEGRA30_I2S_FLOW_STATUS_COUNTER_CLR\t\t(1 << 3)\n#define TEGRA30_I2S_FLOW_STATUS_MONITOR_CLR\t\t(1 << 2)\n#define TEGRA30_I2S_FLOW_STATUS_COUNTER_EN\t\t(1 << 1)\n#define TEGRA30_I2S_FLOW_STATUS_MONITOR_EN\t\t(1 << 0)\n\n \n\n \n\n#define TEGRA30_I2S_LCOEF_COEF_SHIFT\t\t\t0\n#define TEGRA30_I2S_LCOEF_COEF_MASK_US\t\t\t0xffff\n#define TEGRA30_I2S_LCOEF_COEF_MASK\t\t\t(TEGRA30_I2S_LCOEF_COEF_MASK_US << TEGRA30_I2S_LCOEF_COEF_SHIFT)\n\nstruct tegra30_i2s_soc_data {\n\tvoid (*set_audio_cif)(struct regmap *regmap,\n\t\t\t      unsigned int reg,\n\t\t\t      struct tegra30_ahub_cif_conf *conf);\n};\n\nstruct tegra30_i2s {\n\tconst struct tegra30_i2s_soc_data *soc_data;\n\tstruct snd_soc_dai_driver dai;\n\tint cif_id;\n\tstruct clk *clk_i2s;\n\tenum tegra30_ahub_txcif capture_i2s_cif;\n\tenum tegra30_ahub_rxcif capture_fifo_cif;\n\tchar capture_dma_chan[8];\n\tstruct snd_dmaengine_dai_dma_data capture_dma_data;\n\tenum tegra30_ahub_rxcif playback_i2s_cif;\n\tenum tegra30_ahub_txcif playback_fifo_cif;\n\tchar playback_dma_chan[8];\n\tstruct snd_dmaengine_dai_dma_data playback_dma_data;\n\tstruct regmap *regmap;\n\tstruct snd_dmaengine_pcm_config dma_config;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}