
---------- Begin Simulation Statistics ----------
final_tick                               2541828277500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221600                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   221599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.93                       # Real time elapsed on the host
host_tick_rate                              624466285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193896                       # Number of instructions simulated
sim_ops                                       4193896                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011818                       # Number of seconds simulated
sim_ticks                                 11818432500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.678789                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378449                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847044                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2421                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75591                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803536                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52845                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225937                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975841                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64090                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26794                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193896                       # Number of instructions committed
system.cpu.committedOps                       4193896                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.632767                       # CPI: cycles per instruction
system.cpu.discardedOps                        189731                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606303                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450966                       # DTB hits
system.cpu.dtb.data_misses                       7669                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405102                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848600                       # DTB read hits
system.cpu.dtb.read_misses                       6876                       # DTB read misses
system.cpu.dtb.write_accesses                  201201                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602366                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18041                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3373879                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027806                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658983                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16725336                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177533                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954995                       # ITB accesses
system.cpu.itb.fetch_acv                          667                       # ITB acv
system.cpu.itb.fetch_hits                      948097                       # ITB hits
system.cpu.itb.fetch_misses                      6898                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10911460000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9257500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17587500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884463000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11822768000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7979912500     67.50%     67.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3842855500     32.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23623238                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85384      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540232     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838841     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592276     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193896                       # Class of committed instruction
system.cpu.quiesceCycles                        13627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6897902                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22830458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22830458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22830458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22830458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117079.271795                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117079.271795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117079.271795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117079.271795                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13065494                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13065494                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13065494                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13065494                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67002.533333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67002.533333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67002.533333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67002.533333                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22480961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22480961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117088.338542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117088.338542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12865997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12865997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67010.401042                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67010.401042                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.263396                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539416686000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.263396                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203962                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203962                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128154                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34851                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86509                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34258                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29009                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29009                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87098                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40950                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11106816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11106816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6696256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157471                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052786                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157031     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157471                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820681039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376315250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461753250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5570240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5570240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5570240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34851                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34851                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471318003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378819780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850137783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471318003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471318003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188727566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188727566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188727566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471318003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378819780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038865349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406723                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156989                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121140                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156989                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10344                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2225                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5852                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2007295250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756889000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13688.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32438.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103915                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156989                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.849434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.355156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.588817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34427     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24248     29.81%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9946     12.23%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4586      5.64%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2336      2.87%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1458      1.79%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          947      1.16%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          600      0.74%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2805      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81353                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.042646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.414865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.850977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1302     17.80%     17.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5537     75.68%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.02%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.15%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.51%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.21%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6522     89.15%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.26%     90.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              454      6.21%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.36%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.92%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9385280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7608640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11818427500                       # Total gap between requests
system.mem_ctrls.avgGap                      42492.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4940736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7608640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418053409.367105126381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376068823.001696705818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643794344.131508111954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2505492750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2251396250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290146712250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28787.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32183.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395135.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315131040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167465760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560575680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309358080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5163437910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190119840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7638497190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.320668                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    442971000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10981041500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265829340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141268875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486469620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311221620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5105878740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        238590720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7481667795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.050770                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    568362000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10855650500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11811232500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1630014                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1630014                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1630014                       # number of overall hits
system.cpu.icache.overall_hits::total         1630014                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87099                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87099                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87099                       # number of overall misses
system.cpu.icache.overall_misses::total         87099                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5355173000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5355173000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5355173000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5355173000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1717113                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1717113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1717113                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1717113                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050724                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61483.748378                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61483.748378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61483.748378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61483.748378                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86509                       # number of writebacks
system.cpu.icache.writebacks::total             86509                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87099                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5268075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5268075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5268075000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5268075000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60483.759859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60483.759859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60483.759859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60483.759859                       # average overall mshr miss latency
system.cpu.icache.replacements                  86509                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1630014                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1630014                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87099                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87099                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5355173000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5355173000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1717113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1717113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61483.748378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61483.748378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5268075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5268075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60483.759859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60483.759859                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1652996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86586                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.090800                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3521324                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3521324                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311667                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311667                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105753                       # number of overall misses
system.cpu.dcache.overall_misses::total        105753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6782873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6782873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6782873000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6782873000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417420                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074610                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074610                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64138.823485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64138.823485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64138.823485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64138.823485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34675                       # number of writebacks
system.cpu.dcache.writebacks::total             34675                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4401713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4401713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4401713000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4401713000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048734                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048734                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048734                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048734                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63722.754647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63722.754647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63722.754647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63722.754647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68930                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3306720500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3306720500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67118.365234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67118.365234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2680186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2680186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048236                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048236                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66914.315674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66914.315674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476152500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476152500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61540.071876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61540.071876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721527000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721527000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59318.000138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59318.000138                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63957500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63957500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71460.893855                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71460.893855                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63062500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63062500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70460.893855                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70460.893855                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541828277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.474013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373441                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68930                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.925156                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.474013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949410                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949410                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2738960861500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302813                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   302813                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   295.24                       # Real time elapsed on the host
host_tick_rate                              660046865                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89402093                       # Number of instructions simulated
sim_ops                                      89402093                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194871                       # Number of seconds simulated
sim_ticks                                194871439000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.156951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6032280                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9258076                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3787                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            203813                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9003061                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             382724                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2238687                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1855963                       # Number of indirect misses.
system.cpu.branchPred.lookups                10021374                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  428949                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84098                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84467143                       # Number of instructions committed
system.cpu.committedOps                      84467143                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.607722                       # CPI: cycles per instruction
system.cpu.discardedOps                        665574                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049175                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32056032                       # DTB hits
system.cpu.dtb.data_misses                      34990                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632584                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8638093                       # DTB read hits
system.cpu.dtb.read_misses                       8849                       # DTB read misses
system.cpu.dtb.write_accesses                13416591                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417939                       # DTB write hits
system.cpu.dtb.write_misses                     26141                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4113                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47695855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9009028                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23805345                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286128557                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.217027                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12125209                       # ITB accesses
system.cpu.itb.fetch_acv                           90                       # ITB acv
system.cpu.itb.fetch_hits                    12124141                       # ITB hits
system.cpu.itb.fetch_misses                      1068                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54451     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8041     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63788                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88742                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29521     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32970     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62817                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28228     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28229     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56783                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179160893000     91.94%     91.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               223980500      0.11%     92.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               214543500      0.11%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15274811500      7.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         194874228500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956201                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856203                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903943                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6510                      
system.cpu.kern.mode_good::user                  6510                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8170                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6510                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796818                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886921                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116249176500     59.65%     59.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78625052000     40.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        389201089                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026399      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44674698     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61171      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8707989     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428198     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564036      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84467143                       # Class of committed instruction
system.cpu.quiesceCycles                       541789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103072532                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          815                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2869317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5737950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20984731987                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20984731987                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20984731987                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20984731987                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118037.641956                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118037.641956                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118037.641956                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118037.641956                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1731                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   42                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    41.214286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12085658852                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12085658852                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12085658852                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12085658852                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67980.981280                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67980.981280                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67980.981280                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67980.981280                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43959381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43959381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118170.379032                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118170.379032                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25359381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25359381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68170.379032                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68170.379032                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20940772606                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20940772606                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118037.363625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118037.363625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12060299471                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12060299471                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67980.584139                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67980.584139                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1012733                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1890955                       # Transaction distribution
system.membus.trans_dist::WritebackClean       411422                       # Transaction distribution
system.membus.trans_dist::CleanEvict           566251                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1680006                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1680006                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         411423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        599794                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1234268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1234268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6838292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6846086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8435922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52662080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52662080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    255549248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    255557931                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               319574635                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2872556                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016800                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2871745     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     811      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2872556                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7411500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15454301982                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1981381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12043914000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2165679250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26331072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      145882240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172213824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26331072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26331072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121021120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121021120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          411423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2279410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2690841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1890955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1890955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135120221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         748607599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883730448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135120221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135120221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      621030566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            621030566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      621030566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135120221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        748607599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1504761013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2299136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    322501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2272650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164990750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7215597                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2163664                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2690841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2302197                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2690841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2302197                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95682                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3061                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           173198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           139347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25334999500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12975795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             73994230750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9762.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28512.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       661                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2271065                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2002817                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2690841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2302197                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2545821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 131989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 139968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 142642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 143940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       620410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    504.881714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   309.145331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.452983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       141586     22.82%     22.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114569     18.47%     41.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56339      9.08%     50.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38091      6.14%     56.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22562      3.64%     60.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18089      2.92%     63.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15051      2.43%     65.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12415      2.00%     67.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201708     32.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       620410                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.233415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.256035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.249975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         128812     90.50%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11077      7.78%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1150      0.81%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          737      0.52%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          474      0.33%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           48      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.709571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135649     95.31%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5627      3.95%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           959      0.67%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            53      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            14      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166090176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6123648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147145024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172213824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147340608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       755.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    756.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  194871439000                       # Total gap between requests
system.mem_ctrls.avgGap                      39028.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20640064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145449600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147145024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 105916311.317432209849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746387468.304167389870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2627.373219120119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 755087686.297631263733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       411423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2279410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2302197                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11040191750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  62953061500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       977500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4840535374000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26834.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27618.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    122187.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2102572.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2204482140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1171683480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9211149780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5887852020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15382595280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76419045000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10478422080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       120755229780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.666127                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26065960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6507020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162300202250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2225416620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1182818010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9318478260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6113747520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15382595280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77172065730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9844292160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121239413580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.150758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24345600500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6507020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164020543000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7790                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1123500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5413000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926425987                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5611000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              521500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797766.759777                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283628.079222                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       398000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    196846983500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24237362                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24237362                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24237362                       # number of overall hits
system.cpu.icache.overall_hits::total        24237362                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       411423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         411423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       411423                       # number of overall misses
system.cpu.icache.overall_misses::total        411423                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24108046000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24108046000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24108046000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24108046000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24648785                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24648785                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24648785                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24648785                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58596.738636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58596.738636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58596.738636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58596.738636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       411422                       # number of writebacks
system.cpu.icache.writebacks::total            411422                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       411423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       411423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       411423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       411423                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23696623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23696623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23696623000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23696623000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016691                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016691                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016691                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016691                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57596.738636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57596.738636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57596.738636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57596.738636                       # average overall mshr miss latency
system.cpu.icache.replacements                 411422                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24237362                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24237362                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       411423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        411423                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24108046000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24108046000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24648785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24648785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58596.738636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58596.738636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       411423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       411423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23696623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23696623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57596.738636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57596.738636                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24455331                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            411422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.440990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49708993                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49708993                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27600160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27600160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27600160                       # number of overall hits
system.cpu.dcache.overall_hits::total        27600160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4139849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4139849                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4139849                       # number of overall misses
system.cpu.dcache.overall_misses::total       4139849                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254326219500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254326219500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254326219500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254326219500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31740009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31740009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31740009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31740009                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130430                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130430                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61433.694683                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61433.694683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61433.694683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61433.694683                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1713547                       # number of writebacks
system.cpu.dcache.writebacks::total           1713547                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2274221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2274221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2274221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2274221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3895                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3895                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134350425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134350425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134350425000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134350425000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255188500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255188500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071652                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071652                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071652                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071652                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59075.360310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59075.360310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59075.360310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59075.360310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65516.944801                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65516.944801                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2279426                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7663051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7663051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       796016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        796016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48420307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48420307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8459067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8459067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60828.309356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60828.309356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       594188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       594188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35405665000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35405665000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255188500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255188500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59586.637563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59586.637563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168108.366271                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168108.366271                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19937109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19937109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3343833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3343833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 205905912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 205905912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23280942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23280942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61577.809657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61577.809657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663800                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663800                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1680033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1680033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  98944760000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  98944760000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58894.533619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58894.533619                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103248                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103248                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5248                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5248                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    396333000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    396333000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048370                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048370                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75520.769817                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75520.769817                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5237                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5237                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    390526500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    390526500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048269                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048269                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74570.651136                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74570.651136                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108398                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108398                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108398                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108398                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197132584000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29697485                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2279426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.028493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66193232                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66193232                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3110403851000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 557932                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   557932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1480.33                       # Real time elapsed on the host
host_tick_rate                              250919366                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   825922007                       # Number of instructions simulated
sim_ops                                     825922007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371443                       # Number of seconds simulated
sim_ticks                                371442989500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.974497                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20601240                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             26085940                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              24137                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2507223                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          41266898                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             276751                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1440858                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1164107                       # Number of indirect misses.
system.cpu.branchPred.lookups                44159646                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  626047                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        76630                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   736519914                       # Number of instructions committed
system.cpu.committedOps                     736519914                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.008643                       # CPI: cycles per instruction
system.cpu.discardedOps                       6666995                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                128715927                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    131950024                       # DTB hits
system.cpu.dtb.data_misses                      44251                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                101979982                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    103010683                       # DTB read hits
system.cpu.dtb.read_misses                      35416                       # DTB read misses
system.cpu.dtb.write_accesses                26735945                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    28939341                       # DTB write hits
system.cpu.dtb.write_misses                      8835                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              192934                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          600909519                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         108103388                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         30188497                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       199080846                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.991431                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               103558803                       # ITB accesses
system.cpu.itb.fetch_acv                         3362                       # ITB acv
system.cpu.itb.fetch_hits                   103529530                       # ITB hits
system.cpu.itb.fetch_misses                     29273                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                  1090      2.11%      2.11% # number of callpals executed
system.cpu.kern.callpal::tbi                        7      0.01%      2.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                 18202     35.21%     37.33% # number of callpals executed
system.cpu.kern.callpal::rdps                    1597      3.09%     40.42% # number of callpals executed
system.cpu.kern.callpal::rti                     3148      6.09%     46.51% # number of callpals executed
system.cpu.kern.callpal::callsys                 1219      2.36%     48.87% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.01%     48.88% # number of callpals executed
system.cpu.kern.callpal::rdunique               26425     51.12%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51695                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      95380                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8790     40.45%     40.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     381      1.75%     42.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12560     57.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21731                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8790     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      381      2.12%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8790     48.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17961                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             362846439000     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               544409500      0.15%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8015200000      2.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         371406048500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.699841                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.826515                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3120                      
system.cpu.kern.mode_good::user                  3120                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4238                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3120                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.736196                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.848057                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33154418000      8.93%      8.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         338251527500     91.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1090                       # number of times the context was actually changed
system.cpu.numCycles                        742885979                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            26034231      3.53%      3.53% # Class of committed instruction
system.cpu.op_class_0::IntAlu               579135001     78.63%     82.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                  88022      0.01%     82.18% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.18% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 86843      0.01%     82.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 23934      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7978      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::MemRead              101642104     13.80%     95.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28888495      3.92%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             32415      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            32182      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::IprAccess               548709      0.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                736519914                       # Class of committed instruction
system.cpu.tickCycles                       543805133                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1864454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3728911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1385088                       # Transaction distribution
system.membus.trans_dist::WriteReq                381                       # Transaction distribution
system.membus.trans_dist::WriteResp               381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       790460                       # Transaction distribution
system.membus.trans_dist::WritebackClean       588988                       # Transaction distribution
system.membus.trans_dist::CleanEvict           485006                       # Transaction distribution
system.membus.trans_dist::ReadExReq            479366                       # Transaction distribution
system.membus.trans_dist::ReadExResp           479366                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         588988                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        796103                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1766964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1766964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3826398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3827166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5594130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75390464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75390464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    132219264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    132222312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               207612776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1864838                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004912                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1864793    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      45      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1864838                       # Request fanout histogram
system.membus.reqLayer0.occupancy              952500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9626734500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6797155750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3116161249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37695232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       81629824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          119325056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37695232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37695232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50589440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50589440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          588988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1275466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1864454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       790460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             790460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         101483224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         219764072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321247296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    101483224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101483224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      136197052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136197052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      136197052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        101483224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        219764072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            457444348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1364508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    511622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1242350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000430981500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81979                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81979                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4884032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1283830                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1864454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1379431                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1864454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1379431                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110482                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14923                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            166809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             81507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            174961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             94682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            83332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           106165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            94846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            99919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             99738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            144389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             78741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            52470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            94936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66020                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20559283250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8769860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             53446258250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11721.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30471.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1308440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1043470                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1864454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1379431                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1647831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  102385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  75102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  83672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  83161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       766578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.356900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.053116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.489666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       280903     36.64%     36.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       213834     27.89%     64.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97227     12.68%     77.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47696      6.22%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29791      3.89%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20620      2.69%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21472      2.80%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13967      1.82%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41068      5.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       766578                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.395431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.691162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.947930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             195      0.24%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10875     13.27%     13.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         55409     67.59%     81.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          8054      9.82%     90.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2853      3.48%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1446      1.76%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           945      1.15%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           649      0.79%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           489      0.60%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           327      0.40%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           257      0.31%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           157      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           80      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           70      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           41      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           35      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           38      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           33      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81979                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.644677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.616221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            56257     68.62%     68.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1595      1.95%     70.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21920     26.74%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1563      1.91%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              521      0.64%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              104      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81979                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112254208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7070848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                87328896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               119325056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             88283584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       235.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    321.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    237.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  371442976000                       # Total gap between requests
system.mem_ctrls.avgGap                     114505.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32743808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     79510400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     87328896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 88152984.241475373507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214058152.253806382418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 235107132.100012362003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       588988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1275466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1379431                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16486042750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  36960215500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8885431935250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27990.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28977.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6441374.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2634681420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1400381565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5822777100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2995862400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29321401200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     126206535180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36354920160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204736559025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.192417                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  93350099750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12403300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 265689589750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2838671220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1508781945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6700582980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4126900680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29321401200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     130725327030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32549621760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207771286815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.362520                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83405925250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12403300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 275633764250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 381                       # Transaction distribution
system.iobus.trans_dist::WriteResp                381                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               952500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              381000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    371442989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    104963760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        104963760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    104963760                       # number of overall hits
system.cpu.icache.overall_hits::total       104963760                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       588987                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         588987                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       588987                       # number of overall misses
system.cpu.icache.overall_misses::total        588987                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35677473500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35677473500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35677473500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35677473500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    105552747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    105552747                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    105552747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    105552747                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005580                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005580                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60574.297056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60574.297056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60574.297056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60574.297056                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       588988                       # number of writebacks
system.cpu.icache.writebacks::total            588988                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       588987                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       588987                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       588987                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       588987                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35088485500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35088485500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35088485500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35088485500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005580                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005580                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005580                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005580                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59574.295358                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59574.295358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59574.295358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59574.295358                       # average overall mshr miss latency
system.cpu.icache.replacements                 588988                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    104963760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       104963760                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       588987                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        588987                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35677473500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35677473500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    105552747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    105552747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60574.297056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60574.297056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       588987                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       588987                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35088485500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35088485500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59574.295358                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59574.295358                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           105775349                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            589500                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            179.432314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         211694482                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        211694482                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    128980887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        128980887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    128980887                       # number of overall hits
system.cpu.dcache.overall_hits::total       128980887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1843633                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1843633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1843633                       # number of overall misses
system.cpu.dcache.overall_misses::total       1843633                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 113125883500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113125883500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 113125883500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113125883500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    130824520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    130824520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    130824520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    130824520                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014092                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014092                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014092                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61360.305169                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61360.305169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61360.305169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61360.305169                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       790460                       # number of writebacks
system.cpu.dcache.writebacks::total            790460                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       574258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       574258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       574258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       574258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1269375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1269375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1269375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1269375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          381                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          381                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  76587815500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76587815500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  76587815500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76587815500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009703                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60335.058986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60335.058986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60335.058986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60335.058986                       # average overall mshr miss latency
system.cpu.dcache.replacements                1275466                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    101103121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       101103121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       901891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        901891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  56344463500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56344463500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    102005012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    102005012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62473.695269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62473.695269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       111870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       111870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       790021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       790021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  48721062000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48721062000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61670.591035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61670.591035                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27877766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27877766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       941742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       941742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56781420000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56781420000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28819508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28819508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60294.029575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60294.029575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       462388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       462388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       479354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       479354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27866753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27866753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58133.975100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58133.975100                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        81695                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        81695                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         6094                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6094                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    420174000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    420174000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        87789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        87789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.069416                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.069416                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68948.802100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68948.802100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         6094                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6094                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    414080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    414080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.069416                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.069416                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 67948.802100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67948.802100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        87709                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        87709                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        87709                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        87709                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371442989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           130848850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1276490                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.506757                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         263275502                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        263275502                       # Number of data accesses

---------- End Simulation Statistics   ----------
