{
    "title": "von neuman architecture",
    "html": "<div class=\"markdown prose w-full break-words dark:prose-invert dark\"><p>Hereâ€™s a concise set of <strong>notes</strong> on the <strong>Von Neumann Architecture</strong>, including details about components like registers, memory, and control flow:</p><hr><h3><strong>Von Neumann Architecture Overview</strong></h3><p>The Von Neumann architecture is a computer design model where instructions and data share the same memory space. It forms the foundation of most modern computers.</p><hr><h3><strong>Key Components</strong></h3><ol><li><p><strong>Central Processing Unit (CPU)</strong></p><ul><li><strong>Control Unit (CU)</strong>:<ul><li>Decodes instructions and directs operations.</li><li>Manages the flow of data between components.</li></ul></li><li><strong>Arithmetic Logic Unit (ALU)</strong>:<ul><li>Performs arithmetic (e.g., addition) and logical (e.g., comparisons) operations.</li></ul></li></ul></li><li><p><strong>Registers</strong> (Temporary Storage in the CPU):</p><ul><li><strong>Program Counter (PC)</strong>: Holds the memory address of the next instruction to execute.</li><li><strong>Memory Address Register (MAR)</strong>: Holds the address of the memory location being accessed.</li><li><strong>Memory Data Register (MDR)</strong>: Stores data being transferred to/from memory.</li><li><strong>Accumulator (ACC)</strong>: Stores intermediate arithmetic and logic results.</li></ul></li><li><p><strong>Memory Unit</strong></p><ul><li><strong>Shared Memory</strong>: Stores both instructions (code) and data.</li><li>Data and instructions are accessed via:<ul><li><strong>Address Bus</strong>: Carries memory addresses.</li><li><strong>Data Bus</strong>: Transfers data to/from memory.</li><li><strong>Control Bus</strong>: Sends control signals for read/write operations.</li></ul></li></ul></li><li><p><strong>Input/Output (I/O) Devices</strong></p><ul><li>Handles communication between the system and external devices (e.g., keyboard, monitor).</li></ul></li></ol><hr><h3><strong>Execution Cycle (Fetch-Decode-Execute Cycle)</strong></h3><ol><li><p><strong>Fetch</strong>:</p><ul><li>The CPU fetches the instruction from the memory location specified by the PC.</li><li>The instruction is stored in the <strong>Instruction Register (IR)</strong>.</li></ul></li><li><p><strong>Decode</strong>:</p><ul><li>The CU decodes the fetched instruction and prepares necessary control signals.</li></ul></li><li><p><strong>Execute</strong>:</p><ul><li>The ALU or other components execute the instruction (e.g., arithmetic operation, memory access).</li></ul></li><li><p><strong>Update PC</strong>:</p><ul><li>The PC is incremented to point to the next instruction.</li></ul></li></ol><hr><h3><strong>Advantages</strong></h3><ul><li>Simpler hardware design due to shared memory for instructions and data.</li><li>Flexible programming and general-purpose use.</li></ul><hr><h3><strong>Disadvantages</strong></h3><ul><li><strong>Von Neumann Bottleneck</strong>: Limited data transfer rate between CPU and memory due to shared bus.</li><li>Memory access can slow execution, especially for complex operations.</li></ul><hr><p>If you'd like diagrams or additional elaboration on any part, feel free to ask!</p></div>"
}