ARM GAS  /var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"tim.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.MX_TIM4_Init,"ax",%progbits
  21              		.align	2
  22              		.global	MX_TIM4_Init
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM4_Init:
  27              	.LFB306:
  28              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * File Name          : TIM.c
   4:Src/tim.c     ****   * Description        : This file provides code for the configuration
   5:Src/tim.c     ****   *                      of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   ** This notice applies to any and all portions of this file
   8:Src/tim.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/tim.c     ****   * USER CODE END. Other portions of this file, whether 
  10:Src/tim.c     ****   * inserted by the user or by software development tools
  11:Src/tim.c     ****   * are owned by their respective copyright owners.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/tim.c     ****   *
  15:Src/tim.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/tim.c     ****   * are permitted provided that the following conditions are met:
  17:Src/tim.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/tim.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/tim.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/tim.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/tim.c     ****   *      and/or other materials provided with the distribution.
  22:Src/tim.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/tim.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/tim.c     ****   *      without specific prior written permission.
  25:Src/tim.c     ****   *
  26:Src/tim.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/tim.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/tim.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/tim.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/tim.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s 			page 2


  31:Src/tim.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/tim.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/tim.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/tim.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/tim.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/tim.c     ****   *
  37:Src/tim.c     ****   ******************************************************************************
  38:Src/tim.c     ****   */
  39:Src/tim.c     **** 
  40:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  41:Src/tim.c     **** #include "tim.h"
  42:Src/tim.c     **** 
  43:Src/tim.c     **** /* USER CODE BEGIN 0 */
  44:Src/tim.c     **** 
  45:Src/tim.c     **** /* USER CODE END 0 */
  46:Src/tim.c     **** 
  47:Src/tim.c     **** TIM_HandleTypeDef htim4;
  48:Src/tim.c     **** 
  49:Src/tim.c     **** /* TIM4 init function */
  50:Src/tim.c     **** void MX_TIM4_Init(void)
  51:Src/tim.c     **** {
  29              		.loc 1 51 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8BB0     		sub	sp, sp, #44
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
  52:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig;
  53:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC;
  54:Src/tim.c     **** 
  55:Src/tim.c     ****   htim4.Instance = TIM4;
  40              		.loc 1 55 0
  41 0004 1748     		ldr	r0, .L6
  42 0006 184B     		ldr	r3, .L6+4
  43 0008 0360     		str	r3, [r0]
  56:Src/tim.c     ****   htim4.Init.Prescaler = 0;
  44              		.loc 1 56 0
  45 000a 0023     		movs	r3, #0
  46 000c 4360     		str	r3, [r0, #4]
  57:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  47              		.loc 1 57 0
  48 000e 8360     		str	r3, [r0, #8]
  58:Src/tim.c     ****   htim4.Init.Period = 10000;
  49              		.loc 1 58 0
  50 0010 42F21072 		movw	r2, #10000
  51 0014 C260     		str	r2, [r0, #12]
  59:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52              		.loc 1 59 0
  53 0016 0361     		str	r3, [r0, #16]
  60:Src/tim.c     ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54              		.loc 1 60 0
  55 0018 8361     		str	r3, [r0, #24]
ARM GAS  /var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s 			page 3


  61:Src/tim.c     ****   if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
  56              		.loc 1 61 0
  57 001a FFF7FEFF 		bl	HAL_TIM_OC_Init
  58              	.LVL0:
  59 001e 18B1     		cbz	r0, .L2
  62:Src/tim.c     ****   {
  63:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  60              		.loc 1 63 0
  61 0020 1248     		ldr	r0, .L6+8
  62 0022 3F21     		movs	r1, #63
  63 0024 FFF7FEFF 		bl	_Error_Handler
  64              	.LVL1:
  65              	.L2:
  64:Src/tim.c     ****   }
  65:Src/tim.c     **** 
  66:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  66              		.loc 1 66 0
  67 0028 2023     		movs	r3, #32
  68 002a 0793     		str	r3, [sp, #28]
  67:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  69              		.loc 1 67 0
  70 002c 0023     		movs	r3, #0
  71 002e 0993     		str	r3, [sp, #36]
  68:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  72              		.loc 1 68 0
  73 0030 0C48     		ldr	r0, .L6
  74 0032 07A9     		add	r1, sp, #28
  75 0034 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  76              	.LVL2:
  77 0038 18B1     		cbz	r0, .L3
  69:Src/tim.c     ****   {
  70:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  78              		.loc 1 70 0
  79 003a 0C48     		ldr	r0, .L6+8
  80 003c 4621     		movs	r1, #70
  81 003e FFF7FEFF 		bl	_Error_Handler
  82              	.LVL3:
  83              	.L3:
  71:Src/tim.c     ****   }
  72:Src/tim.c     **** 
  73:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
  84              		.loc 1 73 0
  85 0042 0022     		movs	r2, #0
  86 0044 0092     		str	r2, [sp]
  74:Src/tim.c     ****   sConfigOC.Pulse = 0;
  87              		.loc 1 74 0
  88 0046 0192     		str	r2, [sp, #4]
  75:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  89              		.loc 1 75 0
  90 0048 0292     		str	r2, [sp, #8]
  76:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  91              		.loc 1 76 0
  92 004a 0492     		str	r2, [sp, #16]
  77:Src/tim.c     ****   if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  93              		.loc 1 77 0
  94 004c 0548     		ldr	r0, .L6
  95 004e 6946     		mov	r1, sp
ARM GAS  /var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s 			page 4


  96 0050 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
  97              	.LVL4:
  98 0054 18B1     		cbz	r0, .L1
  78:Src/tim.c     ****   {
  79:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  99              		.loc 1 79 0
 100 0056 0548     		ldr	r0, .L6+8
 101 0058 4F21     		movs	r1, #79
 102 005a FFF7FEFF 		bl	_Error_Handler
 103              	.LVL5:
 104              	.L1:
  80:Src/tim.c     ****   }
  81:Src/tim.c     **** 
  82:Src/tim.c     **** }
 105              		.loc 1 82 0
 106 005e 0BB0     		add	sp, sp, #44
 107              	.LCFI2:
 108              		.cfi_def_cfa_offset 4
 109              		@ sp needed
 110 0060 5DF804FB 		ldr	pc, [sp], #4
 111              	.L7:
 112              		.align	2
 113              	.L6:
 114 0064 00000000 		.word	htim4
 115 0068 00080040 		.word	1073743872
 116 006c 00000000 		.word	.LC0
 117              		.cfi_endproc
 118              	.LFE306:
 120              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 121              		.align	2
 122              		.global	HAL_TIM_OC_MspInit
 123              		.thumb
 124              		.thumb_func
 126              	HAL_TIM_OC_MspInit:
 127              	.LFB307:
  83:Src/tim.c     **** 
  84:Src/tim.c     **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
  85:Src/tim.c     **** {
 128              		.loc 1 85 0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 8
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		@ link register save eliminated.
 133              	.LVL6:
  86:Src/tim.c     **** 
  87:Src/tim.c     ****   if(tim_ocHandle->Instance==TIM4)
 134              		.loc 1 87 0
 135 0000 0268     		ldr	r2, [r0]
 136 0002 084B     		ldr	r3, .L13
 137 0004 9A42     		cmp	r2, r3
 138 0006 0CD1     		bne	.L12
  85:Src/tim.c     **** 
 139              		.loc 1 85 0
 140 0008 82B0     		sub	sp, sp, #8
 141              	.LCFI3:
 142              		.cfi_def_cfa_offset 8
 143              	.LBB2:
ARM GAS  /var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s 			page 5


  88:Src/tim.c     ****   {
  89:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 0 */
  90:Src/tim.c     **** 
  91:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 0 */
  92:Src/tim.c     ****     /* TIM4 clock enable */
  93:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_ENABLE();
 144              		.loc 1 93 0
 145 000a 03F50233 		add	r3, r3, #133120
 146 000e 9A6D     		ldr	r2, [r3, #88]
 147 0010 42F00402 		orr	r2, r2, #4
 148 0014 9A65     		str	r2, [r3, #88]
 149 0016 9B6D     		ldr	r3, [r3, #88]
 150 0018 03F00403 		and	r3, r3, #4
 151 001c 0193     		str	r3, [sp, #4]
 152 001e 019B     		ldr	r3, [sp, #4]
 153              	.LBE2:
  94:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  95:Src/tim.c     **** 
  96:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 1 */
  97:Src/tim.c     ****   }
  98:Src/tim.c     **** }
 154              		.loc 1 98 0
 155 0020 02B0     		add	sp, sp, #8
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 0
 158              		@ sp needed
 159              	.L12:
 160 0022 7047     		bx	lr
 161              	.L14:
 162              		.align	2
 163              	.L13:
 164 0024 00080040 		.word	1073743872
 165              		.cfi_endproc
 166              	.LFE307:
 168              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 169              		.align	2
 170              		.global	HAL_TIM_OC_MspDeInit
 171              		.thumb
 172              		.thumb_func
 174              	HAL_TIM_OC_MspDeInit:
 175              	.LFB308:
  99:Src/tim.c     **** 
 100:Src/tim.c     **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* tim_ocHandle)
 101:Src/tim.c     **** {
 176              		.loc 1 101 0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 181              	.LVL7:
 102:Src/tim.c     **** 
 103:Src/tim.c     ****   if(tim_ocHandle->Instance==TIM4)
 182              		.loc 1 103 0
 183 0000 0268     		ldr	r2, [r0]
 184 0002 044B     		ldr	r3, .L17
 185 0004 9A42     		cmp	r2, r3
 186 0006 04D1     		bne	.L15
ARM GAS  /var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s 			page 6


 104:Src/tim.c     ****   {
 105:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 106:Src/tim.c     **** 
 107:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 0 */
 108:Src/tim.c     ****     /* Peripheral clock disable */
 109:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_DISABLE();
 187              		.loc 1 109 0
 188 0008 034A     		ldr	r2, .L17+4
 189 000a 936D     		ldr	r3, [r2, #88]
 190 000c 23F00403 		bic	r3, r3, #4
 191 0010 9365     		str	r3, [r2, #88]
 192              	.L15:
 193 0012 7047     		bx	lr
 194              	.L18:
 195              		.align	2
 196              	.L17:
 197 0014 00080040 		.word	1073743872
 198 0018 00100240 		.word	1073876992
 199              		.cfi_endproc
 200              	.LFE308:
 202              		.comm	htim4,64,4
 203              		.section	.rodata.str1.4,"aMS",%progbits,1
 204              		.align	2
 205              	.LC0:
 206 0000 5372632F 		.ascii	"Src/tim.c\000"
 206      74696D2E 
 206      6300
 207              		.text
 208              	.Letext0:
 209              		.file 2 "/usr/local/Cellar/gcc-arm-none-eabi-49/20150925/arm-none-eabi/include/machine/_default_ty
 210              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi-49/20150925/arm-none-eabi/include/sys/_stdint.h"
 211              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 212              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 213              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 214              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 215              		.file 8 "Drivers/CMSIS/Include/core_cm4.h"
 216              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 217              		.file 10 "Inc/tim.h"
ARM GAS  /var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:21     .text.MX_TIM4_Init:0000000000000000 $t
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:26     .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:114    .text.MX_TIM4_Init:0000000000000064 $d
                            *COM*:0000000000000040 htim4
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:121    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:126    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:164    .text.HAL_TIM_OC_MspInit:0000000000000024 $d
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:169    .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:174    .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:197    .text.HAL_TIM_OC_MspDeInit:0000000000000014 $d
/var/folders/bq/zy6zjhwd1qn4sn8dk3jpjcq80000gn/T//cch5KxLm.s:204    .rodata.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_TIM_OC_Init
_Error_Handler
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
