$date
  Sat Nov 15 22:49:38 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_control_unit $end
$var reg 6 ! opcode[5:0] $end
$var reg 1 " reset $end
$var reg 2 # reg_dst[1:0] $end
$var reg 2 $ mem_to_reg[1:0] $end
$var reg 2 % alu_op[1:0] $end
$var reg 1 & jump $end
$var reg 1 ' branch $end
$var reg 1 ( mem_read $end
$var reg 1 ) mem_write $end
$var reg 1 * alu_src $end
$var reg 1 + reg_write $end
$var reg 1 , sign_or_zero $end
$scope module uut $end
$var reg 6 - opcode[5:0] $end
$var reg 1 . reset $end
$var reg 2 / reg_dst[1:0] $end
$var reg 2 0 mem_to_reg[1:0] $end
$var reg 2 1 alu_op[1:0] $end
$var reg 1 2 jump $end
$var reg 1 3 branch $end
$var reg 1 4 mem_read $end
$var reg 1 5 mem_write $end
$var reg 1 6 alu_src $end
$var reg 1 7 reg_write $end
$var reg 1 8 sign_or_zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000000 !
1"
b00 #
b00 $
b00 %
0&
0'
0(
0)
0*
0+
1,
b000000 -
1.
b00 /
b00 0
b00 1
02
03
04
05
06
07
18
#10000000
0"
b01 #
1+
0.
b01 /
17
#20000000
#30000000
b000001 !
b00 #
b10 %
1*
0,
b000001 -
b00 /
b10 1
16
08
#40000000
b000010 !
b00 %
1&
0*
0+
1,
b000010 -
b00 1
12
06
07
18
#50000000
b000011 !
b10 #
b10 $
1+
b000011 -
b10 /
b10 0
17
#60000000
b000100 !
b00 #
b01 $
b11 %
0&
1(
1*
b000100 -
b00 /
b01 0
b11 1
02
14
16
#70000000
b000101 !
b00 $
0(
1)
0+
b000101 -
b00 0
04
15
07
#80000000
b000110 !
b01 %
1'
0)
0*
b000110 -
b01 1
13
05
06
#90000000
b000111 !
b11 %
0'
1*
1+
b000111 -
b11 1
03
16
17
#100000000
