
Lab7_LCD_Touch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009084  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000031f0  08009214  08009214  00019214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c404  0800c404  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c404  0800c404  0001c404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c40c  0800c40c  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c40c  0800c40c  0001c40c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c410  0800c410  0001c410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  0800c414  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200b8  2**0
                  CONTENTS
 10 .bss          00000638  200000b8  200000b8  000200b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006f0  200006f0  000200b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c299  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000403d  00000000  00000000  0003c381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001550  00000000  00000000  000403c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001380  00000000  00000000  00041910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026d05  00000000  00000000  00042c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c56c  00000000  00000000  00069995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df6c2  00000000  00000000  00085f01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001655c3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000631c  00000000  00000000  00165618  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080091fc 	.word	0x080091fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	080091fc 	.word	0x080091fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_uldivmod>:
 8000b88:	b953      	cbnz	r3, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8a:	b94a      	cbnz	r2, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	bf08      	it	eq
 8000b90:	2800      	cmpeq	r0, #0
 8000b92:	bf1c      	itt	ne
 8000b94:	f04f 31ff 	movne.w	r1, #4294967295
 8000b98:	f04f 30ff 	movne.w	r0, #4294967295
 8000b9c:	f000 b96e 	b.w	8000e7c <__aeabi_idiv0>
 8000ba0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba8:	f000 f806 	bl	8000bb8 <__udivmoddi4>
 8000bac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb4:	b004      	add	sp, #16
 8000bb6:	4770      	bx	lr

08000bb8 <__udivmoddi4>:
 8000bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bbc:	9d08      	ldr	r5, [sp, #32]
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	468c      	mov	ip, r1
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f040 8083 	bne.w	8000cce <__udivmoddi4+0x116>
 8000bc8:	428a      	cmp	r2, r1
 8000bca:	4617      	mov	r7, r2
 8000bcc:	d947      	bls.n	8000c5e <__udivmoddi4+0xa6>
 8000bce:	fab2 f282 	clz	r2, r2
 8000bd2:	b142      	cbz	r2, 8000be6 <__udivmoddi4+0x2e>
 8000bd4:	f1c2 0020 	rsb	r0, r2, #32
 8000bd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bdc:	4091      	lsls	r1, r2
 8000bde:	4097      	lsls	r7, r2
 8000be0:	ea40 0c01 	orr.w	ip, r0, r1
 8000be4:	4094      	lsls	r4, r2
 8000be6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bea:	0c23      	lsrs	r3, r4, #16
 8000bec:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf0:	fa1f fe87 	uxth.w	lr, r7
 8000bf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000bf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000c00:	4299      	cmp	r1, r3
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x60>
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c0a:	f080 8119 	bcs.w	8000e40 <__udivmoddi4+0x288>
 8000c0e:	4299      	cmp	r1, r3
 8000c10:	f240 8116 	bls.w	8000e40 <__udivmoddi4+0x288>
 8000c14:	3e02      	subs	r6, #2
 8000c16:	443b      	add	r3, r7
 8000c18:	1a5b      	subs	r3, r3, r1
 8000c1a:	b2a4      	uxth	r4, r4
 8000c1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c20:	fb08 3310 	mls	r3, r8, r0, r3
 8000c24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c2c:	45a6      	cmp	lr, r4
 8000c2e:	d909      	bls.n	8000c44 <__udivmoddi4+0x8c>
 8000c30:	193c      	adds	r4, r7, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	f080 8105 	bcs.w	8000e44 <__udivmoddi4+0x28c>
 8000c3a:	45a6      	cmp	lr, r4
 8000c3c:	f240 8102 	bls.w	8000e44 <__udivmoddi4+0x28c>
 8000c40:	3802      	subs	r0, #2
 8000c42:	443c      	add	r4, r7
 8000c44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c48:	eba4 040e 	sub.w	r4, r4, lr
 8000c4c:	2600      	movs	r6, #0
 8000c4e:	b11d      	cbz	r5, 8000c58 <__udivmoddi4+0xa0>
 8000c50:	40d4      	lsrs	r4, r2
 8000c52:	2300      	movs	r3, #0
 8000c54:	e9c5 4300 	strd	r4, r3, [r5]
 8000c58:	4631      	mov	r1, r6
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	b902      	cbnz	r2, 8000c62 <__udivmoddi4+0xaa>
 8000c60:	deff      	udf	#255	; 0xff
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	d150      	bne.n	8000d0c <__udivmoddi4+0x154>
 8000c6a:	1bcb      	subs	r3, r1, r7
 8000c6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c70:	fa1f f887 	uxth.w	r8, r7
 8000c74:	2601      	movs	r6, #1
 8000c76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c7a:	0c21      	lsrs	r1, r4, #16
 8000c7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c84:	fb08 f30c 	mul.w	r3, r8, ip
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d907      	bls.n	8000c9c <__udivmoddi4+0xe4>
 8000c8c:	1879      	adds	r1, r7, r1
 8000c8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c92:	d202      	bcs.n	8000c9a <__udivmoddi4+0xe2>
 8000c94:	428b      	cmp	r3, r1
 8000c96:	f200 80e9 	bhi.w	8000e6c <__udivmoddi4+0x2b4>
 8000c9a:	4684      	mov	ip, r0
 8000c9c:	1ac9      	subs	r1, r1, r3
 8000c9e:	b2a3      	uxth	r3, r4
 8000ca0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ca8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cac:	fb08 f800 	mul.w	r8, r8, r0
 8000cb0:	45a0      	cmp	r8, r4
 8000cb2:	d907      	bls.n	8000cc4 <__udivmoddi4+0x10c>
 8000cb4:	193c      	adds	r4, r7, r4
 8000cb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x10a>
 8000cbc:	45a0      	cmp	r8, r4
 8000cbe:	f200 80d9 	bhi.w	8000e74 <__udivmoddi4+0x2bc>
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	eba4 0408 	sub.w	r4, r4, r8
 8000cc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ccc:	e7bf      	b.n	8000c4e <__udivmoddi4+0x96>
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x12e>
 8000cd2:	2d00      	cmp	r5, #0
 8000cd4:	f000 80b1 	beq.w	8000e3a <__udivmoddi4+0x282>
 8000cd8:	2600      	movs	r6, #0
 8000cda:	e9c5 0100 	strd	r0, r1, [r5]
 8000cde:	4630      	mov	r0, r6
 8000ce0:	4631      	mov	r1, r6
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f683 	clz	r6, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d14a      	bne.n	8000d84 <__udivmoddi4+0x1cc>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0x140>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80b8 	bhi.w	8000e68 <__udivmoddi4+0x2b0>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	468c      	mov	ip, r1
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d0a8      	beq.n	8000c58 <__udivmoddi4+0xa0>
 8000d06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d0a:	e7a5      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000d0c:	f1c2 0320 	rsb	r3, r2, #32
 8000d10:	fa20 f603 	lsr.w	r6, r0, r3
 8000d14:	4097      	lsls	r7, r2
 8000d16:	fa01 f002 	lsl.w	r0, r1, r2
 8000d1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1e:	40d9      	lsrs	r1, r3
 8000d20:	4330      	orrs	r0, r6
 8000d22:	0c03      	lsrs	r3, r0, #16
 8000d24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d28:	fa1f f887 	uxth.w	r8, r7
 8000d2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d34:	fb06 f108 	mul.w	r1, r6, r8
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x19c>
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d46:	f080 808d 	bcs.w	8000e64 <__udivmoddi4+0x2ac>
 8000d4a:	4299      	cmp	r1, r3
 8000d4c:	f240 808a 	bls.w	8000e64 <__udivmoddi4+0x2ac>
 8000d50:	3e02      	subs	r6, #2
 8000d52:	443b      	add	r3, r7
 8000d54:	1a5b      	subs	r3, r3, r1
 8000d56:	b281      	uxth	r1, r0
 8000d58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d64:	fb00 f308 	mul.w	r3, r0, r8
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x1c4>
 8000d6c:	1879      	adds	r1, r7, r1
 8000d6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d72:	d273      	bcs.n	8000e5c <__udivmoddi4+0x2a4>
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d971      	bls.n	8000e5c <__udivmoddi4+0x2a4>
 8000d78:	3802      	subs	r0, #2
 8000d7a:	4439      	add	r1, r7
 8000d7c:	1acb      	subs	r3, r1, r3
 8000d7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d82:	e778      	b.n	8000c76 <__udivmoddi4+0xbe>
 8000d84:	f1c6 0c20 	rsb	ip, r6, #32
 8000d88:	fa03 f406 	lsl.w	r4, r3, r6
 8000d8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d90:	431c      	orrs	r4, r3
 8000d92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d96:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000da2:	431f      	orrs	r7, r3
 8000da4:	0c3b      	lsrs	r3, r7, #16
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fa1f f884 	uxth.w	r8, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000db6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dba:	458a      	cmp	sl, r1
 8000dbc:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc0:	fa00 f306 	lsl.w	r3, r0, r6
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x220>
 8000dc6:	1861      	adds	r1, r4, r1
 8000dc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dcc:	d248      	bcs.n	8000e60 <__udivmoddi4+0x2a8>
 8000dce:	458a      	cmp	sl, r1
 8000dd0:	d946      	bls.n	8000e60 <__udivmoddi4+0x2a8>
 8000dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd6:	4421      	add	r1, r4
 8000dd8:	eba1 010a 	sub.w	r1, r1, sl
 8000ddc:	b2bf      	uxth	r7, r7
 8000dde:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000de6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dea:	fb00 f808 	mul.w	r8, r0, r8
 8000dee:	45b8      	cmp	r8, r7
 8000df0:	d907      	bls.n	8000e02 <__udivmoddi4+0x24a>
 8000df2:	19e7      	adds	r7, r4, r7
 8000df4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df8:	d22e      	bcs.n	8000e58 <__udivmoddi4+0x2a0>
 8000dfa:	45b8      	cmp	r8, r7
 8000dfc:	d92c      	bls.n	8000e58 <__udivmoddi4+0x2a0>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	4427      	add	r7, r4
 8000e02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e06:	eba7 0708 	sub.w	r7, r7, r8
 8000e0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0e:	454f      	cmp	r7, r9
 8000e10:	46c6      	mov	lr, r8
 8000e12:	4649      	mov	r1, r9
 8000e14:	d31a      	bcc.n	8000e4c <__udivmoddi4+0x294>
 8000e16:	d017      	beq.n	8000e48 <__udivmoddi4+0x290>
 8000e18:	b15d      	cbz	r5, 8000e32 <__udivmoddi4+0x27a>
 8000e1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e26:	40f2      	lsrs	r2, r6
 8000e28:	ea4c 0202 	orr.w	r2, ip, r2
 8000e2c:	40f7      	lsrs	r7, r6
 8000e2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e32:	2600      	movs	r6, #0
 8000e34:	4631      	mov	r1, r6
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	462e      	mov	r6, r5
 8000e3c:	4628      	mov	r0, r5
 8000e3e:	e70b      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000e40:	4606      	mov	r6, r0
 8000e42:	e6e9      	b.n	8000c18 <__udivmoddi4+0x60>
 8000e44:	4618      	mov	r0, r3
 8000e46:	e6fd      	b.n	8000c44 <__udivmoddi4+0x8c>
 8000e48:	4543      	cmp	r3, r8
 8000e4a:	d2e5      	bcs.n	8000e18 <__udivmoddi4+0x260>
 8000e4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e50:	eb69 0104 	sbc.w	r1, r9, r4
 8000e54:	3801      	subs	r0, #1
 8000e56:	e7df      	b.n	8000e18 <__udivmoddi4+0x260>
 8000e58:	4608      	mov	r0, r1
 8000e5a:	e7d2      	b.n	8000e02 <__udivmoddi4+0x24a>
 8000e5c:	4660      	mov	r0, ip
 8000e5e:	e78d      	b.n	8000d7c <__udivmoddi4+0x1c4>
 8000e60:	4681      	mov	r9, r0
 8000e62:	e7b9      	b.n	8000dd8 <__udivmoddi4+0x220>
 8000e64:	4666      	mov	r6, ip
 8000e66:	e775      	b.n	8000d54 <__udivmoddi4+0x19c>
 8000e68:	4630      	mov	r0, r6
 8000e6a:	e74a      	b.n	8000d02 <__udivmoddi4+0x14a>
 8000e6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e70:	4439      	add	r1, r7
 8000e72:	e713      	b.n	8000c9c <__udivmoddi4+0xe4>
 8000e74:	3802      	subs	r0, #2
 8000e76:	443c      	add	r4, r7
 8000e78:	e724      	b.n	8000cc4 <__udivmoddi4+0x10c>
 8000e7a:	bf00      	nop

08000e7c <__aeabi_idiv0>:
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e86:	463b      	mov	r3, r7
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e92:	4b3d      	ldr	r3, [pc, #244]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000e94:	4a3d      	ldr	r2, [pc, #244]	; (8000f8c <MX_ADC1_Init+0x10c>)
 8000e96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e98:	4b3b      	ldr	r3, [pc, #236]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e9e:	4b3a      	ldr	r3, [pc, #232]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ea4:	4b38      	ldr	r3, [pc, #224]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eaa:	4b37      	ldr	r3, [pc, #220]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eb0:	4b35      	ldr	r3, [pc, #212]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000eb8:	4b33      	ldr	r3, [pc, #204]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ebe:	4b32      	ldr	r3, [pc, #200]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ec0:	4a33      	ldr	r2, [pc, #204]	; (8000f90 <MX_ADC1_Init+0x110>)
 8000ec2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec4:	4b30      	ldr	r3, [pc, #192]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000eca:	4b2f      	ldr	r3, [pc, #188]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ecc:	2205      	movs	r2, #5
 8000ece:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ed0:	4b2d      	ldr	r3, [pc, #180]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed8:	4b2b      	ldr	r3, [pc, #172]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ede:	482a      	ldr	r0, [pc, #168]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ee0:	f003 f8b0 	bl	8004044 <HAL_ADC_Init>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000eea:	f001 fd5d 	bl	80029a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000eee:	2308      	movs	r3, #8
 8000ef0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000efa:	463b      	mov	r3, r7
 8000efc:	4619      	mov	r1, r3
 8000efe:	4822      	ldr	r0, [pc, #136]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f00:	f003 f8e4 	bl	80040cc <HAL_ADC_ConfigChannel>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f0a:	f001 fd4d 	bl	80029a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f0e:	2309      	movs	r3, #9
 8000f10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f12:	2302      	movs	r3, #2
 8000f14:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f16:	463b      	mov	r3, r7
 8000f18:	4619      	mov	r1, r3
 8000f1a:	481b      	ldr	r0, [pc, #108]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f1c:	f003 f8d6 	bl	80040cc <HAL_ADC_ConfigChannel>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f26:	f001 fd3f 	bl	80029a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f2a:	230a      	movs	r3, #10
 8000f2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f32:	463b      	mov	r3, r7
 8000f34:	4619      	mov	r1, r3
 8000f36:	4814      	ldr	r0, [pc, #80]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f38:	f003 f8c8 	bl	80040cc <HAL_ADC_ConfigChannel>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000f42:	f001 fd31 	bl	80029a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f46:	230b      	movs	r3, #11
 8000f48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	4619      	mov	r1, r3
 8000f52:	480d      	ldr	r0, [pc, #52]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f54:	f003 f8ba 	bl	80040cc <HAL_ADC_ConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000f5e:	f001 fd23 	bl	80029a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f62:	230c      	movs	r3, #12
 8000f64:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f66:	2305      	movs	r3, #5
 8000f68:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4806      	ldr	r0, [pc, #24]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f70:	f003 f8ac 	bl	80040cc <HAL_ADC_ConfigChannel>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000f7a:	f001 fd15 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200000fc 	.word	0x200000fc
 8000f8c:	40012000 	.word	0x40012000
 8000f90:	0f000001 	.word	0x0f000001

08000f94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	; 0x28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a3c      	ldr	r2, [pc, #240]	; (80010a4 <HAL_ADC_MspInit+0x110>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d171      	bne.n	800109a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	613b      	str	r3, [r7, #16]
 8000fba:	4b3b      	ldr	r3, [pc, #236]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fbe:	4a3a      	ldr	r2, [pc, #232]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fc4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fc6:	4b38      	ldr	r3, [pc, #224]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fce:	613b      	str	r3, [r7, #16]
 8000fd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	4b34      	ldr	r3, [pc, #208]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	4a33      	ldr	r2, [pc, #204]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fdc:	f043 0304 	orr.w	r3, r3, #4
 8000fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe2:	4b31      	ldr	r3, [pc, #196]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	f003 0304 	and.w	r3, r3, #4
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a2c      	ldr	r2, [pc, #176]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b2a      	ldr	r3, [pc, #168]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	60bb      	str	r3, [r7, #8]
 8001008:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800100a:	2307      	movs	r3, #7
 800100c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800100e:	2303      	movs	r3, #3
 8001010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	4823      	ldr	r0, [pc, #140]	; (80010ac <HAL_ADC_MspInit+0x118>)
 800101e:	f003 fe6f 	bl	8004d00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001022:	2303      	movs	r3, #3
 8001024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001026:	2303      	movs	r3, #3
 8001028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	481e      	ldr	r0, [pc, #120]	; (80010b0 <HAL_ADC_MspInit+0x11c>)
 8001036:	f003 fe63 	bl	8004d00 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800103a:	4b1e      	ldr	r3, [pc, #120]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800103c:	4a1e      	ldr	r2, [pc, #120]	; (80010b8 <HAL_ADC_MspInit+0x124>)
 800103e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001040:	4b1c      	ldr	r3, [pc, #112]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001042:	2200      	movs	r2, #0
 8001044:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001046:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800104c:	4b19      	ldr	r3, [pc, #100]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001052:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001054:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001058:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800105a:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800105c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001060:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001062:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001064:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001068:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800106c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001070:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001072:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001074:	2200      	movs	r2, #0
 8001076:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001078:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800107a:	2200      	movs	r2, #0
 800107c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800107e:	480d      	ldr	r0, [pc, #52]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001080:	f003 fb54 	bl	800472c <HAL_DMA_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800108a:	f001 fc8d 	bl	80029a8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a08      	ldr	r2, [pc, #32]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001092:	639a      	str	r2, [r3, #56]	; 0x38
 8001094:	4a07      	ldr	r2, [pc, #28]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800109a:	bf00      	nop
 800109c:	3728      	adds	r7, #40	; 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40012000 	.word	0x40012000
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40020800 	.word	0x40020800
 80010b0:	40020400 	.word	0x40020400
 80010b4:	20000144 	.word	0x20000144
 80010b8:	40026410 	.word	0x40026410

080010bc <at24c_init>:


static uint8_t at24c_Check(void);

void at24c_init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	at24c_Check();
 80010c0:	f000 f83c 	bl	800113c <at24c_Check>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <at24c_ReadOneByte>:

uint8_t at24c_ReadOneByte(uint16_t ReadAddr)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af04      	add	r7, sp, #16
 80010ce:	4603      	mov	r3, r0
 80010d0:	80fb      	strh	r3, [r7, #6]
	uint8_t temp=0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, 0xA0, ReadAddr, I2C_MEMADD_SIZE_16BIT, &temp, 1, 10);
 80010d6:	88fa      	ldrh	r2, [r7, #6]
 80010d8:	230a      	movs	r3, #10
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	2301      	movs	r3, #1
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	f107 030f 	add.w	r3, r7, #15
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2310      	movs	r3, #16
 80010e8:	21a0      	movs	r1, #160	; 0xa0
 80010ea:	4804      	ldr	r0, [pc, #16]	; (80010fc <at24c_ReadOneByte+0x34>)
 80010ec:	f004 fa2e 	bl	800554c <HAL_I2C_Mem_Read>
	return temp;
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	200001f4 	.word	0x200001f4

08001100 <at24c_WriteOneByte>:

void at24c_WriteOneByte(uint16_t WriteAddr,uint8_t DataToWrite)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af04      	add	r7, sp, #16
 8001106:	4603      	mov	r3, r0
 8001108:	460a      	mov	r2, r1
 800110a:	80fb      	strh	r3, [r7, #6]
 800110c:	4613      	mov	r3, r2
 800110e:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, 0xA0, WriteAddr, I2C_MEMADD_SIZE_16BIT, &DataToWrite, 1, 10);
 8001110:	88fa      	ldrh	r2, [r7, #6]
 8001112:	230a      	movs	r3, #10
 8001114:	9302      	str	r3, [sp, #8]
 8001116:	2301      	movs	r3, #1
 8001118:	9301      	str	r3, [sp, #4]
 800111a:	1d7b      	adds	r3, r7, #5
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2310      	movs	r3, #16
 8001120:	21a0      	movs	r1, #160	; 0xa0
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <at24c_WriteOneByte+0x38>)
 8001124:	f004 f918 	bl	8005358 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8001128:	2005      	movs	r0, #5
 800112a:	f002 ff67 	bl	8003ffc <HAL_Delay>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	200001f4 	.word	0x200001f4

0800113c <at24c_Check>:

uint8_t at24c_Check(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
	uint8_t temp;
	temp=at24c_ReadOneByte(65535);
 8001142:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001146:	f7ff ffbf 	bl	80010c8 <at24c_ReadOneByte>
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
	if(temp==0X55)return 0;
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b55      	cmp	r3, #85	; 0x55
 8001152:	d101      	bne.n	8001158 <at24c_Check+0x1c>
 8001154:	2300      	movs	r3, #0
 8001156:	e010      	b.n	800117a <at24c_Check+0x3e>
	else
	{
		at24c_WriteOneByte(65535,0X55);
 8001158:	2155      	movs	r1, #85	; 0x55
 800115a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800115e:	f7ff ffcf 	bl	8001100 <at24c_WriteOneByte>
	    temp=at24c_ReadOneByte(65535);
 8001162:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001166:	f7ff ffaf 	bl	80010c8 <at24c_ReadOneByte>
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
		if(temp==0X55)return 0;
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	2b55      	cmp	r3, #85	; 0x55
 8001172:	d101      	bne.n	8001178 <at24c_Check+0x3c>
 8001174:	2300      	movs	r3, #0
 8001176:	e000      	b.n	800117a <at24c_Check+0x3e>
	}
	return 1;
 8001178:	2301      	movs	r3, #1
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <at24c_Read>:


void at24c_Read(uint16_t ReadAddr,uint8_t *pBuffer,uint16_t NumToRead)
{
 8001182:	b590      	push	{r4, r7, lr}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	4603      	mov	r3, r0
 800118a:	6039      	str	r1, [r7, #0]
 800118c:	80fb      	strh	r3, [r7, #6]
 800118e:	4613      	mov	r3, r2
 8001190:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 8001192:	e00d      	b.n	80011b0 <at24c_Read+0x2e>
	{
		*pBuffer++=at24c_ReadOneByte(ReadAddr++);
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	80fa      	strh	r2, [r7, #6]
 800119a:	683c      	ldr	r4, [r7, #0]
 800119c:	1c62      	adds	r2, r4, #1
 800119e:	603a      	str	r2, [r7, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff91 	bl	80010c8 <at24c_ReadOneByte>
 80011a6:	4603      	mov	r3, r0
 80011a8:	7023      	strb	r3, [r4, #0]
		NumToRead--;
 80011aa:	88bb      	ldrh	r3, [r7, #4]
 80011ac:	3b01      	subs	r3, #1
 80011ae:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 80011b0:	88bb      	ldrh	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1ee      	bne.n	8001194 <at24c_Read+0x12>
	}
}
 80011b6:	bf00      	nop
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd90      	pop	{r4, r7, pc}

080011c0 <at24c_Write>:

void at24c_Write(uint16_t WriteAddr,uint8_t *pBuffer,uint16_t NumToWrite)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	80fb      	strh	r3, [r7, #6]
 80011cc:	4613      	mov	r3, r2
 80011ce:	80bb      	strh	r3, [r7, #4]
	while(NumToWrite--)
 80011d0:	e00c      	b.n	80011ec <at24c_Write+0x2c>
	{
		at24c_WriteOneByte(WriteAddr,*pBuffer);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	781a      	ldrb	r2, [r3, #0]
 80011d6:	88fb      	ldrh	r3, [r7, #6]
 80011d8:	4611      	mov	r1, r2
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff ff90 	bl	8001100 <at24c_WriteOneByte>
		WriteAddr++;
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	3301      	adds	r3, #1
 80011e4:	80fb      	strh	r3, [r7, #6]
		pBuffer++;
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	603b      	str	r3, [r7, #0]
	while(NumToWrite--)
 80011ec:	88bb      	ldrh	r3, [r7, #4]
 80011ee:	1e5a      	subs	r2, r3, #1
 80011f0:	80ba      	strh	r2, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1ed      	bne.n	80011d2 <at24c_Write+0x12>
	}
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	2108      	movs	r1, #8
 8001208:	4802      	ldr	r0, [pc, #8]	; (8001214 <button_init+0x14>)
 800120a:	f003 ff2d 	bl	8005068 <HAL_GPIO_WritePin>
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40020c00 	.word	0x40020c00

08001218 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <MX_DMA_Init+0x3c>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a0b      	ldr	r2, [pc, #44]	; (8001254 <MX_DMA_Init+0x3c>)
 8001228:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b09      	ldr	r3, [pc, #36]	; (8001254 <MX_DMA_Init+0x3c>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800123a:	2200      	movs	r2, #0
 800123c:	2100      	movs	r1, #0
 800123e:	2038      	movs	r0, #56	; 0x38
 8001240:	f003 fa3d 	bl	80046be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001244:	2038      	movs	r0, #56	; 0x38
 8001246:	f003 fa56 	bl	80046f6 <HAL_NVIC_EnableIRQ>

}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800

08001258 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08e      	sub	sp, #56	; 0x38
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
 8001268:	609a      	str	r2, [r3, #8]
 800126a:	60da      	str	r2, [r3, #12]
 800126c:	611a      	str	r2, [r3, #16]
 800126e:	615a      	str	r2, [r3, #20]
 8001270:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001272:	463b      	mov	r3, r7
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
 8001280:	615a      	str	r2, [r3, #20]
 8001282:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001284:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <MX_FSMC_Init+0xec>)
 8001286:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800128a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800128c:	4b2d      	ldr	r3, [pc, #180]	; (8001344 <MX_FSMC_Init+0xec>)
 800128e:	4a2e      	ldr	r2, [pc, #184]	; (8001348 <MX_FSMC_Init+0xf0>)
 8001290:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001292:	4b2c      	ldr	r3, [pc, #176]	; (8001344 <MX_FSMC_Init+0xec>)
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001298:	4b2a      	ldr	r3, [pc, #168]	; (8001344 <MX_FSMC_Init+0xec>)
 800129a:	2200      	movs	r2, #0
 800129c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800129e:	4b29      	ldr	r3, [pc, #164]	; (8001344 <MX_FSMC_Init+0xec>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80012a4:	4b27      	ldr	r3, [pc, #156]	; (8001344 <MX_FSMC_Init+0xec>)
 80012a6:	2210      	movs	r2, #16
 80012a8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80012aa:	4b26      	ldr	r3, [pc, #152]	; (8001344 <MX_FSMC_Init+0xec>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80012b0:	4b24      	ldr	r3, [pc, #144]	; (8001344 <MX_FSMC_Init+0xec>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80012b6:	4b23      	ldr	r3, [pc, #140]	; (8001344 <MX_FSMC_Init+0xec>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <MX_FSMC_Init+0xec>)
 80012be:	2200      	movs	r2, #0
 80012c0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80012c2:	4b20      	ldr	r3, [pc, #128]	; (8001344 <MX_FSMC_Init+0xec>)
 80012c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012c8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80012ca:	4b1e      	ldr	r3, [pc, #120]	; (8001344 <MX_FSMC_Init+0xec>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80012d0:	4b1c      	ldr	r3, [pc, #112]	; (8001344 <MX_FSMC_Init+0xec>)
 80012d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012d6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80012d8:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <MX_FSMC_Init+0xec>)
 80012da:	2200      	movs	r2, #0
 80012dc:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80012de:	4b19      	ldr	r3, [pc, #100]	; (8001344 <MX_FSMC_Init+0xec>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80012e4:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_FSMC_Init+0xec>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80012ea:	230f      	movs	r3, #15
 80012ec:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80012ee:	230f      	movs	r3, #15
 80012f0:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80012f2:	233c      	movs	r3, #60	; 0x3c
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80012fa:	2310      	movs	r3, #16
 80012fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80012fe:	2311      	movs	r3, #17
 8001300:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001302:	2300      	movs	r3, #0
 8001304:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001306:	2308      	movs	r3, #8
 8001308:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800130a:	230f      	movs	r3, #15
 800130c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800130e:	2309      	movs	r3, #9
 8001310:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001316:	2310      	movs	r3, #16
 8001318:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800131a:	2311      	movs	r3, #17
 800131c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800131e:	2300      	movs	r3, #0
 8001320:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001322:	463a      	mov	r2, r7
 8001324:	f107 031c 	add.w	r3, r7, #28
 8001328:	4619      	mov	r1, r3
 800132a:	4806      	ldr	r0, [pc, #24]	; (8001344 <MX_FSMC_Init+0xec>)
 800132c:	f005 fd80 	bl	8006e30 <HAL_SRAM_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001336:	f001 fb37 	bl	80029a8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800133a:	bf00      	nop
 800133c:	3738      	adds	r7, #56	; 0x38
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200001a4 	.word	0x200001a4
 8001348:	a0000104 	.word	0xa0000104

0800134c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001360:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <HAL_FSMC_MspInit+0x88>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d131      	bne.n	80013cc <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001368:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <HAL_FSMC_MspInit+0x88>)
 800136a:	2201      	movs	r2, #1
 800136c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	603b      	str	r3, [r7, #0]
 8001372:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <HAL_FSMC_MspInit+0x8c>)
 8001374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001376:	4a18      	ldr	r2, [pc, #96]	; (80013d8 <HAL_FSMC_MspInit+0x8c>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6393      	str	r3, [r2, #56]	; 0x38
 800137e:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <HAL_FSMC_MspInit+0x8c>)
 8001380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800138a:	f64f 7388 	movw	r3, #65416	; 0xff88
 800138e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001390:	2302      	movs	r3, #2
 8001392:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001398:	2303      	movs	r3, #3
 800139a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800139c:	230c      	movs	r3, #12
 800139e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	4619      	mov	r1, r3
 80013a4:	480d      	ldr	r0, [pc, #52]	; (80013dc <HAL_FSMC_MspInit+0x90>)
 80013a6:	f003 fcab 	bl	8004d00 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80013aa:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80013ae:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b0:	2302      	movs	r3, #2
 80013b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b8:	2303      	movs	r3, #3
 80013ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80013bc:	230c      	movs	r3, #12
 80013be:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	4619      	mov	r1, r3
 80013c4:	4806      	ldr	r0, [pc, #24]	; (80013e0 <HAL_FSMC_MspInit+0x94>)
 80013c6:	f003 fc9b 	bl	8004d00 <HAL_GPIO_Init>
 80013ca:	e000      	b.n	80013ce <HAL_FSMC_MspInit+0x82>
    return;
 80013cc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80013ce:	3718      	adds	r7, #24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200000d4 	.word	0x200000d4
 80013d8:	40023800 	.word	0x40023800
 80013dc:	40021000 	.word	0x40021000
 80013e0:	40020c00 	.word	0x40020c00

080013e4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80013ec:	f7ff ffae 	bl	800134c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08e      	sub	sp, #56	; 0x38
 80013fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	623b      	str	r3, [r7, #32]
 8001412:	4b7e      	ldr	r3, [pc, #504]	; (800160c <MX_GPIO_Init+0x214>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	4a7d      	ldr	r2, [pc, #500]	; (800160c <MX_GPIO_Init+0x214>)
 8001418:	f043 0310 	orr.w	r3, r3, #16
 800141c:	6313      	str	r3, [r2, #48]	; 0x30
 800141e:	4b7b      	ldr	r3, [pc, #492]	; (800160c <MX_GPIO_Init+0x214>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	623b      	str	r3, [r7, #32]
 8001428:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
 800142e:	4b77      	ldr	r3, [pc, #476]	; (800160c <MX_GPIO_Init+0x214>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	4a76      	ldr	r2, [pc, #472]	; (800160c <MX_GPIO_Init+0x214>)
 8001434:	f043 0304 	orr.w	r3, r3, #4
 8001438:	6313      	str	r3, [r2, #48]	; 0x30
 800143a:	4b74      	ldr	r3, [pc, #464]	; (800160c <MX_GPIO_Init+0x214>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	f003 0304 	and.w	r3, r3, #4
 8001442:	61fb      	str	r3, [r7, #28]
 8001444:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
 800144a:	4b70      	ldr	r3, [pc, #448]	; (800160c <MX_GPIO_Init+0x214>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a6f      	ldr	r2, [pc, #444]	; (800160c <MX_GPIO_Init+0x214>)
 8001450:	f043 0320 	orr.w	r3, r3, #32
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b6d      	ldr	r3, [pc, #436]	; (800160c <MX_GPIO_Init+0x214>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f003 0320 	and.w	r3, r3, #32
 800145e:	61bb      	str	r3, [r7, #24]
 8001460:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	4b69      	ldr	r3, [pc, #420]	; (800160c <MX_GPIO_Init+0x214>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a68      	ldr	r2, [pc, #416]	; (800160c <MX_GPIO_Init+0x214>)
 800146c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b66      	ldr	r3, [pc, #408]	; (800160c <MX_GPIO_Init+0x214>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
 8001482:	4b62      	ldr	r3, [pc, #392]	; (800160c <MX_GPIO_Init+0x214>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	4a61      	ldr	r2, [pc, #388]	; (800160c <MX_GPIO_Init+0x214>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	6313      	str	r3, [r2, #48]	; 0x30
 800148e:	4b5f      	ldr	r3, [pc, #380]	; (800160c <MX_GPIO_Init+0x214>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	4b5b      	ldr	r3, [pc, #364]	; (800160c <MX_GPIO_Init+0x214>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	4a5a      	ldr	r2, [pc, #360]	; (800160c <MX_GPIO_Init+0x214>)
 80014a4:	f043 0302 	orr.w	r3, r3, #2
 80014a8:	6313      	str	r3, [r2, #48]	; 0x30
 80014aa:	4b58      	ldr	r3, [pc, #352]	; (800160c <MX_GPIO_Init+0x214>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	4b54      	ldr	r3, [pc, #336]	; (800160c <MX_GPIO_Init+0x214>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	4a53      	ldr	r2, [pc, #332]	; (800160c <MX_GPIO_Init+0x214>)
 80014c0:	f043 0308 	orr.w	r3, r3, #8
 80014c4:	6313      	str	r3, [r2, #48]	; 0x30
 80014c6:	4b51      	ldr	r3, [pc, #324]	; (800160c <MX_GPIO_Init+0x214>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	f003 0308 	and.w	r3, r3, #8
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	4b4d      	ldr	r3, [pc, #308]	; (800160c <MX_GPIO_Init+0x214>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a4c      	ldr	r2, [pc, #304]	; (800160c <MX_GPIO_Init+0x214>)
 80014dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b4a      	ldr	r3, [pc, #296]	; (800160c <MX_GPIO_Init+0x214>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2170      	movs	r1, #112	; 0x70
 80014f2:	4847      	ldr	r0, [pc, #284]	; (8001610 <MX_GPIO_Init+0x218>)
 80014f4:	f003 fdb8 	bl	8005068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 80014fe:	4845      	ldr	r0, [pc, #276]	; (8001614 <MX_GPIO_Init+0x21c>)
 8001500:	f003 fdb2 	bl	8005068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 8001504:	2200      	movs	r2, #0
 8001506:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800150a:	4843      	ldr	r0, [pc, #268]	; (8001618 <MX_GPIO_Init+0x220>)
 800150c:	f003 fdac 	bl	8005068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001516:	4841      	ldr	r0, [pc, #260]	; (800161c <MX_GPIO_Init+0x224>)
 8001518:	f003 fda6 	bl	8005068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 800151c:	2200      	movs	r2, #0
 800151e:	2108      	movs	r1, #8
 8001520:	483f      	ldr	r0, [pc, #252]	; (8001620 <MX_GPIO_Init+0x228>)
 8001522:	f003 fda1 	bl	8005068 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001526:	2370      	movs	r3, #112	; 0x70
 8001528:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152a:	2301      	movs	r3, #1
 800152c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153a:	4619      	mov	r1, r3
 800153c:	4834      	ldr	r0, [pc, #208]	; (8001610 <MX_GPIO_Init+0x218>)
 800153e:	f003 fbdf 	bl	8004d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 8001542:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001548:	2301      	movs	r3, #1
 800154a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001550:	2300      	movs	r3, #0
 8001552:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001554:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001558:	4619      	mov	r1, r3
 800155a:	482e      	ldr	r0, [pc, #184]	; (8001614 <MX_GPIO_Init+0x21c>)
 800155c:	f003 fbd0 	bl	8004d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001560:	23c0      	movs	r3, #192	; 0xc0
 8001562:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001564:	2300      	movs	r3, #0
 8001566:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001570:	4619      	mov	r1, r3
 8001572:	482a      	ldr	r0, [pc, #168]	; (800161c <MX_GPIO_Init+0x224>)
 8001574:	f003 fbc4 	bl	8004d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001578:	2330      	movs	r3, #48	; 0x30
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800157c:	2300      	movs	r3, #0
 800157e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001584:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001588:	4619      	mov	r1, r3
 800158a:	4822      	ldr	r0, [pc, #136]	; (8001614 <MX_GPIO_Init+0x21c>)
 800158c:	f003 fbb8 	bl	8004d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 8001590:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001596:	2301      	movs	r3, #1
 8001598:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a6:	4619      	mov	r1, r3
 80015a8:	481b      	ldr	r0, [pc, #108]	; (8001618 <MX_GPIO_Init+0x220>)
 80015aa:	f003 fba9 	bl	8004d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 80015ae:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80015b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c0:	4619      	mov	r1, r3
 80015c2:	4814      	ldr	r0, [pc, #80]	; (8001614 <MX_GPIO_Init+0x21c>)
 80015c4:	f003 fb9c 	bl	8004d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80015c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80015da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015de:	4619      	mov	r1, r3
 80015e0:	480e      	ldr	r0, [pc, #56]	; (800161c <MX_GPIO_Init+0x224>)
 80015e2:	f003 fb8d 	bl	8004d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80015e6:	2308      	movs	r3, #8
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015fa:	4619      	mov	r1, r3
 80015fc:	4808      	ldr	r0, [pc, #32]	; (8001620 <MX_GPIO_Init+0x228>)
 80015fe:	f003 fb7f 	bl	8004d00 <HAL_GPIO_Init>

}
 8001602:	bf00      	nop
 8001604:	3738      	adds	r7, #56	; 0x38
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40023800 	.word	0x40023800
 8001610:	40021000 	.word	0x40021000
 8001614:	40020800 	.word	0x40020800
 8001618:	40021800 	.word	0x40021800
 800161c:	40020000 	.word	0x40020000
 8001620:	40020c00 	.word	0x40020c00

08001624 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001628:	4b12      	ldr	r3, [pc, #72]	; (8001674 <MX_I2C1_Init+0x50>)
 800162a:	4a13      	ldr	r2, [pc, #76]	; (8001678 <MX_I2C1_Init+0x54>)
 800162c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800162e:	4b11      	ldr	r3, [pc, #68]	; (8001674 <MX_I2C1_Init+0x50>)
 8001630:	4a12      	ldr	r2, [pc, #72]	; (800167c <MX_I2C1_Init+0x58>)
 8001632:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001634:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <MX_I2C1_Init+0x50>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800163a:	4b0e      	ldr	r3, [pc, #56]	; (8001674 <MX_I2C1_Init+0x50>)
 800163c:	2200      	movs	r2, #0
 800163e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <MX_I2C1_Init+0x50>)
 8001642:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001646:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001648:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <MX_I2C1_Init+0x50>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800164e:	4b09      	ldr	r3, [pc, #36]	; (8001674 <MX_I2C1_Init+0x50>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001654:	4b07      	ldr	r3, [pc, #28]	; (8001674 <MX_I2C1_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <MX_I2C1_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001660:	4804      	ldr	r0, [pc, #16]	; (8001674 <MX_I2C1_Init+0x50>)
 8001662:	f003 fd35 	bl	80050d0 <HAL_I2C_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800166c:	f001 f99c 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	200001f4 	.word	0x200001f4
 8001678:	40005400 	.word	0x40005400
 800167c:	000186a0 	.word	0x000186a0

08001680 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08a      	sub	sp, #40	; 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a19      	ldr	r2, [pc, #100]	; (8001704 <HAL_I2C_MspInit+0x84>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d12b      	bne.n	80016fa <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]
 80016a6:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_I2C_MspInit+0x88>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	4a17      	ldr	r2, [pc, #92]	; (8001708 <HAL_I2C_MspInit+0x88>)
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	6313      	str	r3, [r2, #48]	; 0x30
 80016b2:	4b15      	ldr	r3, [pc, #84]	; (8001708 <HAL_I2C_MspInit+0x88>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016be:	23c0      	movs	r3, #192	; 0xc0
 80016c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016c2:	2312      	movs	r3, #18
 80016c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ca:	2303      	movs	r3, #3
 80016cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016ce:	2304      	movs	r3, #4
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	480c      	ldr	r0, [pc, #48]	; (800170c <HAL_I2C_MspInit+0x8c>)
 80016da:	f003 fb11 	bl	8004d00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	4b09      	ldr	r3, [pc, #36]	; (8001708 <HAL_I2C_MspInit+0x88>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	4a08      	ldr	r2, [pc, #32]	; (8001708 <HAL_I2C_MspInit+0x88>)
 80016e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016ec:	6413      	str	r3, [r2, #64]	; 0x40
 80016ee:	4b06      	ldr	r3, [pc, #24]	; (8001708 <HAL_I2C_MspInit+0x88>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80016fa:	bf00      	nop
 80016fc:	3728      	adds	r7, #40	; 0x28
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40005400 	.word	0x40005400
 8001708:	40023800 	.word	0x40023800
 800170c:	40020400 	.word	0x40020400

08001710 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 800171a:	4a04      	ldr	r2, [pc, #16]	; (800172c <LCD_WR_REG+0x1c>)
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	8013      	strh	r3, [r2, #0]
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	600ffffe 	.word	0x600ffffe

08001730 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800173a:	4a04      	ldr	r2, [pc, #16]	; (800174c <LCD_WR_DATA+0x1c>)
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	8053      	strh	r3, [r2, #2]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	600ffffe 	.word	0x600ffffe

08001750 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8001756:	4b06      	ldr	r3, [pc, #24]	; (8001770 <LCD_RD_DATA+0x20>)
 8001758:	885b      	ldrh	r3, [r3, #2]
 800175a:	b29b      	uxth	r3, r3
 800175c:	80fb      	strh	r3, [r7, #6]
	return ram;
 800175e:	88fb      	ldrh	r3, [r7, #6]
 8001760:	b29b      	uxth	r3, r3
}
 8001762:	4618      	mov	r0, r3
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	600ffffe 	.word	0x600ffffe

08001774 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001774:	b590      	push	{r4, r7, lr}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4604      	mov	r4, r0
 800177c:	4608      	mov	r0, r1
 800177e:	4611      	mov	r1, r2
 8001780:	461a      	mov	r2, r3
 8001782:	4623      	mov	r3, r4
 8001784:	80fb      	strh	r3, [r7, #6]
 8001786:	4603      	mov	r3, r0
 8001788:	80bb      	strh	r3, [r7, #4]
 800178a:	460b      	mov	r3, r1
 800178c:	807b      	strh	r3, [r7, #2]
 800178e:	4613      	mov	r3, r2
 8001790:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8001792:	202a      	movs	r0, #42	; 0x2a
 8001794:	f7ff ffbc 	bl	8001710 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001798:	88fb      	ldrh	r3, [r7, #6]
 800179a:	0a1b      	lsrs	r3, r3, #8
 800179c:	b29b      	uxth	r3, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff ffc6 	bl	8001730 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80017a4:	88fb      	ldrh	r3, [r7, #6]
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff ffc0 	bl	8001730 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80017b0:	887b      	ldrh	r3, [r7, #2]
 80017b2:	0a1b      	lsrs	r3, r3, #8
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff ffba 	bl	8001730 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80017bc:	887b      	ldrh	r3, [r7, #2]
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff ffb4 	bl	8001730 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 80017c8:	202b      	movs	r0, #43	; 0x2b
 80017ca:	f7ff ffa1 	bl	8001710 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 80017ce:	88bb      	ldrh	r3, [r7, #4]
 80017d0:	0a1b      	lsrs	r3, r3, #8
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ffab 	bl	8001730 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 80017da:	88bb      	ldrh	r3, [r7, #4]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	b29b      	uxth	r3, r3
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ffa5 	bl	8001730 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 80017e6:	883b      	ldrh	r3, [r7, #0]
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff9f 	bl	8001730 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 80017f2:	883b      	ldrh	r3, [r7, #0]
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff ff99 	bl	8001730 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 80017fe:	202c      	movs	r0, #44	; 0x2c
 8001800:	f7ff ff86 	bl	8001710 <LCD_WR_REG>
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	bd90      	pop	{r4, r7, pc}

0800180c <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001816:	4b15      	ldr	r3, [pc, #84]	; (800186c <lcd_Clear+0x60>)
 8001818:	881b      	ldrh	r3, [r3, #0]
 800181a:	3b01      	subs	r3, #1
 800181c:	b29a      	uxth	r2, r3
 800181e:	4b13      	ldr	r3, [pc, #76]	; (800186c <lcd_Clear+0x60>)
 8001820:	885b      	ldrh	r3, [r3, #2]
 8001822:	3b01      	subs	r3, #1
 8001824:	b29b      	uxth	r3, r3
 8001826:	2100      	movs	r1, #0
 8001828:	2000      	movs	r0, #0
 800182a:	f7ff ffa3 	bl	8001774 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 800182e:	2300      	movs	r3, #0
 8001830:	81fb      	strh	r3, [r7, #14]
 8001832:	e011      	b.n	8001858 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001834:	2300      	movs	r3, #0
 8001836:	81bb      	strh	r3, [r7, #12]
 8001838:	e006      	b.n	8001848 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 800183a:	88fb      	ldrh	r3, [r7, #6]
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff ff77 	bl	8001730 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001842:	89bb      	ldrh	r3, [r7, #12]
 8001844:	3301      	adds	r3, #1
 8001846:	81bb      	strh	r3, [r7, #12]
 8001848:	4b08      	ldr	r3, [pc, #32]	; (800186c <lcd_Clear+0x60>)
 800184a:	885b      	ldrh	r3, [r3, #2]
 800184c:	89ba      	ldrh	r2, [r7, #12]
 800184e:	429a      	cmp	r2, r3
 8001850:	d3f3      	bcc.n	800183a <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001852:	89fb      	ldrh	r3, [r7, #14]
 8001854:	3301      	adds	r3, #1
 8001856:	81fb      	strh	r3, [r7, #14]
 8001858:	4b04      	ldr	r3, [pc, #16]	; (800186c <lcd_Clear+0x60>)
 800185a:	881b      	ldrh	r3, [r3, #0]
 800185c:	89fa      	ldrh	r2, [r7, #14]
 800185e:	429a      	cmp	r2, r3
 8001860:	d3e8      	bcc.n	8001834 <lcd_Clear+0x28>
		}
	}
}
 8001862:	bf00      	nop
 8001864:	bf00      	nop
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000248 	.word	0x20000248

08001870 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	4604      	mov	r4, r0
 8001878:	4608      	mov	r0, r1
 800187a:	4611      	mov	r1, r2
 800187c:	461a      	mov	r2, r3
 800187e:	4623      	mov	r3, r4
 8001880:	80fb      	strh	r3, [r7, #6]
 8001882:	4603      	mov	r3, r0
 8001884:	80bb      	strh	r3, [r7, #4]
 8001886:	460b      	mov	r3, r1
 8001888:	807b      	strh	r3, [r7, #2]
 800188a:	4613      	mov	r3, r2
 800188c:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 800188e:	887b      	ldrh	r3, [r7, #2]
 8001890:	3b01      	subs	r3, #1
 8001892:	b29a      	uxth	r2, r3
 8001894:	883b      	ldrh	r3, [r7, #0]
 8001896:	3b01      	subs	r3, #1
 8001898:	b29b      	uxth	r3, r3
 800189a:	88b9      	ldrh	r1, [r7, #4]
 800189c:	88f8      	ldrh	r0, [r7, #6]
 800189e:	f7ff ff69 	bl	8001774 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80018a2:	88bb      	ldrh	r3, [r7, #4]
 80018a4:	81fb      	strh	r3, [r7, #14]
 80018a6:	e010      	b.n	80018ca <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80018a8:	88fb      	ldrh	r3, [r7, #6]
 80018aa:	81bb      	strh	r3, [r7, #12]
 80018ac:	e006      	b.n	80018bc <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80018ae:	8c3b      	ldrh	r3, [r7, #32]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff3d 	bl	8001730 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80018b6:	89bb      	ldrh	r3, [r7, #12]
 80018b8:	3301      	adds	r3, #1
 80018ba:	81bb      	strh	r3, [r7, #12]
 80018bc:	89ba      	ldrh	r2, [r7, #12]
 80018be:	887b      	ldrh	r3, [r7, #2]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d3f4      	bcc.n	80018ae <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 80018c4:	89fb      	ldrh	r3, [r7, #14]
 80018c6:	3301      	adds	r3, #1
 80018c8:	81fb      	strh	r3, [r7, #14]
 80018ca:	89fa      	ldrh	r2, [r7, #14]
 80018cc:	883b      	ldrh	r3, [r7, #0]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d3ea      	bcc.n	80018a8 <lcd_Fill+0x38>
		}
	}
}
 80018d2:	bf00      	nop
 80018d4:	bf00      	nop
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd90      	pop	{r4, r7, pc}

080018dc <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	80fb      	strh	r3, [r7, #6]
 80018e6:	460b      	mov	r3, r1
 80018e8:	80bb      	strh	r3, [r7, #4]
 80018ea:	4613      	mov	r3, r2
 80018ec:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 80018ee:	88bb      	ldrh	r3, [r7, #4]
 80018f0:	88fa      	ldrh	r2, [r7, #6]
 80018f2:	88b9      	ldrh	r1, [r7, #4]
 80018f4:	88f8      	ldrh	r0, [r7, #6]
 80018f6:	f7ff ff3d 	bl	8001774 <lcd_AddressSet>
	LCD_WR_DATA(color);
 80018fa:	887b      	ldrh	r3, [r7, #2]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff17 	bl	8001730 <LCD_WR_DATA>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 800190a:	b590      	push	{r4, r7, lr}
 800190c:	b08d      	sub	sp, #52	; 0x34
 800190e:	af00      	add	r7, sp, #0
 8001910:	4604      	mov	r4, r0
 8001912:	4608      	mov	r0, r1
 8001914:	4611      	mov	r1, r2
 8001916:	461a      	mov	r2, r3
 8001918:	4623      	mov	r3, r4
 800191a:	80fb      	strh	r3, [r7, #6]
 800191c:	4603      	mov	r3, r0
 800191e:	80bb      	strh	r3, [r7, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	807b      	strh	r3, [r7, #2]
 8001924:	4613      	mov	r3, r2
 8001926:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001928:	2300      	movs	r3, #0
 800192a:	62bb      	str	r3, [r7, #40]	; 0x28
 800192c:	2300      	movs	r3, #0
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001930:	887a      	ldrh	r2, [r7, #2]
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001938:	883a      	ldrh	r2, [r7, #0]
 800193a:	88bb      	ldrh	r3, [r7, #4]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001944:	88bb      	ldrh	r3, [r7, #4]
 8001946:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 8001948:	6a3b      	ldr	r3, [r7, #32]
 800194a:	2b00      	cmp	r3, #0
 800194c:	dd02      	ble.n	8001954 <lcd_DrawLine+0x4a>
 800194e:	2301      	movs	r3, #1
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	e00b      	b.n	800196c <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8001954:	6a3b      	ldr	r3, [r7, #32]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d102      	bne.n	8001960 <lcd_DrawLine+0x56>
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
 800195e:	e005      	b.n	800196c <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001960:	f04f 33ff 	mov.w	r3, #4294967295
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	6a3b      	ldr	r3, [r7, #32]
 8001968:	425b      	negs	r3, r3
 800196a:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	2b00      	cmp	r3, #0
 8001970:	dd02      	ble.n	8001978 <lcd_DrawLine+0x6e>
 8001972:	2301      	movs	r3, #1
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	e00b      	b.n	8001990 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d102      	bne.n	8001984 <lcd_DrawLine+0x7a>
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
 8001982:	e005      	b.n	8001990 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 8001984:	f04f 33ff 	mov.w	r3, #4294967295
 8001988:	613b      	str	r3, [r7, #16]
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	425b      	negs	r3, r3
 800198e:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8001990:	6a3a      	ldr	r2, [r7, #32]
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	429a      	cmp	r2, r3
 8001996:	dd02      	ble.n	800199e <lcd_DrawLine+0x94>
 8001998:	6a3b      	ldr	r3, [r7, #32]
 800199a:	61bb      	str	r3, [r7, #24]
 800199c:	e001      	b.n	80019a2 <lcd_DrawLine+0x98>
	else distance=delta_y;
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 80019a2:	2300      	movs	r3, #0
 80019a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80019a6:	e02b      	b.n	8001a00 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	b291      	uxth	r1, r2
 80019b0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff ff91 	bl	80018dc <lcd_DrawPoint>
		xerr+=delta_x;
 80019ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019bc:	6a3b      	ldr	r3, [r7, #32]
 80019be:	4413      	add	r3, r2
 80019c0:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 80019c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	4413      	add	r3, r2
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 80019ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	dd07      	ble.n	80019e2 <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 80019d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	4413      	add	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 80019e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	dd07      	ble.n	80019fa <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 80019ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	4413      	add	r3, r2
 80019f8:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 80019fa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80019fc:	3301      	adds	r3, #1
 80019fe:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001a00:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	dacf      	bge.n	80019a8 <lcd_DrawLine+0x9e>
		}
	}
}
 8001a08:	bf00      	nop
 8001a0a:	bf00      	nop
 8001a0c:	3734      	adds	r7, #52	; 0x34
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd90      	pop	{r4, r7, pc}
	...

08001a14 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001a14:	b590      	push	{r4, r7, lr}
 8001a16:	b087      	sub	sp, #28
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4604      	mov	r4, r0
 8001a1c:	4608      	mov	r0, r1
 8001a1e:	4611      	mov	r1, r2
 8001a20:	461a      	mov	r2, r3
 8001a22:	4623      	mov	r3, r4
 8001a24:	80fb      	strh	r3, [r7, #6]
 8001a26:	4603      	mov	r3, r0
 8001a28:	80bb      	strh	r3, [r7, #4]
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	70fb      	strb	r3, [r7, #3]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001a36:	88fb      	ldrh	r3, [r7, #6]
 8001a38:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001a3a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a3e:	085b      	lsrs	r3, r3, #1
 8001a40:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	08db      	lsrs	r3, r3, #3
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	461a      	mov	r2, r3
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	bf14      	ite	ne
 8001a56:	2301      	movne	r3, #1
 8001a58:	2300      	moveq	r3, #0
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	4413      	add	r3, r2
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	fb12 f303 	smulbb	r3, r2, r3
 8001a6a:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001a6c:	78fb      	ldrb	r3, [r7, #3]
 8001a6e:	3b20      	subs	r3, #32
 8001a70:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	88fb      	ldrh	r3, [r7, #6]
 8001a78:	4413      	add	r3, r2
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	b29c      	uxth	r4, r3
 8001a80:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a84:	b29a      	uxth	r2, r3
 8001a86:	88bb      	ldrh	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	88b9      	ldrh	r1, [r7, #4]
 8001a92:	88f8      	ldrh	r0, [r7, #6]
 8001a94:	4622      	mov	r2, r4
 8001a96:	f7ff fe6d 	bl	8001774 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	827b      	strh	r3, [r7, #18]
 8001a9e:	e07a      	b.n	8001b96 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001aa0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001aa4:	2b0c      	cmp	r3, #12
 8001aa6:	d028      	beq.n	8001afa <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001aa8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001aac:	2b10      	cmp	r3, #16
 8001aae:	d108      	bne.n	8001ac2 <lcd_ShowChar+0xae>
 8001ab0:	78fa      	ldrb	r2, [r7, #3]
 8001ab2:	8a7b      	ldrh	r3, [r7, #18]
 8001ab4:	493c      	ldr	r1, [pc, #240]	; (8001ba8 <lcd_ShowChar+0x194>)
 8001ab6:	0112      	lsls	r2, r2, #4
 8001ab8:	440a      	add	r2, r1
 8001aba:	4413      	add	r3, r2
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	75fb      	strb	r3, [r7, #23]
 8001ac0:	e01b      	b.n	8001afa <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001ac2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ac6:	2b18      	cmp	r3, #24
 8001ac8:	d10b      	bne.n	8001ae2 <lcd_ShowChar+0xce>
 8001aca:	78fa      	ldrb	r2, [r7, #3]
 8001acc:	8a79      	ldrh	r1, [r7, #18]
 8001ace:	4837      	ldr	r0, [pc, #220]	; (8001bac <lcd_ShowChar+0x198>)
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	4413      	add	r3, r2
 8001ad6:	011b      	lsls	r3, r3, #4
 8001ad8:	4403      	add	r3, r0
 8001ada:	440b      	add	r3, r1
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	75fb      	strb	r3, [r7, #23]
 8001ae0:	e00b      	b.n	8001afa <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001ae2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ae6:	2b20      	cmp	r3, #32
 8001ae8:	d15a      	bne.n	8001ba0 <lcd_ShowChar+0x18c>
 8001aea:	78fa      	ldrb	r2, [r7, #3]
 8001aec:	8a7b      	ldrh	r3, [r7, #18]
 8001aee:	4930      	ldr	r1, [pc, #192]	; (8001bb0 <lcd_ShowChar+0x19c>)
 8001af0:	0192      	lsls	r2, r2, #6
 8001af2:	440a      	add	r2, r1
 8001af4:	4413      	add	r3, r2
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001afa:	2300      	movs	r3, #0
 8001afc:	75bb      	strb	r3, [r7, #22]
 8001afe:	e044      	b.n	8001b8a <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001b00:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d120      	bne.n	8001b4a <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001b08:	7dfa      	ldrb	r2, [r7, #23]
 8001b0a:	7dbb      	ldrb	r3, [r7, #22]
 8001b0c:	fa42 f303 	asr.w	r3, r2, r3
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d004      	beq.n	8001b22 <lcd_ShowChar+0x10e>
 8001b18:	883b      	ldrh	r3, [r7, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff fe08 	bl	8001730 <LCD_WR_DATA>
 8001b20:	e003      	b.n	8001b2a <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001b22:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fe03 	bl	8001730 <LCD_WR_DATA>
				m++;
 8001b2a:	7d7b      	ldrb	r3, [r7, #21]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001b30:	7d7b      	ldrb	r3, [r7, #21]
 8001b32:	7bfa      	ldrb	r2, [r7, #15]
 8001b34:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b38:	fb02 f201 	mul.w	r2, r2, r1
 8001b3c:	1a9b      	subs	r3, r3, r2
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d11f      	bne.n	8001b84 <lcd_ShowChar+0x170>
				{
					m=0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	757b      	strb	r3, [r7, #21]
					break;
 8001b48:	e022      	b.n	8001b90 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001b4a:	7dfa      	ldrb	r2, [r7, #23]
 8001b4c:	7dbb      	ldrb	r3, [r7, #22]
 8001b4e:	fa42 f303 	asr.w	r3, r2, r3
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d005      	beq.n	8001b66 <lcd_ShowChar+0x152>
 8001b5a:	883a      	ldrh	r2, [r7, #0]
 8001b5c:	88b9      	ldrh	r1, [r7, #4]
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff febb 	bl	80018dc <lcd_DrawPoint>
				x++;
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001b6c:	88fa      	ldrh	r2, [r7, #6]
 8001b6e:	8a3b      	ldrh	r3, [r7, #16]
 8001b70:	1ad2      	subs	r2, r2, r3
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d105      	bne.n	8001b84 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001b78:	8a3b      	ldrh	r3, [r7, #16]
 8001b7a:	80fb      	strh	r3, [r7, #6]
					y++;
 8001b7c:	88bb      	ldrh	r3, [r7, #4]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	80bb      	strh	r3, [r7, #4]
					break;
 8001b82:	e005      	b.n	8001b90 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001b84:	7dbb      	ldrb	r3, [r7, #22]
 8001b86:	3301      	adds	r3, #1
 8001b88:	75bb      	strb	r3, [r7, #22]
 8001b8a:	7dbb      	ldrb	r3, [r7, #22]
 8001b8c:	2b07      	cmp	r3, #7
 8001b8e:	d9b7      	bls.n	8001b00 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001b90:	8a7b      	ldrh	r3, [r7, #18]
 8001b92:	3301      	adds	r3, #1
 8001b94:	827b      	strh	r3, [r7, #18]
 8001b96:	8a7a      	ldrh	r2, [r7, #18]
 8001b98:	89bb      	ldrh	r3, [r7, #12]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d380      	bcc.n	8001aa0 <lcd_ShowChar+0x8c>
 8001b9e:	e000      	b.n	8001ba2 <lcd_ShowChar+0x18e>
		else return;
 8001ba0:	bf00      	nop
				}
			}
		}
	}
}
 8001ba2:	371c      	adds	r7, #28
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd90      	pop	{r4, r7, pc}
 8001ba8:	08009318 	.word	0x08009318
 8001bac:	08009908 	.word	0x08009908
 8001bb0:	0800aad8 	.word	0x0800aad8

08001bb4 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	091b      	lsrs	r3, r3, #4
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d007      	beq.n	8001bde <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001bce:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <lcd_SetDir+0x44>)
 8001bd0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001bd4:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001bd6:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <lcd_SetDir+0x44>)
 8001bd8:	22f0      	movs	r2, #240	; 0xf0
 8001bda:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001bdc:	e006      	b.n	8001bec <lcd_SetDir+0x38>
		lcddev.width=240;
 8001bde:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <lcd_SetDir+0x44>)
 8001be0:	22f0      	movs	r2, #240	; 0xf0
 8001be2:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001be4:	4b04      	ldr	r3, [pc, #16]	; (8001bf8 <lcd_SetDir+0x44>)
 8001be6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001bea:	805a      	strh	r2, [r3, #2]
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	20000248 	.word	0x20000248

08001bfc <lcd_init>:


void lcd_init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001c00:	2200      	movs	r2, #0
 8001c02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c06:	48aa      	ldr	r0, [pc, #680]	; (8001eb0 <lcd_init+0x2b4>)
 8001c08:	f003 fa2e 	bl	8005068 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c10:	f002 f9f4 	bl	8003ffc <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001c14:	2201      	movs	r2, #1
 8001c16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c1a:	48a5      	ldr	r0, [pc, #660]	; (8001eb0 <lcd_init+0x2b4>)
 8001c1c:	f003 fa24 	bl	8005068 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c20:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c24:	f002 f9ea 	bl	8003ffc <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001c28:	2000      	movs	r0, #0
 8001c2a:	f7ff ffc3 	bl	8001bb4 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001c2e:	20d3      	movs	r0, #211	; 0xd3
 8001c30:	f7ff fd6e 	bl	8001710 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001c34:	f7ff fd8c 	bl	8001750 <LCD_RD_DATA>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	4b9d      	ldr	r3, [pc, #628]	; (8001eb4 <lcd_init+0x2b8>)
 8001c3e:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001c40:	f7ff fd86 	bl	8001750 <LCD_RD_DATA>
 8001c44:	4603      	mov	r3, r0
 8001c46:	461a      	mov	r2, r3
 8001c48:	4b9a      	ldr	r3, [pc, #616]	; (8001eb4 <lcd_init+0x2b8>)
 8001c4a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001c4c:	f7ff fd80 	bl	8001750 <LCD_RD_DATA>
 8001c50:	4603      	mov	r3, r0
 8001c52:	461a      	mov	r2, r3
 8001c54:	4b97      	ldr	r3, [pc, #604]	; (8001eb4 <lcd_init+0x2b8>)
 8001c56:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001c58:	4b96      	ldr	r3, [pc, #600]	; (8001eb4 <lcd_init+0x2b8>)
 8001c5a:	889b      	ldrh	r3, [r3, #4]
 8001c5c:	021b      	lsls	r3, r3, #8
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	4b94      	ldr	r3, [pc, #592]	; (8001eb4 <lcd_init+0x2b8>)
 8001c62:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001c64:	f7ff fd74 	bl	8001750 <LCD_RD_DATA>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	4b91      	ldr	r3, [pc, #580]	; (8001eb4 <lcd_init+0x2b8>)
 8001c6e:	889b      	ldrh	r3, [r3, #4]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	4b8f      	ldr	r3, [pc, #572]	; (8001eb4 <lcd_init+0x2b8>)
 8001c76:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001c78:	20cf      	movs	r0, #207	; 0xcf
 8001c7a:	f7ff fd49 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f7ff fd56 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001c84:	20c1      	movs	r0, #193	; 0xc1
 8001c86:	f7ff fd53 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001c8a:	2030      	movs	r0, #48	; 0x30
 8001c8c:	f7ff fd50 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001c90:	20ed      	movs	r0, #237	; 0xed
 8001c92:	f7ff fd3d 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001c96:	2064      	movs	r0, #100	; 0x64
 8001c98:	f7ff fd4a 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001c9c:	2003      	movs	r0, #3
 8001c9e:	f7ff fd47 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001ca2:	2012      	movs	r0, #18
 8001ca4:	f7ff fd44 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001ca8:	2081      	movs	r0, #129	; 0x81
 8001caa:	f7ff fd41 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001cae:	20e8      	movs	r0, #232	; 0xe8
 8001cb0:	f7ff fd2e 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001cb4:	2085      	movs	r0, #133	; 0x85
 8001cb6:	f7ff fd3b 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001cba:	2010      	movs	r0, #16
 8001cbc:	f7ff fd38 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001cc0:	207a      	movs	r0, #122	; 0x7a
 8001cc2:	f7ff fd35 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001cc6:	20cb      	movs	r0, #203	; 0xcb
 8001cc8:	f7ff fd22 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001ccc:	2039      	movs	r0, #57	; 0x39
 8001cce:	f7ff fd2f 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001cd2:	202c      	movs	r0, #44	; 0x2c
 8001cd4:	f7ff fd2c 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f7ff fd29 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001cde:	2034      	movs	r0, #52	; 0x34
 8001ce0:	f7ff fd26 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001ce4:	2002      	movs	r0, #2
 8001ce6:	f7ff fd23 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001cea:	20f7      	movs	r0, #247	; 0xf7
 8001cec:	f7ff fd10 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001cf0:	2020      	movs	r0, #32
 8001cf2:	f7ff fd1d 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001cf6:	20ea      	movs	r0, #234	; 0xea
 8001cf8:	f7ff fd0a 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	f7ff fd17 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d02:	2000      	movs	r0, #0
 8001d04:	f7ff fd14 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001d08:	20c0      	movs	r0, #192	; 0xc0
 8001d0a:	f7ff fd01 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001d0e:	201b      	movs	r0, #27
 8001d10:	f7ff fd0e 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001d14:	20c1      	movs	r0, #193	; 0xc1
 8001d16:	f7ff fcfb 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	f7ff fd08 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001d20:	20c5      	movs	r0, #197	; 0xc5
 8001d22:	f7ff fcf5 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001d26:	2030      	movs	r0, #48	; 0x30
 8001d28:	f7ff fd02 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001d2c:	2030      	movs	r0, #48	; 0x30
 8001d2e:	f7ff fcff 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001d32:	20c7      	movs	r0, #199	; 0xc7
 8001d34:	f7ff fcec 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001d38:	20b7      	movs	r0, #183	; 0xb7
 8001d3a:	f7ff fcf9 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001d3e:	2036      	movs	r0, #54	; 0x36
 8001d40:	f7ff fce6 	bl	8001710 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001d44:	2008      	movs	r0, #8
 8001d46:	f7ff fcf3 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001d4a:	203a      	movs	r0, #58	; 0x3a
 8001d4c:	f7ff fce0 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001d50:	2055      	movs	r0, #85	; 0x55
 8001d52:	f7ff fced 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001d56:	20b1      	movs	r0, #177	; 0xb1
 8001d58:	f7ff fcda 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	f7ff fce7 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001d62:	201a      	movs	r0, #26
 8001d64:	f7ff fce4 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001d68:	20b6      	movs	r0, #182	; 0xb6
 8001d6a:	f7ff fcd1 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001d6e:	200a      	movs	r0, #10
 8001d70:	f7ff fcde 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001d74:	20a2      	movs	r0, #162	; 0xa2
 8001d76:	f7ff fcdb 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001d7a:	20f2      	movs	r0, #242	; 0xf2
 8001d7c:	f7ff fcc8 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d80:	2000      	movs	r0, #0
 8001d82:	f7ff fcd5 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001d86:	2026      	movs	r0, #38	; 0x26
 8001d88:	f7ff fcc2 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	f7ff fccf 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001d92:	20e0      	movs	r0, #224	; 0xe0
 8001d94:	f7ff fcbc 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001d98:	200f      	movs	r0, #15
 8001d9a:	f7ff fcc9 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001d9e:	202a      	movs	r0, #42	; 0x2a
 8001da0:	f7ff fcc6 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001da4:	2028      	movs	r0, #40	; 0x28
 8001da6:	f7ff fcc3 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001daa:	2008      	movs	r0, #8
 8001dac:	f7ff fcc0 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001db0:	200e      	movs	r0, #14
 8001db2:	f7ff fcbd 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001db6:	2008      	movs	r0, #8
 8001db8:	f7ff fcba 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001dbc:	2054      	movs	r0, #84	; 0x54
 8001dbe:	f7ff fcb7 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001dc2:	20a9      	movs	r0, #169	; 0xa9
 8001dc4:	f7ff fcb4 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001dc8:	2043      	movs	r0, #67	; 0x43
 8001dca:	f7ff fcb1 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001dce:	200a      	movs	r0, #10
 8001dd0:	f7ff fcae 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001dd4:	200f      	movs	r0, #15
 8001dd6:	f7ff fcab 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dda:	2000      	movs	r0, #0
 8001ddc:	f7ff fca8 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001de0:	2000      	movs	r0, #0
 8001de2:	f7ff fca5 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001de6:	2000      	movs	r0, #0
 8001de8:	f7ff fca2 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dec:	2000      	movs	r0, #0
 8001dee:	f7ff fc9f 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001df2:	20e1      	movs	r0, #225	; 0xe1
 8001df4:	f7ff fc8c 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001df8:	2000      	movs	r0, #0
 8001dfa:	f7ff fc99 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001dfe:	2015      	movs	r0, #21
 8001e00:	f7ff fc96 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001e04:	2017      	movs	r0, #23
 8001e06:	f7ff fc93 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001e0a:	2007      	movs	r0, #7
 8001e0c:	f7ff fc90 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001e10:	2011      	movs	r0, #17
 8001e12:	f7ff fc8d 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001e16:	2006      	movs	r0, #6
 8001e18:	f7ff fc8a 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001e1c:	202b      	movs	r0, #43	; 0x2b
 8001e1e:	f7ff fc87 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001e22:	2056      	movs	r0, #86	; 0x56
 8001e24:	f7ff fc84 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001e28:	203c      	movs	r0, #60	; 0x3c
 8001e2a:	f7ff fc81 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001e2e:	2005      	movs	r0, #5
 8001e30:	f7ff fc7e 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e34:	2010      	movs	r0, #16
 8001e36:	f7ff fc7b 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e3a:	200f      	movs	r0, #15
 8001e3c:	f7ff fc78 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e40:	203f      	movs	r0, #63	; 0x3f
 8001e42:	f7ff fc75 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e46:	203f      	movs	r0, #63	; 0x3f
 8001e48:	f7ff fc72 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e4c:	200f      	movs	r0, #15
 8001e4e:	f7ff fc6f 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001e52:	202b      	movs	r0, #43	; 0x2b
 8001e54:	f7ff fc5c 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e58:	2000      	movs	r0, #0
 8001e5a:	f7ff fc69 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e5e:	2000      	movs	r0, #0
 8001e60:	f7ff fc66 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001e64:	2001      	movs	r0, #1
 8001e66:	f7ff fc63 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001e6a:	203f      	movs	r0, #63	; 0x3f
 8001e6c:	f7ff fc60 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001e70:	202a      	movs	r0, #42	; 0x2a
 8001e72:	f7ff fc4d 	bl	8001710 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e76:	2000      	movs	r0, #0
 8001e78:	f7ff fc5a 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	f7ff fc57 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7ff fc54 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001e88:	20ef      	movs	r0, #239	; 0xef
 8001e8a:	f7ff fc51 	bl	8001730 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001e8e:	2011      	movs	r0, #17
 8001e90:	f7ff fc3e 	bl	8001710 <LCD_WR_REG>
	HAL_Delay(120);
 8001e94:	2078      	movs	r0, #120	; 0x78
 8001e96:	f002 f8b1 	bl	8003ffc <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001e9a:	2029      	movs	r0, #41	; 0x29
 8001e9c:	f7ff fc38 	bl	8001710 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ea6:	4804      	ldr	r0, [pc, #16]	; (8001eb8 <lcd_init+0x2bc>)
 8001ea8:	f003 f8de 	bl	8005068 <HAL_GPIO_WritePin>
}
 8001eac:	bf00      	nop
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40020800 	.word	0x40020800
 8001eb4:	20000248 	.word	0x20000248
 8001eb8:	40020000 	.word	0x40020000

08001ebc <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	b29a      	uxth	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	4413      	add	r3, r2
 8001ed4:	b298      	uxth	r0, r3
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	4413      	add	r3, r2
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	8b3a      	ldrh	r2, [r7, #24]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f7ff fcf9 	bl	80018dc <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	b298      	uxth	r0, r3
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	4413      	add	r3, r2
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	8b3a      	ldrh	r2, [r7, #24]
 8001f04:	4619      	mov	r1, r3
 8001f06:	f7ff fce9 	bl	80018dc <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	4413      	add	r3, r2
 8001f14:	b298      	uxth	r0, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	8b3a      	ldrh	r2, [r7, #24]
 8001f24:	4619      	mov	r1, r3
 8001f26:	f7ff fcd9 	bl	80018dc <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	b298      	uxth	r0, r3
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	8b3a      	ldrh	r2, [r7, #24]
 8001f44:	4619      	mov	r1, r3
 8001f46:	f7ff fcc9 	bl	80018dc <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	4413      	add	r3, r2
 8001f54:	b298      	uxth	r0, r3
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	4413      	add	r3, r2
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	8b3a      	ldrh	r2, [r7, #24]
 8001f64:	4619      	mov	r1, r3
 8001f66:	f7ff fcb9 	bl	80018dc <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	b298      	uxth	r0, r3
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	4413      	add	r3, r2
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	8b3a      	ldrh	r2, [r7, #24]
 8001f84:	4619      	mov	r1, r3
 8001f86:	f7ff fca9 	bl	80018dc <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	4413      	add	r3, r2
 8001f94:	b298      	uxth	r0, r3
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	8b3a      	ldrh	r2, [r7, #24]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f7ff fc99 	bl	80018dc <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	b29a      	uxth	r2, r3
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	b298      	uxth	r0, r3
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	8b3a      	ldrh	r2, [r7, #24]
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	f7ff fc89 	bl	80018dc <lcd_DrawPoint>
}
 8001fca:	bf00      	nop
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b08a      	sub	sp, #40	; 0x28
 8001fd6:	af02      	add	r7, sp, #8
 8001fd8:	60f8      	str	r0, [r7, #12]
 8001fda:	60b9      	str	r1, [r7, #8]
 8001fdc:	603b      	str	r3, [r7, #0]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	61fb      	str	r3, [r7, #28]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	f1c3 0303 	rsb	r3, r3, #3
 8001ff2:	613b      	str	r3, [r7, #16]


	if (fill)
 8001ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d04f      	beq.n	800209a <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 8001ffa:	e029      	b.n	8002050 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	e00a      	b.n	8002018 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8002002:	88fb      	ldrh	r3, [r7, #6]
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	69fa      	ldr	r2, [r7, #28]
 800200a:	68b9      	ldr	r1, [r7, #8]
 800200c:	68f8      	ldr	r0, [r7, #12]
 800200e:	f7ff ff55 	bl	8001ebc <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	3301      	adds	r3, #1
 8002016:	617b      	str	r3, [r7, #20]
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	429a      	cmp	r2, r3
 800201e:	ddf0      	ble.n	8002002 <lcd_DrawCircle+0x30>

			if (d < 0) {
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	2b00      	cmp	r3, #0
 8002024:	da06      	bge.n	8002034 <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	009a      	lsls	r2, r3, #2
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	4413      	add	r3, r2
 800202e:	3306      	adds	r3, #6
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	e00a      	b.n	800204a <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002034:	69fa      	ldr	r2, [r7, #28]
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	009a      	lsls	r2, r3, #2
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	4413      	add	r3, r2
 8002040:	330a      	adds	r3, #10
 8002042:	613b      	str	r3, [r7, #16]
				y--;
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	3b01      	subs	r3, #1
 8002048:	61bb      	str	r3, [r7, #24]
			}
			x++;
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3301      	adds	r3, #1
 800204e:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002050:	69fa      	ldr	r2, [r7, #28]
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	429a      	cmp	r2, r3
 8002056:	ddd1      	ble.n	8001ffc <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002058:	e023      	b.n	80020a2 <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 800205a:	88fb      	ldrh	r3, [r7, #6]
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	68b9      	ldr	r1, [r7, #8]
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f7ff ff29 	bl	8001ebc <_draw_circle_8>
			if (d < 0) {
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	2b00      	cmp	r3, #0
 800206e:	da06      	bge.n	800207e <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	009a      	lsls	r2, r3, #2
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	4413      	add	r3, r2
 8002078:	3306      	adds	r3, #6
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	e00a      	b.n	8002094 <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 800207e:	69fa      	ldr	r2, [r7, #28]
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	009a      	lsls	r2, r3, #2
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	4413      	add	r3, r2
 800208a:	330a      	adds	r3, #10
 800208c:	613b      	str	r3, [r7, #16]
				y--;
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	3b01      	subs	r3, #1
 8002092:	61bb      	str	r3, [r7, #24]
			x++;
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	3301      	adds	r3, #1
 8002098:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 800209a:	69fa      	ldr	r2, [r7, #28]
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	429a      	cmp	r2, r3
 80020a0:	dddb      	ble.n	800205a <lcd_DrawCircle+0x88>
}
 80020a2:	bf00      	nop
 80020a4:	3720      	adds	r7, #32
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
	...

080020ac <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80020ac:	b590      	push	{r4, r7, lr}
 80020ae:	b08b      	sub	sp, #44	; 0x2c
 80020b0:	af04      	add	r7, sp, #16
 80020b2:	60ba      	str	r2, [r7, #8]
 80020b4:	461a      	mov	r2, r3
 80020b6:	4603      	mov	r3, r0
 80020b8:	81fb      	strh	r3, [r7, #14]
 80020ba:	460b      	mov	r3, r1
 80020bc:	81bb      	strh	r3, [r7, #12]
 80020be:	4613      	mov	r3, r2
 80020c0:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80020c2:	89fb      	ldrh	r3, [r7, #14]
 80020c4:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80020ca:	e048      	b.n	800215e <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80020cc:	7dfb      	ldrb	r3, [r7, #23]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d145      	bne.n	800215e <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80020d2:	89fa      	ldrh	r2, [r7, #14]
 80020d4:	4b26      	ldr	r3, [pc, #152]	; (8002170 <lcd_ShowStr+0xc4>)
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	4619      	mov	r1, r3
 80020da:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020de:	085b      	lsrs	r3, r3, #1
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	1acb      	subs	r3, r1, r3
 80020e4:	429a      	cmp	r2, r3
 80020e6:	dc3f      	bgt.n	8002168 <lcd_ShowStr+0xbc>
 80020e8:	89ba      	ldrh	r2, [r7, #12]
 80020ea:	4b21      	ldr	r3, [pc, #132]	; (8002170 <lcd_ShowStr+0xc4>)
 80020ec:	885b      	ldrh	r3, [r3, #2]
 80020ee:	4619      	mov	r1, r3
 80020f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020f4:	1acb      	subs	r3, r1, r3
 80020f6:	429a      	cmp	r2, r3
 80020f8:	dc36      	bgt.n	8002168 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b80      	cmp	r3, #128	; 0x80
 8002100:	d902      	bls.n	8002108 <lcd_ShowStr+0x5c>
 8002102:	2301      	movs	r3, #1
 8002104:	75fb      	strb	r3, [r7, #23]
 8002106:	e02a      	b.n	800215e <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b0d      	cmp	r3, #13
 800210e:	d10b      	bne.n	8002128 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002110:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002114:	b29a      	uxth	r2, r3
 8002116:	89bb      	ldrh	r3, [r7, #12]
 8002118:	4413      	add	r3, r2
 800211a:	81bb      	strh	r3, [r7, #12]
					x=x0;
 800211c:	8abb      	ldrh	r3, [r7, #20]
 800211e:	81fb      	strh	r3, [r7, #14]
					str++;
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	3301      	adds	r3, #1
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	e017      	b.n	8002158 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	781a      	ldrb	r2, [r3, #0]
 800212c:	88fc      	ldrh	r4, [r7, #6]
 800212e:	89b9      	ldrh	r1, [r7, #12]
 8002130:	89f8      	ldrh	r0, [r7, #14]
 8002132:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002136:	9302      	str	r3, [sp, #8]
 8002138:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800213c:	9301      	str	r3, [sp, #4]
 800213e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002140:	9300      	str	r3, [sp, #0]
 8002142:	4623      	mov	r3, r4
 8002144:	f7ff fc66 	bl	8001a14 <lcd_ShowChar>
					x+=sizey/2;
 8002148:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800214c:	085b      	lsrs	r3, r3, #1
 800214e:	b2db      	uxtb	r3, r3
 8002150:	b29a      	uxth	r2, r3
 8002152:	89fb      	ldrh	r3, [r7, #14]
 8002154:	4413      	add	r3, r2
 8002156:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	3301      	adds	r3, #1
 800215c:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d1b2      	bne.n	80020cc <lcd_ShowStr+0x20>
 8002166:	e000      	b.n	800216a <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002168:	bf00      	nop
			}
		}
	}
}
 800216a:	371c      	adds	r7, #28
 800216c:	46bd      	mov	sp, r7
 800216e:	bd90      	pop	{r4, r7, pc}
 8002170:	20000248 	.word	0x20000248

08002174 <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002178:	4b3f      	ldr	r3, [pc, #252]	; (8002278 <led7_Scan+0x104>)
 800217a:	881b      	ldrh	r3, [r3, #0]
 800217c:	b2db      	uxtb	r3, r3
 800217e:	b29a      	uxth	r2, r3
 8002180:	4b3d      	ldr	r3, [pc, #244]	; (8002278 <led7_Scan+0x104>)
 8002182:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8002184:	4b3d      	ldr	r3, [pc, #244]	; (800227c <led7_Scan+0x108>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a3d      	ldr	r2, [pc, #244]	; (8002280 <led7_Scan+0x10c>)
 800218a:	5cd3      	ldrb	r3, [r2, r3]
 800218c:	021b      	lsls	r3, r3, #8
 800218e:	b21a      	sxth	r2, r3
 8002190:	4b39      	ldr	r3, [pc, #228]	; (8002278 <led7_Scan+0x104>)
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	b21b      	sxth	r3, r3
 8002196:	4313      	orrs	r3, r2
 8002198:	b21b      	sxth	r3, r3
 800219a:	b29a      	uxth	r2, r3
 800219c:	4b36      	ldr	r3, [pc, #216]	; (8002278 <led7_Scan+0x104>)
 800219e:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80021a0:	4b36      	ldr	r3, [pc, #216]	; (800227c <led7_Scan+0x108>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d847      	bhi.n	8002238 <led7_Scan+0xc4>
 80021a8:	a201      	add	r2, pc, #4	; (adr r2, 80021b0 <led7_Scan+0x3c>)
 80021aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ae:	bf00      	nop
 80021b0:	080021c1 	.word	0x080021c1
 80021b4:	080021df 	.word	0x080021df
 80021b8:	080021fd 	.word	0x080021fd
 80021bc:	0800221b 	.word	0x0800221b
	case 0:
		spi_buffer |= 0x00b0;
 80021c0:	4b2d      	ldr	r3, [pc, #180]	; (8002278 <led7_Scan+0x104>)
 80021c2:	881b      	ldrh	r3, [r3, #0]
 80021c4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	4b2b      	ldr	r3, [pc, #172]	; (8002278 <led7_Scan+0x104>)
 80021cc:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 80021ce:	4b2a      	ldr	r3, [pc, #168]	; (8002278 <led7_Scan+0x104>)
 80021d0:	881b      	ldrh	r3, [r3, #0]
 80021d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	4b27      	ldr	r3, [pc, #156]	; (8002278 <led7_Scan+0x104>)
 80021da:	801a      	strh	r2, [r3, #0]
		break;
 80021dc:	e02d      	b.n	800223a <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80021de:	4b26      	ldr	r3, [pc, #152]	; (8002278 <led7_Scan+0x104>)
 80021e0:	881b      	ldrh	r3, [r3, #0]
 80021e2:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	4b23      	ldr	r3, [pc, #140]	; (8002278 <led7_Scan+0x104>)
 80021ea:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 80021ec:	4b22      	ldr	r3, [pc, #136]	; (8002278 <led7_Scan+0x104>)
 80021ee:	881b      	ldrh	r3, [r3, #0]
 80021f0:	f023 0320 	bic.w	r3, r3, #32
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	4b20      	ldr	r3, [pc, #128]	; (8002278 <led7_Scan+0x104>)
 80021f8:	801a      	strh	r2, [r3, #0]
		break;
 80021fa:	e01e      	b.n	800223a <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80021fc:	4b1e      	ldr	r3, [pc, #120]	; (8002278 <led7_Scan+0x104>)
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8002204:	b29a      	uxth	r2, r3
 8002206:	4b1c      	ldr	r3, [pc, #112]	; (8002278 <led7_Scan+0x104>)
 8002208:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800220a:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <led7_Scan+0x104>)
 800220c:	881b      	ldrh	r3, [r3, #0]
 800220e:	f023 0310 	bic.w	r3, r3, #16
 8002212:	b29a      	uxth	r2, r3
 8002214:	4b18      	ldr	r3, [pc, #96]	; (8002278 <led7_Scan+0x104>)
 8002216:	801a      	strh	r2, [r3, #0]
		break;
 8002218:	e00f      	b.n	800223a <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800221a:	4b17      	ldr	r3, [pc, #92]	; (8002278 <led7_Scan+0x104>)
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002222:	b29a      	uxth	r2, r3
 8002224:	4b14      	ldr	r3, [pc, #80]	; (8002278 <led7_Scan+0x104>)
 8002226:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002228:	4b13      	ldr	r3, [pc, #76]	; (8002278 <led7_Scan+0x104>)
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002230:	b29a      	uxth	r2, r3
 8002232:	4b11      	ldr	r3, [pc, #68]	; (8002278 <led7_Scan+0x104>)
 8002234:	801a      	strh	r2, [r3, #0]
		break;
 8002236:	e000      	b.n	800223a <led7_Scan+0xc6>
	default:
		break;
 8002238:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <led7_Scan+0x108>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	3301      	adds	r3, #1
 8002240:	425a      	negs	r2, r3
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	f002 0203 	and.w	r2, r2, #3
 800224a:	bf58      	it	pl
 800224c:	4253      	negpl	r3, r2
 800224e:	4a0b      	ldr	r2, [pc, #44]	; (800227c <led7_Scan+0x108>)
 8002250:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8002252:	2200      	movs	r2, #0
 8002254:	2140      	movs	r1, #64	; 0x40
 8002256:	480b      	ldr	r0, [pc, #44]	; (8002284 <led7_Scan+0x110>)
 8002258:	f002 ff06 	bl	8005068 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 800225c:	2301      	movs	r3, #1
 800225e:	2202      	movs	r2, #2
 8002260:	4905      	ldr	r1, [pc, #20]	; (8002278 <led7_Scan+0x104>)
 8002262:	4809      	ldr	r0, [pc, #36]	; (8002288 <led7_Scan+0x114>)
 8002264:	f004 fbdd 	bl	8006a22 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002268:	2201      	movs	r2, #1
 800226a:	2140      	movs	r1, #64	; 0x40
 800226c:	4805      	ldr	r0, [pc, #20]	; (8002284 <led7_Scan+0x110>)
 800226e:	f002 fefb 	bl	8005068 <HAL_GPIO_WritePin>
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000004 	.word	0x20000004
 800227c:	200000d8 	.word	0x200000d8
 8002280:	20000000 	.word	0x20000000
 8002284:	40021800 	.word	0x40021800
 8002288:	200005ac 	.word	0x200005ac

0800228c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002290:	f001 fe42 	bl	8003f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002294:	f000 f82a 	bl	80022ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002298:	f7ff f8ae 	bl	80013f8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800229c:	f000 fe04 	bl	8002ea8 <MX_TIM2_Init>
  MX_SPI1_Init();
 80022a0:	f000 fbf6 	bl	8002a90 <MX_SPI1_Init>
  MX_FSMC_Init();
 80022a4:	f7fe ffd8 	bl	8001258 <MX_FSMC_Init>
  MX_I2C1_Init();
 80022a8:	f7ff f9bc 	bl	8001624 <MX_I2C1_Init>
  MX_TIM13_Init();
 80022ac:	f000 fe48 	bl	8002f40 <MX_TIM13_Init>
  MX_DMA_Init();
 80022b0:	f7fe ffb2 	bl	8001218 <MX_DMA_Init>
  MX_ADC1_Init();
 80022b4:	f7fe fde4 	bl	8000e80 <MX_ADC1_Init>
  MX_TIM1_Init();
 80022b8:	f000 fda6 	bl	8002e08 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 80022bc:	f000 f880 	bl	80023c0 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 touch_Adjust();
 80022c0:	f001 f9e6 	bl	8003690 <touch_Adjust>
 lcd_Clear(BLACK);
 80022c4:	2000      	movs	r0, #0
 80022c6:	f7ff faa1 	bl	800180c <lcd_Clear>
 while (1)
  {
	  //scan touch screen
	  touch_Scan();
 80022ca:	f001 fdc7 	bl	8003e5c <touch_Scan>
	  // 50ms task
	  if(flag_timer2 == 1){
 80022ce:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <main+0x5c>)
 80022d0:	881b      	ldrh	r3, [r3, #0]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d1f9      	bne.n	80022ca <main+0x3e>
		  flag_timer2 = 0;
 80022d6:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <main+0x5c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	801a      	strh	r2, [r3, #0]
		  touchProcess();
 80022dc:	f000 fa32 	bl	8002744 <touchProcess>
		  test_LedDebug();
 80022e0:	f000 f87e 	bl	80023e0 <test_LedDebug>
	  touch_Scan();
 80022e4:	e7f1      	b.n	80022ca <main+0x3e>
 80022e6:	bf00      	nop
 80022e8:	200000ea 	.word	0x200000ea

080022ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b094      	sub	sp, #80	; 0x50
 80022f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022f2:	f107 0320 	add.w	r3, r7, #32
 80022f6:	2230      	movs	r2, #48	; 0x30
 80022f8:	2100      	movs	r1, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	f005 fe8c 	bl	8008018 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002300:	f107 030c 	add.w	r3, r7, #12
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002310:	2300      	movs	r3, #0
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	4b28      	ldr	r3, [pc, #160]	; (80023b8 <SystemClock_Config+0xcc>)
 8002316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002318:	4a27      	ldr	r2, [pc, #156]	; (80023b8 <SystemClock_Config+0xcc>)
 800231a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800231e:	6413      	str	r3, [r2, #64]	; 0x40
 8002320:	4b25      	ldr	r3, [pc, #148]	; (80023b8 <SystemClock_Config+0xcc>)
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002328:	60bb      	str	r3, [r7, #8]
 800232a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800232c:	2300      	movs	r3, #0
 800232e:	607b      	str	r3, [r7, #4]
 8002330:	4b22      	ldr	r3, [pc, #136]	; (80023bc <SystemClock_Config+0xd0>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a21      	ldr	r2, [pc, #132]	; (80023bc <SystemClock_Config+0xd0>)
 8002336:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	4b1f      	ldr	r3, [pc, #124]	; (80023bc <SystemClock_Config+0xd0>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002344:	607b      	str	r3, [r7, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002348:	2302      	movs	r3, #2
 800234a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800234c:	2301      	movs	r3, #1
 800234e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002350:	2310      	movs	r3, #16
 8002352:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002354:	2302      	movs	r3, #2
 8002356:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002358:	2300      	movs	r3, #0
 800235a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800235c:	2308      	movs	r3, #8
 800235e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002360:	23a8      	movs	r3, #168	; 0xa8
 8002362:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002364:	2302      	movs	r3, #2
 8002366:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002368:	2304      	movs	r3, #4
 800236a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800236c:	f107 0320 	add.w	r3, r7, #32
 8002370:	4618      	mov	r0, r3
 8002372:	f003 fe6d 	bl	8006050 <HAL_RCC_OscConfig>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800237c:	f000 fb14 	bl	80029a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002380:	230f      	movs	r3, #15
 8002382:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002384:	2302      	movs	r3, #2
 8002386:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800238c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002390:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002392:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002396:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	2105      	movs	r1, #5
 800239e:	4618      	mov	r0, r3
 80023a0:	f004 f8ce 	bl	8006540 <HAL_RCC_ClockConfig>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80023aa:	f000 fafd 	bl	80029a8 <Error_Handler>
  }
}
 80023ae:	bf00      	nop
 80023b0:	3750      	adds	r7, #80	; 0x50
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40007000 	.word	0x40007000

080023c0 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
	  timer_init();
 80023c4:	f000 faf6 	bl	80029b4 <timer_init>
	  button_init();
 80023c8:	f7fe ff1a 	bl	8001200 <button_init>
	  lcd_init();
 80023cc:	f7ff fc16 	bl	8001bfc <lcd_init>
	  touch_init();
 80023d0:	f001 fd34 	bl	8003e3c <touch_init>
	  setTimer2(50);
 80023d4:	2032      	movs	r0, #50	; 0x32
 80023d6:	f000 fafb 	bl	80029d0 <setTimer2>
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug(){
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 80023e4:	4b0d      	ldr	r3, [pc, #52]	; (800241c <test_LedDebug+0x3c>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	1c5a      	adds	r2, r3, #1
 80023ea:	4b0d      	ldr	r3, [pc, #52]	; (8002420 <test_LedDebug+0x40>)
 80023ec:	fb83 1302 	smull	r1, r3, r3, r2
 80023f0:	10d9      	asrs	r1, r3, #3
 80023f2:	17d3      	asrs	r3, r2, #31
 80023f4:	1ac9      	subs	r1, r1, r3
 80023f6:	460b      	mov	r3, r1
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	440b      	add	r3, r1
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	1ad1      	subs	r1, r2, r3
 8002400:	b2ca      	uxtb	r2, r1
 8002402:	4b06      	ldr	r3, [pc, #24]	; (800241c <test_LedDebug+0x3c>)
 8002404:	701a      	strb	r2, [r3, #0]
	if(count_led_debug == 0){
 8002406:	4b05      	ldr	r3, [pc, #20]	; (800241c <test_LedDebug+0x3c>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d103      	bne.n	8002416 <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 800240e:	2110      	movs	r1, #16
 8002410:	4804      	ldr	r0, [pc, #16]	; (8002424 <test_LedDebug+0x44>)
 8002412:	f002 fe42 	bl	800509a <HAL_GPIO_TogglePin>
	}
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	200000e8 	.word	0x200000e8
 8002420:	66666667 	.word	0x66666667
 8002424:	40021000 	.word	0x40021000

08002428 <isButtonStart>:

uint8_t isButtonStart(){
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 800242c:	f001 fd20 	bl	8003e70 <touch_IsTouched>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <isButtonStart+0x12>
 8002436:	2300      	movs	r3, #0
 8002438:	e017      	b.n	800246a <isButtonStart+0x42>
	return touch_GetX() > 60 && touch_GetX() < 180 && touch_GetY() > 140 && touch_GetY() < 190;
 800243a:	f001 fd2b 	bl	8003e94 <touch_GetX>
 800243e:	4603      	mov	r3, r0
 8002440:	2b3c      	cmp	r3, #60	; 0x3c
 8002442:	d910      	bls.n	8002466 <isButtonStart+0x3e>
 8002444:	f001 fd26 	bl	8003e94 <touch_GetX>
 8002448:	4603      	mov	r3, r0
 800244a:	2bb3      	cmp	r3, #179	; 0xb3
 800244c:	d80b      	bhi.n	8002466 <isButtonStart+0x3e>
 800244e:	f001 fd2d 	bl	8003eac <touch_GetY>
 8002452:	4603      	mov	r3, r0
 8002454:	2b8c      	cmp	r3, #140	; 0x8c
 8002456:	d906      	bls.n	8002466 <isButtonStart+0x3e>
 8002458:	f001 fd28 	bl	8003eac <touch_GetY>
 800245c:	4603      	mov	r3, r0
 800245e:	2bbd      	cmp	r3, #189	; 0xbd
 8002460:	d801      	bhi.n	8002466 <isButtonStart+0x3e>
 8002462:	2301      	movs	r3, #1
 8002464:	e000      	b.n	8002468 <isButtonStart+0x40>
 8002466:	2300      	movs	r3, #0
 8002468:	b2db      	uxtb	r3, r3
}
 800246a:	4618      	mov	r0, r3
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <initGame>:

void initGame() {
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
    // Khi to rn
    snakeLength = 3;
 8002474:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <initGame+0x3c>)
 8002476:	2203      	movs	r2, #3
 8002478:	601a      	str	r2, [r3, #0]
    snake[0].x = 5; snake[0].y = 5;
 800247a:	4b0d      	ldr	r3, [pc, #52]	; (80024b0 <initGame+0x40>)
 800247c:	2205      	movs	r2, #5
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <initGame+0x40>)
 8002482:	2205      	movs	r2, #5
 8002484:	605a      	str	r2, [r3, #4]
    snake[1].x = 5; snake[1].y = 6;
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <initGame+0x40>)
 8002488:	2205      	movs	r2, #5
 800248a:	609a      	str	r2, [r3, #8]
 800248c:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <initGame+0x40>)
 800248e:	2206      	movs	r2, #6
 8002490:	60da      	str	r2, [r3, #12]
    snake[2].x = 5; snake[2].y = 7;
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <initGame+0x40>)
 8002494:	2205      	movs	r2, #5
 8002496:	611a      	str	r2, [r3, #16]
 8002498:	4b05      	ldr	r3, [pc, #20]	; (80024b0 <initGame+0x40>)
 800249a:	2207      	movs	r2, #7
 800249c:	615a      	str	r2, [r3, #20]
    direction = 0;
 800249e:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <initGame+0x44>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]

    // Khi to thc n
    generateFood();
 80024a4:	f000 f808 	bl	80024b8 <generateFood>
}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	20000008 	.word	0x20000008
 80024b0:	2000028c 	.word	0x2000028c
 80024b4:	200000e4 	.word	0x200000e4

080024b8 <generateFood>:

void generateFood() {
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
    food.x = rand() % (SCREEN_WIDTH / GRID_SIZE);
 80024bc:	f005 fdb4 	bl	8008028 <rand>
 80024c0:	4601      	mov	r1, r0
 80024c2:	4b0d      	ldr	r3, [pc, #52]	; (80024f8 <generateFood+0x40>)
 80024c4:	fb83 2301 	smull	r2, r3, r3, r1
 80024c8:	105a      	asrs	r2, r3, #1
 80024ca:	17cb      	asrs	r3, r1, #31
 80024cc:	1ad2      	subs	r2, r2, r3
 80024ce:	4613      	mov	r3, r2
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	4413      	add	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	1aca      	subs	r2, r1, r3
 80024d8:	4b08      	ldr	r3, [pc, #32]	; (80024fc <generateFood+0x44>)
 80024da:	601a      	str	r2, [r3, #0]
    food.y = rand() % (SCREEN_HEIGHT / GRID_SIZE);
 80024dc:	f005 fda4 	bl	8008028 <rand>
 80024e0:	4603      	mov	r3, r0
 80024e2:	425a      	negs	r2, r3
 80024e4:	f003 030f 	and.w	r3, r3, #15
 80024e8:	f002 020f 	and.w	r2, r2, #15
 80024ec:	bf58      	it	pl
 80024ee:	4253      	negpl	r3, r2
 80024f0:	4a02      	ldr	r2, [pc, #8]	; (80024fc <generateFood+0x44>)
 80024f2:	6053      	str	r3, [r2, #4]
}
 80024f4:	bf00      	nop
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	2aaaaaab 	.word	0x2aaaaaab
 80024fc:	20000284 	.word	0x20000284

08002500 <drawSnake>:

void drawSnake() {
 8002500:	b590      	push	{r4, r7, lr}
 8002502:	b085      	sub	sp, #20
 8002504:	af02      	add	r7, sp, #8
    for (int i = 0; i < snakeLength; i++) {
 8002506:	2300      	movs	r3, #0
 8002508:	607b      	str	r3, [r7, #4]
 800250a:	e033      	b.n	8002574 <drawSnake+0x74>
        lcd_Fill(snake[i].x * GRID_SIZE, snake[i].y * GRID_SIZE,
 800250c:	4a1e      	ldr	r2, [pc, #120]	; (8002588 <drawSnake+0x88>)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002514:	b29b      	uxth	r3, r3
 8002516:	461a      	mov	r2, r3
 8002518:	0092      	lsls	r2, r2, #2
 800251a:	4413      	add	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	b298      	uxth	r0, r3
 8002520:	4a19      	ldr	r2, [pc, #100]	; (8002588 <drawSnake+0x88>)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	4413      	add	r3, r2
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	b29b      	uxth	r3, r3
 800252c:	461a      	mov	r2, r3
 800252e:	0092      	lsls	r2, r2, #2
 8002530:	4413      	add	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	b299      	uxth	r1, r3
                 (snake[i].x + 1) * GRID_SIZE, (snake[i].y + 1) * GRID_SIZE, GREEN);
 8002536:	4a14      	ldr	r2, [pc, #80]	; (8002588 <drawSnake+0x88>)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800253e:	3301      	adds	r3, #1
        lcd_Fill(snake[i].x * GRID_SIZE, snake[i].y * GRID_SIZE,
 8002540:	b29b      	uxth	r3, r3
 8002542:	461a      	mov	r2, r3
 8002544:	0092      	lsls	r2, r2, #2
 8002546:	4413      	add	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	b29a      	uxth	r2, r3
                 (snake[i].x + 1) * GRID_SIZE, (snake[i].y + 1) * GRID_SIZE, GREEN);
 800254c:	4c0e      	ldr	r4, [pc, #56]	; (8002588 <drawSnake+0x88>)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4423      	add	r3, r4
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	3301      	adds	r3, #1
        lcd_Fill(snake[i].x * GRID_SIZE, snake[i].y * GRID_SIZE,
 8002558:	b29b      	uxth	r3, r3
 800255a:	461c      	mov	r4, r3
 800255c:	00a4      	lsls	r4, r4, #2
 800255e:	4423      	add	r3, r4
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	b29b      	uxth	r3, r3
 8002564:	f44f 64fc 	mov.w	r4, #2016	; 0x7e0
 8002568:	9400      	str	r4, [sp, #0]
 800256a:	f7ff f981 	bl	8001870 <lcd_Fill>
    for (int i = 0; i < snakeLength; i++) {
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	3301      	adds	r3, #1
 8002572:	607b      	str	r3, [r7, #4]
 8002574:	4b05      	ldr	r3, [pc, #20]	; (800258c <drawSnake+0x8c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	429a      	cmp	r2, r3
 800257c:	dbc6      	blt.n	800250c <drawSnake+0xc>
    }
}
 800257e:	bf00      	nop
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	bd90      	pop	{r4, r7, pc}
 8002588:	2000028c 	.word	0x2000028c
 800258c:	20000008 	.word	0x20000008

08002590 <drawFood>:

void drawFood() {
 8002590:	b590      	push	{r4, r7, lr}
 8002592:	b083      	sub	sp, #12
 8002594:	af02      	add	r7, sp, #8
    lcd_Fill(food.x * GRID_SIZE, food.y * GRID_SIZE,
 8002596:	4b15      	ldr	r3, [pc, #84]	; (80025ec <drawFood+0x5c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	b29b      	uxth	r3, r3
 800259c:	461a      	mov	r2, r3
 800259e:	0092      	lsls	r2, r2, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	b298      	uxth	r0, r3
 80025a6:	4b11      	ldr	r3, [pc, #68]	; (80025ec <drawFood+0x5c>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	461a      	mov	r2, r3
 80025ae:	0092      	lsls	r2, r2, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	b299      	uxth	r1, r3
             (food.x + 1) * GRID_SIZE, (food.y + 1) * GRID_SIZE, RED);
 80025b6:	4b0d      	ldr	r3, [pc, #52]	; (80025ec <drawFood+0x5c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	3301      	adds	r3, #1
    lcd_Fill(food.x * GRID_SIZE, food.y * GRID_SIZE,
 80025bc:	b29b      	uxth	r3, r3
 80025be:	461a      	mov	r2, r3
 80025c0:	0092      	lsls	r2, r2, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	b29a      	uxth	r2, r3
             (food.x + 1) * GRID_SIZE, (food.y + 1) * GRID_SIZE, RED);
 80025c8:	4b08      	ldr	r3, [pc, #32]	; (80025ec <drawFood+0x5c>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	3301      	adds	r3, #1
    lcd_Fill(food.x * GRID_SIZE, food.y * GRID_SIZE,
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	461c      	mov	r4, r3
 80025d2:	00a4      	lsls	r4, r4, #2
 80025d4:	4423      	add	r3, r4
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	b29b      	uxth	r3, r3
 80025da:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 80025de:	9400      	str	r4, [sp, #0]
 80025e0:	f7ff f946 	bl	8001870 <lcd_Fill>
}
 80025e4:	bf00      	nop
 80025e6:	3704      	adds	r7, #4
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd90      	pop	{r4, r7, pc}
 80025ec:	20000284 	.word	0x20000284

080025f0 <checkCollision>:

int checkCollision() {
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
    // Va cham voi tuong
    if (snake[0].x < 0 || snake[0].x >= SCREEN_WIDTH / GRID_SIZE ||
 80025f6:	4b1b      	ldr	r3, [pc, #108]	; (8002664 <checkCollision+0x74>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	db0b      	blt.n	8002616 <checkCollision+0x26>
 80025fe:	4b19      	ldr	r3, [pc, #100]	; (8002664 <checkCollision+0x74>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2b0b      	cmp	r3, #11
 8002604:	dc07      	bgt.n	8002616 <checkCollision+0x26>
        snake[0].y < 0 || snake[0].y >= SCREEN_HEIGHT / GRID_SIZE) {
 8002606:	4b17      	ldr	r3, [pc, #92]	; (8002664 <checkCollision+0x74>)
 8002608:	685b      	ldr	r3, [r3, #4]
    if (snake[0].x < 0 || snake[0].x >= SCREEN_WIDTH / GRID_SIZE ||
 800260a:	2b00      	cmp	r3, #0
 800260c:	db03      	blt.n	8002616 <checkCollision+0x26>
        snake[0].y < 0 || snake[0].y >= SCREEN_HEIGHT / GRID_SIZE) {
 800260e:	4b15      	ldr	r3, [pc, #84]	; (8002664 <checkCollision+0x74>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2b0f      	cmp	r3, #15
 8002614:	dd01      	ble.n	800261a <checkCollision+0x2a>
        return 1;
 8002616:	2301      	movs	r3, #1
 8002618:	e01e      	b.n	8002658 <checkCollision+0x68>
    }

    // Va cham chinh no
    for (int i = 1; i < snakeLength; i++) {
 800261a:	2301      	movs	r3, #1
 800261c:	607b      	str	r3, [r7, #4]
 800261e:	e015      	b.n	800264c <checkCollision+0x5c>
        if (snake[0].x == snake[i].x && snake[0].y == snake[i].y) {
 8002620:	4b10      	ldr	r3, [pc, #64]	; (8002664 <checkCollision+0x74>)
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	490f      	ldr	r1, [pc, #60]	; (8002664 <checkCollision+0x74>)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800262c:	429a      	cmp	r2, r3
 800262e:	d10a      	bne.n	8002646 <checkCollision+0x56>
 8002630:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <checkCollision+0x74>)
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	490b      	ldr	r1, [pc, #44]	; (8002664 <checkCollision+0x74>)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	440b      	add	r3, r1
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	429a      	cmp	r2, r3
 8002640:	d101      	bne.n	8002646 <checkCollision+0x56>
            return 1;
 8002642:	2301      	movs	r3, #1
 8002644:	e008      	b.n	8002658 <checkCollision+0x68>
    for (int i = 1; i < snakeLength; i++) {
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	3301      	adds	r3, #1
 800264a:	607b      	str	r3, [r7, #4]
 800264c:	4b06      	ldr	r3, [pc, #24]	; (8002668 <checkCollision+0x78>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	429a      	cmp	r2, r3
 8002654:	dbe4      	blt.n	8002620 <checkCollision+0x30>
        }
    }

    return 0;
 8002656:	2300      	movs	r3, #0
}
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	2000028c 	.word	0x2000028c
 8002668:	20000008 	.word	0x20000008

0800266c <checkFood>:

void checkFood() {
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
    if (snake[0].x == food.x && snake[0].y == food.y) {
 8002670:	4b0a      	ldr	r3, [pc, #40]	; (800269c <checkFood+0x30>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	4b0a      	ldr	r3, [pc, #40]	; (80026a0 <checkFood+0x34>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d10c      	bne.n	8002696 <checkFood+0x2a>
 800267c:	4b07      	ldr	r3, [pc, #28]	; (800269c <checkFood+0x30>)
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	4b07      	ldr	r3, [pc, #28]	; (80026a0 <checkFood+0x34>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	429a      	cmp	r2, r3
 8002686:	d106      	bne.n	8002696 <checkFood+0x2a>
        snakeLength++;
 8002688:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <checkFood+0x38>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	3301      	adds	r3, #1
 800268e:	4a05      	ldr	r2, [pc, #20]	; (80026a4 <checkFood+0x38>)
 8002690:	6013      	str	r3, [r2, #0]
        generateFood();
 8002692:	f7ff ff11 	bl	80024b8 <generateFood>
    }
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	2000028c 	.word	0x2000028c
 80026a0:	20000284 	.word	0x20000284
 80026a4:	20000008 	.word	0x20000008

080026a8 <moveSnake>:

void moveSnake() {
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
    // Di chuyen than ran
    for (int i = snakeLength - 1; i > 0; i--) {
 80026ae:	4b22      	ldr	r3, [pc, #136]	; (8002738 <moveSnake+0x90>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	3b01      	subs	r3, #1
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	e00f      	b.n	80026d8 <moveSnake+0x30>
        snake[i] = snake[i - 1];
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	1e5a      	subs	r2, r3, #1
 80026bc:	481f      	ldr	r0, [pc, #124]	; (800273c <moveSnake+0x94>)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	491e      	ldr	r1, [pc, #120]	; (800273c <moveSnake+0x94>)
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	4403      	add	r3, r0
 80026c6:	00d2      	lsls	r2, r2, #3
 80026c8:	440a      	add	r2, r1
 80026ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026ce:	e883 0003 	stmia.w	r3, {r0, r1}
    for (int i = snakeLength - 1; i > 0; i--) {
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3b01      	subs	r3, #1
 80026d6:	607b      	str	r3, [r7, #4]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	dcec      	bgt.n	80026b8 <moveSnake+0x10>
    }

    // Di chuyen dau ran
    if (direction == 0) snake[0].y--;        // Ln
 80026de:	4b18      	ldr	r3, [pc, #96]	; (8002740 <moveSnake+0x98>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d105      	bne.n	80026f2 <moveSnake+0x4a>
 80026e6:	4b15      	ldr	r3, [pc, #84]	; (800273c <moveSnake+0x94>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	4a13      	ldr	r2, [pc, #76]	; (800273c <moveSnake+0x94>)
 80026ee:	6053      	str	r3, [r2, #4]
    else if (direction == 1) snake[0].y++;   // Xung
    else if (direction == 2) snake[0].x--;   // Tri
    else if (direction == 3) snake[0].x++;   // Phi
}
 80026f0:	e01c      	b.n	800272c <moveSnake+0x84>
    else if (direction == 1) snake[0].y++;   // Xung
 80026f2:	4b13      	ldr	r3, [pc, #76]	; (8002740 <moveSnake+0x98>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d105      	bne.n	8002706 <moveSnake+0x5e>
 80026fa:	4b10      	ldr	r3, [pc, #64]	; (800273c <moveSnake+0x94>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	3301      	adds	r3, #1
 8002700:	4a0e      	ldr	r2, [pc, #56]	; (800273c <moveSnake+0x94>)
 8002702:	6053      	str	r3, [r2, #4]
}
 8002704:	e012      	b.n	800272c <moveSnake+0x84>
    else if (direction == 2) snake[0].x--;   // Tri
 8002706:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <moveSnake+0x98>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d105      	bne.n	800271a <moveSnake+0x72>
 800270e:	4b0b      	ldr	r3, [pc, #44]	; (800273c <moveSnake+0x94>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	3b01      	subs	r3, #1
 8002714:	4a09      	ldr	r2, [pc, #36]	; (800273c <moveSnake+0x94>)
 8002716:	6013      	str	r3, [r2, #0]
}
 8002718:	e008      	b.n	800272c <moveSnake+0x84>
    else if (direction == 3) snake[0].x++;   // Phi
 800271a:	4b09      	ldr	r3, [pc, #36]	; (8002740 <moveSnake+0x98>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b03      	cmp	r3, #3
 8002720:	d104      	bne.n	800272c <moveSnake+0x84>
 8002722:	4b06      	ldr	r3, [pc, #24]	; (800273c <moveSnake+0x94>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	3301      	adds	r3, #1
 8002728:	4a04      	ldr	r2, [pc, #16]	; (800273c <moveSnake+0x94>)
 800272a:	6013      	str	r3, [r2, #0]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	20000008 	.word	0x20000008
 800273c:	2000028c 	.word	0x2000028c
 8002740:	200000e4 	.word	0x200000e4

08002744 <touchProcess>:

void touchProcess() {
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af04      	add	r7, sp, #16
    switch (play_Status) {
 800274a:	4b63      	ldr	r3, [pc, #396]	; (80028d8 <touchProcess+0x194>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2b02      	cmp	r3, #2
 8002750:	f000 8091 	beq.w	8002876 <touchProcess+0x132>
 8002754:	2b02      	cmp	r3, #2
 8002756:	f300 80b6 	bgt.w	80028c6 <touchProcess+0x182>
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <touchProcess+0x20>
 800275e:	2b01      	cmp	r3, #1
 8002760:	d02b      	beq.n	80027ba <touchProcess+0x76>
                play_Status = INIT;
            }
            break;

        default:
            break;
 8002762:	e0b0      	b.n	80028c6 <touchProcess+0x182>
            lcd_Fill(0, 0, SCREEN_WIDTH, SCREEN_HEIGHT, BLACK);
 8002764:	2300      	movs	r3, #0
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800276c:	22f0      	movs	r2, #240	; 0xf0
 800276e:	2100      	movs	r1, #0
 8002770:	2000      	movs	r0, #0
 8002772:	f7ff f87d 	bl	8001870 <lcd_Fill>
            lcd_Fill(60, 140, 180, 190, GBLUE);
 8002776:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	23be      	movs	r3, #190	; 0xbe
 800277e:	22b4      	movs	r2, #180	; 0xb4
 8002780:	218c      	movs	r1, #140	; 0x8c
 8002782:	203c      	movs	r0, #60	; 0x3c
 8002784:	f7ff f874 	bl	8001870 <lcd_Fill>
            lcd_ShowStr(90, 150, "START", WHITE, BLACK, 24, 1);
 8002788:	2301      	movs	r3, #1
 800278a:	9302      	str	r3, [sp, #8]
 800278c:	2318      	movs	r3, #24
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	2300      	movs	r3, #0
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002798:	4a50      	ldr	r2, [pc, #320]	; (80028dc <touchProcess+0x198>)
 800279a:	2196      	movs	r1, #150	; 0x96
 800279c:	205a      	movs	r0, #90	; 0x5a
 800279e:	f7ff fc85 	bl	80020ac <lcd_ShowStr>
            if (isButtonStart()) {
 80027a2:	f7ff fe41 	bl	8002428 <isButtonStart>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 808e 	beq.w	80028ca <touchProcess+0x186>
                play_Status = PLAYING;
 80027ae:	4b4a      	ldr	r3, [pc, #296]	; (80028d8 <touchProcess+0x194>)
 80027b0:	2201      	movs	r2, #1
 80027b2:	601a      	str	r2, [r3, #0]
                initGame();
 80027b4:	f7ff fe5c 	bl	8002470 <initGame>
            break;
 80027b8:	e087      	b.n	80028ca <touchProcess+0x186>
            lcd_Fill(0, 0, SCREEN_WIDTH, SCREEN_HEIGHT, BLACK);
 80027ba:	2300      	movs	r3, #0
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80027c2:	22f0      	movs	r2, #240	; 0xf0
 80027c4:	2100      	movs	r1, #0
 80027c6:	2000      	movs	r0, #0
 80027c8:	f7ff f852 	bl	8001870 <lcd_Fill>
			lcd_ShowStr(110, 20, "U", RED, BLACK, 24, 1);
 80027cc:	2301      	movs	r3, #1
 80027ce:	9302      	str	r3, [sp, #8]
 80027d0:	2318      	movs	r3, #24
 80027d2:	9301      	str	r3, [sp, #4]
 80027d4:	2300      	movs	r3, #0
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80027dc:	4a40      	ldr	r2, [pc, #256]	; (80028e0 <touchProcess+0x19c>)
 80027de:	2114      	movs	r1, #20
 80027e0:	206e      	movs	r0, #110	; 0x6e
 80027e2:	f7ff fc63 	bl	80020ac <lcd_ShowStr>
			lcd_ShowStr(110, 270, "D", RED, BLACK, 24, 1);
 80027e6:	2301      	movs	r3, #1
 80027e8:	9302      	str	r3, [sp, #8]
 80027ea:	2318      	movs	r3, #24
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	2300      	movs	r3, #0
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80027f6:	4a3b      	ldr	r2, [pc, #236]	; (80028e4 <touchProcess+0x1a0>)
 80027f8:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80027fc:	206e      	movs	r0, #110	; 0x6e
 80027fe:	f7ff fc55 	bl	80020ac <lcd_ShowStr>
			lcd_ShowStr(20, 160, "L", RED, BLACK, 24, 1);
 8002802:	2301      	movs	r3, #1
 8002804:	9302      	str	r3, [sp, #8]
 8002806:	2318      	movs	r3, #24
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	2300      	movs	r3, #0
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002812:	4a35      	ldr	r2, [pc, #212]	; (80028e8 <touchProcess+0x1a4>)
 8002814:	21a0      	movs	r1, #160	; 0xa0
 8002816:	2014      	movs	r0, #20
 8002818:	f7ff fc48 	bl	80020ac <lcd_ShowStr>
			lcd_ShowStr(200, 160, "R", RED, BLACK, 24, 1);
 800281c:	2301      	movs	r3, #1
 800281e:	9302      	str	r3, [sp, #8]
 8002820:	2318      	movs	r3, #24
 8002822:	9301      	str	r3, [sp, #4]
 8002824:	2300      	movs	r3, #0
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800282c:	4a2f      	ldr	r2, [pc, #188]	; (80028ec <touchProcess+0x1a8>)
 800282e:	21a0      	movs	r1, #160	; 0xa0
 8002830:	20c8      	movs	r0, #200	; 0xc8
 8002832:	f7ff fc3b 	bl	80020ac <lcd_ShowStr>
			handleDirection();
 8002836:	f000 f85f 	bl	80028f8 <handleDirection>
			counter++;
 800283a:	4b2d      	ldr	r3, [pc, #180]	; (80028f0 <touchProcess+0x1ac>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	3301      	adds	r3, #1
 8002840:	4a2b      	ldr	r2, [pc, #172]	; (80028f0 <touchProcess+0x1ac>)
 8002842:	6013      	str	r3, [r2, #0]
			if (counter == 10){
 8002844:	4b2a      	ldr	r3, [pc, #168]	; (80028f0 <touchProcess+0x1ac>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b0a      	cmp	r3, #10
 800284a:	d104      	bne.n	8002856 <touchProcess+0x112>
				counter = 0;
 800284c:	4b28      	ldr	r3, [pc, #160]	; (80028f0 <touchProcess+0x1ac>)
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]
				moveSnake();
 8002852:	f7ff ff29 	bl	80026a8 <moveSnake>
			if (checkCollision()) {
 8002856:	f7ff fecb 	bl	80025f0 <checkCollision>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <touchProcess+0x124>
				play_Status = GAME_OVER;
 8002860:	4b1d      	ldr	r3, [pc, #116]	; (80028d8 <touchProcess+0x194>)
 8002862:	2202      	movs	r2, #2
 8002864:	601a      	str	r2, [r3, #0]
            break;
 8002866:	e033      	b.n	80028d0 <touchProcess+0x18c>
				checkFood();
 8002868:	f7ff ff00 	bl	800266c <checkFood>
				drawSnake();
 800286c:	f7ff fe48 	bl	8002500 <drawSnake>
				drawFood();
 8002870:	f7ff fe8e 	bl	8002590 <drawFood>
            break;
 8002874:	e02c      	b.n	80028d0 <touchProcess+0x18c>
            lcd_Fill(0, 0, SCREEN_WIDTH, SCREEN_HEIGHT, BLACK);
 8002876:	2300      	movs	r3, #0
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800287e:	22f0      	movs	r2, #240	; 0xf0
 8002880:	2100      	movs	r1, #0
 8002882:	2000      	movs	r0, #0
 8002884:	f7fe fff4 	bl	8001870 <lcd_Fill>
            lcd_Fill(60, 140, 180, 190, GBLUE);
 8002888:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	23be      	movs	r3, #190	; 0xbe
 8002890:	22b4      	movs	r2, #180	; 0xb4
 8002892:	218c      	movs	r1, #140	; 0x8c
 8002894:	203c      	movs	r0, #60	; 0x3c
 8002896:	f7fe ffeb 	bl	8001870 <lcd_Fill>
            lcd_ShowStr(70, 150, "GAME OVER", RED, BLACK, 24, 1);
 800289a:	2301      	movs	r3, #1
 800289c:	9302      	str	r3, [sp, #8]
 800289e:	2318      	movs	r3, #24
 80028a0:	9301      	str	r3, [sp, #4]
 80028a2:	2300      	movs	r3, #0
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80028aa:	4a12      	ldr	r2, [pc, #72]	; (80028f4 <touchProcess+0x1b0>)
 80028ac:	2196      	movs	r1, #150	; 0x96
 80028ae:	2046      	movs	r0, #70	; 0x46
 80028b0:	f7ff fbfc 	bl	80020ac <lcd_ShowStr>
            if (isButtonStart()) {
 80028b4:	f7ff fdb8 	bl	8002428 <isButtonStart>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d007      	beq.n	80028ce <touchProcess+0x18a>
                play_Status = INIT;
 80028be:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <touchProcess+0x194>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
            break;
 80028c4:	e003      	b.n	80028ce <touchProcess+0x18a>
            break;
 80028c6:	bf00      	nop
 80028c8:	e002      	b.n	80028d0 <touchProcess+0x18c>
            break;
 80028ca:	bf00      	nop
 80028cc:	e000      	b.n	80028d0 <touchProcess+0x18c>
            break;
 80028ce:	bf00      	nop
    }
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	200000dc 	.word	0x200000dc
 80028dc:	08009214 	.word	0x08009214
 80028e0:	0800921c 	.word	0x0800921c
 80028e4:	08009220 	.word	0x08009220
 80028e8:	08009224 	.word	0x08009224
 80028ec:	08009228 	.word	0x08009228
 80028f0:	200000e0 	.word	0x200000e0
 80028f4:	0800922c 	.word	0x0800922c

080028f8 <handleDirection>:

void handleDirection() {
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
    if (touch_IsTouched()) {
 80028fe:	f001 fab7 	bl	8003e70 <touch_IsTouched>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d048      	beq.n	800299a <handleDirection+0xa2>
        int x = touch_GetX();
 8002908:	f001 fac4 	bl	8003e94 <touch_GetX>
 800290c:	4603      	mov	r3, r0
 800290e:	607b      	str	r3, [r7, #4]
        int y = touch_GetY();
 8002910:	f001 facc 	bl	8003eac <touch_GetY>
 8002914:	4603      	mov	r3, r0
 8002916:	603b      	str	r3, [r7, #0]

        if (x > 70 && x < 150 && y > 0 && y < 70) direction = 0;  // Ln
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b46      	cmp	r3, #70	; 0x46
 800291c:	dd0c      	ble.n	8002938 <handleDirection+0x40>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b95      	cmp	r3, #149	; 0x95
 8002922:	dc09      	bgt.n	8002938 <handleDirection+0x40>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	2b00      	cmp	r3, #0
 8002928:	dd06      	ble.n	8002938 <handleDirection+0x40>
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	2b45      	cmp	r3, #69	; 0x45
 800292e:	dc03      	bgt.n	8002938 <handleDirection+0x40>
 8002930:	4b1c      	ldr	r3, [pc, #112]	; (80029a4 <handleDirection+0xac>)
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	e030      	b.n	800299a <handleDirection+0xa2>
        else if (x > 70 && x < 150 && y > 250 && y < 320) direction = 1;  // Xung
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2b46      	cmp	r3, #70	; 0x46
 800293c:	dd0d      	ble.n	800295a <handleDirection+0x62>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b95      	cmp	r3, #149	; 0x95
 8002942:	dc0a      	bgt.n	800295a <handleDirection+0x62>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	2bfa      	cmp	r3, #250	; 0xfa
 8002948:	dd07      	ble.n	800295a <handleDirection+0x62>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002950:	da03      	bge.n	800295a <handleDirection+0x62>
 8002952:	4b14      	ldr	r3, [pc, #80]	; (80029a4 <handleDirection+0xac>)
 8002954:	2201      	movs	r2, #1
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	e01f      	b.n	800299a <handleDirection+0xa2>
        else if (x > 0 && x < 70 && y > 120 && y < 200) direction = 2;  // Tri
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	dd0c      	ble.n	800297a <handleDirection+0x82>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b45      	cmp	r3, #69	; 0x45
 8002964:	dc09      	bgt.n	800297a <handleDirection+0x82>
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	2b78      	cmp	r3, #120	; 0x78
 800296a:	dd06      	ble.n	800297a <handleDirection+0x82>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	2bc7      	cmp	r3, #199	; 0xc7
 8002970:	dc03      	bgt.n	800297a <handleDirection+0x82>
 8002972:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <handleDirection+0xac>)
 8002974:	2202      	movs	r2, #2
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	e00f      	b.n	800299a <handleDirection+0xa2>
        else if (x > 170 && x < 240 && y > 120 && y < 200) direction = 3;  // Phi
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2baa      	cmp	r3, #170	; 0xaa
 800297e:	dd0c      	ble.n	800299a <handleDirection+0xa2>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2bef      	cmp	r3, #239	; 0xef
 8002984:	dc09      	bgt.n	800299a <handleDirection+0xa2>
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	2b78      	cmp	r3, #120	; 0x78
 800298a:	dd06      	ble.n	800299a <handleDirection+0xa2>
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	2bc7      	cmp	r3, #199	; 0xc7
 8002990:	dc03      	bgt.n	800299a <handleDirection+0xa2>
 8002992:	4b04      	ldr	r3, [pc, #16]	; (80029a4 <handleDirection+0xac>)
 8002994:	2203      	movs	r2, #3
 8002996:	601a      	str	r2, [r3, #0]
    }
}
 8002998:	e7ff      	b.n	800299a <handleDirection+0xa2>
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	200000e4 	.word	0x200000e4

080029a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029ac:	b672      	cpsid	i
}
 80029ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029b0:	e7fe      	b.n	80029b0 <Error_Handler+0x8>
	...

080029b4 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80029b8:	4803      	ldr	r0, [pc, #12]	; (80029c8 <timer_init+0x14>)
 80029ba:	f004 fb35 	bl	8007028 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 80029be:	4803      	ldr	r0, [pc, #12]	; (80029cc <timer_init+0x18>)
 80029c0:	f004 faca 	bl	8006f58 <HAL_TIM_Base_Start>
}
 80029c4:	bf00      	nop
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000694 	.word	0x20000694
 80029cc:	2000064c 	.word	0x2000064c

080029d0 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80029da:	4a08      	ldr	r2, [pc, #32]	; (80029fc <setTimer2+0x2c>)
 80029dc:	88fb      	ldrh	r3, [r7, #6]
 80029de:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80029e0:	4b06      	ldr	r3, [pc, #24]	; (80029fc <setTimer2+0x2c>)
 80029e2:	881a      	ldrh	r2, [r3, #0]
 80029e4:	4b06      	ldr	r3, [pc, #24]	; (8002a00 <setTimer2+0x30>)
 80029e6:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <setTimer2+0x34>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	801a      	strh	r2, [r3, #0]
}
 80029ee:	bf00      	nop
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	200000ee 	.word	0x200000ee
 8002a00:	200000ec 	.word	0x200000ec
 8002a04:	200000ea 	.word	0x200000ea

08002a08 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a18:	d116      	bne.n	8002a48 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8002a1a:	4b0d      	ldr	r3, [pc, #52]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a1c:	881b      	ldrh	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d010      	beq.n	8002a44 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002a22:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a2c:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002a2e:	4b08      	ldr	r3, [pc, #32]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a30:	881b      	ldrh	r3, [r3, #0]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d106      	bne.n	8002a44 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002a36:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002a38:	2201      	movs	r2, #1
 8002a3a:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002a3c:	4b06      	ldr	r3, [pc, #24]	; (8002a58 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002a3e:	881a      	ldrh	r2, [r3, #0]
 8002a40:	4b03      	ldr	r3, [pc, #12]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a42:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002a44:	f7ff fb96 	bl	8002174 <led7_Scan>
	}
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	200000ec 	.word	0x200000ec
 8002a54:	200000ea 	.word	0x200000ea
 8002a58:	200000ee 	.word	0x200000ee

08002a5c <delay_us>:

void delay_us (uint16_t us)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8002a66:	4b09      	ldr	r3, [pc, #36]	; (8002a8c <delay_us+0x30>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8002a6e:	bf00      	nop
 8002a70:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <delay_us+0x30>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a76:	88fb      	ldrh	r3, [r7, #6]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d3f9      	bcc.n	8002a70 <delay_us+0x14>
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	2000064c 	.word	0x2000064c

08002a90 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a94:	4b17      	ldr	r3, [pc, #92]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002a96:	4a18      	ldr	r2, [pc, #96]	; (8002af8 <MX_SPI1_Init+0x68>)
 8002a98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a9a:	4b16      	ldr	r3, [pc, #88]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002a9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002aa0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002aa2:	4b14      	ldr	r3, [pc, #80]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002aa8:	4b12      	ldr	r3, [pc, #72]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aae:	4b11      	ldr	r3, [pc, #68]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ab4:	4b0f      	ldr	r3, [pc, #60]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002aba:	4b0e      	ldr	r3, [pc, #56]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002abc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ac0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ac2:	4b0c      	ldr	r3, [pc, #48]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ac8:	4b0a      	ldr	r3, [pc, #40]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ace:	4b09      	ldr	r3, [pc, #36]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ad4:	4b07      	ldr	r3, [pc, #28]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002ada:	4b06      	ldr	r3, [pc, #24]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002adc:	220a      	movs	r2, #10
 8002ade:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ae0:	4804      	ldr	r0, [pc, #16]	; (8002af4 <MX_SPI1_Init+0x64>)
 8002ae2:	f003 ff15 	bl	8006910 <HAL_SPI_Init>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002aec:	f7ff ff5c 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002af0:	bf00      	nop
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	200005ac 	.word	0x200005ac
 8002af8:	40013000 	.word	0x40013000

08002afc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b08a      	sub	sp, #40	; 0x28
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b04:	f107 0314 	add.w	r3, r7, #20
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	60da      	str	r2, [r3, #12]
 8002b12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a19      	ldr	r2, [pc, #100]	; (8002b80 <HAL_SPI_MspInit+0x84>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d12b      	bne.n	8002b76 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b1e:	2300      	movs	r3, #0
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	4b18      	ldr	r3, [pc, #96]	; (8002b84 <HAL_SPI_MspInit+0x88>)
 8002b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b26:	4a17      	ldr	r2, [pc, #92]	; (8002b84 <HAL_SPI_MspInit+0x88>)
 8002b28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b2e:	4b15      	ldr	r3, [pc, #84]	; (8002b84 <HAL_SPI_MspInit+0x88>)
 8002b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b36:	613b      	str	r3, [r7, #16]
 8002b38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <HAL_SPI_MspInit+0x88>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	4a10      	ldr	r2, [pc, #64]	; (8002b84 <HAL_SPI_MspInit+0x88>)
 8002b44:	f043 0302 	orr.w	r3, r3, #2
 8002b48:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4a:	4b0e      	ldr	r3, [pc, #56]	; (8002b84 <HAL_SPI_MspInit+0x88>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	60fb      	str	r3, [r7, #12]
 8002b54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002b56:	2338      	movs	r3, #56	; 0x38
 8002b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b62:	2303      	movs	r3, #3
 8002b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b66:	2305      	movs	r3, #5
 8002b68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b6a:	f107 0314 	add.w	r3, r7, #20
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4805      	ldr	r0, [pc, #20]	; (8002b88 <HAL_SPI_MspInit+0x8c>)
 8002b72:	f002 f8c5 	bl	8004d00 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002b76:	bf00      	nop
 8002b78:	3728      	adds	r7, #40	; 0x28
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40013000 	.word	0x40013000
 8002b84:	40023800 	.word	0x40023800
 8002b88:	40020400 	.word	0x40020400

08002b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	607b      	str	r3, [r7, #4]
 8002b96:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <HAL_MspInit+0x4c>)
 8002b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9a:	4a0f      	ldr	r2, [pc, #60]	; (8002bd8 <HAL_MspInit+0x4c>)
 8002b9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ba0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	; (8002bd8 <HAL_MspInit+0x4c>)
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bae:	2300      	movs	r3, #0
 8002bb0:	603b      	str	r3, [r7, #0]
 8002bb2:	4b09      	ldr	r3, [pc, #36]	; (8002bd8 <HAL_MspInit+0x4c>)
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	4a08      	ldr	r2, [pc, #32]	; (8002bd8 <HAL_MspInit+0x4c>)
 8002bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bbe:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <HAL_MspInit+0x4c>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc6:	603b      	str	r3, [r7, #0]
 8002bc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40023800 	.word	0x40023800

08002bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002be0:	e7fe      	b.n	8002be0 <NMI_Handler+0x4>

08002be2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002be2:	b480      	push	{r7}
 8002be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002be6:	e7fe      	b.n	8002be6 <HardFault_Handler+0x4>

08002be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bec:	e7fe      	b.n	8002bec <MemManage_Handler+0x4>

08002bee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bf2:	e7fe      	b.n	8002bf2 <BusFault_Handler+0x4>

08002bf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bf8:	e7fe      	b.n	8002bf8 <UsageFault_Handler+0x4>

08002bfa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c0c:	bf00      	nop
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c16:	b480      	push	{r7}
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c1a:	bf00      	nop
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c28:	f001 f9c8 	bl	8003fbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c2c:	bf00      	nop
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c34:	4802      	ldr	r0, [pc, #8]	; (8002c40 <TIM2_IRQHandler+0x10>)
 8002c36:	f004 fac0 	bl	80071ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	20000694 	.word	0x20000694

08002c44 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c48:	4802      	ldr	r0, [pc, #8]	; (8002c54 <DMA2_Stream0_IRQHandler+0x10>)
 8002c4a:	f001 fe1d 	bl	8004888 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000144 	.word	0x20000144

08002c58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
	return 1;
 8002c5c:	2301      	movs	r3, #1
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <_kill>:

int _kill(int pid, int sig)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c72:	f005 f9a7 	bl	8007fc4 <__errno>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2216      	movs	r2, #22
 8002c7a:	601a      	str	r2, [r3, #0]
	return -1;
 8002c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <_exit>:

void _exit (int status)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c90:	f04f 31ff 	mov.w	r1, #4294967295
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f7ff ffe7 	bl	8002c68 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c9a:	e7fe      	b.n	8002c9a <_exit+0x12>

08002c9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ca8:	2300      	movs	r3, #0
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	e00a      	b.n	8002cc4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cae:	f3af 8000 	nop.w
 8002cb2:	4601      	mov	r1, r0
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	1c5a      	adds	r2, r3, #1
 8002cb8:	60ba      	str	r2, [r7, #8]
 8002cba:	b2ca      	uxtb	r2, r1
 8002cbc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	dbf0      	blt.n	8002cae <_read+0x12>
	}

return len;
 8002ccc:	687b      	ldr	r3, [r7, #4]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b086      	sub	sp, #24
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	60f8      	str	r0, [r7, #12]
 8002cde:	60b9      	str	r1, [r7, #8]
 8002ce0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	e009      	b.n	8002cfc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	1c5a      	adds	r2, r3, #1
 8002cec:	60ba      	str	r2, [r7, #8]
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	617b      	str	r3, [r7, #20]
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	dbf1      	blt.n	8002ce8 <_write+0x12>
	}
	return len;
 8002d04:	687b      	ldr	r3, [r7, #4]
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <_close>:

int _close(int file)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b083      	sub	sp, #12
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
	return -1;
 8002d16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
 8002d2e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d36:	605a      	str	r2, [r3, #4]
	return 0;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <_isatty>:

int _isatty(int file)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
	return 1;
 8002d4e:	2301      	movs	r3, #1
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
	return 0;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d80:	4a14      	ldr	r2, [pc, #80]	; (8002dd4 <_sbrk+0x5c>)
 8002d82:	4b15      	ldr	r3, [pc, #84]	; (8002dd8 <_sbrk+0x60>)
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d8c:	4b13      	ldr	r3, [pc, #76]	; (8002ddc <_sbrk+0x64>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d102      	bne.n	8002d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d94:	4b11      	ldr	r3, [pc, #68]	; (8002ddc <_sbrk+0x64>)
 8002d96:	4a12      	ldr	r2, [pc, #72]	; (8002de0 <_sbrk+0x68>)
 8002d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d9a:	4b10      	ldr	r3, [pc, #64]	; (8002ddc <_sbrk+0x64>)
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4413      	add	r3, r2
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d207      	bcs.n	8002db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002da8:	f005 f90c 	bl	8007fc4 <__errno>
 8002dac:	4603      	mov	r3, r0
 8002dae:	220c      	movs	r2, #12
 8002db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002db2:	f04f 33ff 	mov.w	r3, #4294967295
 8002db6:	e009      	b.n	8002dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002db8:	4b08      	ldr	r3, [pc, #32]	; (8002ddc <_sbrk+0x64>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dbe:	4b07      	ldr	r3, [pc, #28]	; (8002ddc <_sbrk+0x64>)
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	4a05      	ldr	r2, [pc, #20]	; (8002ddc <_sbrk+0x64>)
 8002dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dca:	68fb      	ldr	r3, [r7, #12]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3718      	adds	r7, #24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	20020000 	.word	0x20020000
 8002dd8:	00000400 	.word	0x00000400
 8002ddc:	200000f0 	.word	0x200000f0
 8002de0:	200006f0 	.word	0x200006f0

08002de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <SystemInit+0x20>)
 8002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dee:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <SystemInit+0x20>)
 8002df0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	e000ed00 	.word	0xe000ed00

08002e08 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e0e:	f107 0308 	add.w	r3, r7, #8
 8002e12:	2200      	movs	r2, #0
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	605a      	str	r2, [r3, #4]
 8002e18:	609a      	str	r2, [r3, #8]
 8002e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e1c:	463b      	mov	r3, r7
 8002e1e:	2200      	movs	r2, #0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002e24:	4b1e      	ldr	r3, [pc, #120]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e26:	4a1f      	ldr	r2, [pc, #124]	; (8002ea4 <MX_TIM1_Init+0x9c>)
 8002e28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8002e2a:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e2c:	2253      	movs	r2, #83	; 0x53
 8002e2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e30:	4b1b      	ldr	r3, [pc, #108]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002e36:	4b1a      	ldr	r3, [pc, #104]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e3e:	4b18      	ldr	r3, [pc, #96]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002e44:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e4a:	4b15      	ldr	r3, [pc, #84]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002e50:	4813      	ldr	r0, [pc, #76]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e52:	f004 f831 	bl	8006eb8 <HAL_TIM_Base_Init>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002e5c:	f7ff fda4 	bl	80029a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002e66:	f107 0308 	add.w	r3, r7, #8
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	480c      	ldr	r0, [pc, #48]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e6e:	f004 fb6f 	bl	8007550 <HAL_TIM_ConfigClockSource>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d001      	beq.n	8002e7c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002e78:	f7ff fd96 	bl	80029a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e80:	2300      	movs	r3, #0
 8002e82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e84:	463b      	mov	r3, r7
 8002e86:	4619      	mov	r1, r3
 8002e88:	4805      	ldr	r0, [pc, #20]	; (8002ea0 <MX_TIM1_Init+0x98>)
 8002e8a:	f004 ff3b 	bl	8007d04 <HAL_TIMEx_MasterConfigSynchronization>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002e94:	f7ff fd88 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002e98:	bf00      	nop
 8002e9a:	3718      	adds	r7, #24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	2000064c 	.word	0x2000064c
 8002ea4:	40010000 	.word	0x40010000

08002ea8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eae:	f107 0308 	add.w	r3, r7, #8
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	605a      	str	r2, [r3, #4]
 8002eb8:	609a      	str	r2, [r3, #8]
 8002eba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ebc:	463b      	mov	r3, r7
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ec4:	4b1d      	ldr	r3, [pc, #116]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002ec6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002eca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002ecc:	4b1b      	ldr	r3, [pc, #108]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002ece:	f240 3247 	movw	r2, #839	; 0x347
 8002ed2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ed4:	4b19      	ldr	r3, [pc, #100]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002eda:	4b18      	ldr	r3, [pc, #96]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002edc:	2263      	movs	r2, #99	; 0x63
 8002ede:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ee0:	4b16      	ldr	r3, [pc, #88]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ee6:	4b15      	ldr	r3, [pc, #84]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002eec:	4813      	ldr	r0, [pc, #76]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002eee:	f003 ffe3 	bl	8006eb8 <HAL_TIM_Base_Init>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d001      	beq.n	8002efc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002ef8:	f7ff fd56 	bl	80029a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002efc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f02:	f107 0308 	add.w	r3, r7, #8
 8002f06:	4619      	mov	r1, r3
 8002f08:	480c      	ldr	r0, [pc, #48]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002f0a:	f004 fb21 	bl	8007550 <HAL_TIM_ConfigClockSource>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002f14:	f7ff fd48 	bl	80029a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f20:	463b      	mov	r3, r7
 8002f22:	4619      	mov	r1, r3
 8002f24:	4805      	ldr	r0, [pc, #20]	; (8002f3c <MX_TIM2_Init+0x94>)
 8002f26:	f004 feed 	bl	8007d04 <HAL_TIMEx_MasterConfigSynchronization>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002f30:	f7ff fd3a 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f34:	bf00      	nop
 8002f36:	3718      	adds	r7, #24
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	20000694 	.word	0x20000694

08002f40 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b088      	sub	sp, #32
 8002f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f46:	1d3b      	adds	r3, r7, #4
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	605a      	str	r2, [r3, #4]
 8002f4e:	609a      	str	r2, [r3, #8]
 8002f50:	60da      	str	r2, [r3, #12]
 8002f52:	611a      	str	r2, [r3, #16]
 8002f54:	615a      	str	r2, [r3, #20]
 8002f56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002f58:	4b1e      	ldr	r3, [pc, #120]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002f5a:	4a1f      	ldr	r2, [pc, #124]	; (8002fd8 <MX_TIM13_Init+0x98>)
 8002f5c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002f5e:	4b1d      	ldr	r3, [pc, #116]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002f60:	f240 3247 	movw	r2, #839	; 0x347
 8002f64:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f66:	4b1b      	ldr	r3, [pc, #108]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002f6c:	4b19      	ldr	r3, [pc, #100]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002f6e:	2263      	movs	r2, #99	; 0x63
 8002f70:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f72:	4b18      	ldr	r3, [pc, #96]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f78:	4b16      	ldr	r3, [pc, #88]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002f7e:	4815      	ldr	r0, [pc, #84]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002f80:	f003 ff9a 	bl	8006eb8 <HAL_TIM_Base_Init>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002f8a:	f7ff fd0d 	bl	80029a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002f8e:	4811      	ldr	r0, [pc, #68]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002f90:	f004 f8ba 	bl	8007108 <HAL_TIM_PWM_Init>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002f9a:	f7ff fd05 	bl	80029a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f9e:	2360      	movs	r3, #96	; 0x60
 8002fa0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fae:	1d3b      	adds	r3, r7, #4
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4807      	ldr	r0, [pc, #28]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002fb6:	f004 fa09 	bl	80073cc <HAL_TIM_PWM_ConfigChannel>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002fc0:	f7ff fcf2 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002fc4:	4803      	ldr	r0, [pc, #12]	; (8002fd4 <MX_TIM13_Init+0x94>)
 8002fc6:	f000 f85b 	bl	8003080 <HAL_TIM_MspPostInit>

}
 8002fca:	bf00      	nop
 8002fcc:	3720      	adds	r7, #32
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000604 	.word	0x20000604
 8002fd8:	40001c00 	.word	0x40001c00

08002fdc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a22      	ldr	r2, [pc, #136]	; (8003074 <HAL_TIM_Base_MspInit+0x98>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d10e      	bne.n	800300c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	4b21      	ldr	r3, [pc, #132]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	4a20      	ldr	r2, [pc, #128]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ffe:	4b1e      	ldr	r3, [pc, #120]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	617b      	str	r3, [r7, #20]
 8003008:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 800300a:	e02e      	b.n	800306a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003014:	d116      	bne.n	8003044 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	613b      	str	r3, [r7, #16]
 800301a:	4b17      	ldr	r3, [pc, #92]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	4a16      	ldr	r2, [pc, #88]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	6413      	str	r3, [r2, #64]	; 0x40
 8003026:	4b14      	ldr	r3, [pc, #80]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	613b      	str	r3, [r7, #16]
 8003030:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003032:	2200      	movs	r2, #0
 8003034:	2100      	movs	r1, #0
 8003036:	201c      	movs	r0, #28
 8003038:	f001 fb41 	bl	80046be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800303c:	201c      	movs	r0, #28
 800303e:	f001 fb5a 	bl	80046f6 <HAL_NVIC_EnableIRQ>
}
 8003042:	e012      	b.n	800306a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a0c      	ldr	r2, [pc, #48]	; (800307c <HAL_TIM_Base_MspInit+0xa0>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d10d      	bne.n	800306a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800304e:	2300      	movs	r3, #0
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	4b09      	ldr	r3, [pc, #36]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 8003054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003056:	4a08      	ldr	r2, [pc, #32]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 8003058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800305c:	6413      	str	r3, [r2, #64]	; 0x40
 800305e:	4b06      	ldr	r3, [pc, #24]	; (8003078 <HAL_TIM_Base_MspInit+0x9c>)
 8003060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003066:	60fb      	str	r3, [r7, #12]
 8003068:	68fb      	ldr	r3, [r7, #12]
}
 800306a:	bf00      	nop
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40010000 	.word	0x40010000
 8003078:	40023800 	.word	0x40023800
 800307c:	40001c00 	.word	0x40001c00

08003080 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b088      	sub	sp, #32
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003088:	f107 030c 	add.w	r3, r7, #12
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]
 8003090:	605a      	str	r2, [r3, #4]
 8003092:	609a      	str	r2, [r3, #8]
 8003094:	60da      	str	r2, [r3, #12]
 8003096:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a12      	ldr	r2, [pc, #72]	; (80030e8 <HAL_TIM_MspPostInit+0x68>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d11e      	bne.n	80030e0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	4b11      	ldr	r3, [pc, #68]	; (80030ec <HAL_TIM_MspPostInit+0x6c>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	4a10      	ldr	r2, [pc, #64]	; (80030ec <HAL_TIM_MspPostInit+0x6c>)
 80030ac:	f043 0320 	orr.w	r3, r3, #32
 80030b0:	6313      	str	r3, [r2, #48]	; 0x30
 80030b2:	4b0e      	ldr	r3, [pc, #56]	; (80030ec <HAL_TIM_MspPostInit+0x6c>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	f003 0320 	and.w	r3, r3, #32
 80030ba:	60bb      	str	r3, [r7, #8]
 80030bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80030be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c4:	2302      	movs	r3, #2
 80030c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c8:	2300      	movs	r3, #0
 80030ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80030d0:	2309      	movs	r3, #9
 80030d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030d4:	f107 030c 	add.w	r3, r7, #12
 80030d8:	4619      	mov	r1, r3
 80030da:	4805      	ldr	r0, [pc, #20]	; (80030f0 <HAL_TIM_MspPostInit+0x70>)
 80030dc:	f001 fe10 	bl	8004d00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80030e0:	bf00      	nop
 80030e2:	3720      	adds	r7, #32
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40001c00 	.word	0x40001c00
 80030ec:	40023800 	.word	0x40023800
 80030f0:	40021400 	.word	0x40021400

080030f4 <TP_Write_Byte>:
uint8_t CMD_RDX=0XD0;
uint8_t CMD_RDY=0X90;
#endif

static void TP_Write_Byte(uint8_t num)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 80030fe:	2300      	movs	r3, #0
 8003100:	73fb      	strb	r3, [r7, #15]
	for(count=0;count<8;count++)
 8003102:	2300      	movs	r3, #0
 8003104:	73fb      	strb	r3, [r7, #15]
 8003106:	e025      	b.n	8003154 <TP_Write_Byte+0x60>
	{
		if(num&0x80) HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 1);
 8003108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310c:	2b00      	cmp	r3, #0
 800310e:	da06      	bge.n	800311e <TP_Write_Byte+0x2a>
 8003110:	2201      	movs	r2, #1
 8003112:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003116:	4813      	ldr	r0, [pc, #76]	; (8003164 <TP_Write_Byte+0x70>)
 8003118:	f001 ffa6 	bl	8005068 <HAL_GPIO_WritePin>
 800311c:	e005      	b.n	800312a <TP_Write_Byte+0x36>
		else HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 800311e:	2200      	movs	r2, #0
 8003120:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003124:	480f      	ldr	r0, [pc, #60]	; (8003164 <TP_Write_Byte+0x70>)
 8003126:	f001 ff9f 	bl	8005068 <HAL_GPIO_WritePin>
		num<<=1;
 800312a:	79fb      	ldrb	r3, [r7, #7]
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8003130:	2200      	movs	r2, #0
 8003132:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003136:	480c      	ldr	r0, [pc, #48]	; (8003168 <TP_Write_Byte+0x74>)
 8003138:	f001 ff96 	bl	8005068 <HAL_GPIO_WritePin>
		delay_us(1);
 800313c:	2001      	movs	r0, #1
 800313e:	f7ff fc8d 	bl	8002a5c <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8003142:	2201      	movs	r2, #1
 8003144:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003148:	4807      	ldr	r0, [pc, #28]	; (8003168 <TP_Write_Byte+0x74>)
 800314a:	f001 ff8d 	bl	8005068 <HAL_GPIO_WritePin>
	for(count=0;count<8;count++)
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	3301      	adds	r3, #1
 8003152:	73fb      	strb	r3, [r7, #15]
 8003154:	7bfb      	ldrb	r3, [r7, #15]
 8003156:	2b07      	cmp	r3, #7
 8003158:	d9d6      	bls.n	8003108 <TP_Write_Byte+0x14>
	}
}
 800315a:	bf00      	nop
 800315c:	bf00      	nop
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40020800 	.word	0x40020800
 8003168:	40021800 	.word	0x40021800

0800316c <TP_Read_AD>:

static uint16_t TP_Read_AD(uint8_t CMD)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 8003176:	2300      	movs	r3, #0
 8003178:	73fb      	strb	r3, [r7, #15]
	uint16_t Num=0;
 800317a:	2300      	movs	r3, #0
 800317c:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 800317e:	2200      	movs	r2, #0
 8003180:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003184:	482f      	ldr	r0, [pc, #188]	; (8003244 <TP_Read_AD+0xd8>)
 8003186:	f001 ff6f 	bl	8005068 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 800318a:	2200      	movs	r2, #0
 800318c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003190:	482d      	ldr	r0, [pc, #180]	; (8003248 <TP_Read_AD+0xdc>)
 8003192:	f001 ff69 	bl	8005068 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 0);
 8003196:	2200      	movs	r2, #0
 8003198:	2180      	movs	r1, #128	; 0x80
 800319a:	482a      	ldr	r0, [pc, #168]	; (8003244 <TP_Read_AD+0xd8>)
 800319c:	f001 ff64 	bl	8005068 <HAL_GPIO_WritePin>
	TP_Write_Byte(CMD);
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff ffa6 	bl	80030f4 <TP_Write_Byte>
	delay_us(6);
 80031a8:	2006      	movs	r0, #6
 80031aa:	f7ff fc57 	bl	8002a5c <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80031ae:	2200      	movs	r2, #0
 80031b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031b4:	4823      	ldr	r0, [pc, #140]	; (8003244 <TP_Read_AD+0xd8>)
 80031b6:	f001 ff57 	bl	8005068 <HAL_GPIO_WritePin>
	delay_us(1);
 80031ba:	2001      	movs	r0, #1
 80031bc:	f7ff fc4e 	bl	8002a5c <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 80031c0:	2201      	movs	r2, #1
 80031c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031c6:	481f      	ldr	r0, [pc, #124]	; (8003244 <TP_Read_AD+0xd8>)
 80031c8:	f001 ff4e 	bl	8005068 <HAL_GPIO_WritePin>
	delay_us(1);
 80031cc:	2001      	movs	r0, #1
 80031ce:	f7ff fc45 	bl	8002a5c <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80031d2:	2200      	movs	r2, #0
 80031d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031d8:	481a      	ldr	r0, [pc, #104]	; (8003244 <TP_Read_AD+0xd8>)
 80031da:	f001 ff45 	bl	8005068 <HAL_GPIO_WritePin>
	for(count=0;count<16;count++)
 80031de:	2300      	movs	r3, #0
 80031e0:	73fb      	strb	r3, [r7, #15]
 80031e2:	e01f      	b.n	8003224 <TP_Read_AD+0xb8>
	{
		Num<<=1;
 80031e4:	89bb      	ldrh	r3, [r7, #12]
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	81bb      	strh	r3, [r7, #12]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80031ea:	2200      	movs	r2, #0
 80031ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031f0:	4814      	ldr	r0, [pc, #80]	; (8003244 <TP_Read_AD+0xd8>)
 80031f2:	f001 ff39 	bl	8005068 <HAL_GPIO_WritePin>
		delay_us(1);
 80031f6:	2001      	movs	r0, #1
 80031f8:	f7ff fc30 	bl	8002a5c <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 80031fc:	2201      	movs	r2, #1
 80031fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003202:	4810      	ldr	r0, [pc, #64]	; (8003244 <TP_Read_AD+0xd8>)
 8003204:	f001 ff30 	bl	8005068 <HAL_GPIO_WritePin>
 		if(HAL_GPIO_ReadPin(T_MISO_GPIO_Port, T_MISO_Pin) != 0)Num++;
 8003208:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800320c:	480e      	ldr	r0, [pc, #56]	; (8003248 <TP_Read_AD+0xdc>)
 800320e:	f001 ff13 	bl	8005038 <HAL_GPIO_ReadPin>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <TP_Read_AD+0xb2>
 8003218:	89bb      	ldrh	r3, [r7, #12]
 800321a:	3301      	adds	r3, #1
 800321c:	81bb      	strh	r3, [r7, #12]
	for(count=0;count<16;count++)
 800321e:	7bfb      	ldrb	r3, [r7, #15]
 8003220:	3301      	adds	r3, #1
 8003222:	73fb      	strb	r3, [r7, #15]
 8003224:	7bfb      	ldrb	r3, [r7, #15]
 8003226:	2b0f      	cmp	r3, #15
 8003228:	d9dc      	bls.n	80031e4 <TP_Read_AD+0x78>
	}
	Num>>=4;
 800322a:	89bb      	ldrh	r3, [r7, #12]
 800322c:	091b      	lsrs	r3, r3, #4
 800322e:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 1);
 8003230:	2201      	movs	r2, #1
 8003232:	2180      	movs	r1, #128	; 0x80
 8003234:	4803      	ldr	r0, [pc, #12]	; (8003244 <TP_Read_AD+0xd8>)
 8003236:	f001 ff17 	bl	8005068 <HAL_GPIO_WritePin>
	return(Num);
 800323a:	89bb      	ldrh	r3, [r7, #12]
}
 800323c:	4618      	mov	r0, r3
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40021800 	.word	0x40021800
 8003248:	40020800 	.word	0x40020800

0800324c <TP_Read_XOY>:

#define READ_TIMES 5
#define LOST_VAL 1
static uint16_t TP_Read_XOY(uint8_t xy)
{
 800324c:	b590      	push	{r4, r7, lr}
 800324e:	b089      	sub	sp, #36	; 0x24
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	71fb      	strb	r3, [r7, #7]
	uint16_t i, j;
	uint16_t buf[READ_TIMES];
	uint16_t sum=0;
 8003256:	2300      	movs	r3, #0
 8003258:	837b      	strh	r3, [r7, #26]
	uint16_t temp;
	for(i=0;i<READ_TIMES;i++)buf[i]=TP_Read_AD(xy);
 800325a:	2300      	movs	r3, #0
 800325c:	83fb      	strh	r3, [r7, #30]
 800325e:	e00f      	b.n	8003280 <TP_Read_XOY+0x34>
 8003260:	8bfc      	ldrh	r4, [r7, #30]
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff ff81 	bl	800316c <TP_Read_AD>
 800326a:	4603      	mov	r3, r0
 800326c:	461a      	mov	r2, r3
 800326e:	0063      	lsls	r3, r4, #1
 8003270:	f107 0120 	add.w	r1, r7, #32
 8003274:	440b      	add	r3, r1
 8003276:	f823 2c14 	strh.w	r2, [r3, #-20]
 800327a:	8bfb      	ldrh	r3, [r7, #30]
 800327c:	3301      	adds	r3, #1
 800327e:	83fb      	strh	r3, [r7, #30]
 8003280:	8bfb      	ldrh	r3, [r7, #30]
 8003282:	2b04      	cmp	r3, #4
 8003284:	d9ec      	bls.n	8003260 <TP_Read_XOY+0x14>
	for(i=0;i<READ_TIMES-1; i++)
 8003286:	2300      	movs	r3, #0
 8003288:	83fb      	strh	r3, [r7, #30]
 800328a:	e03b      	b.n	8003304 <TP_Read_XOY+0xb8>
	{
		for(j=i+1;j<READ_TIMES;j++)
 800328c:	8bfb      	ldrh	r3, [r7, #30]
 800328e:	3301      	adds	r3, #1
 8003290:	83bb      	strh	r3, [r7, #28]
 8003292:	e031      	b.n	80032f8 <TP_Read_XOY+0xac>
		{
			if(buf[i]>buf[j])
 8003294:	8bfb      	ldrh	r3, [r7, #30]
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	f107 0220 	add.w	r2, r7, #32
 800329c:	4413      	add	r3, r2
 800329e:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80032a2:	8bbb      	ldrh	r3, [r7, #28]
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	f107 0120 	add.w	r1, r7, #32
 80032aa:	440b      	add	r3, r1
 80032ac:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d91e      	bls.n	80032f2 <TP_Read_XOY+0xa6>
			{
				temp=buf[i];
 80032b4:	8bfb      	ldrh	r3, [r7, #30]
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	f107 0220 	add.w	r2, r7, #32
 80032bc:	4413      	add	r3, r2
 80032be:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80032c2:	833b      	strh	r3, [r7, #24]
				buf[i]=buf[j];
 80032c4:	8bbb      	ldrh	r3, [r7, #28]
 80032c6:	8bfa      	ldrh	r2, [r7, #30]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	f107 0120 	add.w	r1, r7, #32
 80032ce:	440b      	add	r3, r1
 80032d0:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 80032d4:	0053      	lsls	r3, r2, #1
 80032d6:	f107 0220 	add.w	r2, r7, #32
 80032da:	4413      	add	r3, r2
 80032dc:	460a      	mov	r2, r1
 80032de:	f823 2c14 	strh.w	r2, [r3, #-20]
				buf[j]=temp;
 80032e2:	8bbb      	ldrh	r3, [r7, #28]
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	f107 0220 	add.w	r2, r7, #32
 80032ea:	4413      	add	r3, r2
 80032ec:	8b3a      	ldrh	r2, [r7, #24]
 80032ee:	f823 2c14 	strh.w	r2, [r3, #-20]
		for(j=i+1;j<READ_TIMES;j++)
 80032f2:	8bbb      	ldrh	r3, [r7, #28]
 80032f4:	3301      	adds	r3, #1
 80032f6:	83bb      	strh	r3, [r7, #28]
 80032f8:	8bbb      	ldrh	r3, [r7, #28]
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d9ca      	bls.n	8003294 <TP_Read_XOY+0x48>
	for(i=0;i<READ_TIMES-1; i++)
 80032fe:	8bfb      	ldrh	r3, [r7, #30]
 8003300:	3301      	adds	r3, #1
 8003302:	83fb      	strh	r3, [r7, #30]
 8003304:	8bfb      	ldrh	r3, [r7, #30]
 8003306:	2b03      	cmp	r3, #3
 8003308:	d9c0      	bls.n	800328c <TP_Read_XOY+0x40>
			}
		}
	}
	sum=0;
 800330a:	2300      	movs	r3, #0
 800330c:	837b      	strh	r3, [r7, #26]
	for(i=LOST_VAL;i<READ_TIMES-LOST_VAL;i++)sum+=buf[i];
 800330e:	2301      	movs	r3, #1
 8003310:	83fb      	strh	r3, [r7, #30]
 8003312:	e00c      	b.n	800332e <TP_Read_XOY+0xe2>
 8003314:	8bfb      	ldrh	r3, [r7, #30]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	f107 0220 	add.w	r2, r7, #32
 800331c:	4413      	add	r3, r2
 800331e:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8003322:	8b7b      	ldrh	r3, [r7, #26]
 8003324:	4413      	add	r3, r2
 8003326:	837b      	strh	r3, [r7, #26]
 8003328:	8bfb      	ldrh	r3, [r7, #30]
 800332a:	3301      	adds	r3, #1
 800332c:	83fb      	strh	r3, [r7, #30]
 800332e:	8bfb      	ldrh	r3, [r7, #30]
 8003330:	2b03      	cmp	r3, #3
 8003332:	d9ef      	bls.n	8003314 <TP_Read_XOY+0xc8>
	temp=sum/(READ_TIMES-2*LOST_VAL);
 8003334:	8b7b      	ldrh	r3, [r7, #26]
 8003336:	4a05      	ldr	r2, [pc, #20]	; (800334c <TP_Read_XOY+0x100>)
 8003338:	fba2 2303 	umull	r2, r3, r2, r3
 800333c:	085b      	lsrs	r3, r3, #1
 800333e:	833b      	strh	r3, [r7, #24]
	return temp;
 8003340:	8b3b      	ldrh	r3, [r7, #24]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3724      	adds	r7, #36	; 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd90      	pop	{r4, r7, pc}
 800334a:	bf00      	nop
 800334c:	aaaaaaab 	.word	0xaaaaaaab

08003350 <TP_Read_XY>:

static uint8_t TP_Read_XY(uint16_t *x,uint16_t *y)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
	uint16_t xtemp,ytemp;
	xtemp=TP_Read_XOY(CMD_RDX);
 800335a:	4b0c      	ldr	r3, [pc, #48]	; (800338c <TP_Read_XY+0x3c>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff ff74 	bl	800324c <TP_Read_XOY>
 8003364:	4603      	mov	r3, r0
 8003366:	81fb      	strh	r3, [r7, #14]
	ytemp=TP_Read_XOY(CMD_RDY);
 8003368:	4b09      	ldr	r3, [pc, #36]	; (8003390 <TP_Read_XY+0x40>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff ff6d 	bl	800324c <TP_Read_XOY>
 8003372:	4603      	mov	r3, r0
 8003374:	81bb      	strh	r3, [r7, #12]
	*x=xtemp;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	89fa      	ldrh	r2, [r7, #14]
 800337a:	801a      	strh	r2, [r3, #0]
	*y=ytemp;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	89ba      	ldrh	r2, [r7, #12]
 8003380:	801a      	strh	r2, [r3, #0]
	return 1;
 8003382:	2301      	movs	r3, #1
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000044 	.word	0x20000044
 8003390:	20000045 	.word	0x20000045

08003394 <TP_Read_XY2>:

#define ERR_RANGE 100
static uint8_t TP_Read_XY2(uint16_t *x,uint16_t *y)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
	uint16_t x1,y1;
 	uint16_t x2,y2;
 	uint8_t flag;
	flag=TP_Read_XY(&x1,&y1);
 800339e:	f107 0212 	add.w	r2, r7, #18
 80033a2:	f107 0314 	add.w	r3, r7, #20
 80033a6:	4611      	mov	r1, r2
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff ffd1 	bl	8003350 <TP_Read_XY>
 80033ae:	4603      	mov	r3, r0
 80033b0:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 80033b2:	7dfb      	ldrb	r3, [r7, #23]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <TP_Read_XY2+0x28>
 80033b8:	2300      	movs	r3, #0
 80033ba:	e049      	b.n	8003450 <TP_Read_XY2+0xbc>
	flag=TP_Read_XY(&x2,&y2);
 80033bc:	f107 020e 	add.w	r2, r7, #14
 80033c0:	f107 0310 	add.w	r3, r7, #16
 80033c4:	4611      	mov	r1, r2
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff ffc2 	bl	8003350 <TP_Read_XY>
 80033cc:	4603      	mov	r3, r0
 80033ce:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 80033d0:	7dfb      	ldrb	r3, [r7, #23]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <TP_Read_XY2+0x46>
 80033d6:	2300      	movs	r3, #0
 80033d8:	e03a      	b.n	8003450 <TP_Read_XY2+0xbc>
	if(((x2<=x1&&x1<x2+ERR_RANGE)||(x1<=x2&&x2<x1+ERR_RANGE))//+-50
 80033da:	8a3a      	ldrh	r2, [r7, #16]
 80033dc:	8abb      	ldrh	r3, [r7, #20]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d804      	bhi.n	80033ec <TP_Read_XY2+0x58>
 80033e2:	8a3b      	ldrh	r3, [r7, #16]
 80033e4:	3363      	adds	r3, #99	; 0x63
 80033e6:	8aba      	ldrh	r2, [r7, #20]
 80033e8:	4293      	cmp	r3, r2
 80033ea:	da08      	bge.n	80033fe <TP_Read_XY2+0x6a>
 80033ec:	8aba      	ldrh	r2, [r7, #20]
 80033ee:	8a3b      	ldrh	r3, [r7, #16]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d82c      	bhi.n	800344e <TP_Read_XY2+0xba>
 80033f4:	8abb      	ldrh	r3, [r7, #20]
 80033f6:	3363      	adds	r3, #99	; 0x63
 80033f8:	8a3a      	ldrh	r2, [r7, #16]
 80033fa:	4293      	cmp	r3, r2
 80033fc:	db27      	blt.n	800344e <TP_Read_XY2+0xba>
	&&((y2<=y1&&y1<y2+ERR_RANGE)||(y1<=y2&&y2<y1+ERR_RANGE)))
 80033fe:	89fa      	ldrh	r2, [r7, #14]
 8003400:	8a7b      	ldrh	r3, [r7, #18]
 8003402:	429a      	cmp	r2, r3
 8003404:	d804      	bhi.n	8003410 <TP_Read_XY2+0x7c>
 8003406:	89fb      	ldrh	r3, [r7, #14]
 8003408:	3363      	adds	r3, #99	; 0x63
 800340a:	8a7a      	ldrh	r2, [r7, #18]
 800340c:	4293      	cmp	r3, r2
 800340e:	da08      	bge.n	8003422 <TP_Read_XY2+0x8e>
 8003410:	8a7a      	ldrh	r2, [r7, #18]
 8003412:	89fb      	ldrh	r3, [r7, #14]
 8003414:	429a      	cmp	r2, r3
 8003416:	d81a      	bhi.n	800344e <TP_Read_XY2+0xba>
 8003418:	8a7b      	ldrh	r3, [r7, #18]
 800341a:	3363      	adds	r3, #99	; 0x63
 800341c:	89fa      	ldrh	r2, [r7, #14]
 800341e:	4293      	cmp	r3, r2
 8003420:	db15      	blt.n	800344e <TP_Read_XY2+0xba>
	{
		*x=(x1+x2)/2;
 8003422:	8abb      	ldrh	r3, [r7, #20]
 8003424:	461a      	mov	r2, r3
 8003426:	8a3b      	ldrh	r3, [r7, #16]
 8003428:	4413      	add	r3, r2
 800342a:	0fda      	lsrs	r2, r3, #31
 800342c:	4413      	add	r3, r2
 800342e:	105b      	asrs	r3, r3, #1
 8003430:	b29a      	uxth	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	801a      	strh	r2, [r3, #0]
		*y=(y1+y2)/2;
 8003436:	8a7b      	ldrh	r3, [r7, #18]
 8003438:	461a      	mov	r2, r3
 800343a:	89fb      	ldrh	r3, [r7, #14]
 800343c:	4413      	add	r3, r2
 800343e:	0fda      	lsrs	r2, r3, #31
 8003440:	4413      	add	r3, r2
 8003442:	105b      	asrs	r3, r3, #1
 8003444:	b29a      	uxth	r2, r3
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	801a      	strh	r2, [r3, #0]
		return 1;
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <TP_Read_XY2+0xbc>
	}else return 0;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <TP_Drow_Touch_Point>:

static void TP_Drow_Touch_Point(uint16_t x,uint16_t y,uint16_t color)
{
 8003458:	b590      	push	{r4, r7, lr}
 800345a:	b085      	sub	sp, #20
 800345c:	af02      	add	r7, sp, #8
 800345e:	4603      	mov	r3, r0
 8003460:	80fb      	strh	r3, [r7, #6]
 8003462:	460b      	mov	r3, r1
 8003464:	80bb      	strh	r3, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	807b      	strh	r3, [r7, #2]
	lcd_DrawLine(x-12,y,x+13,y,color);
 800346a:	88fb      	ldrh	r3, [r7, #6]
 800346c:	3b0c      	subs	r3, #12
 800346e:	b298      	uxth	r0, r3
 8003470:	88fb      	ldrh	r3, [r7, #6]
 8003472:	330d      	adds	r3, #13
 8003474:	b29a      	uxth	r2, r3
 8003476:	88bc      	ldrh	r4, [r7, #4]
 8003478:	88b9      	ldrh	r1, [r7, #4]
 800347a:	887b      	ldrh	r3, [r7, #2]
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	4623      	mov	r3, r4
 8003480:	f7fe fa43 	bl	800190a <lcd_DrawLine>
	lcd_DrawLine(x,y-12,x,y+13,color);
 8003484:	88bb      	ldrh	r3, [r7, #4]
 8003486:	3b0c      	subs	r3, #12
 8003488:	b299      	uxth	r1, r3
 800348a:	88bb      	ldrh	r3, [r7, #4]
 800348c:	330d      	adds	r3, #13
 800348e:	b29c      	uxth	r4, r3
 8003490:	88fa      	ldrh	r2, [r7, #6]
 8003492:	88f8      	ldrh	r0, [r7, #6]
 8003494:	887b      	ldrh	r3, [r7, #2]
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	4623      	mov	r3, r4
 800349a:	f7fe fa36 	bl	800190a <lcd_DrawLine>
	lcd_DrawPoint(x+1,y+1,color);
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	3301      	adds	r3, #1
 80034a2:	b298      	uxth	r0, r3
 80034a4:	88bb      	ldrh	r3, [r7, #4]
 80034a6:	3301      	adds	r3, #1
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	887a      	ldrh	r2, [r7, #2]
 80034ac:	4619      	mov	r1, r3
 80034ae:	f7fe fa15 	bl	80018dc <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y+1,color);
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b298      	uxth	r0, r3
 80034b8:	88bb      	ldrh	r3, [r7, #4]
 80034ba:	3301      	adds	r3, #1
 80034bc:	b29b      	uxth	r3, r3
 80034be:	887a      	ldrh	r2, [r7, #2]
 80034c0:	4619      	mov	r1, r3
 80034c2:	f7fe fa0b 	bl	80018dc <lcd_DrawPoint>
	lcd_DrawPoint(x+1,y-1,color);
 80034c6:	88fb      	ldrh	r3, [r7, #6]
 80034c8:	3301      	adds	r3, #1
 80034ca:	b298      	uxth	r0, r3
 80034cc:	88bb      	ldrh	r3, [r7, #4]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	887a      	ldrh	r2, [r7, #2]
 80034d4:	4619      	mov	r1, r3
 80034d6:	f7fe fa01 	bl	80018dc <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y-1,color);
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	3b01      	subs	r3, #1
 80034de:	b298      	uxth	r0, r3
 80034e0:	88bb      	ldrh	r3, [r7, #4]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	887a      	ldrh	r2, [r7, #2]
 80034e8:	4619      	mov	r1, r3
 80034ea:	f7fe f9f7 	bl	80018dc <lcd_DrawPoint>
	lcd_DrawCircle(x,y,color,6, 0);
 80034ee:	88f8      	ldrh	r0, [r7, #6]
 80034f0:	88b9      	ldrh	r1, [r7, #4]
 80034f2:	887a      	ldrh	r2, [r7, #2]
 80034f4:	2300      	movs	r3, #0
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	2306      	movs	r3, #6
 80034fa:	f7fe fd6a 	bl	8001fd2 <lcd_DrawCircle>
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	bd90      	pop	{r4, r7, pc}
	...

08003508 <TP_Scan>:
		}
	}
}

static uint8_t TP_Scan(uint8_t tp)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == GPIO_PIN_RESET)
 8003512:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003516:	4843      	ldr	r0, [pc, #268]	; (8003624 <TP_Scan+0x11c>)
 8003518:	f001 fd8e 	bl	8005038 <HAL_GPIO_ReadPin>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d157      	bne.n	80035d2 <TP_Scan+0xca>
	{
		if(tp)TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]);
 8003522:	79fb      	ldrb	r3, [r7, #7]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d004      	beq.n	8003532 <TP_Scan+0x2a>
 8003528:	493f      	ldr	r1, [pc, #252]	; (8003628 <TP_Scan+0x120>)
 800352a:	4840      	ldr	r0, [pc, #256]	; (800362c <TP_Scan+0x124>)
 800352c:	f7ff ff32 	bl	8003394 <TP_Read_XY2>
 8003530:	e03c      	b.n	80035ac <TP_Scan+0xa4>
		else if(TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]))
 8003532:	493d      	ldr	r1, [pc, #244]	; (8003628 <TP_Scan+0x120>)
 8003534:	483d      	ldr	r0, [pc, #244]	; (800362c <TP_Scan+0x124>)
 8003536:	f7ff ff2d 	bl	8003394 <TP_Read_XY2>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d035      	beq.n	80035ac <TP_Scan+0xa4>
		{
	 		tp_dev.x[0]=tp_dev.xfac*tp_dev.x[0]+tp_dev.xoff;
 8003540:	4b3b      	ldr	r3, [pc, #236]	; (8003630 <TP_Scan+0x128>)
 8003542:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003546:	4b3a      	ldr	r3, [pc, #232]	; (8003630 <TP_Scan+0x128>)
 8003548:	899b      	ldrh	r3, [r3, #12]
 800354a:	ee07 3a90 	vmov	s15, r3
 800354e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003552:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003556:	4b36      	ldr	r3, [pc, #216]	; (8003630 <TP_Scan+0x128>)
 8003558:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 800355c:	ee07 3a90 	vmov	s15, r3
 8003560:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003564:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003568:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800356c:	ee17 3a90 	vmov	r3, s15
 8003570:	b29a      	uxth	r2, r3
 8003572:	4b2f      	ldr	r3, [pc, #188]	; (8003630 <TP_Scan+0x128>)
 8003574:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=tp_dev.yfac*tp_dev.y[0]+tp_dev.yoff;
 8003576:	4b2e      	ldr	r3, [pc, #184]	; (8003630 <TP_Scan+0x128>)
 8003578:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800357c:	4b2c      	ldr	r3, [pc, #176]	; (8003630 <TP_Scan+0x128>)
 800357e:	8adb      	ldrh	r3, [r3, #22]
 8003580:	ee07 3a90 	vmov	s15, r3
 8003584:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003588:	ee27 7a27 	vmul.f32	s14, s14, s15
 800358c:	4b28      	ldr	r3, [pc, #160]	; (8003630 <TP_Scan+0x128>)
 800358e:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8003592:	ee07 3a90 	vmov	s15, r3
 8003596:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800359a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800359e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035a2:	ee17 3a90 	vmov	r3, s15
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	4b21      	ldr	r3, [pc, #132]	; (8003630 <TP_Scan+0x128>)
 80035aa:	82da      	strh	r2, [r3, #22]
	 	}
		if((tp_dev.sta&TP_PRES_DOWN)==0)
 80035ac:	4b20      	ldr	r3, [pc, #128]	; (8003630 <TP_Scan+0x128>)
 80035ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035b2:	b25b      	sxtb	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	db2a      	blt.n	800360e <TP_Scan+0x106>
		{
			tp_dev.sta=TP_PRES_DOWN|TP_CATH_PRES;
 80035b8:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <TP_Scan+0x128>)
 80035ba:	22c0      	movs	r2, #192	; 0xc0
 80035bc:	f883 2020 	strb.w	r2, [r3, #32]
			tp_dev.x[4]=tp_dev.x[0];
 80035c0:	4b1b      	ldr	r3, [pc, #108]	; (8003630 <TP_Scan+0x128>)
 80035c2:	899a      	ldrh	r2, [r3, #12]
 80035c4:	4b1a      	ldr	r3, [pc, #104]	; (8003630 <TP_Scan+0x128>)
 80035c6:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=tp_dev.y[0];
 80035c8:	4b19      	ldr	r3, [pc, #100]	; (8003630 <TP_Scan+0x128>)
 80035ca:	8ada      	ldrh	r2, [r3, #22]
 80035cc:	4b18      	ldr	r3, [pc, #96]	; (8003630 <TP_Scan+0x128>)
 80035ce:	83da      	strh	r2, [r3, #30]
 80035d0:	e01d      	b.n	800360e <TP_Scan+0x106>
		}
	}else
	{
		if(tp_dev.sta&TP_PRES_DOWN)
 80035d2:	4b17      	ldr	r3, [pc, #92]	; (8003630 <TP_Scan+0x128>)
 80035d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035d8:	b25b      	sxtb	r3, r3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	da09      	bge.n	80035f2 <TP_Scan+0xea>
		{
			tp_dev.sta&=~(1<<7);
 80035de:	4b14      	ldr	r3, [pc, #80]	; (8003630 <TP_Scan+0x128>)
 80035e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	4b11      	ldr	r3, [pc, #68]	; (8003630 <TP_Scan+0x128>)
 80035ec:	f883 2020 	strb.w	r2, [r3, #32]
 80035f0:	e00d      	b.n	800360e <TP_Scan+0x106>
		}else
		{
			tp_dev.x[4]=0;
 80035f2:	4b0f      	ldr	r3, [pc, #60]	; (8003630 <TP_Scan+0x128>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=0;
 80035f8:	4b0d      	ldr	r3, [pc, #52]	; (8003630 <TP_Scan+0x128>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	83da      	strh	r2, [r3, #30]
			tp_dev.x[0]=0xffff;
 80035fe:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <TP_Scan+0x128>)
 8003600:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003604:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=0xffff;
 8003606:	4b0a      	ldr	r3, [pc, #40]	; (8003630 <TP_Scan+0x128>)
 8003608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800360c:	82da      	strh	r2, [r3, #22]
		}
	}
	return tp_dev.sta&TP_PRES_DOWN;
 800360e:	4b08      	ldr	r3, [pc, #32]	; (8003630 <TP_Scan+0x128>)
 8003610:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003614:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003618:	b2db      	uxtb	r3, r3
}
 800361a:	4618      	mov	r0, r3
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40020800 	.word	0x40020800
 8003628:	20000026 	.word	0x20000026
 800362c:	2000001c 	.word	0x2000001c
 8003630:	20000010 	.word	0x20000010

08003634 <TP_Save_Adjdata>:


#define SAVE_ADDR_BASE 0

static void TP_Save_Adjdata(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
	at24c_Write(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 8003638:	220e      	movs	r2, #14
 800363a:	4905      	ldr	r1, [pc, #20]	; (8003650 <TP_Save_Adjdata+0x1c>)
 800363c:	2000      	movs	r0, #0
 800363e:	f7fd fdbf 	bl	80011c0 <at24c_Write>
	at24c_WriteOneByte(SAVE_ADDR_BASE+14,DFT_SCAN_DIR);
 8003642:	2100      	movs	r1, #0
 8003644:	200e      	movs	r0, #14
 8003646:	f7fd fd5b 	bl	8001100 <at24c_WriteOneByte>
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20000034 	.word	0x20000034

08003654 <TP_Get_Adjdata>:

static uint8_t TP_Get_Adjdata(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 800365a:	2300      	movs	r3, #0
 800365c:	71fb      	strb	r3, [r7, #7]
	temp=at24c_ReadOneByte(SAVE_ADDR_BASE+14);
 800365e:	200e      	movs	r0, #14
 8003660:	f7fd fd32 	bl	80010c8 <at24c_ReadOneByte>
 8003664:	4603      	mov	r3, r0
 8003666:	71fb      	strb	r3, [r7, #7]

	if(temp==DFT_SCAN_DIR)
 8003668:	79fb      	ldrb	r3, [r7, #7]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d106      	bne.n	800367c <TP_Get_Adjdata+0x28>
 	{
		at24c_Read(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 800366e:	220e      	movs	r2, #14
 8003670:	4905      	ldr	r1, [pc, #20]	; (8003688 <TP_Get_Adjdata+0x34>)
 8003672:	2000      	movs	r0, #0
 8003674:	f7fd fd85 	bl	8001182 <at24c_Read>
		return 1;
 8003678:	2301      	movs	r3, #1
 800367a:	e000      	b.n	800367e <TP_Get_Adjdata+0x2a>
	}
	return 0;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	20000034 	.word	0x20000034
 800368c:	00000000 	.word	0x00000000

08003690 <touch_Adjust>:


void touch_Adjust(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b08e      	sub	sp, #56	; 0x38
 8003694:	af04      	add	r7, sp, #16
	uint16_t pos_temp[4][2];
	uint8_t  cnt=0;
 8003696:	2300      	movs	r3, #0
 8003698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t d1,d2;
	uint32_t tem1,tem2;
	double fac;
 	cnt=0;
 800369c:	2300      	movs	r3, #0
 800369e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 	lcd_Fill(0,0,lcddev.width,lcddev.height,WHITE);
 80036a2:	4b61      	ldr	r3, [pc, #388]	; (8003828 <touch_Adjust+0x198>)
 80036a4:	881a      	ldrh	r2, [r3, #0]
 80036a6:	4b60      	ldr	r3, [pc, #384]	; (8003828 <touch_Adjust+0x198>)
 80036a8:	885b      	ldrh	r3, [r3, #2]
 80036aa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80036ae:	9100      	str	r1, [sp, #0]
 80036b0:	2100      	movs	r1, #0
 80036b2:	2000      	movs	r0, #0
 80036b4:	f7fe f8dc 	bl	8001870 <lcd_Fill>
 	lcd_ShowStr(5,40,"Please adjust the screen",RED,WHITE,16,0);
 80036b8:	2300      	movs	r3, #0
 80036ba:	9302      	str	r3, [sp, #8]
 80036bc:	2310      	movs	r3, #16
 80036be:	9301      	str	r3, [sp, #4]
 80036c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80036ca:	4a58      	ldr	r2, [pc, #352]	; (800382c <touch_Adjust+0x19c>)
 80036cc:	2128      	movs	r1, #40	; 0x28
 80036ce:	2005      	movs	r0, #5
 80036d0:	f7fe fcec 	bl	80020ac <lcd_ShowStr>
 	lcd_ShowStr(5,65,"by touching the marked",RED,WHITE,16,0);
 80036d4:	2300      	movs	r3, #0
 80036d6:	9302      	str	r3, [sp, #8]
 80036d8:	2310      	movs	r3, #16
 80036da:	9301      	str	r3, [sp, #4]
 80036dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80036e6:	4a52      	ldr	r2, [pc, #328]	; (8003830 <touch_Adjust+0x1a0>)
 80036e8:	2141      	movs	r1, #65	; 0x41
 80036ea:	2005      	movs	r0, #5
 80036ec:	f7fe fcde 	bl	80020ac <lcd_ShowStr>
 	lcd_ShowStr(5,90,"points one by one",RED,WHITE,16,0);
 80036f0:	2300      	movs	r3, #0
 80036f2:	9302      	str	r3, [sp, #8]
 80036f4:	2310      	movs	r3, #16
 80036f6:	9301      	str	r3, [sp, #4]
 80036f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003702:	4a4c      	ldr	r2, [pc, #304]	; (8003834 <touch_Adjust+0x1a4>)
 8003704:	215a      	movs	r1, #90	; 0x5a
 8003706:	2005      	movs	r0, #5
 8003708:	f7fe fcd0 	bl	80020ac <lcd_ShowStr>
	TP_Drow_Touch_Point(20,20,RED);
 800370c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003710:	2114      	movs	r1, #20
 8003712:	2014      	movs	r0, #20
 8003714:	f7ff fea0 	bl	8003458 <TP_Drow_Touch_Point>
	tp_dev.sta=0;
 8003718:	4b47      	ldr	r3, [pc, #284]	; (8003838 <touch_Adjust+0x1a8>)
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2020 	strb.w	r2, [r3, #32]
	tp_dev.xfac=0;
 8003720:	4b45      	ldr	r3, [pc, #276]	; (8003838 <touch_Adjust+0x1a8>)
 8003722:	f04f 0200 	mov.w	r2, #0
 8003726:	625a      	str	r2, [r3, #36]	; 0x24
	while(1)
	{
		HAL_Delay(50);
 8003728:	2032      	movs	r0, #50	; 0x32
 800372a:	f000 fc67 	bl	8003ffc <HAL_Delay>
		tp_dev.scan(1);
 800372e:	4b42      	ldr	r3, [pc, #264]	; (8003838 <touch_Adjust+0x1a8>)
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	2001      	movs	r0, #1
 8003734:	4798      	blx	r3
		if((tp_dev.sta&0xc0)==TP_CATH_PRES)
 8003736:	4b40      	ldr	r3, [pc, #256]	; (8003838 <touch_Adjust+0x1a8>)
 8003738:	f893 3020 	ldrb.w	r3, [r3, #32]
 800373c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003740:	2b40      	cmp	r3, #64	; 0x40
 8003742:	f040 835e 	bne.w	8003e02 <touch_Adjust+0x772>
		{
			tp_dev.sta&=~(1<<6);
 8003746:	4b3c      	ldr	r3, [pc, #240]	; (8003838 <touch_Adjust+0x1a8>)
 8003748:	f893 3020 	ldrb.w	r3, [r3, #32]
 800374c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003750:	b2da      	uxtb	r2, r3
 8003752:	4b39      	ldr	r3, [pc, #228]	; (8003838 <touch_Adjust+0x1a8>)
 8003754:	f883 2020 	strb.w	r2, [r3, #32]

			pos_temp[cnt][0]=tp_dev.x[0];
 8003758:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800375c:	4a36      	ldr	r2, [pc, #216]	; (8003838 <touch_Adjust+0x1a8>)
 800375e:	8992      	ldrh	r2, [r2, #12]
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003766:	440b      	add	r3, r1
 8003768:	f823 2c28 	strh.w	r2, [r3, #-40]
			pos_temp[cnt][1]=tp_dev.y[0];
 800376c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003770:	4a31      	ldr	r2, [pc, #196]	; (8003838 <touch_Adjust+0x1a8>)
 8003772:	8ad2      	ldrh	r2, [r2, #22]
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800377a:	440b      	add	r3, r1
 800377c:	f823 2c26 	strh.w	r2, [r3, #-38]
			cnt++;
 8003780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003784:	3301      	adds	r3, #1
 8003786:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			switch(cnt)
 800378a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800378e:	3b01      	subs	r3, #1
 8003790:	2b03      	cmp	r3, #3
 8003792:	d8c9      	bhi.n	8003728 <touch_Adjust+0x98>
 8003794:	a201      	add	r2, pc, #4	; (adr r2, 800379c <touch_Adjust+0x10c>)
 8003796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800379a:	bf00      	nop
 800379c:	080037ad 	.word	0x080037ad
 80037a0:	080037cf 	.word	0x080037cf
 80037a4:	080037f9 	.word	0x080037f9
 80037a8:	0800383d 	.word	0x0800383d
			{
				case 1:
					TP_Drow_Touch_Point(20,20,WHITE);
 80037ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037b0:	2114      	movs	r1, #20
 80037b2:	2014      	movs	r0, #20
 80037b4:	f7ff fe50 	bl	8003458 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(lcddev.width-20,20,RED);
 80037b8:	4b1b      	ldr	r3, [pc, #108]	; (8003828 <touch_Adjust+0x198>)
 80037ba:	881b      	ldrh	r3, [r3, #0]
 80037bc:	3b14      	subs	r3, #20
 80037be:	b29b      	uxth	r3, r3
 80037c0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80037c4:	2114      	movs	r1, #20
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff fe46 	bl	8003458 <TP_Drow_Touch_Point>
					break;
 80037cc:	e31a      	b.n	8003e04 <touch_Adjust+0x774>
				case 2:
 					TP_Drow_Touch_Point(lcddev.width-20,20,WHITE);
 80037ce:	4b16      	ldr	r3, [pc, #88]	; (8003828 <touch_Adjust+0x198>)
 80037d0:	881b      	ldrh	r3, [r3, #0]
 80037d2:	3b14      	subs	r3, #20
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037da:	2114      	movs	r1, #20
 80037dc:	4618      	mov	r0, r3
 80037de:	f7ff fe3b 	bl	8003458 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20,lcddev.height-20,RED);
 80037e2:	4b11      	ldr	r3, [pc, #68]	; (8003828 <touch_Adjust+0x198>)
 80037e4:	885b      	ldrh	r3, [r3, #2]
 80037e6:	3b14      	subs	r3, #20
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80037ee:	4619      	mov	r1, r3
 80037f0:	2014      	movs	r0, #20
 80037f2:	f7ff fe31 	bl	8003458 <TP_Drow_Touch_Point>
					break;
 80037f6:	e305      	b.n	8003e04 <touch_Adjust+0x774>
				case 3:
 					TP_Drow_Touch_Point(20,lcddev.height-20,WHITE);
 80037f8:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <touch_Adjust+0x198>)
 80037fa:	885b      	ldrh	r3, [r3, #2]
 80037fc:	3b14      	subs	r3, #20
 80037fe:	b29b      	uxth	r3, r3
 8003800:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003804:	4619      	mov	r1, r3
 8003806:	2014      	movs	r0, #20
 8003808:	f7ff fe26 	bl	8003458 <TP_Drow_Touch_Point>
 					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,RED);
 800380c:	4b06      	ldr	r3, [pc, #24]	; (8003828 <touch_Adjust+0x198>)
 800380e:	881b      	ldrh	r3, [r3, #0]
 8003810:	3b14      	subs	r3, #20
 8003812:	b298      	uxth	r0, r3
 8003814:	4b04      	ldr	r3, [pc, #16]	; (8003828 <touch_Adjust+0x198>)
 8003816:	885b      	ldrh	r3, [r3, #2]
 8003818:	3b14      	subs	r3, #20
 800381a:	b29b      	uxth	r3, r3
 800381c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003820:	4619      	mov	r1, r3
 8003822:	f7ff fe19 	bl	8003458 <TP_Drow_Touch_Point>
					break;
 8003826:	e2ed      	b.n	8003e04 <touch_Adjust+0x774>
 8003828:	20000248 	.word	0x20000248
 800382c:	08009238 	.word	0x08009238
 8003830:	08009254 	.word	0x08009254
 8003834:	0800926c 	.word	0x0800926c
 8003838:	20000010 	.word	0x20000010
				case 4:
					tem1=abs(pos_temp[0][0]-pos_temp[1][0]);
 800383c:	883b      	ldrh	r3, [r7, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	88bb      	ldrh	r3, [r7, #4]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	bfb8      	it	lt
 8003848:	425b      	neglt	r3, r3
 800384a:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[1][1]);
 800384c:	887b      	ldrh	r3, [r7, #2]
 800384e:	461a      	mov	r2, r3
 8003850:	88fb      	ldrh	r3, [r7, #6]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b00      	cmp	r3, #0
 8003856:	bfb8      	it	lt
 8003858:	425b      	neglt	r3, r3
 800385a:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 800385c:	6a3b      	ldr	r3, [r7, #32]
 800385e:	fb03 f303 	mul.w	r3, r3, r3
 8003862:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	fb03 f303 	mul.w	r3, r3, r3
 800386a:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 800386c:	6a3a      	ldr	r2, [r7, #32]
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	4413      	add	r3, r2
 8003872:	4618      	mov	r0, r3
 8003874:	f7fc fe3e 	bl	80004f4 <__aeabi_ui2d>
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	ec43 2b10 	vmov	d0, r2, r3
 8003880:	f005 fbd4 	bl	800902c <sqrt>
 8003884:	ec53 2b10 	vmov	r2, r3, d0
 8003888:	4610      	mov	r0, r2
 800388a:	4619      	mov	r1, r3
 800388c:	f7fd f95c 	bl	8000b48 <__aeabi_d2uiz>
 8003890:	4603      	mov	r3, r0
 8003892:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[2][0]-pos_temp[3][0]);
 8003894:	893b      	ldrh	r3, [r7, #8]
 8003896:	461a      	mov	r2, r3
 8003898:	89bb      	ldrh	r3, [r7, #12]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	bfb8      	it	lt
 80038a0:	425b      	neglt	r3, r3
 80038a2:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[2][1]-pos_temp[3][1]);
 80038a4:	897b      	ldrh	r3, [r7, #10]
 80038a6:	461a      	mov	r2, r3
 80038a8:	89fb      	ldrh	r3, [r7, #14]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	bfb8      	it	lt
 80038b0:	425b      	neglt	r3, r3
 80038b2:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 80038b4:	6a3b      	ldr	r3, [r7, #32]
 80038b6:	fb03 f303 	mul.w	r3, r3, r3
 80038ba:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	fb03 f303 	mul.w	r3, r3, r3
 80038c2:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 80038c4:	6a3a      	ldr	r2, [r7, #32]
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	4413      	add	r3, r2
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fc fe12 	bl	80004f4 <__aeabi_ui2d>
 80038d0:	4602      	mov	r2, r0
 80038d2:	460b      	mov	r3, r1
 80038d4:	ec43 2b10 	vmov	d0, r2, r3
 80038d8:	f005 fba8 	bl	800902c <sqrt>
 80038dc:	ec53 2b10 	vmov	r2, r3, d0
 80038e0:	4610      	mov	r0, r2
 80038e2:	4619      	mov	r1, r3
 80038e4:	f7fd f930 	bl	8000b48 <__aeabi_d2uiz>
 80038e8:	4603      	mov	r3, r0
 80038ea:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 80038ec:	8b7b      	ldrh	r3, [r7, #26]
 80038ee:	ee07 3a90 	vmov	s15, r3
 80038f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038f6:	8b3b      	ldrh	r3, [r7, #24]
 80038f8:	ee07 3a90 	vmov	s15, r3
 80038fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003900:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003904:	ee16 0a90 	vmov	r0, s13
 8003908:	f7fc fe16 	bl	8000538 <__aeabi_f2d>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05||d1==0||d2==0)
 8003914:	a384      	add	r3, pc, #528	; (adr r3, 8003b28 <touch_Adjust+0x498>)
 8003916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800391e:	f7fd f8d5 	bl	8000acc <__aeabi_dcmplt>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10f      	bne.n	8003948 <touch_Adjust+0x2b8>
 8003928:	a381      	add	r3, pc, #516	; (adr r3, 8003b30 <touch_Adjust+0x4a0>)
 800392a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003932:	f7fd f8e9 	bl	8000b08 <__aeabi_dcmpgt>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d105      	bne.n	8003948 <touch_Adjust+0x2b8>
 800393c:	8b7b      	ldrh	r3, [r7, #26]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <touch_Adjust+0x2b8>
 8003942:	8b3b      	ldrh	r3, [r7, #24]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d136      	bne.n	80039b6 <touch_Adjust+0x326>
					{
						cnt=0;
 8003948:	2300      	movs	r3, #0
 800394a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 800394e:	4b7a      	ldr	r3, [pc, #488]	; (8003b38 <touch_Adjust+0x4a8>)
 8003950:	881b      	ldrh	r3, [r3, #0]
 8003952:	3b14      	subs	r3, #20
 8003954:	b298      	uxth	r0, r3
 8003956:	4b78      	ldr	r3, [pc, #480]	; (8003b38 <touch_Adjust+0x4a8>)
 8003958:	885b      	ldrh	r3, [r3, #2]
 800395a:	3b14      	subs	r3, #20
 800395c:	b29b      	uxth	r3, r3
 800395e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003962:	4619      	mov	r1, r3
 8003964:	f7ff fd78 	bl	8003458 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003968:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800396c:	2114      	movs	r1, #20
 800396e:	2014      	movs	r0, #20
 8003970:	f7ff fd72 	bl	8003458 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003974:	2300      	movs	r3, #0
 8003976:	9302      	str	r3, [sp, #8]
 8003978:	2310      	movs	r3, #16
 800397a:	9301      	str	r3, [sp, #4]
 800397c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003986:	4a6d      	ldr	r2, [pc, #436]	; (8003b3c <touch_Adjust+0x4ac>)
 8003988:	2128      	movs	r1, #40	; 0x28
 800398a:	2005      	movs	r0, #5
 800398c:	f7fe fb8e 	bl	80020ac <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8003990:	2300      	movs	r3, #0
 8003992:	9302      	str	r3, [sp, #8]
 8003994:	2310      	movs	r3, #16
 8003996:	9301      	str	r3, [sp, #4]
 8003998:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800399c:	9300      	str	r3, [sp, #0]
 800399e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80039a2:	4a67      	ldr	r2, [pc, #412]	; (8003b40 <touch_Adjust+0x4b0>)
 80039a4:	213c      	movs	r1, #60	; 0x3c
 80039a6:	2005      	movs	r0, #5
 80039a8:	f7fe fb80 	bl	80020ac <lcd_ShowStr>
						HAL_Delay(1000);
 80039ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039b0:	f000 fb24 	bl	8003ffc <HAL_Delay>
 						continue;
 80039b4:	e226      	b.n	8003e04 <touch_Adjust+0x774>
					}
					tem1=abs(pos_temp[0][0]-pos_temp[2][0]);
 80039b6:	883b      	ldrh	r3, [r7, #0]
 80039b8:	461a      	mov	r2, r3
 80039ba:	893b      	ldrh	r3, [r7, #8]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	bfb8      	it	lt
 80039c2:	425b      	neglt	r3, r3
 80039c4:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[2][1]);
 80039c6:	887b      	ldrh	r3, [r7, #2]
 80039c8:	461a      	mov	r2, r3
 80039ca:	897b      	ldrh	r3, [r7, #10]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	bfb8      	it	lt
 80039d2:	425b      	neglt	r3, r3
 80039d4:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 80039d6:	6a3b      	ldr	r3, [r7, #32]
 80039d8:	fb03 f303 	mul.w	r3, r3, r3
 80039dc:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	fb03 f303 	mul.w	r3, r3, r3
 80039e4:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 80039e6:	6a3a      	ldr	r2, [r7, #32]
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	4413      	add	r3, r2
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7fc fd81 	bl	80004f4 <__aeabi_ui2d>
 80039f2:	4602      	mov	r2, r0
 80039f4:	460b      	mov	r3, r1
 80039f6:	ec43 2b10 	vmov	d0, r2, r3
 80039fa:	f005 fb17 	bl	800902c <sqrt>
 80039fe:	ec53 2b10 	vmov	r2, r3, d0
 8003a02:	4610      	mov	r0, r2
 8003a04:	4619      	mov	r1, r3
 8003a06:	f7fd f89f 	bl	8000b48 <__aeabi_d2uiz>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[1][0]-pos_temp[3][0]);
 8003a0e:	88bb      	ldrh	r3, [r7, #4]
 8003a10:	461a      	mov	r2, r3
 8003a12:	89bb      	ldrh	r3, [r7, #12]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	bfb8      	it	lt
 8003a1a:	425b      	neglt	r3, r3
 8003a1c:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[3][1]);
 8003a1e:	88fb      	ldrh	r3, [r7, #6]
 8003a20:	461a      	mov	r2, r3
 8003a22:	89fb      	ldrh	r3, [r7, #14]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	bfb8      	it	lt
 8003a2a:	425b      	neglt	r3, r3
 8003a2c:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003a2e:	6a3b      	ldr	r3, [r7, #32]
 8003a30:	fb03 f303 	mul.w	r3, r3, r3
 8003a34:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	fb03 f303 	mul.w	r3, r3, r3
 8003a3c:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8003a3e:	6a3a      	ldr	r2, [r7, #32]
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	4413      	add	r3, r2
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7fc fd55 	bl	80004f4 <__aeabi_ui2d>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	ec43 2b10 	vmov	d0, r2, r3
 8003a52:	f005 faeb 	bl	800902c <sqrt>
 8003a56:	ec53 2b10 	vmov	r2, r3, d0
 8003a5a:	4610      	mov	r0, r2
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	f7fd f873 	bl	8000b48 <__aeabi_d2uiz>
 8003a62:	4603      	mov	r3, r0
 8003a64:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8003a66:	8b7b      	ldrh	r3, [r7, #26]
 8003a68:	ee07 3a90 	vmov	s15, r3
 8003a6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a70:	8b3b      	ldrh	r3, [r7, #24]
 8003a72:	ee07 3a90 	vmov	s15, r3
 8003a76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a7a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003a7e:	ee16 0a90 	vmov	r0, s13
 8003a82:	f7fc fd59 	bl	8000538 <__aeabi_f2d>
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8003a8e:	a326      	add	r3, pc, #152	; (adr r3, 8003b28 <touch_Adjust+0x498>)
 8003a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003a98:	f7fd f818 	bl	8000acc <__aeabi_dcmplt>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d109      	bne.n	8003ab6 <touch_Adjust+0x426>
 8003aa2:	a323      	add	r3, pc, #140	; (adr r3, 8003b30 <touch_Adjust+0x4a0>)
 8003aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003aac:	f7fd f82c 	bl	8000b08 <__aeabi_dcmpgt>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d046      	beq.n	8003b44 <touch_Adjust+0x4b4>
					{
						cnt=0;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8003abc:	4b1e      	ldr	r3, [pc, #120]	; (8003b38 <touch_Adjust+0x4a8>)
 8003abe:	881b      	ldrh	r3, [r3, #0]
 8003ac0:	3b14      	subs	r3, #20
 8003ac2:	b298      	uxth	r0, r3
 8003ac4:	4b1c      	ldr	r3, [pc, #112]	; (8003b38 <touch_Adjust+0x4a8>)
 8003ac6:	885b      	ldrh	r3, [r3, #2]
 8003ac8:	3b14      	subs	r3, #20
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	f7ff fcc1 	bl	8003458 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003ad6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003ada:	2114      	movs	r1, #20
 8003adc:	2014      	movs	r0, #20
 8003ade:	f7ff fcbb 	bl	8003458 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	9302      	str	r3, [sp, #8]
 8003ae6:	2310      	movs	r3, #16
 8003ae8:	9301      	str	r3, [sp, #4]
 8003aea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003aee:	9300      	str	r3, [sp, #0]
 8003af0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003af4:	4a11      	ldr	r2, [pc, #68]	; (8003b3c <touch_Adjust+0x4ac>)
 8003af6:	2128      	movs	r1, #40	; 0x28
 8003af8:	2005      	movs	r0, #5
 8003afa:	f7fe fad7 	bl	80020ac <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8003afe:	2300      	movs	r3, #0
 8003b00:	9302      	str	r3, [sp, #8]
 8003b02:	2310      	movs	r3, #16
 8003b04:	9301      	str	r3, [sp, #4]
 8003b06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b0a:	9300      	str	r3, [sp, #0]
 8003b0c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003b10:	4a0b      	ldr	r2, [pc, #44]	; (8003b40 <touch_Adjust+0x4b0>)
 8003b12:	213c      	movs	r1, #60	; 0x3c
 8003b14:	2005      	movs	r0, #5
 8003b16:	f7fe fac9 	bl	80020ac <lcd_ShowStr>
						HAL_Delay(1000);
 8003b1a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b1e:	f000 fa6d 	bl	8003ffc <HAL_Delay>
						continue;
 8003b22:	e16f      	b.n	8003e04 <touch_Adjust+0x774>
 8003b24:	f3af 8000 	nop.w
 8003b28:	66666666 	.word	0x66666666
 8003b2c:	3fee6666 	.word	0x3fee6666
 8003b30:	cccccccd 	.word	0xcccccccd
 8003b34:	3ff0cccc 	.word	0x3ff0cccc
 8003b38:	20000248 	.word	0x20000248
 8003b3c:	08009280 	.word	0x08009280
 8003b40:	080092a0 	.word	0x080092a0
					}

					tem1=abs(pos_temp[1][0]-pos_temp[2][0]);
 8003b44:	88bb      	ldrh	r3, [r7, #4]
 8003b46:	461a      	mov	r2, r3
 8003b48:	893b      	ldrh	r3, [r7, #8]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	bfb8      	it	lt
 8003b50:	425b      	neglt	r3, r3
 8003b52:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[2][1]);
 8003b54:	88fb      	ldrh	r3, [r7, #6]
 8003b56:	461a      	mov	r2, r3
 8003b58:	897b      	ldrh	r3, [r7, #10]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	bfb8      	it	lt
 8003b60:	425b      	neglt	r3, r3
 8003b62:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	fb03 f303 	mul.w	r3, r3, r3
 8003b6a:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	fb03 f303 	mul.w	r3, r3, r3
 8003b72:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8003b74:	6a3a      	ldr	r2, [r7, #32]
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	4413      	add	r3, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7fc fcba 	bl	80004f4 <__aeabi_ui2d>
 8003b80:	4602      	mov	r2, r0
 8003b82:	460b      	mov	r3, r1
 8003b84:	ec43 2b10 	vmov	d0, r2, r3
 8003b88:	f005 fa50 	bl	800902c <sqrt>
 8003b8c:	ec53 2b10 	vmov	r2, r3, d0
 8003b90:	4610      	mov	r0, r2
 8003b92:	4619      	mov	r1, r3
 8003b94:	f7fc ffd8 	bl	8000b48 <__aeabi_d2uiz>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[0][0]-pos_temp[3][0]);
 8003b9c:	883b      	ldrh	r3, [r7, #0]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	89bb      	ldrh	r3, [r7, #12]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	bfb8      	it	lt
 8003ba8:	425b      	neglt	r3, r3
 8003baa:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[3][1]);
 8003bac:	887b      	ldrh	r3, [r7, #2]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	89fb      	ldrh	r3, [r7, #14]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bfb8      	it	lt
 8003bb8:	425b      	neglt	r3, r3
 8003bba:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	fb03 f303 	mul.w	r3, r3, r3
 8003bc2:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	fb03 f303 	mul.w	r3, r3, r3
 8003bca:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8003bcc:	6a3a      	ldr	r2, [r7, #32]
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fc fc8e 	bl	80004f4 <__aeabi_ui2d>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	460b      	mov	r3, r1
 8003bdc:	ec43 2b10 	vmov	d0, r2, r3
 8003be0:	f005 fa24 	bl	800902c <sqrt>
 8003be4:	ec53 2b10 	vmov	r2, r3, d0
 8003be8:	4610      	mov	r0, r2
 8003bea:	4619      	mov	r1, r3
 8003bec:	f7fc ffac 	bl	8000b48 <__aeabi_d2uiz>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8003bf4:	8b7b      	ldrh	r3, [r7, #26]
 8003bf6:	ee07 3a90 	vmov	s15, r3
 8003bfa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003bfe:	8b3b      	ldrh	r3, [r7, #24]
 8003c00:	ee07 3a90 	vmov	s15, r3
 8003c04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c08:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c0c:	ee16 0a90 	vmov	r0, s13
 8003c10:	f7fc fc92 	bl	8000538 <__aeabi_f2d>
 8003c14:	4602      	mov	r2, r0
 8003c16:	460b      	mov	r3, r1
 8003c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8003c1c:	a383      	add	r3, pc, #524	; (adr r3, 8003e2c <touch_Adjust+0x79c>)
 8003c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003c26:	f7fc ff51 	bl	8000acc <__aeabi_dcmplt>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d109      	bne.n	8003c44 <touch_Adjust+0x5b4>
 8003c30:	a380      	add	r3, pc, #512	; (adr r3, 8003e34 <touch_Adjust+0x7a4>)
 8003c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c36:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003c3a:	f7fc ff65 	bl	8000b08 <__aeabi_dcmpgt>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d036      	beq.n	8003cb2 <touch_Adjust+0x622>
					{
						cnt=0;
 8003c44:	2300      	movs	r3, #0
 8003c46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8003c4a:	4b71      	ldr	r3, [pc, #452]	; (8003e10 <touch_Adjust+0x780>)
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	3b14      	subs	r3, #20
 8003c50:	b298      	uxth	r0, r3
 8003c52:	4b6f      	ldr	r3, [pc, #444]	; (8003e10 <touch_Adjust+0x780>)
 8003c54:	885b      	ldrh	r3, [r3, #2]
 8003c56:	3b14      	subs	r3, #20
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c5e:	4619      	mov	r1, r3
 8003c60:	f7ff fbfa 	bl	8003458 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003c64:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003c68:	2114      	movs	r1, #20
 8003c6a:	2014      	movs	r0, #20
 8003c6c:	f7ff fbf4 	bl	8003458 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003c70:	2300      	movs	r3, #0
 8003c72:	9302      	str	r3, [sp, #8]
 8003c74:	2310      	movs	r3, #16
 8003c76:	9301      	str	r3, [sp, #4]
 8003c78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003c82:	4a64      	ldr	r2, [pc, #400]	; (8003e14 <touch_Adjust+0x784>)
 8003c84:	2128      	movs	r1, #40	; 0x28
 8003c86:	2005      	movs	r0, #5
 8003c88:	f7fe fa10 	bl	80020ac <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	9302      	str	r3, [sp, #8]
 8003c90:	2310      	movs	r3, #16
 8003c92:	9301      	str	r3, [sp, #4]
 8003c94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003c9e:	4a5e      	ldr	r2, [pc, #376]	; (8003e18 <touch_Adjust+0x788>)
 8003ca0:	213c      	movs	r1, #60	; 0x3c
 8003ca2:	2005      	movs	r0, #5
 8003ca4:	f7fe fa02 	bl	80020ac <lcd_ShowStr>

						HAL_Delay(1000);
 8003ca8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003cac:	f000 f9a6 	bl	8003ffc <HAL_Delay>
 							continue;
 8003cb0:	e0a8      	b.n	8003e04 <touch_Adjust+0x774>
					}
					tp_dev.xfac=(float)(lcddev.width-40)/(pos_temp[1][0]-pos_temp[0][0]);
 8003cb2:	4b57      	ldr	r3, [pc, #348]	; (8003e10 <touch_Adjust+0x780>)
 8003cb4:	881b      	ldrh	r3, [r3, #0]
 8003cb6:	3b28      	subs	r3, #40	; 0x28
 8003cb8:	ee07 3a90 	vmov	s15, r3
 8003cbc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003cc0:	88bb      	ldrh	r3, [r7, #4]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	883b      	ldrh	r3, [r7, #0]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	ee07 3a90 	vmov	s15, r3
 8003ccc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cd4:	4b51      	ldr	r3, [pc, #324]	; (8003e1c <touch_Adjust+0x78c>)
 8003cd6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					tp_dev.xoff=(lcddev.width-tp_dev.xfac*(pos_temp[1][0]+pos_temp[0][0]))/2;
 8003cda:	4b4d      	ldr	r3, [pc, #308]	; (8003e10 <touch_Adjust+0x780>)
 8003cdc:	881b      	ldrh	r3, [r3, #0]
 8003cde:	ee07 3a90 	vmov	s15, r3
 8003ce2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ce6:	4b4d      	ldr	r3, [pc, #308]	; (8003e1c <touch_Adjust+0x78c>)
 8003ce8:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003cec:	88bb      	ldrh	r3, [r7, #4]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	883b      	ldrh	r3, [r7, #0]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	ee07 3a90 	vmov	s15, r3
 8003cf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d04:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003d08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d10:	ee17 3a90 	vmov	r3, s15
 8003d14:	b21a      	sxth	r2, r3
 8003d16:	4b41      	ldr	r3, [pc, #260]	; (8003e1c <touch_Adjust+0x78c>)
 8003d18:	859a      	strh	r2, [r3, #44]	; 0x2c

					tp_dev.yfac=(float)(lcddev.height-40)/(pos_temp[2][1]-pos_temp[0][1]);
 8003d1a:	4b3d      	ldr	r3, [pc, #244]	; (8003e10 <touch_Adjust+0x780>)
 8003d1c:	885b      	ldrh	r3, [r3, #2]
 8003d1e:	3b28      	subs	r3, #40	; 0x28
 8003d20:	ee07 3a90 	vmov	s15, r3
 8003d24:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003d28:	897b      	ldrh	r3, [r7, #10]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	887b      	ldrh	r3, [r7, #2]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	ee07 3a90 	vmov	s15, r3
 8003d34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d3c:	4b37      	ldr	r3, [pc, #220]	; (8003e1c <touch_Adjust+0x78c>)
 8003d3e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
					tp_dev.yoff=(lcddev.height-tp_dev.yfac*(pos_temp[2][1]+pos_temp[0][1]))/2;
 8003d42:	4b33      	ldr	r3, [pc, #204]	; (8003e10 <touch_Adjust+0x780>)
 8003d44:	885b      	ldrh	r3, [r3, #2]
 8003d46:	ee07 3a90 	vmov	s15, r3
 8003d4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d4e:	4b33      	ldr	r3, [pc, #204]	; (8003e1c <touch_Adjust+0x78c>)
 8003d50:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8003d54:	897b      	ldrh	r3, [r7, #10]
 8003d56:	461a      	mov	r2, r3
 8003d58:	887b      	ldrh	r3, [r7, #2]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	ee07 3a90 	vmov	s15, r3
 8003d60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d6c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003d70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d78:	ee17 3a90 	vmov	r3, s15
 8003d7c:	b21a      	sxth	r2, r3
 8003d7e:	4b27      	ldr	r3, [pc, #156]	; (8003e1c <touch_Adjust+0x78c>)
 8003d80:	85da      	strh	r2, [r3, #46]	; 0x2e

					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8003d82:	4b23      	ldr	r3, [pc, #140]	; (8003e10 <touch_Adjust+0x780>)
 8003d84:	881b      	ldrh	r3, [r3, #0]
 8003d86:	3b14      	subs	r3, #20
 8003d88:	b298      	uxth	r0, r3
 8003d8a:	4b21      	ldr	r3, [pc, #132]	; (8003e10 <touch_Adjust+0x780>)
 8003d8c:	885b      	ldrh	r3, [r3, #2]
 8003d8e:	3b14      	subs	r3, #20
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d96:	4619      	mov	r1, r3
 8003d98:	f7ff fb5e 	bl	8003458 <TP_Drow_Touch_Point>
					lcd_ShowStr(5,40,"Touch Screen Adjust OK!      ",RED,WHITE,16,0);
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	9302      	str	r3, [sp, #8]
 8003da0:	2310      	movs	r3, #16
 8003da2:	9301      	str	r3, [sp, #4]
 8003da4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003dae:	4a1c      	ldr	r2, [pc, #112]	; (8003e20 <touch_Adjust+0x790>)
 8003db0:	2128      	movs	r1, #40	; 0x28
 8003db2:	2005      	movs	r0, #5
 8003db4:	f7fe f97a 	bl	80020ac <lcd_ShowStr>
					lcd_ShowStr(5,60,"                             ",RED,WHITE,16,0);
 8003db8:	2300      	movs	r3, #0
 8003dba:	9302      	str	r3, [sp, #8]
 8003dbc:	2310      	movs	r3, #16
 8003dbe:	9301      	str	r3, [sp, #4]
 8003dc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003dca:	4a16      	ldr	r2, [pc, #88]	; (8003e24 <touch_Adjust+0x794>)
 8003dcc:	213c      	movs	r1, #60	; 0x3c
 8003dce:	2005      	movs	r0, #5
 8003dd0:	f7fe f96c 	bl	80020ac <lcd_ShowStr>
					HAL_Delay(1000);
 8003dd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003dd8:	f000 f910 	bl	8003ffc <HAL_Delay>
 					lcd_ShowStr(5,40,"                       ",RED,WHITE,16,0);
 8003ddc:	2300      	movs	r3, #0
 8003dde:	9302      	str	r3, [sp, #8]
 8003de0:	2310      	movs	r3, #16
 8003de2:	9301      	str	r3, [sp, #4]
 8003de4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003dee:	4a0e      	ldr	r2, [pc, #56]	; (8003e28 <touch_Adjust+0x798>)
 8003df0:	2128      	movs	r1, #40	; 0x28
 8003df2:	2005      	movs	r0, #5
 8003df4:	f7fe f95a 	bl	80020ac <lcd_ShowStr>
					TP_Save_Adjdata();
 8003df8:	f7ff fc1c 	bl	8003634 <TP_Save_Adjdata>
					TP_Get_Adjdata();
 8003dfc:	f7ff fc2a 	bl	8003654 <TP_Get_Adjdata>
					return;
 8003e00:	e001      	b.n	8003e06 <touch_Adjust+0x776>
			}
		}
 8003e02:	bf00      	nop
		HAL_Delay(50);
 8003e04:	e490      	b.n	8003728 <touch_Adjust+0x98>
 	}
}
 8003e06:	3728      	adds	r7, #40	; 0x28
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	f3af 8000 	nop.w
 8003e10:	20000248 	.word	0x20000248
 8003e14:	08009280 	.word	0x08009280
 8003e18:	080092a0 	.word	0x080092a0
 8003e1c:	20000010 	.word	0x20000010
 8003e20:	080092c0 	.word	0x080092c0
 8003e24:	080092e0 	.word	0x080092e0
 8003e28:	08009300 	.word	0x08009300
 8003e2c:	66666666 	.word	0x66666666
 8003e30:	3fee6666 	.word	0x3fee6666
 8003e34:	cccccccd 	.word	0xcccccccd
 8003e38:	3ff0cccc 	.word	0x3ff0cccc

08003e3c <touch_init>:

void touch_init(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
	TP_Read_XY(&tp_dev.x[0],&tp_dev.y[0]);
 8003e40:	4904      	ldr	r1, [pc, #16]	; (8003e54 <touch_init+0x18>)
 8003e42:	4805      	ldr	r0, [pc, #20]	; (8003e58 <touch_init+0x1c>)
 8003e44:	f7ff fa84 	bl	8003350 <TP_Read_XY>
	at24c_init();
 8003e48:	f7fd f938 	bl	80010bc <at24c_init>
	TP_Get_Adjdata();
 8003e4c:	f7ff fc02 	bl	8003654 <TP_Get_Adjdata>
}
 8003e50:	bf00      	nop
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000026 	.word	0x20000026
 8003e58:	2000001c 	.word	0x2000001c

08003e5c <touch_Scan>:

void touch_Scan(){
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
	  tp_dev.scan(0);
 8003e60:	4b02      	ldr	r3, [pc, #8]	; (8003e6c <touch_Scan+0x10>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2000      	movs	r0, #0
 8003e66:	4798      	blx	r3
}
 8003e68:	bf00      	nop
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	20000010 	.word	0x20000010

08003e70 <touch_IsTouched>:

uint8_t touch_IsTouched(){
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == 0;
 8003e74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e78:	4805      	ldr	r0, [pc, #20]	; (8003e90 <touch_IsTouched+0x20>)
 8003e7a:	f001 f8dd 	bl	8005038 <HAL_GPIO_ReadPin>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	bf0c      	ite	eq
 8003e84:	2301      	moveq	r3, #1
 8003e86:	2300      	movne	r3, #0
 8003e88:	b2db      	uxtb	r3, r3
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	40020800 	.word	0x40020800

08003e94 <touch_GetX>:

uint16_t touch_GetX(){
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
	return tp_dev.x[0];
 8003e98:	4b03      	ldr	r3, [pc, #12]	; (8003ea8 <touch_GetX+0x14>)
 8003e9a:	899b      	ldrh	r3, [r3, #12]
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	20000010 	.word	0x20000010

08003eac <touch_GetY>:

uint16_t touch_GetY(){
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
	return tp_dev.y[0];
 8003eb0:	4b03      	ldr	r3, [pc, #12]	; (8003ec0 <touch_GetY+0x14>)
 8003eb2:	8adb      	ldrh	r3, [r3, #22]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	20000010 	.word	0x20000010

08003ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003ec4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003efc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ec8:	480d      	ldr	r0, [pc, #52]	; (8003f00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003eca:	490e      	ldr	r1, [pc, #56]	; (8003f04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ecc:	4a0e      	ldr	r2, [pc, #56]	; (8003f08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ed0:	e002      	b.n	8003ed8 <LoopCopyDataInit>

08003ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ed6:	3304      	adds	r3, #4

08003ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003edc:	d3f9      	bcc.n	8003ed2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ede:	4a0b      	ldr	r2, [pc, #44]	; (8003f0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003ee0:	4c0b      	ldr	r4, [pc, #44]	; (8003f10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ee4:	e001      	b.n	8003eea <LoopFillZerobss>

08003ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ee8:	3204      	adds	r2, #4

08003eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003eec:	d3fb      	bcc.n	8003ee6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003eee:	f7fe ff79 	bl	8002de4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ef2:	f004 f86d 	bl	8007fd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ef6:	f7fe f9c9 	bl	800228c <main>
  bx  lr    
 8003efa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003efc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f04:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8003f08:	0800c414 	.word	0x0800c414
  ldr r2, =_sbss
 8003f0c:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8003f10:	200006f0 	.word	0x200006f0

08003f14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f14:	e7fe      	b.n	8003f14 <ADC_IRQHandler>
	...

08003f18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f1c:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <HAL_Init+0x40>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a0d      	ldr	r2, [pc, #52]	; (8003f58 <HAL_Init+0x40>)
 8003f22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f28:	4b0b      	ldr	r3, [pc, #44]	; (8003f58 <HAL_Init+0x40>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a0a      	ldr	r2, [pc, #40]	; (8003f58 <HAL_Init+0x40>)
 8003f2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f34:	4b08      	ldr	r3, [pc, #32]	; (8003f58 <HAL_Init+0x40>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a07      	ldr	r2, [pc, #28]	; (8003f58 <HAL_Init+0x40>)
 8003f3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f40:	2003      	movs	r0, #3
 8003f42:	f000 fbb1 	bl	80046a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f46:	200f      	movs	r0, #15
 8003f48:	f000 f808 	bl	8003f5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f4c:	f7fe fe1e 	bl	8002b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40023c00 	.word	0x40023c00

08003f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f64:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <HAL_InitTick+0x54>)
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	4b12      	ldr	r3, [pc, #72]	; (8003fb4 <HAL_InitTick+0x58>)
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f72:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 fbc9 	bl	8004712 <HAL_SYSTICK_Config>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e00e      	b.n	8003fa8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b0f      	cmp	r3, #15
 8003f8e:	d80a      	bhi.n	8003fa6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f90:	2200      	movs	r2, #0
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	f04f 30ff 	mov.w	r0, #4294967295
 8003f98:	f000 fb91 	bl	80046be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f9c:	4a06      	ldr	r2, [pc, #24]	; (8003fb8 <HAL_InitTick+0x5c>)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	e000      	b.n	8003fa8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	2000000c 	.word	0x2000000c
 8003fb4:	2000004c 	.word	0x2000004c
 8003fb8:	20000048 	.word	0x20000048

08003fbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fc0:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <HAL_IncTick+0x20>)
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	4b06      	ldr	r3, [pc, #24]	; (8003fe0 <HAL_IncTick+0x24>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4413      	add	r3, r2
 8003fcc:	4a04      	ldr	r2, [pc, #16]	; (8003fe0 <HAL_IncTick+0x24>)
 8003fce:	6013      	str	r3, [r2, #0]
}
 8003fd0:	bf00      	nop
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	2000004c 	.word	0x2000004c
 8003fe0:	200006dc 	.word	0x200006dc

08003fe4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
  return uwTick;
 8003fe8:	4b03      	ldr	r3, [pc, #12]	; (8003ff8 <HAL_GetTick+0x14>)
 8003fea:	681b      	ldr	r3, [r3, #0]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	200006dc 	.word	0x200006dc

08003ffc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004004:	f7ff ffee 	bl	8003fe4 <HAL_GetTick>
 8004008:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004014:	d005      	beq.n	8004022 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004016:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <HAL_Delay+0x44>)
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	461a      	mov	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4413      	add	r3, r2
 8004020:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004022:	bf00      	nop
 8004024:	f7ff ffde 	bl	8003fe4 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	429a      	cmp	r2, r3
 8004032:	d8f7      	bhi.n	8004024 <HAL_Delay+0x28>
  {
  }
}
 8004034:	bf00      	nop
 8004036:	bf00      	nop
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	2000004c 	.word	0x2000004c

08004044 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800404c:	2300      	movs	r3, #0
 800404e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e033      	b.n	80040c2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	2b00      	cmp	r3, #0
 8004060:	d109      	bne.n	8004076 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7fc ff96 	bl	8000f94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	f003 0310 	and.w	r3, r3, #16
 800407e:	2b00      	cmp	r3, #0
 8004080:	d118      	bne.n	80040b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004086:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800408a:	f023 0302 	bic.w	r3, r3, #2
 800408e:	f043 0202 	orr.w	r2, r3, #2
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f93a 	bl	8004310 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a6:	f023 0303 	bic.w	r3, r3, #3
 80040aa:	f043 0201 	orr.w	r2, r3, #1
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	641a      	str	r2, [r3, #64]	; 0x40
 80040b2:	e001      	b.n	80040b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
	...

080040cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d101      	bne.n	80040e8 <HAL_ADC_ConfigChannel+0x1c>
 80040e4:	2302      	movs	r3, #2
 80040e6:	e105      	b.n	80042f4 <HAL_ADC_ConfigChannel+0x228>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2b09      	cmp	r3, #9
 80040f6:	d925      	bls.n	8004144 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68d9      	ldr	r1, [r3, #12]
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	b29b      	uxth	r3, r3
 8004104:	461a      	mov	r2, r3
 8004106:	4613      	mov	r3, r2
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	4413      	add	r3, r2
 800410c:	3b1e      	subs	r3, #30
 800410e:	2207      	movs	r2, #7
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	43da      	mvns	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	400a      	ands	r2, r1
 800411c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68d9      	ldr	r1, [r3, #12]
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	689a      	ldr	r2, [r3, #8]
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	b29b      	uxth	r3, r3
 800412e:	4618      	mov	r0, r3
 8004130:	4603      	mov	r3, r0
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	4403      	add	r3, r0
 8004136:	3b1e      	subs	r3, #30
 8004138:	409a      	lsls	r2, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	60da      	str	r2, [r3, #12]
 8004142:	e022      	b.n	800418a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6919      	ldr	r1, [r3, #16]
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	b29b      	uxth	r3, r3
 8004150:	461a      	mov	r2, r3
 8004152:	4613      	mov	r3, r2
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	4413      	add	r3, r2
 8004158:	2207      	movs	r2, #7
 800415a:	fa02 f303 	lsl.w	r3, r2, r3
 800415e:	43da      	mvns	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	400a      	ands	r2, r1
 8004166:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6919      	ldr	r1, [r3, #16]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	b29b      	uxth	r3, r3
 8004178:	4618      	mov	r0, r3
 800417a:	4603      	mov	r3, r0
 800417c:	005b      	lsls	r3, r3, #1
 800417e:	4403      	add	r3, r0
 8004180:	409a      	lsls	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2b06      	cmp	r3, #6
 8004190:	d824      	bhi.n	80041dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	4613      	mov	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	3b05      	subs	r3, #5
 80041a4:	221f      	movs	r2, #31
 80041a6:	fa02 f303 	lsl.w	r3, r2, r3
 80041aa:	43da      	mvns	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	400a      	ands	r2, r1
 80041b2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	b29b      	uxth	r3, r3
 80041c0:	4618      	mov	r0, r3
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	4413      	add	r3, r2
 80041cc:	3b05      	subs	r3, #5
 80041ce:	fa00 f203 	lsl.w	r2, r0, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	430a      	orrs	r2, r1
 80041d8:	635a      	str	r2, [r3, #52]	; 0x34
 80041da:	e04c      	b.n	8004276 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	2b0c      	cmp	r3, #12
 80041e2:	d824      	bhi.n	800422e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685a      	ldr	r2, [r3, #4]
 80041ee:	4613      	mov	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	4413      	add	r3, r2
 80041f4:	3b23      	subs	r3, #35	; 0x23
 80041f6:	221f      	movs	r2, #31
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	43da      	mvns	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	400a      	ands	r2, r1
 8004204:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	b29b      	uxth	r3, r3
 8004212:	4618      	mov	r0, r3
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	4613      	mov	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4413      	add	r3, r2
 800421e:	3b23      	subs	r3, #35	; 0x23
 8004220:	fa00 f203 	lsl.w	r2, r0, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	631a      	str	r2, [r3, #48]	; 0x30
 800422c:	e023      	b.n	8004276 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	4613      	mov	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	3b41      	subs	r3, #65	; 0x41
 8004240:	221f      	movs	r2, #31
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	43da      	mvns	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	400a      	ands	r2, r1
 800424e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	b29b      	uxth	r3, r3
 800425c:	4618      	mov	r0, r3
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	4613      	mov	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	4413      	add	r3, r2
 8004268:	3b41      	subs	r3, #65	; 0x41
 800426a:	fa00 f203 	lsl.w	r2, r0, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	430a      	orrs	r2, r1
 8004274:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004276:	4b22      	ldr	r3, [pc, #136]	; (8004300 <HAL_ADC_ConfigChannel+0x234>)
 8004278:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a21      	ldr	r2, [pc, #132]	; (8004304 <HAL_ADC_ConfigChannel+0x238>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d109      	bne.n	8004298 <HAL_ADC_ConfigChannel+0x1cc>
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b12      	cmp	r3, #18
 800428a:	d105      	bne.n	8004298 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a19      	ldr	r2, [pc, #100]	; (8004304 <HAL_ADC_ConfigChannel+0x238>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d123      	bne.n	80042ea <HAL_ADC_ConfigChannel+0x21e>
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b10      	cmp	r3, #16
 80042a8:	d003      	beq.n	80042b2 <HAL_ADC_ConfigChannel+0x1e6>
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2b11      	cmp	r3, #17
 80042b0:	d11b      	bne.n	80042ea <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2b10      	cmp	r3, #16
 80042c4:	d111      	bne.n	80042ea <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042c6:	4b10      	ldr	r3, [pc, #64]	; (8004308 <HAL_ADC_ConfigChannel+0x23c>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a10      	ldr	r2, [pc, #64]	; (800430c <HAL_ADC_ConfigChannel+0x240>)
 80042cc:	fba2 2303 	umull	r2, r3, r2, r3
 80042d0:	0c9a      	lsrs	r2, r3, #18
 80042d2:	4613      	mov	r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4413      	add	r3, r2
 80042d8:	005b      	lsls	r3, r3, #1
 80042da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80042dc:	e002      	b.n	80042e4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	3b01      	subs	r3, #1
 80042e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1f9      	bne.n	80042de <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3714      	adds	r7, #20
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr
 8004300:	40012300 	.word	0x40012300
 8004304:	40012000 	.word	0x40012000
 8004308:	2000000c 	.word	0x2000000c
 800430c:	431bde83 	.word	0x431bde83

08004310 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004318:	4b79      	ldr	r3, [pc, #484]	; (8004500 <ADC_Init+0x1f0>)
 800431a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	431a      	orrs	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004344:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6859      	ldr	r1, [r3, #4]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	021a      	lsls	r2, r3, #8
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004368:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	6859      	ldr	r1, [r3, #4]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689a      	ldr	r2, [r3, #8]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800438a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6899      	ldr	r1, [r3, #8]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68da      	ldr	r2, [r3, #12]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a2:	4a58      	ldr	r2, [pc, #352]	; (8004504 <ADC_Init+0x1f4>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d022      	beq.n	80043ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689a      	ldr	r2, [r3, #8]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6899      	ldr	r1, [r3, #8]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80043d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	6899      	ldr	r1, [r3, #8]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	430a      	orrs	r2, r1
 80043ea:	609a      	str	r2, [r3, #8]
 80043ec:	e00f      	b.n	800440e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689a      	ldr	r2, [r3, #8]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	689a      	ldr	r2, [r3, #8]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800440c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 0202 	bic.w	r2, r2, #2
 800441c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6899      	ldr	r1, [r3, #8]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	7e1b      	ldrb	r3, [r3, #24]
 8004428:	005a      	lsls	r2, r3, #1
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	430a      	orrs	r2, r1
 8004430:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d01b      	beq.n	8004474 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800444a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800445a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6859      	ldr	r1, [r3, #4]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004466:	3b01      	subs	r3, #1
 8004468:	035a      	lsls	r2, r3, #13
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
 8004472:	e007      	b.n	8004484 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004482:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004492:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	69db      	ldr	r3, [r3, #28]
 800449e:	3b01      	subs	r3, #1
 80044a0:	051a      	lsls	r2, r3, #20
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689a      	ldr	r2, [r3, #8]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80044b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6899      	ldr	r1, [r3, #8]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044c6:	025a      	lsls	r2, r3, #9
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	430a      	orrs	r2, r1
 80044ce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689a      	ldr	r2, [r3, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6899      	ldr	r1, [r3, #8]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	029a      	lsls	r2, r3, #10
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	430a      	orrs	r2, r1
 80044f2:	609a      	str	r2, [r3, #8]
}
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr
 8004500:	40012300 	.word	0x40012300
 8004504:	0f000001 	.word	0x0f000001

08004508 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f003 0307 	and.w	r3, r3, #7
 8004516:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004518:	4b0c      	ldr	r3, [pc, #48]	; (800454c <__NVIC_SetPriorityGrouping+0x44>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004524:	4013      	ands	r3, r2
 8004526:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004530:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004534:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800453a:	4a04      	ldr	r2, [pc, #16]	; (800454c <__NVIC_SetPriorityGrouping+0x44>)
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	60d3      	str	r3, [r2, #12]
}
 8004540:	bf00      	nop
 8004542:	3714      	adds	r7, #20
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	e000ed00 	.word	0xe000ed00

08004550 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004554:	4b04      	ldr	r3, [pc, #16]	; (8004568 <__NVIC_GetPriorityGrouping+0x18>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	0a1b      	lsrs	r3, r3, #8
 800455a:	f003 0307 	and.w	r3, r3, #7
}
 800455e:	4618      	mov	r0, r3
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	e000ed00 	.word	0xe000ed00

0800456c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	4603      	mov	r3, r0
 8004574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457a:	2b00      	cmp	r3, #0
 800457c:	db0b      	blt.n	8004596 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800457e:	79fb      	ldrb	r3, [r7, #7]
 8004580:	f003 021f 	and.w	r2, r3, #31
 8004584:	4907      	ldr	r1, [pc, #28]	; (80045a4 <__NVIC_EnableIRQ+0x38>)
 8004586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458a:	095b      	lsrs	r3, r3, #5
 800458c:	2001      	movs	r0, #1
 800458e:	fa00 f202 	lsl.w	r2, r0, r2
 8004592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004596:	bf00      	nop
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	e000e100 	.word	0xe000e100

080045a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	4603      	mov	r3, r0
 80045b0:	6039      	str	r1, [r7, #0]
 80045b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	db0a      	blt.n	80045d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	490c      	ldr	r1, [pc, #48]	; (80045f4 <__NVIC_SetPriority+0x4c>)
 80045c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c6:	0112      	lsls	r2, r2, #4
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	440b      	add	r3, r1
 80045cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045d0:	e00a      	b.n	80045e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	4908      	ldr	r1, [pc, #32]	; (80045f8 <__NVIC_SetPriority+0x50>)
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	3b04      	subs	r3, #4
 80045e0:	0112      	lsls	r2, r2, #4
 80045e2:	b2d2      	uxtb	r2, r2
 80045e4:	440b      	add	r3, r1
 80045e6:	761a      	strb	r2, [r3, #24]
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr
 80045f4:	e000e100 	.word	0xe000e100
 80045f8:	e000ed00 	.word	0xe000ed00

080045fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b089      	sub	sp, #36	; 0x24
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 0307 	and.w	r3, r3, #7
 800460e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	f1c3 0307 	rsb	r3, r3, #7
 8004616:	2b04      	cmp	r3, #4
 8004618:	bf28      	it	cs
 800461a:	2304      	movcs	r3, #4
 800461c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	3304      	adds	r3, #4
 8004622:	2b06      	cmp	r3, #6
 8004624:	d902      	bls.n	800462c <NVIC_EncodePriority+0x30>
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	3b03      	subs	r3, #3
 800462a:	e000      	b.n	800462e <NVIC_EncodePriority+0x32>
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004630:	f04f 32ff 	mov.w	r2, #4294967295
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	43da      	mvns	r2, r3
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	401a      	ands	r2, r3
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004644:	f04f 31ff 	mov.w	r1, #4294967295
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	fa01 f303 	lsl.w	r3, r1, r3
 800464e:	43d9      	mvns	r1, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004654:	4313      	orrs	r3, r2
         );
}
 8004656:	4618      	mov	r0, r3
 8004658:	3724      	adds	r7, #36	; 0x24
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
	...

08004664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	3b01      	subs	r3, #1
 8004670:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004674:	d301      	bcc.n	800467a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004676:	2301      	movs	r3, #1
 8004678:	e00f      	b.n	800469a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800467a:	4a0a      	ldr	r2, [pc, #40]	; (80046a4 <SysTick_Config+0x40>)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3b01      	subs	r3, #1
 8004680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004682:	210f      	movs	r1, #15
 8004684:	f04f 30ff 	mov.w	r0, #4294967295
 8004688:	f7ff ff8e 	bl	80045a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800468c:	4b05      	ldr	r3, [pc, #20]	; (80046a4 <SysTick_Config+0x40>)
 800468e:	2200      	movs	r2, #0
 8004690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004692:	4b04      	ldr	r3, [pc, #16]	; (80046a4 <SysTick_Config+0x40>)
 8004694:	2207      	movs	r2, #7
 8004696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	e000e010 	.word	0xe000e010

080046a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7ff ff29 	bl	8004508 <__NVIC_SetPriorityGrouping>
}
 80046b6:	bf00      	nop
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046be:	b580      	push	{r7, lr}
 80046c0:	b086      	sub	sp, #24
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	4603      	mov	r3, r0
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	607a      	str	r2, [r7, #4]
 80046ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80046cc:	2300      	movs	r3, #0
 80046ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046d0:	f7ff ff3e 	bl	8004550 <__NVIC_GetPriorityGrouping>
 80046d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	68b9      	ldr	r1, [r7, #8]
 80046da:	6978      	ldr	r0, [r7, #20]
 80046dc:	f7ff ff8e 	bl	80045fc <NVIC_EncodePriority>
 80046e0:	4602      	mov	r2, r0
 80046e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046e6:	4611      	mov	r1, r2
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7ff ff5d 	bl	80045a8 <__NVIC_SetPriority>
}
 80046ee:	bf00      	nop
 80046f0:	3718      	adds	r7, #24
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b082      	sub	sp, #8
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	4603      	mov	r3, r0
 80046fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff ff31 	bl	800456c <__NVIC_EnableIRQ>
}
 800470a:	bf00      	nop
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b082      	sub	sp, #8
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7ff ffa2 	bl	8004664 <SysTick_Config>
 8004720:	4603      	mov	r3, r0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3708      	adds	r7, #8
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
	...

0800472c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b086      	sub	sp, #24
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004738:	f7ff fc54 	bl	8003fe4 <HAL_GetTick>
 800473c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e099      	b.n	800487c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f022 0201 	bic.w	r2, r2, #1
 8004766:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004768:	e00f      	b.n	800478a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800476a:	f7ff fc3b 	bl	8003fe4 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b05      	cmp	r3, #5
 8004776:	d908      	bls.n	800478a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2220      	movs	r2, #32
 800477c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2203      	movs	r2, #3
 8004782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e078      	b.n	800487c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1e8      	bne.n	800476a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	4b38      	ldr	r3, [pc, #224]	; (8004884 <HAL_DMA_Init+0x158>)
 80047a4:	4013      	ands	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	4313      	orrs	r3, r2
 80047da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e0:	2b04      	cmp	r3, #4
 80047e2:	d107      	bne.n	80047f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ec:	4313      	orrs	r3, r2
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	f023 0307 	bic.w	r3, r3, #7
 800480a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	4313      	orrs	r3, r2
 8004814:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481a:	2b04      	cmp	r3, #4
 800481c:	d117      	bne.n	800484e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	4313      	orrs	r3, r2
 8004826:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00e      	beq.n	800484e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f9e9 	bl	8004c08 <DMA_CheckFifoParam>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2240      	movs	r2, #64	; 0x40
 8004840:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800484a:	2301      	movs	r3, #1
 800484c:	e016      	b.n	800487c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 f9a0 	bl	8004b9c <DMA_CalcBaseAndBitshift>
 800485c:	4603      	mov	r3, r0
 800485e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004864:	223f      	movs	r2, #63	; 0x3f
 8004866:	409a      	lsls	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3718      	adds	r7, #24
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	f010803f 	.word	0xf010803f

08004888 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004894:	4b92      	ldr	r3, [pc, #584]	; (8004ae0 <HAL_DMA_IRQHandler+0x258>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a92      	ldr	r2, [pc, #584]	; (8004ae4 <HAL_DMA_IRQHandler+0x25c>)
 800489a:	fba2 2303 	umull	r2, r3, r2, r3
 800489e:	0a9b      	lsrs	r3, r3, #10
 80048a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b2:	2208      	movs	r2, #8
 80048b4:	409a      	lsls	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	4013      	ands	r3, r2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d01a      	beq.n	80048f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0304 	and.w	r3, r3, #4
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d013      	beq.n	80048f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 0204 	bic.w	r2, r2, #4
 80048da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e0:	2208      	movs	r2, #8
 80048e2:	409a      	lsls	r2, r3
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ec:	f043 0201 	orr.w	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048f8:	2201      	movs	r2, #1
 80048fa:	409a      	lsls	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4013      	ands	r3, r2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d012      	beq.n	800492a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00b      	beq.n	800492a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004916:	2201      	movs	r2, #1
 8004918:	409a      	lsls	r2, r3
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004922:	f043 0202 	orr.w	r2, r3, #2
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800492e:	2204      	movs	r2, #4
 8004930:	409a      	lsls	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4013      	ands	r3, r2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d012      	beq.n	8004960 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00b      	beq.n	8004960 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800494c:	2204      	movs	r2, #4
 800494e:	409a      	lsls	r2, r3
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004958:	f043 0204 	orr.w	r2, r3, #4
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004964:	2210      	movs	r2, #16
 8004966:	409a      	lsls	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	4013      	ands	r3, r2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d043      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0308 	and.w	r3, r3, #8
 800497a:	2b00      	cmp	r3, #0
 800497c:	d03c      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004982:	2210      	movs	r2, #16
 8004984:	409a      	lsls	r2, r3
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d018      	beq.n	80049ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d108      	bne.n	80049b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d024      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	4798      	blx	r3
 80049b6:	e01f      	b.n	80049f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d01b      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	4798      	blx	r3
 80049c8:	e016      	b.n	80049f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d107      	bne.n	80049e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0208 	bic.w	r2, r2, #8
 80049e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d003      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049fc:	2220      	movs	r2, #32
 80049fe:	409a      	lsls	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4013      	ands	r3, r2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	f000 808e 	beq.w	8004b26 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0310 	and.w	r3, r3, #16
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 8086 	beq.w	8004b26 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a1e:	2220      	movs	r2, #32
 8004a20:	409a      	lsls	r2, r3
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b05      	cmp	r3, #5
 8004a30:	d136      	bne.n	8004aa0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f022 0216 	bic.w	r2, r2, #22
 8004a40:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	695a      	ldr	r2, [r3, #20]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a50:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d103      	bne.n	8004a62 <HAL_DMA_IRQHandler+0x1da>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d007      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 0208 	bic.w	r2, r2, #8
 8004a70:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a76:	223f      	movs	r2, #63	; 0x3f
 8004a78:	409a      	lsls	r2, r3
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d07d      	beq.n	8004b92 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	4798      	blx	r3
        }
        return;
 8004a9e:	e078      	b.n	8004b92 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d01c      	beq.n	8004ae8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d108      	bne.n	8004ace <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d030      	beq.n	8004b26 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	4798      	blx	r3
 8004acc:	e02b      	b.n	8004b26 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d027      	beq.n	8004b26 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	4798      	blx	r3
 8004ade:	e022      	b.n	8004b26 <HAL_DMA_IRQHandler+0x29e>
 8004ae0:	2000000c 	.word	0x2000000c
 8004ae4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10f      	bne.n	8004b16 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f022 0210 	bic.w	r2, r2, #16
 8004b04:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d032      	beq.n	8004b94 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d022      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2205      	movs	r2, #5
 8004b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 0201 	bic.w	r2, r2, #1
 8004b50:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	3301      	adds	r3, #1
 8004b56:	60bb      	str	r3, [r7, #8]
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d307      	bcc.n	8004b6e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1f2      	bne.n	8004b52 <HAL_DMA_IRQHandler+0x2ca>
 8004b6c:	e000      	b.n	8004b70 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004b6e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d005      	beq.n	8004b94 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	4798      	blx	r3
 8004b90:	e000      	b.n	8004b94 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004b92:	bf00      	nop
    }
  }
}
 8004b94:	3718      	adds	r7, #24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop

08004b9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	3b10      	subs	r3, #16
 8004bac:	4a14      	ldr	r2, [pc, #80]	; (8004c00 <DMA_CalcBaseAndBitshift+0x64>)
 8004bae:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb2:	091b      	lsrs	r3, r3, #4
 8004bb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004bb6:	4a13      	ldr	r2, [pc, #76]	; (8004c04 <DMA_CalcBaseAndBitshift+0x68>)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	4413      	add	r3, r2
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2b03      	cmp	r3, #3
 8004bc8:	d909      	bls.n	8004bde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004bd2:	f023 0303 	bic.w	r3, r3, #3
 8004bd6:	1d1a      	adds	r2, r3, #4
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	659a      	str	r2, [r3, #88]	; 0x58
 8004bdc:	e007      	b.n	8004bee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004be6:	f023 0303 	bic.w	r3, r3, #3
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3714      	adds	r7, #20
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	aaaaaaab 	.word	0xaaaaaaab
 8004c04:	0800c2b0 	.word	0x0800c2b0

08004c08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c10:	2300      	movs	r3, #0
 8004c12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d11f      	bne.n	8004c62 <DMA_CheckFifoParam+0x5a>
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	2b03      	cmp	r3, #3
 8004c26:	d856      	bhi.n	8004cd6 <DMA_CheckFifoParam+0xce>
 8004c28:	a201      	add	r2, pc, #4	; (adr r2, 8004c30 <DMA_CheckFifoParam+0x28>)
 8004c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c2e:	bf00      	nop
 8004c30:	08004c41 	.word	0x08004c41
 8004c34:	08004c53 	.word	0x08004c53
 8004c38:	08004c41 	.word	0x08004c41
 8004c3c:	08004cd7 	.word	0x08004cd7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d046      	beq.n	8004cda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c50:	e043      	b.n	8004cda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c5a:	d140      	bne.n	8004cde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c60:	e03d      	b.n	8004cde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c6a:	d121      	bne.n	8004cb0 <DMA_CheckFifoParam+0xa8>
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	2b03      	cmp	r3, #3
 8004c70:	d837      	bhi.n	8004ce2 <DMA_CheckFifoParam+0xda>
 8004c72:	a201      	add	r2, pc, #4	; (adr r2, 8004c78 <DMA_CheckFifoParam+0x70>)
 8004c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c78:	08004c89 	.word	0x08004c89
 8004c7c:	08004c8f 	.word	0x08004c8f
 8004c80:	08004c89 	.word	0x08004c89
 8004c84:	08004ca1 	.word	0x08004ca1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c8c:	e030      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d025      	beq.n	8004ce6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c9e:	e022      	b.n	8004ce6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ca8:	d11f      	bne.n	8004cea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004cae:	e01c      	b.n	8004cea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d903      	bls.n	8004cbe <DMA_CheckFifoParam+0xb6>
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	2b03      	cmp	r3, #3
 8004cba:	d003      	beq.n	8004cc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004cbc:	e018      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	73fb      	strb	r3, [r7, #15]
      break;
 8004cc2:	e015      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00e      	beq.n	8004cee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8004cd4:	e00b      	b.n	8004cee <DMA_CheckFifoParam+0xe6>
      break;
 8004cd6:	bf00      	nop
 8004cd8:	e00a      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8004cda:	bf00      	nop
 8004cdc:	e008      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8004cde:	bf00      	nop
 8004ce0:	e006      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8004ce2:	bf00      	nop
 8004ce4:	e004      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8004ce6:	bf00      	nop
 8004ce8:	e002      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
      break;   
 8004cea:	bf00      	nop
 8004cec:	e000      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8004cee:	bf00      	nop
    }
  } 
  
  return status; 
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop

08004d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b089      	sub	sp, #36	; 0x24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004d12:	2300      	movs	r3, #0
 8004d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d16:	2300      	movs	r3, #0
 8004d18:	61fb      	str	r3, [r7, #28]
 8004d1a:	e16b      	b.n	8004ff4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	fa02 f303 	lsl.w	r3, r2, r3
 8004d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	f040 815a 	bne.w	8004fee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d005      	beq.n	8004d52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d130      	bne.n	8004db4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	005b      	lsls	r3, r3, #1
 8004d5c:	2203      	movs	r2, #3
 8004d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d62:	43db      	mvns	r3, r3
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	4013      	ands	r3, r2
 8004d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	68da      	ldr	r2, [r3, #12]
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	005b      	lsls	r3, r3, #1
 8004d72:	fa02 f303 	lsl.w	r3, r2, r3
 8004d76:	69ba      	ldr	r2, [r7, #24]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	69ba      	ldr	r2, [r7, #24]
 8004d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d88:	2201      	movs	r2, #1
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	43db      	mvns	r3, r3
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	4013      	ands	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	091b      	lsrs	r3, r3, #4
 8004d9e:	f003 0201 	and.w	r2, r3, #1
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	fa02 f303 	lsl.w	r3, r2, r3
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f003 0303 	and.w	r3, r3, #3
 8004dbc:	2b03      	cmp	r3, #3
 8004dbe:	d017      	beq.n	8004df0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	2203      	movs	r2, #3
 8004dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd0:	43db      	mvns	r3, r3
 8004dd2:	69ba      	ldr	r2, [r7, #24]
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	005b      	lsls	r3, r3, #1
 8004de0:	fa02 f303 	lsl.w	r3, r2, r3
 8004de4:	69ba      	ldr	r2, [r7, #24]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f003 0303 	and.w	r3, r3, #3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d123      	bne.n	8004e44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	08da      	lsrs	r2, r3, #3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	3208      	adds	r2, #8
 8004e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	220f      	movs	r2, #15
 8004e14:	fa02 f303 	lsl.w	r3, r2, r3
 8004e18:	43db      	mvns	r3, r3
 8004e1a:	69ba      	ldr	r2, [r7, #24]
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	691a      	ldr	r2, [r3, #16]
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	f003 0307 	and.w	r3, r3, #7
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	08da      	lsrs	r2, r3, #3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	3208      	adds	r2, #8
 8004e3e:	69b9      	ldr	r1, [r7, #24]
 8004e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	005b      	lsls	r3, r3, #1
 8004e4e:	2203      	movs	r2, #3
 8004e50:	fa02 f303 	lsl.w	r3, r2, r3
 8004e54:	43db      	mvns	r3, r3
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f003 0203 	and.w	r2, r3, #3
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	005b      	lsls	r3, r3, #1
 8004e68:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f000 80b4 	beq.w	8004fee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e86:	2300      	movs	r3, #0
 8004e88:	60fb      	str	r3, [r7, #12]
 8004e8a:	4b60      	ldr	r3, [pc, #384]	; (800500c <HAL_GPIO_Init+0x30c>)
 8004e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e8e:	4a5f      	ldr	r2, [pc, #380]	; (800500c <HAL_GPIO_Init+0x30c>)
 8004e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e94:	6453      	str	r3, [r2, #68]	; 0x44
 8004e96:	4b5d      	ldr	r3, [pc, #372]	; (800500c <HAL_GPIO_Init+0x30c>)
 8004e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e9e:	60fb      	str	r3, [r7, #12]
 8004ea0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ea2:	4a5b      	ldr	r2, [pc, #364]	; (8005010 <HAL_GPIO_Init+0x310>)
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	089b      	lsrs	r3, r3, #2
 8004ea8:	3302      	adds	r3, #2
 8004eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	220f      	movs	r2, #15
 8004eba:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebe:	43db      	mvns	r3, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a52      	ldr	r2, [pc, #328]	; (8005014 <HAL_GPIO_Init+0x314>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d02b      	beq.n	8004f26 <HAL_GPIO_Init+0x226>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a51      	ldr	r2, [pc, #324]	; (8005018 <HAL_GPIO_Init+0x318>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d025      	beq.n	8004f22 <HAL_GPIO_Init+0x222>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a50      	ldr	r2, [pc, #320]	; (800501c <HAL_GPIO_Init+0x31c>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d01f      	beq.n	8004f1e <HAL_GPIO_Init+0x21e>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a4f      	ldr	r2, [pc, #316]	; (8005020 <HAL_GPIO_Init+0x320>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d019      	beq.n	8004f1a <HAL_GPIO_Init+0x21a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a4e      	ldr	r2, [pc, #312]	; (8005024 <HAL_GPIO_Init+0x324>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d013      	beq.n	8004f16 <HAL_GPIO_Init+0x216>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a4d      	ldr	r2, [pc, #308]	; (8005028 <HAL_GPIO_Init+0x328>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d00d      	beq.n	8004f12 <HAL_GPIO_Init+0x212>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a4c      	ldr	r2, [pc, #304]	; (800502c <HAL_GPIO_Init+0x32c>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d007      	beq.n	8004f0e <HAL_GPIO_Init+0x20e>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a4b      	ldr	r2, [pc, #300]	; (8005030 <HAL_GPIO_Init+0x330>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d101      	bne.n	8004f0a <HAL_GPIO_Init+0x20a>
 8004f06:	2307      	movs	r3, #7
 8004f08:	e00e      	b.n	8004f28 <HAL_GPIO_Init+0x228>
 8004f0a:	2308      	movs	r3, #8
 8004f0c:	e00c      	b.n	8004f28 <HAL_GPIO_Init+0x228>
 8004f0e:	2306      	movs	r3, #6
 8004f10:	e00a      	b.n	8004f28 <HAL_GPIO_Init+0x228>
 8004f12:	2305      	movs	r3, #5
 8004f14:	e008      	b.n	8004f28 <HAL_GPIO_Init+0x228>
 8004f16:	2304      	movs	r3, #4
 8004f18:	e006      	b.n	8004f28 <HAL_GPIO_Init+0x228>
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e004      	b.n	8004f28 <HAL_GPIO_Init+0x228>
 8004f1e:	2302      	movs	r3, #2
 8004f20:	e002      	b.n	8004f28 <HAL_GPIO_Init+0x228>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e000      	b.n	8004f28 <HAL_GPIO_Init+0x228>
 8004f26:	2300      	movs	r3, #0
 8004f28:	69fa      	ldr	r2, [r7, #28]
 8004f2a:	f002 0203 	and.w	r2, r2, #3
 8004f2e:	0092      	lsls	r2, r2, #2
 8004f30:	4093      	lsls	r3, r2
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f38:	4935      	ldr	r1, [pc, #212]	; (8005010 <HAL_GPIO_Init+0x310>)
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	089b      	lsrs	r3, r3, #2
 8004f3e:	3302      	adds	r3, #2
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f46:	4b3b      	ldr	r3, [pc, #236]	; (8005034 <HAL_GPIO_Init+0x334>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4013      	ands	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f6a:	4a32      	ldr	r2, [pc, #200]	; (8005034 <HAL_GPIO_Init+0x334>)
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004f70:	4b30      	ldr	r3, [pc, #192]	; (8005034 <HAL_GPIO_Init+0x334>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	69ba      	ldr	r2, [r7, #24]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f94:	4a27      	ldr	r2, [pc, #156]	; (8005034 <HAL_GPIO_Init+0x334>)
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f9a:	4b26      	ldr	r3, [pc, #152]	; (8005034 <HAL_GPIO_Init+0x334>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	43db      	mvns	r3, r3
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004fbe:	4a1d      	ldr	r2, [pc, #116]	; (8005034 <HAL_GPIO_Init+0x334>)
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004fc4:	4b1b      	ldr	r3, [pc, #108]	; (8005034 <HAL_GPIO_Init+0x334>)
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	43db      	mvns	r3, r3
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d003      	beq.n	8004fe8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004fe0:	69ba      	ldr	r2, [r7, #24]
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004fe8:	4a12      	ldr	r2, [pc, #72]	; (8005034 <HAL_GPIO_Init+0x334>)
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	61fb      	str	r3, [r7, #28]
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	2b0f      	cmp	r3, #15
 8004ff8:	f67f ae90 	bls.w	8004d1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	bf00      	nop
 8005000:	3724      	adds	r7, #36	; 0x24
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	40023800 	.word	0x40023800
 8005010:	40013800 	.word	0x40013800
 8005014:	40020000 	.word	0x40020000
 8005018:	40020400 	.word	0x40020400
 800501c:	40020800 	.word	0x40020800
 8005020:	40020c00 	.word	0x40020c00
 8005024:	40021000 	.word	0x40021000
 8005028:	40021400 	.word	0x40021400
 800502c:	40021800 	.word	0x40021800
 8005030:	40021c00 	.word	0x40021c00
 8005034:	40013c00 	.word	0x40013c00

08005038 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	460b      	mov	r3, r1
 8005042:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691a      	ldr	r2, [r3, #16]
 8005048:	887b      	ldrh	r3, [r7, #2]
 800504a:	4013      	ands	r3, r2
 800504c:	2b00      	cmp	r3, #0
 800504e:	d002      	beq.n	8005056 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005050:	2301      	movs	r3, #1
 8005052:	73fb      	strb	r3, [r7, #15]
 8005054:	e001      	b.n	800505a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005056:	2300      	movs	r3, #0
 8005058:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800505a:	7bfb      	ldrb	r3, [r7, #15]
}
 800505c:	4618      	mov	r0, r3
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	460b      	mov	r3, r1
 8005072:	807b      	strh	r3, [r7, #2]
 8005074:	4613      	mov	r3, r2
 8005076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005078:	787b      	ldrb	r3, [r7, #1]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d003      	beq.n	8005086 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800507e:	887a      	ldrh	r2, [r7, #2]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005084:	e003      	b.n	800508e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005086:	887b      	ldrh	r3, [r7, #2]
 8005088:	041a      	lsls	r2, r3, #16
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	619a      	str	r2, [r3, #24]
}
 800508e:	bf00      	nop
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800509a:	b480      	push	{r7}
 800509c:	b085      	sub	sp, #20
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
 80050a2:	460b      	mov	r3, r1
 80050a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80050ac:	887a      	ldrh	r2, [r7, #2]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	4013      	ands	r3, r2
 80050b2:	041a      	lsls	r2, r3, #16
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	43d9      	mvns	r1, r3
 80050b8:	887b      	ldrh	r3, [r7, #2]
 80050ba:	400b      	ands	r3, r1
 80050bc:	431a      	orrs	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	619a      	str	r2, [r3, #24]
}
 80050c2:	bf00      	nop
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
	...

080050d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e12b      	b.n	800533a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d106      	bne.n	80050fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f7fc fac2 	bl	8001680 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2224      	movs	r2, #36	; 0x24
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f022 0201 	bic.w	r2, r2, #1
 8005112:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005122:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005132:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005134:	f001 fbd8 	bl	80068e8 <HAL_RCC_GetPCLK1Freq>
 8005138:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	4a81      	ldr	r2, [pc, #516]	; (8005344 <HAL_I2C_Init+0x274>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d807      	bhi.n	8005154 <HAL_I2C_Init+0x84>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4a80      	ldr	r2, [pc, #512]	; (8005348 <HAL_I2C_Init+0x278>)
 8005148:	4293      	cmp	r3, r2
 800514a:	bf94      	ite	ls
 800514c:	2301      	movls	r3, #1
 800514e:	2300      	movhi	r3, #0
 8005150:	b2db      	uxtb	r3, r3
 8005152:	e006      	b.n	8005162 <HAL_I2C_Init+0x92>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	4a7d      	ldr	r2, [pc, #500]	; (800534c <HAL_I2C_Init+0x27c>)
 8005158:	4293      	cmp	r3, r2
 800515a:	bf94      	ite	ls
 800515c:	2301      	movls	r3, #1
 800515e:	2300      	movhi	r3, #0
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e0e7      	b.n	800533a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	4a78      	ldr	r2, [pc, #480]	; (8005350 <HAL_I2C_Init+0x280>)
 800516e:	fba2 2303 	umull	r2, r3, r2, r3
 8005172:	0c9b      	lsrs	r3, r3, #18
 8005174:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	430a      	orrs	r2, r1
 8005188:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6a1b      	ldr	r3, [r3, #32]
 8005190:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	4a6a      	ldr	r2, [pc, #424]	; (8005344 <HAL_I2C_Init+0x274>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d802      	bhi.n	80051a4 <HAL_I2C_Init+0xd4>
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	3301      	adds	r3, #1
 80051a2:	e009      	b.n	80051b8 <HAL_I2C_Init+0xe8>
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80051aa:	fb02 f303 	mul.w	r3, r2, r3
 80051ae:	4a69      	ldr	r2, [pc, #420]	; (8005354 <HAL_I2C_Init+0x284>)
 80051b0:	fba2 2303 	umull	r2, r3, r2, r3
 80051b4:	099b      	lsrs	r3, r3, #6
 80051b6:	3301      	adds	r3, #1
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	6812      	ldr	r2, [r2, #0]
 80051bc:	430b      	orrs	r3, r1
 80051be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80051ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	495c      	ldr	r1, [pc, #368]	; (8005344 <HAL_I2C_Init+0x274>)
 80051d4:	428b      	cmp	r3, r1
 80051d6:	d819      	bhi.n	800520c <HAL_I2C_Init+0x13c>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	1e59      	subs	r1, r3, #1
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80051e6:	1c59      	adds	r1, r3, #1
 80051e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80051ec:	400b      	ands	r3, r1
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00a      	beq.n	8005208 <HAL_I2C_Init+0x138>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	1e59      	subs	r1, r3, #1
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	005b      	lsls	r3, r3, #1
 80051fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8005200:	3301      	adds	r3, #1
 8005202:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005206:	e051      	b.n	80052ac <HAL_I2C_Init+0x1dc>
 8005208:	2304      	movs	r3, #4
 800520a:	e04f      	b.n	80052ac <HAL_I2C_Init+0x1dc>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d111      	bne.n	8005238 <HAL_I2C_Init+0x168>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	1e58      	subs	r0, r3, #1
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6859      	ldr	r1, [r3, #4]
 800521c:	460b      	mov	r3, r1
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	440b      	add	r3, r1
 8005222:	fbb0 f3f3 	udiv	r3, r0, r3
 8005226:	3301      	adds	r3, #1
 8005228:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800522c:	2b00      	cmp	r3, #0
 800522e:	bf0c      	ite	eq
 8005230:	2301      	moveq	r3, #1
 8005232:	2300      	movne	r3, #0
 8005234:	b2db      	uxtb	r3, r3
 8005236:	e012      	b.n	800525e <HAL_I2C_Init+0x18e>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	1e58      	subs	r0, r3, #1
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6859      	ldr	r1, [r3, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	440b      	add	r3, r1
 8005246:	0099      	lsls	r1, r3, #2
 8005248:	440b      	add	r3, r1
 800524a:	fbb0 f3f3 	udiv	r3, r0, r3
 800524e:	3301      	adds	r3, #1
 8005250:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005254:	2b00      	cmp	r3, #0
 8005256:	bf0c      	ite	eq
 8005258:	2301      	moveq	r3, #1
 800525a:	2300      	movne	r3, #0
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <HAL_I2C_Init+0x196>
 8005262:	2301      	movs	r3, #1
 8005264:	e022      	b.n	80052ac <HAL_I2C_Init+0x1dc>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d10e      	bne.n	800528c <HAL_I2C_Init+0x1bc>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	1e58      	subs	r0, r3, #1
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6859      	ldr	r1, [r3, #4]
 8005276:	460b      	mov	r3, r1
 8005278:	005b      	lsls	r3, r3, #1
 800527a:	440b      	add	r3, r1
 800527c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005280:	3301      	adds	r3, #1
 8005282:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005286:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800528a:	e00f      	b.n	80052ac <HAL_I2C_Init+0x1dc>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	1e58      	subs	r0, r3, #1
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6859      	ldr	r1, [r3, #4]
 8005294:	460b      	mov	r3, r1
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	440b      	add	r3, r1
 800529a:	0099      	lsls	r1, r3, #2
 800529c:	440b      	add	r3, r1
 800529e:	fbb0 f3f3 	udiv	r3, r0, r3
 80052a2:	3301      	adds	r3, #1
 80052a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80052ac:	6879      	ldr	r1, [r7, #4]
 80052ae:	6809      	ldr	r1, [r1, #0]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69da      	ldr	r2, [r3, #28]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	431a      	orrs	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80052da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	6911      	ldr	r1, [r2, #16]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	68d2      	ldr	r2, [r2, #12]
 80052e6:	4311      	orrs	r1, r2
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	6812      	ldr	r2, [r2, #0]
 80052ec:	430b      	orrs	r3, r1
 80052ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	695a      	ldr	r2, [r3, #20]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	431a      	orrs	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2220      	movs	r2, #32
 8005326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	000186a0 	.word	0x000186a0
 8005348:	001e847f 	.word	0x001e847f
 800534c:	003d08ff 	.word	0x003d08ff
 8005350:	431bde83 	.word	0x431bde83
 8005354:	10624dd3 	.word	0x10624dd3

08005358 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b088      	sub	sp, #32
 800535c:	af02      	add	r7, sp, #8
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	4608      	mov	r0, r1
 8005362:	4611      	mov	r1, r2
 8005364:	461a      	mov	r2, r3
 8005366:	4603      	mov	r3, r0
 8005368:	817b      	strh	r3, [r7, #10]
 800536a:	460b      	mov	r3, r1
 800536c:	813b      	strh	r3, [r7, #8]
 800536e:	4613      	mov	r3, r2
 8005370:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005372:	f7fe fe37 	bl	8003fe4 <HAL_GetTick>
 8005376:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b20      	cmp	r3, #32
 8005382:	f040 80d9 	bne.w	8005538 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	9300      	str	r3, [sp, #0]
 800538a:	2319      	movs	r3, #25
 800538c:	2201      	movs	r2, #1
 800538e:	496d      	ldr	r1, [pc, #436]	; (8005544 <HAL_I2C_Mem_Write+0x1ec>)
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f000 fc7f 	bl	8005c94 <I2C_WaitOnFlagUntilTimeout>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d001      	beq.n	80053a0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800539c:	2302      	movs	r3, #2
 800539e:	e0cc      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d101      	bne.n	80053ae <HAL_I2C_Mem_Write+0x56>
 80053aa:	2302      	movs	r3, #2
 80053ac:	e0c5      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d007      	beq.n	80053d4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0201 	orr.w	r2, r2, #1
 80053d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2221      	movs	r2, #33	; 0x21
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2240      	movs	r2, #64	; 0x40
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6a3a      	ldr	r2, [r7, #32]
 80053fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005404:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540a:	b29a      	uxth	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	4a4d      	ldr	r2, [pc, #308]	; (8005548 <HAL_I2C_Mem_Write+0x1f0>)
 8005414:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005416:	88f8      	ldrh	r0, [r7, #6]
 8005418:	893a      	ldrh	r2, [r7, #8]
 800541a:	8979      	ldrh	r1, [r7, #10]
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	9301      	str	r3, [sp, #4]
 8005420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	4603      	mov	r3, r0
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f000 fab6 	bl	8005998 <I2C_RequestMemoryWrite>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d052      	beq.n	80054d8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e081      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 fd00 	bl	8005e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00d      	beq.n	8005462 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544a:	2b04      	cmp	r3, #4
 800544c:	d107      	bne.n	800545e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800545c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e06b      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005466:	781a      	ldrb	r2, [r3, #0]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005472:	1c5a      	adds	r2, r3, #1
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800547c:	3b01      	subs	r3, #1
 800547e:	b29a      	uxth	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005488:	b29b      	uxth	r3, r3
 800548a:	3b01      	subs	r3, #1
 800548c:	b29a      	uxth	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	f003 0304 	and.w	r3, r3, #4
 800549c:	2b04      	cmp	r3, #4
 800549e:	d11b      	bne.n	80054d8 <HAL_I2C_Mem_Write+0x180>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d017      	beq.n	80054d8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ac:	781a      	ldrb	r2, [r3, #0]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054c2:	3b01      	subs	r3, #1
 80054c4:	b29a      	uxth	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	3b01      	subs	r3, #1
 80054d2:	b29a      	uxth	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1aa      	bne.n	8005436 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 fcec 	bl	8005ec2 <I2C_WaitOnBTFFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00d      	beq.n	800550c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f4:	2b04      	cmp	r3, #4
 80054f6:	d107      	bne.n	8005508 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005506:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e016      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800551a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005534:	2300      	movs	r3, #0
 8005536:	e000      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005538:	2302      	movs	r3, #2
  }
}
 800553a:	4618      	mov	r0, r3
 800553c:	3718      	adds	r7, #24
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	00100002 	.word	0x00100002
 8005548:	ffff0000 	.word	0xffff0000

0800554c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b08c      	sub	sp, #48	; 0x30
 8005550:	af02      	add	r7, sp, #8
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	4608      	mov	r0, r1
 8005556:	4611      	mov	r1, r2
 8005558:	461a      	mov	r2, r3
 800555a:	4603      	mov	r3, r0
 800555c:	817b      	strh	r3, [r7, #10]
 800555e:	460b      	mov	r3, r1
 8005560:	813b      	strh	r3, [r7, #8]
 8005562:	4613      	mov	r3, r2
 8005564:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005566:	f7fe fd3d 	bl	8003fe4 <HAL_GetTick>
 800556a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b20      	cmp	r3, #32
 8005576:	f040 8208 	bne.w	800598a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800557a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	2319      	movs	r3, #25
 8005580:	2201      	movs	r2, #1
 8005582:	497b      	ldr	r1, [pc, #492]	; (8005770 <HAL_I2C_Mem_Read+0x224>)
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f000 fb85 	bl	8005c94 <I2C_WaitOnFlagUntilTimeout>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005590:	2302      	movs	r3, #2
 8005592:	e1fb      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800559a:	2b01      	cmp	r3, #1
 800559c:	d101      	bne.n	80055a2 <HAL_I2C_Mem_Read+0x56>
 800559e:	2302      	movs	r3, #2
 80055a0:	e1f4      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d007      	beq.n	80055c8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0201 	orr.w	r2, r2, #1
 80055c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2222      	movs	r2, #34	; 0x22
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2240      	movs	r2, #64	; 0x40
 80055e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80055f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	4a5b      	ldr	r2, [pc, #364]	; (8005774 <HAL_I2C_Mem_Read+0x228>)
 8005608:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800560a:	88f8      	ldrh	r0, [r7, #6]
 800560c:	893a      	ldrh	r2, [r7, #8]
 800560e:	8979      	ldrh	r1, [r7, #10]
 8005610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005612:	9301      	str	r3, [sp, #4]
 8005614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	4603      	mov	r3, r0
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f000 fa52 	bl	8005ac4 <I2C_RequestMemoryRead>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d001      	beq.n	800562a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e1b0      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800562e:	2b00      	cmp	r3, #0
 8005630:	d113      	bne.n	800565a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005632:	2300      	movs	r3, #0
 8005634:	623b      	str	r3, [r7, #32]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	623b      	str	r3, [r7, #32]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	623b      	str	r3, [r7, #32]
 8005646:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	e184      	b.n	8005964 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800565e:	2b01      	cmp	r3, #1
 8005660:	d11b      	bne.n	800569a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005670:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005672:	2300      	movs	r3, #0
 8005674:	61fb      	str	r3, [r7, #28]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	695b      	ldr	r3, [r3, #20]
 800567c:	61fb      	str	r3, [r7, #28]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	699b      	ldr	r3, [r3, #24]
 8005684:	61fb      	str	r3, [r7, #28]
 8005686:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	e164      	b.n	8005964 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d11b      	bne.n	80056da <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056c2:	2300      	movs	r3, #0
 80056c4:	61bb      	str	r3, [r7, #24]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	695b      	ldr	r3, [r3, #20]
 80056cc:	61bb      	str	r3, [r7, #24]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	61bb      	str	r3, [r7, #24]
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	e144      	b.n	8005964 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056da:	2300      	movs	r3, #0
 80056dc:	617b      	str	r3, [r7, #20]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	617b      	str	r3, [r7, #20]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80056f0:	e138      	b.n	8005964 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	f200 80f1 	bhi.w	80058de <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005700:	2b01      	cmp	r3, #1
 8005702:	d123      	bne.n	800574c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005706:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f000 fc1b 	bl	8005f44 <I2C_WaitOnRXNEFlagUntilTimeout>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e139      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	691a      	ldr	r2, [r3, #16]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005722:	b2d2      	uxtb	r2, r2
 8005724:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572a:	1c5a      	adds	r2, r3, #1
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005734:	3b01      	subs	r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005740:	b29b      	uxth	r3, r3
 8005742:	3b01      	subs	r3, #1
 8005744:	b29a      	uxth	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	855a      	strh	r2, [r3, #42]	; 0x2a
 800574a:	e10b      	b.n	8005964 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005750:	2b02      	cmp	r3, #2
 8005752:	d14e      	bne.n	80057f2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	9300      	str	r3, [sp, #0]
 8005758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575a:	2200      	movs	r2, #0
 800575c:	4906      	ldr	r1, [pc, #24]	; (8005778 <HAL_I2C_Mem_Read+0x22c>)
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 fa98 	bl	8005c94 <I2C_WaitOnFlagUntilTimeout>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d008      	beq.n	800577c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e10e      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
 800576e:	bf00      	nop
 8005770:	00100002 	.word	0x00100002
 8005774:	ffff0000 	.word	0xffff0000
 8005778:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800578a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	691a      	ldr	r2, [r3, #16]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579e:	1c5a      	adds	r2, r3, #1
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a8:	3b01      	subs	r3, #1
 80057aa:	b29a      	uxth	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	3b01      	subs	r3, #1
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	691a      	ldr	r2, [r3, #16]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c8:	b2d2      	uxtb	r2, r2
 80057ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d0:	1c5a      	adds	r2, r3, #1
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057da:	3b01      	subs	r3, #1
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	3b01      	subs	r3, #1
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80057f0:	e0b8      	b.n	8005964 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f8:	2200      	movs	r2, #0
 80057fa:	4966      	ldr	r1, [pc, #408]	; (8005994 <HAL_I2C_Mem_Read+0x448>)
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f000 fa49 	bl	8005c94 <I2C_WaitOnFlagUntilTimeout>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e0bf      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800581a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	691a      	ldr	r2, [r3, #16]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005826:	b2d2      	uxtb	r2, r2
 8005828:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582e:	1c5a      	adds	r2, r3, #1
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005838:	3b01      	subs	r3, #1
 800583a:	b29a      	uxth	r2, r3
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005844:	b29b      	uxth	r3, r3
 8005846:	3b01      	subs	r3, #1
 8005848:	b29a      	uxth	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800584e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005854:	2200      	movs	r2, #0
 8005856:	494f      	ldr	r1, [pc, #316]	; (8005994 <HAL_I2C_Mem_Read+0x448>)
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 fa1b 	bl	8005c94 <I2C_WaitOnFlagUntilTimeout>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e091      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005876:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691a      	ldr	r2, [r3, #16]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005882:	b2d2      	uxtb	r2, r2
 8005884:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588a:	1c5a      	adds	r2, r3, #1
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005894:	3b01      	subs	r3, #1
 8005896:	b29a      	uxth	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	691a      	ldr	r2, [r3, #16]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b4:	b2d2      	uxtb	r2, r2
 80058b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058bc:	1c5a      	adds	r2, r3, #1
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c6:	3b01      	subs	r3, #1
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	3b01      	subs	r3, #1
 80058d6:	b29a      	uxth	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80058dc:	e042      	b.n	8005964 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f000 fb2e 	bl	8005f44 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e04c      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	691a      	ldr	r2, [r3, #16]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fc:	b2d2      	uxtb	r2, r2
 80058fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005904:	1c5a      	adds	r2, r3, #1
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800590e:	3b01      	subs	r3, #1
 8005910:	b29a      	uxth	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800591a:	b29b      	uxth	r3, r3
 800591c:	3b01      	subs	r3, #1
 800591e:	b29a      	uxth	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	f003 0304 	and.w	r3, r3, #4
 800592e:	2b04      	cmp	r3, #4
 8005930:	d118      	bne.n	8005964 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	691a      	ldr	r2, [r3, #16]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593c:	b2d2      	uxtb	r2, r2
 800593e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005944:	1c5a      	adds	r2, r3, #1
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800594e:	3b01      	subs	r3, #1
 8005950:	b29a      	uxth	r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29a      	uxth	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005968:	2b00      	cmp	r3, #0
 800596a:	f47f aec2 	bne.w	80056f2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2220      	movs	r2, #32
 8005972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005986:	2300      	movs	r3, #0
 8005988:	e000      	b.n	800598c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800598a:	2302      	movs	r3, #2
  }
}
 800598c:	4618      	mov	r0, r3
 800598e:	3728      	adds	r7, #40	; 0x28
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	00010004 	.word	0x00010004

08005998 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b088      	sub	sp, #32
 800599c:	af02      	add	r7, sp, #8
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	4608      	mov	r0, r1
 80059a2:	4611      	mov	r1, r2
 80059a4:	461a      	mov	r2, r3
 80059a6:	4603      	mov	r3, r0
 80059a8:	817b      	strh	r3, [r7, #10]
 80059aa:	460b      	mov	r3, r1
 80059ac:	813b      	strh	r3, [r7, #8]
 80059ae:	4613      	mov	r3, r2
 80059b0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c4:	9300      	str	r3, [sp, #0]
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f000 f960 	bl	8005c94 <I2C_WaitOnFlagUntilTimeout>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00d      	beq.n	80059f6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059e8:	d103      	bne.n	80059f2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e05f      	b.n	8005ab6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80059f6:	897b      	ldrh	r3, [r7, #10]
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	461a      	mov	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a08:	6a3a      	ldr	r2, [r7, #32]
 8005a0a:	492d      	ldr	r1, [pc, #180]	; (8005ac0 <I2C_RequestMemoryWrite+0x128>)
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f000 f998 	bl	8005d42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d001      	beq.n	8005a1c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e04c      	b.n	8005ab6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	617b      	str	r3, [r7, #20]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	617b      	str	r3, [r7, #20]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	617b      	str	r3, [r7, #20]
 8005a30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a34:	6a39      	ldr	r1, [r7, #32]
 8005a36:	68f8      	ldr	r0, [r7, #12]
 8005a38:	f000 fa02 	bl	8005e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00d      	beq.n	8005a5e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	d107      	bne.n	8005a5a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e02b      	b.n	8005ab6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a5e:	88fb      	ldrh	r3, [r7, #6]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d105      	bne.n	8005a70 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a64:	893b      	ldrh	r3, [r7, #8]
 8005a66:	b2da      	uxtb	r2, r3
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	611a      	str	r2, [r3, #16]
 8005a6e:	e021      	b.n	8005ab4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a70:	893b      	ldrh	r3, [r7, #8]
 8005a72:	0a1b      	lsrs	r3, r3, #8
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	b2da      	uxtb	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a80:	6a39      	ldr	r1, [r7, #32]
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 f9dc 	bl	8005e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00d      	beq.n	8005aaa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a92:	2b04      	cmp	r3, #4
 8005a94:	d107      	bne.n	8005aa6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aa4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e005      	b.n	8005ab6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005aaa:	893b      	ldrh	r3, [r7, #8]
 8005aac:	b2da      	uxtb	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3718      	adds	r7, #24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	00010002 	.word	0x00010002

08005ac4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b088      	sub	sp, #32
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	4608      	mov	r0, r1
 8005ace:	4611      	mov	r1, r2
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	817b      	strh	r3, [r7, #10]
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	813b      	strh	r3, [r7, #8]
 8005ada:	4613      	mov	r3, r2
 8005adc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005aec:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005afc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b00:	9300      	str	r3, [sp, #0]
 8005b02:	6a3b      	ldr	r3, [r7, #32]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f000 f8c2 	bl	8005c94 <I2C_WaitOnFlagUntilTimeout>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00d      	beq.n	8005b32 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b24:	d103      	bne.n	8005b2e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b2c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e0aa      	b.n	8005c88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b32:	897b      	ldrh	r3, [r7, #10]
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	461a      	mov	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b40:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b44:	6a3a      	ldr	r2, [r7, #32]
 8005b46:	4952      	ldr	r1, [pc, #328]	; (8005c90 <I2C_RequestMemoryRead+0x1cc>)
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 f8fa 	bl	8005d42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d001      	beq.n	8005b58 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e097      	b.n	8005c88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b58:	2300      	movs	r3, #0
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	617b      	str	r3, [r7, #20]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	617b      	str	r3, [r7, #20]
 8005b6c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b70:	6a39      	ldr	r1, [r7, #32]
 8005b72:	68f8      	ldr	r0, [r7, #12]
 8005b74:	f000 f964 	bl	8005e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00d      	beq.n	8005b9a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d107      	bne.n	8005b96 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b94:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e076      	b.n	8005c88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b9a:	88fb      	ldrh	r3, [r7, #6]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d105      	bne.n	8005bac <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ba0:	893b      	ldrh	r3, [r7, #8]
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	611a      	str	r2, [r3, #16]
 8005baa:	e021      	b.n	8005bf0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005bac:	893b      	ldrh	r3, [r7, #8]
 8005bae:	0a1b      	lsrs	r3, r3, #8
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bbc:	6a39      	ldr	r1, [r7, #32]
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f000 f93e 	bl	8005e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00d      	beq.n	8005be6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bce:	2b04      	cmp	r3, #4
 8005bd0:	d107      	bne.n	8005be2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005be0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e050      	b.n	8005c88 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005be6:	893b      	ldrh	r3, [r7, #8]
 8005be8:	b2da      	uxtb	r2, r3
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bf2:	6a39      	ldr	r1, [r7, #32]
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f923 	bl	8005e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00d      	beq.n	8005c1c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d107      	bne.n	8005c18 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c16:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e035      	b.n	8005c88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c2a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 f82b 	bl	8005c94 <I2C_WaitOnFlagUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00d      	beq.n	8005c60 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c52:	d103      	bne.n	8005c5c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e013      	b.n	8005c88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c60:	897b      	ldrh	r3, [r7, #10]
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	f043 0301 	orr.w	r3, r3, #1
 8005c68:	b2da      	uxtb	r2, r3
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c72:	6a3a      	ldr	r2, [r7, #32]
 8005c74:	4906      	ldr	r1, [pc, #24]	; (8005c90 <I2C_RequestMemoryRead+0x1cc>)
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f000 f863 	bl	8005d42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e000      	b.n	8005c88 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3718      	adds	r7, #24
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	00010002 	.word	0x00010002

08005c94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	603b      	str	r3, [r7, #0]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ca4:	e025      	b.n	8005cf2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cac:	d021      	beq.n	8005cf2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cae:	f7fe f999 	bl	8003fe4 <HAL_GetTick>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d302      	bcc.n	8005cc4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d116      	bne.n	8005cf2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2220      	movs	r2, #32
 8005cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cde:	f043 0220 	orr.w	r2, r3, #32
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e023      	b.n	8005d3a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	0c1b      	lsrs	r3, r3, #16
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d10d      	bne.n	8005d18 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	43da      	mvns	r2, r3
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	4013      	ands	r3, r2
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	bf0c      	ite	eq
 8005d0e:	2301      	moveq	r3, #1
 8005d10:	2300      	movne	r3, #0
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	461a      	mov	r2, r3
 8005d16:	e00c      	b.n	8005d32 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	43da      	mvns	r2, r3
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	4013      	ands	r3, r2
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	bf0c      	ite	eq
 8005d2a:	2301      	moveq	r3, #1
 8005d2c:	2300      	movne	r3, #0
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	461a      	mov	r2, r3
 8005d32:	79fb      	ldrb	r3, [r7, #7]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d0b6      	beq.n	8005ca6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b084      	sub	sp, #16
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	60f8      	str	r0, [r7, #12]
 8005d4a:	60b9      	str	r1, [r7, #8]
 8005d4c:	607a      	str	r2, [r7, #4]
 8005d4e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d50:	e051      	b.n	8005df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	695b      	ldr	r3, [r3, #20]
 8005d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d60:	d123      	bne.n	8005daa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d70:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d7a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2220      	movs	r2, #32
 8005d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d96:	f043 0204 	orr.w	r2, r3, #4
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e046      	b.n	8005e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db0:	d021      	beq.n	8005df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005db2:	f7fe f917 	bl	8003fe4 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d302      	bcc.n	8005dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d116      	bne.n	8005df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de2:	f043 0220 	orr.w	r2, r3, #32
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e020      	b.n	8005e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	0c1b      	lsrs	r3, r3, #16
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d10c      	bne.n	8005e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	43da      	mvns	r2, r3
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	bf14      	ite	ne
 8005e12:	2301      	movne	r3, #1
 8005e14:	2300      	moveq	r3, #0
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	e00b      	b.n	8005e32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	43da      	mvns	r2, r3
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	4013      	ands	r3, r2
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	bf14      	ite	ne
 8005e2c:	2301      	movne	r3, #1
 8005e2e:	2300      	moveq	r3, #0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d18d      	bne.n	8005d52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e4c:	e02d      	b.n	8005eaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f000 f8ce 	bl	8005ff0 <I2C_IsAcknowledgeFailed>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e02d      	b.n	8005eba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e64:	d021      	beq.n	8005eaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e66:	f7fe f8bd 	bl	8003fe4 <HAL_GetTick>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	68ba      	ldr	r2, [r7, #8]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d302      	bcc.n	8005e7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d116      	bne.n	8005eaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2220      	movs	r2, #32
 8005e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	f043 0220 	orr.w	r2, r3, #32
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e007      	b.n	8005eba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eb4:	2b80      	cmp	r3, #128	; 0x80
 8005eb6:	d1ca      	bne.n	8005e4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3710      	adds	r7, #16
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}

08005ec2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	b084      	sub	sp, #16
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	60f8      	str	r0, [r7, #12]
 8005eca:	60b9      	str	r1, [r7, #8]
 8005ecc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ece:	e02d      	b.n	8005f2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f000 f88d 	bl	8005ff0 <I2C_IsAcknowledgeFailed>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d001      	beq.n	8005ee0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e02d      	b.n	8005f3c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee6:	d021      	beq.n	8005f2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ee8:	f7fe f87c 	bl	8003fe4 <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	68ba      	ldr	r2, [r7, #8]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d302      	bcc.n	8005efe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d116      	bne.n	8005f2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2220      	movs	r2, #32
 8005f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f18:	f043 0220 	orr.w	r2, r3, #32
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e007      	b.n	8005f3c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	f003 0304 	and.w	r3, r3, #4
 8005f36:	2b04      	cmp	r3, #4
 8005f38:	d1ca      	bne.n	8005ed0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3710      	adds	r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f50:	e042      	b.n	8005fd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	695b      	ldr	r3, [r3, #20]
 8005f58:	f003 0310 	and.w	r3, r3, #16
 8005f5c:	2b10      	cmp	r3, #16
 8005f5e:	d119      	bne.n	8005f94 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f06f 0210 	mvn.w	r2, #16
 8005f68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2220      	movs	r2, #32
 8005f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e029      	b.n	8005fe8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f94:	f7fe f826 	bl	8003fe4 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d302      	bcc.n	8005faa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d116      	bne.n	8005fd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2220      	movs	r2, #32
 8005fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc4:	f043 0220 	orr.w	r2, r3, #32
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e007      	b.n	8005fe8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fe2:	2b40      	cmp	r3, #64	; 0x40
 8005fe4:	d1b5      	bne.n	8005f52 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b083      	sub	sp, #12
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006002:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006006:	d11b      	bne.n	8006040 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006010:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2220      	movs	r2, #32
 800601c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602c:	f043 0204 	orr.w	r2, r3, #4
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e000      	b.n	8006042 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	370c      	adds	r7, #12
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
	...

08006050 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d101      	bne.n	8006062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e264      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0301 	and.w	r3, r3, #1
 800606a:	2b00      	cmp	r3, #0
 800606c:	d075      	beq.n	800615a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800606e:	4ba3      	ldr	r3, [pc, #652]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 030c 	and.w	r3, r3, #12
 8006076:	2b04      	cmp	r3, #4
 8006078:	d00c      	beq.n	8006094 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800607a:	4ba0      	ldr	r3, [pc, #640]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006082:	2b08      	cmp	r3, #8
 8006084:	d112      	bne.n	80060ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006086:	4b9d      	ldr	r3, [pc, #628]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800608e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006092:	d10b      	bne.n	80060ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006094:	4b99      	ldr	r3, [pc, #612]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d05b      	beq.n	8006158 <HAL_RCC_OscConfig+0x108>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d157      	bne.n	8006158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e23f      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060b4:	d106      	bne.n	80060c4 <HAL_RCC_OscConfig+0x74>
 80060b6:	4b91      	ldr	r3, [pc, #580]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a90      	ldr	r2, [pc, #576]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060c0:	6013      	str	r3, [r2, #0]
 80060c2:	e01d      	b.n	8006100 <HAL_RCC_OscConfig+0xb0>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80060cc:	d10c      	bne.n	80060e8 <HAL_RCC_OscConfig+0x98>
 80060ce:	4b8b      	ldr	r3, [pc, #556]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a8a      	ldr	r2, [pc, #552]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80060d8:	6013      	str	r3, [r2, #0]
 80060da:	4b88      	ldr	r3, [pc, #544]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a87      	ldr	r2, [pc, #540]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060e4:	6013      	str	r3, [r2, #0]
 80060e6:	e00b      	b.n	8006100 <HAL_RCC_OscConfig+0xb0>
 80060e8:	4b84      	ldr	r3, [pc, #528]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a83      	ldr	r2, [pc, #524]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060f2:	6013      	str	r3, [r2, #0]
 80060f4:	4b81      	ldr	r3, [pc, #516]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a80      	ldr	r2, [pc, #512]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80060fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80060fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d013      	beq.n	8006130 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006108:	f7fd ff6c 	bl	8003fe4 <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800610e:	e008      	b.n	8006122 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006110:	f7fd ff68 	bl	8003fe4 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b64      	cmp	r3, #100	; 0x64
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e204      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006122:	4b76      	ldr	r3, [pc, #472]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d0f0      	beq.n	8006110 <HAL_RCC_OscConfig+0xc0>
 800612e:	e014      	b.n	800615a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006130:	f7fd ff58 	bl	8003fe4 <HAL_GetTick>
 8006134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006136:	e008      	b.n	800614a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006138:	f7fd ff54 	bl	8003fe4 <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	2b64      	cmp	r3, #100	; 0x64
 8006144:	d901      	bls.n	800614a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e1f0      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800614a:	4b6c      	ldr	r3, [pc, #432]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1f0      	bne.n	8006138 <HAL_RCC_OscConfig+0xe8>
 8006156:	e000      	b.n	800615a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d063      	beq.n	800622e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006166:	4b65      	ldr	r3, [pc, #404]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f003 030c 	and.w	r3, r3, #12
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00b      	beq.n	800618a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006172:	4b62      	ldr	r3, [pc, #392]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800617a:	2b08      	cmp	r3, #8
 800617c:	d11c      	bne.n	80061b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800617e:	4b5f      	ldr	r3, [pc, #380]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d116      	bne.n	80061b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800618a:	4b5c      	ldr	r3, [pc, #368]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0302 	and.w	r3, r3, #2
 8006192:	2b00      	cmp	r3, #0
 8006194:	d005      	beq.n	80061a2 <HAL_RCC_OscConfig+0x152>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d001      	beq.n	80061a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e1c4      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061a2:	4b56      	ldr	r3, [pc, #344]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	00db      	lsls	r3, r3, #3
 80061b0:	4952      	ldr	r1, [pc, #328]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80061b2:	4313      	orrs	r3, r2
 80061b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061b6:	e03a      	b.n	800622e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d020      	beq.n	8006202 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061c0:	4b4f      	ldr	r3, [pc, #316]	; (8006300 <HAL_RCC_OscConfig+0x2b0>)
 80061c2:	2201      	movs	r2, #1
 80061c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061c6:	f7fd ff0d 	bl	8003fe4 <HAL_GetTick>
 80061ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061cc:	e008      	b.n	80061e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061ce:	f7fd ff09 	bl	8003fe4 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d901      	bls.n	80061e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e1a5      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061e0:	4b46      	ldr	r3, [pc, #280]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0302 	and.w	r3, r3, #2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d0f0      	beq.n	80061ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061ec:	4b43      	ldr	r3, [pc, #268]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	00db      	lsls	r3, r3, #3
 80061fa:	4940      	ldr	r1, [pc, #256]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80061fc:	4313      	orrs	r3, r2
 80061fe:	600b      	str	r3, [r1, #0]
 8006200:	e015      	b.n	800622e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006202:	4b3f      	ldr	r3, [pc, #252]	; (8006300 <HAL_RCC_OscConfig+0x2b0>)
 8006204:	2200      	movs	r2, #0
 8006206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006208:	f7fd feec 	bl	8003fe4 <HAL_GetTick>
 800620c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800620e:	e008      	b.n	8006222 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006210:	f7fd fee8 	bl	8003fe4 <HAL_GetTick>
 8006214:	4602      	mov	r2, r0
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	2b02      	cmp	r3, #2
 800621c:	d901      	bls.n	8006222 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800621e:	2303      	movs	r3, #3
 8006220:	e184      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006222:	4b36      	ldr	r3, [pc, #216]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0302 	and.w	r3, r3, #2
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1f0      	bne.n	8006210 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0308 	and.w	r3, r3, #8
 8006236:	2b00      	cmp	r3, #0
 8006238:	d030      	beq.n	800629c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d016      	beq.n	8006270 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006242:	4b30      	ldr	r3, [pc, #192]	; (8006304 <HAL_RCC_OscConfig+0x2b4>)
 8006244:	2201      	movs	r2, #1
 8006246:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006248:	f7fd fecc 	bl	8003fe4 <HAL_GetTick>
 800624c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800624e:	e008      	b.n	8006262 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006250:	f7fd fec8 	bl	8003fe4 <HAL_GetTick>
 8006254:	4602      	mov	r2, r0
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	2b02      	cmp	r3, #2
 800625c:	d901      	bls.n	8006262 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e164      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006262:	4b26      	ldr	r3, [pc, #152]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006264:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d0f0      	beq.n	8006250 <HAL_RCC_OscConfig+0x200>
 800626e:	e015      	b.n	800629c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006270:	4b24      	ldr	r3, [pc, #144]	; (8006304 <HAL_RCC_OscConfig+0x2b4>)
 8006272:	2200      	movs	r2, #0
 8006274:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006276:	f7fd feb5 	bl	8003fe4 <HAL_GetTick>
 800627a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800627c:	e008      	b.n	8006290 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800627e:	f7fd feb1 	bl	8003fe4 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	2b02      	cmp	r3, #2
 800628a:	d901      	bls.n	8006290 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e14d      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006290:	4b1a      	ldr	r3, [pc, #104]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 8006292:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1f0      	bne.n	800627e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0304 	and.w	r3, r3, #4
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 80a0 	beq.w	80063ea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062aa:	2300      	movs	r3, #0
 80062ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ae:	4b13      	ldr	r3, [pc, #76]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80062b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10f      	bne.n	80062da <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062ba:	2300      	movs	r3, #0
 80062bc:	60bb      	str	r3, [r7, #8]
 80062be:	4b0f      	ldr	r3, [pc, #60]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80062c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c2:	4a0e      	ldr	r2, [pc, #56]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80062c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062c8:	6413      	str	r3, [r2, #64]	; 0x40
 80062ca:	4b0c      	ldr	r3, [pc, #48]	; (80062fc <HAL_RCC_OscConfig+0x2ac>)
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062d2:	60bb      	str	r3, [r7, #8]
 80062d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062d6:	2301      	movs	r3, #1
 80062d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062da:	4b0b      	ldr	r3, [pc, #44]	; (8006308 <HAL_RCC_OscConfig+0x2b8>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d121      	bne.n	800632a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062e6:	4b08      	ldr	r3, [pc, #32]	; (8006308 <HAL_RCC_OscConfig+0x2b8>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a07      	ldr	r2, [pc, #28]	; (8006308 <HAL_RCC_OscConfig+0x2b8>)
 80062ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062f2:	f7fd fe77 	bl	8003fe4 <HAL_GetTick>
 80062f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062f8:	e011      	b.n	800631e <HAL_RCC_OscConfig+0x2ce>
 80062fa:	bf00      	nop
 80062fc:	40023800 	.word	0x40023800
 8006300:	42470000 	.word	0x42470000
 8006304:	42470e80 	.word	0x42470e80
 8006308:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800630c:	f7fd fe6a 	bl	8003fe4 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	2b02      	cmp	r3, #2
 8006318:	d901      	bls.n	800631e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e106      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800631e:	4b85      	ldr	r3, [pc, #532]	; (8006534 <HAL_RCC_OscConfig+0x4e4>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006326:	2b00      	cmp	r3, #0
 8006328:	d0f0      	beq.n	800630c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	2b01      	cmp	r3, #1
 8006330:	d106      	bne.n	8006340 <HAL_RCC_OscConfig+0x2f0>
 8006332:	4b81      	ldr	r3, [pc, #516]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 8006334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006336:	4a80      	ldr	r2, [pc, #512]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 8006338:	f043 0301 	orr.w	r3, r3, #1
 800633c:	6713      	str	r3, [r2, #112]	; 0x70
 800633e:	e01c      	b.n	800637a <HAL_RCC_OscConfig+0x32a>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	2b05      	cmp	r3, #5
 8006346:	d10c      	bne.n	8006362 <HAL_RCC_OscConfig+0x312>
 8006348:	4b7b      	ldr	r3, [pc, #492]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 800634a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800634c:	4a7a      	ldr	r2, [pc, #488]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 800634e:	f043 0304 	orr.w	r3, r3, #4
 8006352:	6713      	str	r3, [r2, #112]	; 0x70
 8006354:	4b78      	ldr	r3, [pc, #480]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 8006356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006358:	4a77      	ldr	r2, [pc, #476]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 800635a:	f043 0301 	orr.w	r3, r3, #1
 800635e:	6713      	str	r3, [r2, #112]	; 0x70
 8006360:	e00b      	b.n	800637a <HAL_RCC_OscConfig+0x32a>
 8006362:	4b75      	ldr	r3, [pc, #468]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 8006364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006366:	4a74      	ldr	r2, [pc, #464]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 8006368:	f023 0301 	bic.w	r3, r3, #1
 800636c:	6713      	str	r3, [r2, #112]	; 0x70
 800636e:	4b72      	ldr	r3, [pc, #456]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 8006370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006372:	4a71      	ldr	r2, [pc, #452]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 8006374:	f023 0304 	bic.w	r3, r3, #4
 8006378:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d015      	beq.n	80063ae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006382:	f7fd fe2f 	bl	8003fe4 <HAL_GetTick>
 8006386:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006388:	e00a      	b.n	80063a0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800638a:	f7fd fe2b 	bl	8003fe4 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	f241 3288 	movw	r2, #5000	; 0x1388
 8006398:	4293      	cmp	r3, r2
 800639a:	d901      	bls.n	80063a0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e0c5      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063a0:	4b65      	ldr	r3, [pc, #404]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 80063a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063a4:	f003 0302 	and.w	r3, r3, #2
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d0ee      	beq.n	800638a <HAL_RCC_OscConfig+0x33a>
 80063ac:	e014      	b.n	80063d8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063ae:	f7fd fe19 	bl	8003fe4 <HAL_GetTick>
 80063b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063b4:	e00a      	b.n	80063cc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063b6:	f7fd fe15 	bl	8003fe4 <HAL_GetTick>
 80063ba:	4602      	mov	r2, r0
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d901      	bls.n	80063cc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e0af      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063cc:	4b5a      	ldr	r3, [pc, #360]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 80063ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063d0:	f003 0302 	and.w	r3, r3, #2
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1ee      	bne.n	80063b6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80063d8:	7dfb      	ldrb	r3, [r7, #23]
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d105      	bne.n	80063ea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063de:	4b56      	ldr	r3, [pc, #344]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 80063e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e2:	4a55      	ldr	r2, [pc, #340]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 80063e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	699b      	ldr	r3, [r3, #24]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 809b 	beq.w	800652a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80063f4:	4b50      	ldr	r3, [pc, #320]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f003 030c 	and.w	r3, r3, #12
 80063fc:	2b08      	cmp	r3, #8
 80063fe:	d05c      	beq.n	80064ba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	2b02      	cmp	r3, #2
 8006406:	d141      	bne.n	800648c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006408:	4b4c      	ldr	r3, [pc, #304]	; (800653c <HAL_RCC_OscConfig+0x4ec>)
 800640a:	2200      	movs	r2, #0
 800640c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800640e:	f7fd fde9 	bl	8003fe4 <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006414:	e008      	b.n	8006428 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006416:	f7fd fde5 	bl	8003fe4 <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	2b02      	cmp	r3, #2
 8006422:	d901      	bls.n	8006428 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e081      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006428:	4b43      	ldr	r3, [pc, #268]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1f0      	bne.n	8006416 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	69da      	ldr	r2, [r3, #28]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	431a      	orrs	r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006442:	019b      	lsls	r3, r3, #6
 8006444:	431a      	orrs	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800644a:	085b      	lsrs	r3, r3, #1
 800644c:	3b01      	subs	r3, #1
 800644e:	041b      	lsls	r3, r3, #16
 8006450:	431a      	orrs	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006456:	061b      	lsls	r3, r3, #24
 8006458:	4937      	ldr	r1, [pc, #220]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 800645a:	4313      	orrs	r3, r2
 800645c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800645e:	4b37      	ldr	r3, [pc, #220]	; (800653c <HAL_RCC_OscConfig+0x4ec>)
 8006460:	2201      	movs	r2, #1
 8006462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006464:	f7fd fdbe 	bl	8003fe4 <HAL_GetTick>
 8006468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800646a:	e008      	b.n	800647e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800646c:	f7fd fdba 	bl	8003fe4 <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	2b02      	cmp	r3, #2
 8006478:	d901      	bls.n	800647e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	e056      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800647e:	4b2e      	ldr	r3, [pc, #184]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d0f0      	beq.n	800646c <HAL_RCC_OscConfig+0x41c>
 800648a:	e04e      	b.n	800652a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800648c:	4b2b      	ldr	r3, [pc, #172]	; (800653c <HAL_RCC_OscConfig+0x4ec>)
 800648e:	2200      	movs	r2, #0
 8006490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006492:	f7fd fda7 	bl	8003fe4 <HAL_GetTick>
 8006496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006498:	e008      	b.n	80064ac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800649a:	f7fd fda3 	bl	8003fe4 <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d901      	bls.n	80064ac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e03f      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ac:	4b22      	ldr	r3, [pc, #136]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1f0      	bne.n	800649a <HAL_RCC_OscConfig+0x44a>
 80064b8:	e037      	b.n	800652a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d101      	bne.n	80064c6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e032      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80064c6:	4b1c      	ldr	r3, [pc, #112]	; (8006538 <HAL_RCC_OscConfig+0x4e8>)
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	699b      	ldr	r3, [r3, #24]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d028      	beq.n	8006526 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064de:	429a      	cmp	r2, r3
 80064e0:	d121      	bne.n	8006526 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d11a      	bne.n	8006526 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80064f6:	4013      	ands	r3, r2
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80064fc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064fe:	4293      	cmp	r3, r2
 8006500:	d111      	bne.n	8006526 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650c:	085b      	lsrs	r3, r3, #1
 800650e:	3b01      	subs	r3, #1
 8006510:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006512:	429a      	cmp	r2, r3
 8006514:	d107      	bne.n	8006526 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006520:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006522:	429a      	cmp	r2, r3
 8006524:	d001      	beq.n	800652a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e000      	b.n	800652c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3718      	adds	r7, #24
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	40007000 	.word	0x40007000
 8006538:	40023800 	.word	0x40023800
 800653c:	42470060 	.word	0x42470060

08006540 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d101      	bne.n	8006554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e0cc      	b.n	80066ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006554:	4b68      	ldr	r3, [pc, #416]	; (80066f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0307 	and.w	r3, r3, #7
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	429a      	cmp	r2, r3
 8006560:	d90c      	bls.n	800657c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006562:	4b65      	ldr	r3, [pc, #404]	; (80066f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	b2d2      	uxtb	r2, r2
 8006568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800656a:	4b63      	ldr	r3, [pc, #396]	; (80066f8 <HAL_RCC_ClockConfig+0x1b8>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0307 	and.w	r3, r3, #7
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	429a      	cmp	r2, r3
 8006576:	d001      	beq.n	800657c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e0b8      	b.n	80066ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0302 	and.w	r3, r3, #2
 8006584:	2b00      	cmp	r3, #0
 8006586:	d020      	beq.n	80065ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 0304 	and.w	r3, r3, #4
 8006590:	2b00      	cmp	r3, #0
 8006592:	d005      	beq.n	80065a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006594:	4b59      	ldr	r3, [pc, #356]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	4a58      	ldr	r2, [pc, #352]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 800659a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800659e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 0308 	and.w	r3, r3, #8
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d005      	beq.n	80065b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80065ac:	4b53      	ldr	r3, [pc, #332]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	4a52      	ldr	r2, [pc, #328]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80065b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80065b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065b8:	4b50      	ldr	r3, [pc, #320]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	494d      	ldr	r1, [pc, #308]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d044      	beq.n	8006660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d107      	bne.n	80065ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065de:	4b47      	ldr	r3, [pc, #284]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d119      	bne.n	800661e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e07f      	b.n	80066ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d003      	beq.n	80065fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d107      	bne.n	800660e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065fe:	4b3f      	ldr	r3, [pc, #252]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d109      	bne.n	800661e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e06f      	b.n	80066ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800660e:	4b3b      	ldr	r3, [pc, #236]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b00      	cmp	r3, #0
 8006618:	d101      	bne.n	800661e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	e067      	b.n	80066ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800661e:	4b37      	ldr	r3, [pc, #220]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f023 0203 	bic.w	r2, r3, #3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	4934      	ldr	r1, [pc, #208]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 800662c:	4313      	orrs	r3, r2
 800662e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006630:	f7fd fcd8 	bl	8003fe4 <HAL_GetTick>
 8006634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006636:	e00a      	b.n	800664e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006638:	f7fd fcd4 	bl	8003fe4 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	f241 3288 	movw	r2, #5000	; 0x1388
 8006646:	4293      	cmp	r3, r2
 8006648:	d901      	bls.n	800664e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e04f      	b.n	80066ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800664e:	4b2b      	ldr	r3, [pc, #172]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f003 020c 	and.w	r2, r3, #12
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	429a      	cmp	r2, r3
 800665e:	d1eb      	bne.n	8006638 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006660:	4b25      	ldr	r3, [pc, #148]	; (80066f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0307 	and.w	r3, r3, #7
 8006668:	683a      	ldr	r2, [r7, #0]
 800666a:	429a      	cmp	r2, r3
 800666c:	d20c      	bcs.n	8006688 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800666e:	4b22      	ldr	r3, [pc, #136]	; (80066f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	b2d2      	uxtb	r2, r2
 8006674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006676:	4b20      	ldr	r3, [pc, #128]	; (80066f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0307 	and.w	r3, r3, #7
 800667e:	683a      	ldr	r2, [r7, #0]
 8006680:	429a      	cmp	r2, r3
 8006682:	d001      	beq.n	8006688 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e032      	b.n	80066ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	2b00      	cmp	r3, #0
 8006692:	d008      	beq.n	80066a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006694:	4b19      	ldr	r3, [pc, #100]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	4916      	ldr	r1, [pc, #88]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80066a2:	4313      	orrs	r3, r2
 80066a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d009      	beq.n	80066c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066b2:	4b12      	ldr	r3, [pc, #72]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	00db      	lsls	r3, r3, #3
 80066c0:	490e      	ldr	r1, [pc, #56]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80066c2:	4313      	orrs	r3, r2
 80066c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80066c6:	f000 f821 	bl	800670c <HAL_RCC_GetSysClockFreq>
 80066ca:	4602      	mov	r2, r0
 80066cc:	4b0b      	ldr	r3, [pc, #44]	; (80066fc <HAL_RCC_ClockConfig+0x1bc>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	091b      	lsrs	r3, r3, #4
 80066d2:	f003 030f 	and.w	r3, r3, #15
 80066d6:	490a      	ldr	r1, [pc, #40]	; (8006700 <HAL_RCC_ClockConfig+0x1c0>)
 80066d8:	5ccb      	ldrb	r3, [r1, r3]
 80066da:	fa22 f303 	lsr.w	r3, r2, r3
 80066de:	4a09      	ldr	r2, [pc, #36]	; (8006704 <HAL_RCC_ClockConfig+0x1c4>)
 80066e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80066e2:	4b09      	ldr	r3, [pc, #36]	; (8006708 <HAL_RCC_ClockConfig+0x1c8>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7fd fc38 	bl	8003f5c <HAL_InitTick>

  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3710      	adds	r7, #16
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop
 80066f8:	40023c00 	.word	0x40023c00
 80066fc:	40023800 	.word	0x40023800
 8006700:	0800c298 	.word	0x0800c298
 8006704:	2000000c 	.word	0x2000000c
 8006708:	20000048 	.word	0x20000048

0800670c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800670c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006714:	2300      	movs	r3, #0
 8006716:	607b      	str	r3, [r7, #4]
 8006718:	2300      	movs	r3, #0
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	2300      	movs	r3, #0
 800671e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006720:	2300      	movs	r3, #0
 8006722:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006724:	4b67      	ldr	r3, [pc, #412]	; (80068c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f003 030c 	and.w	r3, r3, #12
 800672c:	2b08      	cmp	r3, #8
 800672e:	d00d      	beq.n	800674c <HAL_RCC_GetSysClockFreq+0x40>
 8006730:	2b08      	cmp	r3, #8
 8006732:	f200 80bd 	bhi.w	80068b0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006736:	2b00      	cmp	r3, #0
 8006738:	d002      	beq.n	8006740 <HAL_RCC_GetSysClockFreq+0x34>
 800673a:	2b04      	cmp	r3, #4
 800673c:	d003      	beq.n	8006746 <HAL_RCC_GetSysClockFreq+0x3a>
 800673e:	e0b7      	b.n	80068b0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006740:	4b61      	ldr	r3, [pc, #388]	; (80068c8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006742:	60bb      	str	r3, [r7, #8]
       break;
 8006744:	e0b7      	b.n	80068b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006746:	4b61      	ldr	r3, [pc, #388]	; (80068cc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006748:	60bb      	str	r3, [r7, #8]
      break;
 800674a:	e0b4      	b.n	80068b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800674c:	4b5d      	ldr	r3, [pc, #372]	; (80068c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006754:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006756:	4b5b      	ldr	r3, [pc, #364]	; (80068c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d04d      	beq.n	80067fe <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006762:	4b58      	ldr	r3, [pc, #352]	; (80068c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	099b      	lsrs	r3, r3, #6
 8006768:	461a      	mov	r2, r3
 800676a:	f04f 0300 	mov.w	r3, #0
 800676e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006772:	f04f 0100 	mov.w	r1, #0
 8006776:	ea02 0800 	and.w	r8, r2, r0
 800677a:	ea03 0901 	and.w	r9, r3, r1
 800677e:	4640      	mov	r0, r8
 8006780:	4649      	mov	r1, r9
 8006782:	f04f 0200 	mov.w	r2, #0
 8006786:	f04f 0300 	mov.w	r3, #0
 800678a:	014b      	lsls	r3, r1, #5
 800678c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006790:	0142      	lsls	r2, r0, #5
 8006792:	4610      	mov	r0, r2
 8006794:	4619      	mov	r1, r3
 8006796:	ebb0 0008 	subs.w	r0, r0, r8
 800679a:	eb61 0109 	sbc.w	r1, r1, r9
 800679e:	f04f 0200 	mov.w	r2, #0
 80067a2:	f04f 0300 	mov.w	r3, #0
 80067a6:	018b      	lsls	r3, r1, #6
 80067a8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80067ac:	0182      	lsls	r2, r0, #6
 80067ae:	1a12      	subs	r2, r2, r0
 80067b0:	eb63 0301 	sbc.w	r3, r3, r1
 80067b4:	f04f 0000 	mov.w	r0, #0
 80067b8:	f04f 0100 	mov.w	r1, #0
 80067bc:	00d9      	lsls	r1, r3, #3
 80067be:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067c2:	00d0      	lsls	r0, r2, #3
 80067c4:	4602      	mov	r2, r0
 80067c6:	460b      	mov	r3, r1
 80067c8:	eb12 0208 	adds.w	r2, r2, r8
 80067cc:	eb43 0309 	adc.w	r3, r3, r9
 80067d0:	f04f 0000 	mov.w	r0, #0
 80067d4:	f04f 0100 	mov.w	r1, #0
 80067d8:	0259      	lsls	r1, r3, #9
 80067da:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80067de:	0250      	lsls	r0, r2, #9
 80067e0:	4602      	mov	r2, r0
 80067e2:	460b      	mov	r3, r1
 80067e4:	4610      	mov	r0, r2
 80067e6:	4619      	mov	r1, r3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	461a      	mov	r2, r3
 80067ec:	f04f 0300 	mov.w	r3, #0
 80067f0:	f7fa f9ca 	bl	8000b88 <__aeabi_uldivmod>
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	4613      	mov	r3, r2
 80067fa:	60fb      	str	r3, [r7, #12]
 80067fc:	e04a      	b.n	8006894 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067fe:	4b31      	ldr	r3, [pc, #196]	; (80068c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	099b      	lsrs	r3, r3, #6
 8006804:	461a      	mov	r2, r3
 8006806:	f04f 0300 	mov.w	r3, #0
 800680a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800680e:	f04f 0100 	mov.w	r1, #0
 8006812:	ea02 0400 	and.w	r4, r2, r0
 8006816:	ea03 0501 	and.w	r5, r3, r1
 800681a:	4620      	mov	r0, r4
 800681c:	4629      	mov	r1, r5
 800681e:	f04f 0200 	mov.w	r2, #0
 8006822:	f04f 0300 	mov.w	r3, #0
 8006826:	014b      	lsls	r3, r1, #5
 8006828:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800682c:	0142      	lsls	r2, r0, #5
 800682e:	4610      	mov	r0, r2
 8006830:	4619      	mov	r1, r3
 8006832:	1b00      	subs	r0, r0, r4
 8006834:	eb61 0105 	sbc.w	r1, r1, r5
 8006838:	f04f 0200 	mov.w	r2, #0
 800683c:	f04f 0300 	mov.w	r3, #0
 8006840:	018b      	lsls	r3, r1, #6
 8006842:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006846:	0182      	lsls	r2, r0, #6
 8006848:	1a12      	subs	r2, r2, r0
 800684a:	eb63 0301 	sbc.w	r3, r3, r1
 800684e:	f04f 0000 	mov.w	r0, #0
 8006852:	f04f 0100 	mov.w	r1, #0
 8006856:	00d9      	lsls	r1, r3, #3
 8006858:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800685c:	00d0      	lsls	r0, r2, #3
 800685e:	4602      	mov	r2, r0
 8006860:	460b      	mov	r3, r1
 8006862:	1912      	adds	r2, r2, r4
 8006864:	eb45 0303 	adc.w	r3, r5, r3
 8006868:	f04f 0000 	mov.w	r0, #0
 800686c:	f04f 0100 	mov.w	r1, #0
 8006870:	0299      	lsls	r1, r3, #10
 8006872:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006876:	0290      	lsls	r0, r2, #10
 8006878:	4602      	mov	r2, r0
 800687a:	460b      	mov	r3, r1
 800687c:	4610      	mov	r0, r2
 800687e:	4619      	mov	r1, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	461a      	mov	r2, r3
 8006884:	f04f 0300 	mov.w	r3, #0
 8006888:	f7fa f97e 	bl	8000b88 <__aeabi_uldivmod>
 800688c:	4602      	mov	r2, r0
 800688e:	460b      	mov	r3, r1
 8006890:	4613      	mov	r3, r2
 8006892:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006894:	4b0b      	ldr	r3, [pc, #44]	; (80068c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	0c1b      	lsrs	r3, r3, #16
 800689a:	f003 0303 	and.w	r3, r3, #3
 800689e:	3301      	adds	r3, #1
 80068a0:	005b      	lsls	r3, r3, #1
 80068a2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ac:	60bb      	str	r3, [r7, #8]
      break;
 80068ae:	e002      	b.n	80068b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068b0:	4b05      	ldr	r3, [pc, #20]	; (80068c8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80068b2:	60bb      	str	r3, [r7, #8]
      break;
 80068b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068b6:	68bb      	ldr	r3, [r7, #8]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80068c2:	bf00      	nop
 80068c4:	40023800 	.word	0x40023800
 80068c8:	00f42400 	.word	0x00f42400
 80068cc:	007a1200 	.word	0x007a1200

080068d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068d0:	b480      	push	{r7}
 80068d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80068d4:	4b03      	ldr	r3, [pc, #12]	; (80068e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80068d6:	681b      	ldr	r3, [r3, #0]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	2000000c 	.word	0x2000000c

080068e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80068ec:	f7ff fff0 	bl	80068d0 <HAL_RCC_GetHCLKFreq>
 80068f0:	4602      	mov	r2, r0
 80068f2:	4b05      	ldr	r3, [pc, #20]	; (8006908 <HAL_RCC_GetPCLK1Freq+0x20>)
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	0a9b      	lsrs	r3, r3, #10
 80068f8:	f003 0307 	and.w	r3, r3, #7
 80068fc:	4903      	ldr	r1, [pc, #12]	; (800690c <HAL_RCC_GetPCLK1Freq+0x24>)
 80068fe:	5ccb      	ldrb	r3, [r1, r3]
 8006900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006904:	4618      	mov	r0, r3
 8006906:	bd80      	pop	{r7, pc}
 8006908:	40023800 	.word	0x40023800
 800690c:	0800c2a8 	.word	0x0800c2a8

08006910 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e07b      	b.n	8006a1a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006926:	2b00      	cmp	r3, #0
 8006928:	d108      	bne.n	800693c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006932:	d009      	beq.n	8006948 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	61da      	str	r2, [r3, #28]
 800693a:	e005      	b.n	8006948 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006954:	b2db      	uxtb	r3, r3
 8006956:	2b00      	cmp	r3, #0
 8006958:	d106      	bne.n	8006968 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f7fc f8ca 	bl	8002afc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2202      	movs	r2, #2
 800696c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800697e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006990:	431a      	orrs	r2, r3
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800699a:	431a      	orrs	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	691b      	ldr	r3, [r3, #16]
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	431a      	orrs	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	695b      	ldr	r3, [r3, #20]
 80069aa:	f003 0301 	and.w	r3, r3, #1
 80069ae:	431a      	orrs	r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069b8:	431a      	orrs	r2, r3
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80069c2:	431a      	orrs	r2, r3
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069cc:	ea42 0103 	orr.w	r1, r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	430a      	orrs	r2, r1
 80069de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	0c1b      	lsrs	r3, r3, #16
 80069e6:	f003 0104 	and.w	r1, r3, #4
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ee:	f003 0210 	and.w	r2, r3, #16
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	430a      	orrs	r2, r1
 80069f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	69da      	ldr	r2, [r3, #28]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3708      	adds	r7, #8
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b088      	sub	sp, #32
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	603b      	str	r3, [r7, #0]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006a32:	2300      	movs	r3, #0
 8006a34:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d101      	bne.n	8006a44 <HAL_SPI_Transmit+0x22>
 8006a40:	2302      	movs	r3, #2
 8006a42:	e126      	b.n	8006c92 <HAL_SPI_Transmit+0x270>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a4c:	f7fd faca 	bl	8003fe4 <HAL_GetTick>
 8006a50:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006a52:	88fb      	ldrh	r3, [r7, #6]
 8006a54:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d002      	beq.n	8006a68 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006a62:	2302      	movs	r3, #2
 8006a64:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006a66:	e10b      	b.n	8006c80 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d002      	beq.n	8006a74 <HAL_SPI_Transmit+0x52>
 8006a6e:	88fb      	ldrh	r3, [r7, #6]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d102      	bne.n	8006a7a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006a78:	e102      	b.n	8006c80 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2203      	movs	r2, #3
 8006a7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	68ba      	ldr	r2, [r7, #8]
 8006a8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	88fa      	ldrh	r2, [r7, #6]
 8006a92:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	88fa      	ldrh	r2, [r7, #6]
 8006a98:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ac0:	d10f      	bne.n	8006ae2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ad0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ae0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aec:	2b40      	cmp	r3, #64	; 0x40
 8006aee:	d007      	beq.n	8006b00 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006afe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b08:	d14b      	bne.n	8006ba2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d002      	beq.n	8006b18 <HAL_SPI_Transmit+0xf6>
 8006b12:	8afb      	ldrh	r3, [r7, #22]
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d13e      	bne.n	8006b96 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b1c:	881a      	ldrh	r2, [r3, #0]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b28:	1c9a      	adds	r2, r3, #2
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	3b01      	subs	r3, #1
 8006b36:	b29a      	uxth	r2, r3
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006b3c:	e02b      	b.n	8006b96 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f003 0302 	and.w	r3, r3, #2
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d112      	bne.n	8006b72 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b50:	881a      	ldrh	r2, [r3, #0]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b5c:	1c9a      	adds	r2, r3, #2
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	b29a      	uxth	r2, r3
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006b70:	e011      	b.n	8006b96 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b72:	f7fd fa37 	bl	8003fe4 <HAL_GetTick>
 8006b76:	4602      	mov	r2, r0
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	683a      	ldr	r2, [r7, #0]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d803      	bhi.n	8006b8a <HAL_SPI_Transmit+0x168>
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b88:	d102      	bne.n	8006b90 <HAL_SPI_Transmit+0x16e>
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d102      	bne.n	8006b96 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006b90:	2303      	movs	r3, #3
 8006b92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006b94:	e074      	b.n	8006c80 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1ce      	bne.n	8006b3e <HAL_SPI_Transmit+0x11c>
 8006ba0:	e04c      	b.n	8006c3c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d002      	beq.n	8006bb0 <HAL_SPI_Transmit+0x18e>
 8006baa:	8afb      	ldrh	r3, [r7, #22]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d140      	bne.n	8006c32 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	330c      	adds	r3, #12
 8006bba:	7812      	ldrb	r2, [r2, #0]
 8006bbc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006bd6:	e02c      	b.n	8006c32 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f003 0302 	and.w	r3, r3, #2
 8006be2:	2b02      	cmp	r3, #2
 8006be4:	d113      	bne.n	8006c0e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	330c      	adds	r3, #12
 8006bf0:	7812      	ldrb	r2, [r2, #0]
 8006bf2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	3b01      	subs	r3, #1
 8006c06:	b29a      	uxth	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	86da      	strh	r2, [r3, #54]	; 0x36
 8006c0c:	e011      	b.n	8006c32 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c0e:	f7fd f9e9 	bl	8003fe4 <HAL_GetTick>
 8006c12:	4602      	mov	r2, r0
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	1ad3      	subs	r3, r2, r3
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d803      	bhi.n	8006c26 <HAL_SPI_Transmit+0x204>
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c24:	d102      	bne.n	8006c2c <HAL_SPI_Transmit+0x20a>
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d102      	bne.n	8006c32 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006c30:	e026      	b.n	8006c80 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d1cd      	bne.n	8006bd8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c3c:	69ba      	ldr	r2, [r7, #24]
 8006c3e:	6839      	ldr	r1, [r7, #0]
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 f8b3 	bl	8006dac <SPI_EndRxTxTransaction>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d002      	beq.n	8006c52 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2220      	movs	r2, #32
 8006c50:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d10a      	bne.n	8006c70 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	613b      	str	r3, [r7, #16]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	613b      	str	r3, [r7, #16]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	613b      	str	r3, [r7, #16]
 8006c6e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	77fb      	strb	r3, [r7, #31]
 8006c7c:	e000      	b.n	8006c80 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006c7e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006c90:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3720      	adds	r7, #32
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b088      	sub	sp, #32
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	603b      	str	r3, [r7, #0]
 8006ca8:	4613      	mov	r3, r2
 8006caa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006cac:	f7fd f99a 	bl	8003fe4 <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb4:	1a9b      	subs	r3, r3, r2
 8006cb6:	683a      	ldr	r2, [r7, #0]
 8006cb8:	4413      	add	r3, r2
 8006cba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006cbc:	f7fd f992 	bl	8003fe4 <HAL_GetTick>
 8006cc0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006cc2:	4b39      	ldr	r3, [pc, #228]	; (8006da8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	015b      	lsls	r3, r3, #5
 8006cc8:	0d1b      	lsrs	r3, r3, #20
 8006cca:	69fa      	ldr	r2, [r7, #28]
 8006ccc:	fb02 f303 	mul.w	r3, r2, r3
 8006cd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cd2:	e054      	b.n	8006d7e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cda:	d050      	beq.n	8006d7e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006cdc:	f7fd f982 	bl	8003fe4 <HAL_GetTick>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	69fa      	ldr	r2, [r7, #28]
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d902      	bls.n	8006cf2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d13d      	bne.n	8006d6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	685a      	ldr	r2, [r3, #4]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d0a:	d111      	bne.n	8006d30 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d14:	d004      	beq.n	8006d20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d1e:	d107      	bne.n	8006d30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d38:	d10f      	bne.n	8006d5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d48:	601a      	str	r2, [r3, #0]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e017      	b.n	8006d9e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d74:	2300      	movs	r3, #0
 8006d76:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	689a      	ldr	r2, [r3, #8]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	4013      	ands	r3, r2
 8006d88:	68ba      	ldr	r2, [r7, #8]
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	bf0c      	ite	eq
 8006d8e:	2301      	moveq	r3, #1
 8006d90:	2300      	movne	r3, #0
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	461a      	mov	r2, r3
 8006d96:	79fb      	ldrb	r3, [r7, #7]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d19b      	bne.n	8006cd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3720      	adds	r7, #32
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	2000000c 	.word	0x2000000c

08006dac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b088      	sub	sp, #32
 8006db0:	af02      	add	r7, sp, #8
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006db8:	4b1b      	ldr	r3, [pc, #108]	; (8006e28 <SPI_EndRxTxTransaction+0x7c>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a1b      	ldr	r2, [pc, #108]	; (8006e2c <SPI_EndRxTxTransaction+0x80>)
 8006dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc2:	0d5b      	lsrs	r3, r3, #21
 8006dc4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006dc8:	fb02 f303 	mul.w	r3, r2, r3
 8006dcc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dd6:	d112      	bne.n	8006dfe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	9300      	str	r3, [sp, #0]
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2200      	movs	r2, #0
 8006de0:	2180      	movs	r1, #128	; 0x80
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	f7ff ff5a 	bl	8006c9c <SPI_WaitFlagStateUntilTimeout>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d016      	beq.n	8006e1c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006df2:	f043 0220 	orr.w	r2, r3, #32
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e00f      	b.n	8006e1e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d00a      	beq.n	8006e1a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	3b01      	subs	r3, #1
 8006e08:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e14:	2b80      	cmp	r3, #128	; 0x80
 8006e16:	d0f2      	beq.n	8006dfe <SPI_EndRxTxTransaction+0x52>
 8006e18:	e000      	b.n	8006e1c <SPI_EndRxTxTransaction+0x70>
        break;
 8006e1a:	bf00      	nop
  }

  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3718      	adds	r7, #24
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	2000000c 	.word	0x2000000c
 8006e2c:	165e9f81 	.word	0x165e9f81

08006e30 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e034      	b.n	8006eb0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d106      	bne.n	8006e60 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006e5a:	68f8      	ldr	r0, [r7, #12]
 8006e5c:	f7fa fac2 	bl	80013e4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	3308      	adds	r3, #8
 8006e68:	4619      	mov	r1, r3
 8006e6a:	4610      	mov	r0, r2
 8006e6c:	f000 ffda 	bl	8007e24 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6818      	ldr	r0, [r3, #0]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	68b9      	ldr	r1, [r7, #8]
 8006e7c:	f001 f824 	bl	8007ec8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6858      	ldr	r0, [r3, #4]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	689a      	ldr	r2, [r3, #8]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e8c:	6879      	ldr	r1, [r7, #4]
 8006e8e:	f001 f859 	bl	8007f44 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	6892      	ldr	r2, [r2, #8]
 8006e9a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	6892      	ldr	r2, [r2, #8]
 8006ea6:	f041 0101 	orr.w	r1, r1, #1
 8006eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006eae:	2300      	movs	r3, #0
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3710      	adds	r7, #16
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d101      	bne.n	8006eca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e041      	b.n	8006f4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d106      	bne.n	8006ee4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f7fc f87c 	bl	8002fdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2202      	movs	r2, #2
 8006ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	3304      	adds	r3, #4
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	4610      	mov	r0, r2
 8006ef8:	f000 fc1a 	bl	8007730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3708      	adds	r7, #8
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
	...

08006f58 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d001      	beq.n	8006f70 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e046      	b.n	8006ffe <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2202      	movs	r2, #2
 8006f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a23      	ldr	r2, [pc, #140]	; (800700c <HAL_TIM_Base_Start+0xb4>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d022      	beq.n	8006fc8 <HAL_TIM_Base_Start+0x70>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f8a:	d01d      	beq.n	8006fc8 <HAL_TIM_Base_Start+0x70>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a1f      	ldr	r2, [pc, #124]	; (8007010 <HAL_TIM_Base_Start+0xb8>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d018      	beq.n	8006fc8 <HAL_TIM_Base_Start+0x70>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a1e      	ldr	r2, [pc, #120]	; (8007014 <HAL_TIM_Base_Start+0xbc>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d013      	beq.n	8006fc8 <HAL_TIM_Base_Start+0x70>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a1c      	ldr	r2, [pc, #112]	; (8007018 <HAL_TIM_Base_Start+0xc0>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d00e      	beq.n	8006fc8 <HAL_TIM_Base_Start+0x70>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a1b      	ldr	r2, [pc, #108]	; (800701c <HAL_TIM_Base_Start+0xc4>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d009      	beq.n	8006fc8 <HAL_TIM_Base_Start+0x70>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a19      	ldr	r2, [pc, #100]	; (8007020 <HAL_TIM_Base_Start+0xc8>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d004      	beq.n	8006fc8 <HAL_TIM_Base_Start+0x70>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a18      	ldr	r2, [pc, #96]	; (8007024 <HAL_TIM_Base_Start+0xcc>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d111      	bne.n	8006fec <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f003 0307 	and.w	r3, r3, #7
 8006fd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2b06      	cmp	r3, #6
 8006fd8:	d010      	beq.n	8006ffc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0201 	orr.w	r2, r2, #1
 8006fe8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fea:	e007      	b.n	8006ffc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f042 0201 	orr.w	r2, r2, #1
 8006ffa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3714      	adds	r7, #20
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	40010000 	.word	0x40010000
 8007010:	40000400 	.word	0x40000400
 8007014:	40000800 	.word	0x40000800
 8007018:	40000c00 	.word	0x40000c00
 800701c:	40010400 	.word	0x40010400
 8007020:	40014000 	.word	0x40014000
 8007024:	40001800 	.word	0x40001800

08007028 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007028:	b480      	push	{r7}
 800702a:	b085      	sub	sp, #20
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007036:	b2db      	uxtb	r3, r3
 8007038:	2b01      	cmp	r3, #1
 800703a:	d001      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e04e      	b.n	80070de <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68da      	ldr	r2, [r3, #12]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f042 0201 	orr.w	r2, r2, #1
 8007056:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a23      	ldr	r2, [pc, #140]	; (80070ec <HAL_TIM_Base_Start_IT+0xc4>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d022      	beq.n	80070a8 <HAL_TIM_Base_Start_IT+0x80>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800706a:	d01d      	beq.n	80070a8 <HAL_TIM_Base_Start_IT+0x80>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a1f      	ldr	r2, [pc, #124]	; (80070f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d018      	beq.n	80070a8 <HAL_TIM_Base_Start_IT+0x80>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a1e      	ldr	r2, [pc, #120]	; (80070f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d013      	beq.n	80070a8 <HAL_TIM_Base_Start_IT+0x80>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a1c      	ldr	r2, [pc, #112]	; (80070f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d00e      	beq.n	80070a8 <HAL_TIM_Base_Start_IT+0x80>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a1b      	ldr	r2, [pc, #108]	; (80070fc <HAL_TIM_Base_Start_IT+0xd4>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d009      	beq.n	80070a8 <HAL_TIM_Base_Start_IT+0x80>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a19      	ldr	r2, [pc, #100]	; (8007100 <HAL_TIM_Base_Start_IT+0xd8>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d004      	beq.n	80070a8 <HAL_TIM_Base_Start_IT+0x80>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a18      	ldr	r2, [pc, #96]	; (8007104 <HAL_TIM_Base_Start_IT+0xdc>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d111      	bne.n	80070cc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	f003 0307 	and.w	r3, r3, #7
 80070b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2b06      	cmp	r3, #6
 80070b8:	d010      	beq.n	80070dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f042 0201 	orr.w	r2, r2, #1
 80070c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ca:	e007      	b.n	80070dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f042 0201 	orr.w	r2, r2, #1
 80070da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070dc:	2300      	movs	r3, #0
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3714      	adds	r7, #20
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
 80070ea:	bf00      	nop
 80070ec:	40010000 	.word	0x40010000
 80070f0:	40000400 	.word	0x40000400
 80070f4:	40000800 	.word	0x40000800
 80070f8:	40000c00 	.word	0x40000c00
 80070fc:	40010400 	.word	0x40010400
 8007100:	40014000 	.word	0x40014000
 8007104:	40001800 	.word	0x40001800

08007108 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e041      	b.n	800719e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d106      	bne.n	8007134 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f839 	bl	80071a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2202      	movs	r2, #2
 8007138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	3304      	adds	r3, #4
 8007144:	4619      	mov	r1, r3
 8007146:	4610      	mov	r0, r2
 8007148:	f000 faf2 	bl	8007730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80071a6:	b480      	push	{r7}
 80071a8:	b083      	sub	sp, #12
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80071ae:	bf00      	nop
 80071b0:	370c      	adds	r7, #12
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071ba:	b580      	push	{r7, lr}
 80071bc:	b082      	sub	sp, #8
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	f003 0302 	and.w	r3, r3, #2
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d122      	bne.n	8007216 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f003 0302 	and.w	r3, r3, #2
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d11b      	bne.n	8007216 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f06f 0202 	mvn.w	r2, #2
 80071e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	699b      	ldr	r3, [r3, #24]
 80071f4:	f003 0303 	and.w	r3, r3, #3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d003      	beq.n	8007204 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 fa78 	bl	80076f2 <HAL_TIM_IC_CaptureCallback>
 8007202:	e005      	b.n	8007210 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fa6a 	bl	80076de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 fa7b 	bl	8007706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	691b      	ldr	r3, [r3, #16]
 800721c:	f003 0304 	and.w	r3, r3, #4
 8007220:	2b04      	cmp	r3, #4
 8007222:	d122      	bne.n	800726a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	f003 0304 	and.w	r3, r3, #4
 800722e:	2b04      	cmp	r3, #4
 8007230:	d11b      	bne.n	800726a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f06f 0204 	mvn.w	r2, #4
 800723a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2202      	movs	r2, #2
 8007240:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800724c:	2b00      	cmp	r3, #0
 800724e:	d003      	beq.n	8007258 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 fa4e 	bl	80076f2 <HAL_TIM_IC_CaptureCallback>
 8007256:	e005      	b.n	8007264 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 fa40 	bl	80076de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 fa51 	bl	8007706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	f003 0308 	and.w	r3, r3, #8
 8007274:	2b08      	cmp	r3, #8
 8007276:	d122      	bne.n	80072be <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	f003 0308 	and.w	r3, r3, #8
 8007282:	2b08      	cmp	r3, #8
 8007284:	d11b      	bne.n	80072be <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f06f 0208 	mvn.w	r2, #8
 800728e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2204      	movs	r2, #4
 8007294:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	69db      	ldr	r3, [r3, #28]
 800729c:	f003 0303 	and.w	r3, r3, #3
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d003      	beq.n	80072ac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 fa24 	bl	80076f2 <HAL_TIM_IC_CaptureCallback>
 80072aa:	e005      	b.n	80072b8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 fa16 	bl	80076de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 fa27 	bl	8007706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	691b      	ldr	r3, [r3, #16]
 80072c4:	f003 0310 	and.w	r3, r3, #16
 80072c8:	2b10      	cmp	r3, #16
 80072ca:	d122      	bne.n	8007312 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	f003 0310 	and.w	r3, r3, #16
 80072d6:	2b10      	cmp	r3, #16
 80072d8:	d11b      	bne.n	8007312 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f06f 0210 	mvn.w	r2, #16
 80072e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2208      	movs	r2, #8
 80072e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	69db      	ldr	r3, [r3, #28]
 80072f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d003      	beq.n	8007300 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 f9fa 	bl	80076f2 <HAL_TIM_IC_CaptureCallback>
 80072fe:	e005      	b.n	800730c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 f9ec 	bl	80076de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f9fd 	bl	8007706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	691b      	ldr	r3, [r3, #16]
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b01      	cmp	r3, #1
 800731e:	d10e      	bne.n	800733e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	f003 0301 	and.w	r3, r3, #1
 800732a:	2b01      	cmp	r3, #1
 800732c:	d107      	bne.n	800733e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f06f 0201 	mvn.w	r2, #1
 8007336:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f7fb fb65 	bl	8002a08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007348:	2b80      	cmp	r3, #128	; 0x80
 800734a:	d10e      	bne.n	800736a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007356:	2b80      	cmp	r3, #128	; 0x80
 8007358:	d107      	bne.n	800736a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fd53 	bl	8007e10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	691b      	ldr	r3, [r3, #16]
 8007370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007374:	2b40      	cmp	r3, #64	; 0x40
 8007376:	d10e      	bne.n	8007396 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007382:	2b40      	cmp	r3, #64	; 0x40
 8007384:	d107      	bne.n	8007396 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800738e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 f9c2 	bl	800771a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	f003 0320 	and.w	r3, r3, #32
 80073a0:	2b20      	cmp	r3, #32
 80073a2:	d10e      	bne.n	80073c2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	f003 0320 	and.w	r3, r3, #32
 80073ae:	2b20      	cmp	r3, #32
 80073b0:	d107      	bne.n	80073c2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f06f 0220 	mvn.w	r2, #32
 80073ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 fd1d 	bl	8007dfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073c2:	bf00      	nop
 80073c4:	3708      	adds	r7, #8
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
	...

080073cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b086      	sub	sp, #24
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073d8:	2300      	movs	r3, #0
 80073da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d101      	bne.n	80073ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80073e6:	2302      	movs	r3, #2
 80073e8:	e0ae      	b.n	8007548 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b0c      	cmp	r3, #12
 80073f6:	f200 809f 	bhi.w	8007538 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80073fa:	a201      	add	r2, pc, #4	; (adr r2, 8007400 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80073fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007400:	08007435 	.word	0x08007435
 8007404:	08007539 	.word	0x08007539
 8007408:	08007539 	.word	0x08007539
 800740c:	08007539 	.word	0x08007539
 8007410:	08007475 	.word	0x08007475
 8007414:	08007539 	.word	0x08007539
 8007418:	08007539 	.word	0x08007539
 800741c:	08007539 	.word	0x08007539
 8007420:	080074b7 	.word	0x080074b7
 8007424:	08007539 	.word	0x08007539
 8007428:	08007539 	.word	0x08007539
 800742c:	08007539 	.word	0x08007539
 8007430:	080074f7 	.word	0x080074f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68b9      	ldr	r1, [r7, #8]
 800743a:	4618      	mov	r0, r3
 800743c:	f000 fa18 	bl	8007870 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	699a      	ldr	r2, [r3, #24]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0208 	orr.w	r2, r2, #8
 800744e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	699a      	ldr	r2, [r3, #24]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f022 0204 	bic.w	r2, r2, #4
 800745e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	6999      	ldr	r1, [r3, #24]
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	691a      	ldr	r2, [r3, #16]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	430a      	orrs	r2, r1
 8007470:	619a      	str	r2, [r3, #24]
      break;
 8007472:	e064      	b.n	800753e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	68b9      	ldr	r1, [r7, #8]
 800747a:	4618      	mov	r0, r3
 800747c:	f000 fa68 	bl	8007950 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	699a      	ldr	r2, [r3, #24]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800748e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	699a      	ldr	r2, [r3, #24]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800749e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	6999      	ldr	r1, [r3, #24]
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	021a      	lsls	r2, r3, #8
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	430a      	orrs	r2, r1
 80074b2:	619a      	str	r2, [r3, #24]
      break;
 80074b4:	e043      	b.n	800753e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	68b9      	ldr	r1, [r7, #8]
 80074bc:	4618      	mov	r0, r3
 80074be:	f000 fabd 	bl	8007a3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	69da      	ldr	r2, [r3, #28]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f042 0208 	orr.w	r2, r2, #8
 80074d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	69da      	ldr	r2, [r3, #28]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f022 0204 	bic.w	r2, r2, #4
 80074e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	69d9      	ldr	r1, [r3, #28]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	691a      	ldr	r2, [r3, #16]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	430a      	orrs	r2, r1
 80074f2:	61da      	str	r2, [r3, #28]
      break;
 80074f4:	e023      	b.n	800753e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68b9      	ldr	r1, [r7, #8]
 80074fc:	4618      	mov	r0, r3
 80074fe:	f000 fb11 	bl	8007b24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	69da      	ldr	r2, [r3, #28]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007510:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	69da      	ldr	r2, [r3, #28]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007520:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	69d9      	ldr	r1, [r3, #28]
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	021a      	lsls	r2, r3, #8
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	430a      	orrs	r2, r1
 8007534:	61da      	str	r2, [r3, #28]
      break;
 8007536:	e002      	b.n	800753e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	75fb      	strb	r3, [r7, #23]
      break;
 800753c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007546:	7dfb      	ldrb	r3, [r7, #23]
}
 8007548:	4618      	mov	r0, r3
 800754a:	3718      	adds	r7, #24
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800755a:	2300      	movs	r3, #0
 800755c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007564:	2b01      	cmp	r3, #1
 8007566:	d101      	bne.n	800756c <HAL_TIM_ConfigClockSource+0x1c>
 8007568:	2302      	movs	r3, #2
 800756a:	e0b4      	b.n	80076d6 <HAL_TIM_ConfigClockSource+0x186>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2202      	movs	r2, #2
 8007578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800758a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007592:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68ba      	ldr	r2, [r7, #8]
 800759a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075a4:	d03e      	beq.n	8007624 <HAL_TIM_ConfigClockSource+0xd4>
 80075a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075aa:	f200 8087 	bhi.w	80076bc <HAL_TIM_ConfigClockSource+0x16c>
 80075ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075b2:	f000 8086 	beq.w	80076c2 <HAL_TIM_ConfigClockSource+0x172>
 80075b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ba:	d87f      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x16c>
 80075bc:	2b70      	cmp	r3, #112	; 0x70
 80075be:	d01a      	beq.n	80075f6 <HAL_TIM_ConfigClockSource+0xa6>
 80075c0:	2b70      	cmp	r3, #112	; 0x70
 80075c2:	d87b      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x16c>
 80075c4:	2b60      	cmp	r3, #96	; 0x60
 80075c6:	d050      	beq.n	800766a <HAL_TIM_ConfigClockSource+0x11a>
 80075c8:	2b60      	cmp	r3, #96	; 0x60
 80075ca:	d877      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x16c>
 80075cc:	2b50      	cmp	r3, #80	; 0x50
 80075ce:	d03c      	beq.n	800764a <HAL_TIM_ConfigClockSource+0xfa>
 80075d0:	2b50      	cmp	r3, #80	; 0x50
 80075d2:	d873      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x16c>
 80075d4:	2b40      	cmp	r3, #64	; 0x40
 80075d6:	d058      	beq.n	800768a <HAL_TIM_ConfigClockSource+0x13a>
 80075d8:	2b40      	cmp	r3, #64	; 0x40
 80075da:	d86f      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x16c>
 80075dc:	2b30      	cmp	r3, #48	; 0x30
 80075de:	d064      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0x15a>
 80075e0:	2b30      	cmp	r3, #48	; 0x30
 80075e2:	d86b      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x16c>
 80075e4:	2b20      	cmp	r3, #32
 80075e6:	d060      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0x15a>
 80075e8:	2b20      	cmp	r3, #32
 80075ea:	d867      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x16c>
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d05c      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0x15a>
 80075f0:	2b10      	cmp	r3, #16
 80075f2:	d05a      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0x15a>
 80075f4:	e062      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6818      	ldr	r0, [r3, #0]
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	6899      	ldr	r1, [r3, #8]
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	685a      	ldr	r2, [r3, #4]
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	f000 fb5d 	bl	8007cc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007618:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	609a      	str	r2, [r3, #8]
      break;
 8007622:	e04f      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6818      	ldr	r0, [r3, #0]
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	6899      	ldr	r1, [r3, #8]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	685a      	ldr	r2, [r3, #4]
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	f000 fb46 	bl	8007cc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	689a      	ldr	r2, [r3, #8]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007646:	609a      	str	r2, [r3, #8]
      break;
 8007648:	e03c      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6818      	ldr	r0, [r3, #0]
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	6859      	ldr	r1, [r3, #4]
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	461a      	mov	r2, r3
 8007658:	f000 faba 	bl	8007bd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2150      	movs	r1, #80	; 0x50
 8007662:	4618      	mov	r0, r3
 8007664:	f000 fb13 	bl	8007c8e <TIM_ITRx_SetConfig>
      break;
 8007668:	e02c      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6818      	ldr	r0, [r3, #0]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	6859      	ldr	r1, [r3, #4]
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	461a      	mov	r2, r3
 8007678:	f000 fad9 	bl	8007c2e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2160      	movs	r1, #96	; 0x60
 8007682:	4618      	mov	r0, r3
 8007684:	f000 fb03 	bl	8007c8e <TIM_ITRx_SetConfig>
      break;
 8007688:	e01c      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6818      	ldr	r0, [r3, #0]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	6859      	ldr	r1, [r3, #4]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	461a      	mov	r2, r3
 8007698:	f000 fa9a 	bl	8007bd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	2140      	movs	r1, #64	; 0x40
 80076a2:	4618      	mov	r0, r3
 80076a4:	f000 faf3 	bl	8007c8e <TIM_ITRx_SetConfig>
      break;
 80076a8:	e00c      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4619      	mov	r1, r3
 80076b4:	4610      	mov	r0, r2
 80076b6:	f000 faea 	bl	8007c8e <TIM_ITRx_SetConfig>
      break;
 80076ba:	e003      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	73fb      	strb	r3, [r7, #15]
      break;
 80076c0:	e000      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80076d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3710      	adds	r7, #16
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076de:	b480      	push	{r7}
 80076e0:	b083      	sub	sp, #12
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076e6:	bf00      	nop
 80076e8:	370c      	adds	r7, #12
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr

080076f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076f2:	b480      	push	{r7}
 80076f4:	b083      	sub	sp, #12
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076fa:	bf00      	nop
 80076fc:	370c      	adds	r7, #12
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr

08007706 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007706:	b480      	push	{r7}
 8007708:	b083      	sub	sp, #12
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800770e:	bf00      	nop
 8007710:	370c      	adds	r7, #12
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800771a:	b480      	push	{r7}
 800771c:	b083      	sub	sp, #12
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr
	...

08007730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007730:	b480      	push	{r7}
 8007732:	b085      	sub	sp, #20
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a40      	ldr	r2, [pc, #256]	; (8007844 <TIM_Base_SetConfig+0x114>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d013      	beq.n	8007770 <TIM_Base_SetConfig+0x40>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800774e:	d00f      	beq.n	8007770 <TIM_Base_SetConfig+0x40>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a3d      	ldr	r2, [pc, #244]	; (8007848 <TIM_Base_SetConfig+0x118>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d00b      	beq.n	8007770 <TIM_Base_SetConfig+0x40>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a3c      	ldr	r2, [pc, #240]	; (800784c <TIM_Base_SetConfig+0x11c>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d007      	beq.n	8007770 <TIM_Base_SetConfig+0x40>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a3b      	ldr	r2, [pc, #236]	; (8007850 <TIM_Base_SetConfig+0x120>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d003      	beq.n	8007770 <TIM_Base_SetConfig+0x40>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a3a      	ldr	r2, [pc, #232]	; (8007854 <TIM_Base_SetConfig+0x124>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d108      	bne.n	8007782 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	68fa      	ldr	r2, [r7, #12]
 800777e:	4313      	orrs	r3, r2
 8007780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a2f      	ldr	r2, [pc, #188]	; (8007844 <TIM_Base_SetConfig+0x114>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d02b      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007790:	d027      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a2c      	ldr	r2, [pc, #176]	; (8007848 <TIM_Base_SetConfig+0x118>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d023      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	4a2b      	ldr	r2, [pc, #172]	; (800784c <TIM_Base_SetConfig+0x11c>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d01f      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a2a      	ldr	r2, [pc, #168]	; (8007850 <TIM_Base_SetConfig+0x120>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d01b      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a29      	ldr	r2, [pc, #164]	; (8007854 <TIM_Base_SetConfig+0x124>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d017      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a28      	ldr	r2, [pc, #160]	; (8007858 <TIM_Base_SetConfig+0x128>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d013      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a27      	ldr	r2, [pc, #156]	; (800785c <TIM_Base_SetConfig+0x12c>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d00f      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a26      	ldr	r2, [pc, #152]	; (8007860 <TIM_Base_SetConfig+0x130>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d00b      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a25      	ldr	r2, [pc, #148]	; (8007864 <TIM_Base_SetConfig+0x134>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d007      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a24      	ldr	r2, [pc, #144]	; (8007868 <TIM_Base_SetConfig+0x138>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d003      	beq.n	80077e2 <TIM_Base_SetConfig+0xb2>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a23      	ldr	r2, [pc, #140]	; (800786c <TIM_Base_SetConfig+0x13c>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d108      	bne.n	80077f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	68fa      	ldr	r2, [r7, #12]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	695b      	ldr	r3, [r3, #20]
 80077fe:	4313      	orrs	r3, r2
 8007800:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	68fa      	ldr	r2, [r7, #12]
 8007806:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	689a      	ldr	r2, [r3, #8]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a0a      	ldr	r2, [pc, #40]	; (8007844 <TIM_Base_SetConfig+0x114>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d003      	beq.n	8007828 <TIM_Base_SetConfig+0xf8>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a0c      	ldr	r2, [pc, #48]	; (8007854 <TIM_Base_SetConfig+0x124>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d103      	bne.n	8007830 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	691a      	ldr	r2, [r3, #16]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	615a      	str	r2, [r3, #20]
}
 8007836:	bf00      	nop
 8007838:	3714      	adds	r7, #20
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr
 8007842:	bf00      	nop
 8007844:	40010000 	.word	0x40010000
 8007848:	40000400 	.word	0x40000400
 800784c:	40000800 	.word	0x40000800
 8007850:	40000c00 	.word	0x40000c00
 8007854:	40010400 	.word	0x40010400
 8007858:	40014000 	.word	0x40014000
 800785c:	40014400 	.word	0x40014400
 8007860:	40014800 	.word	0x40014800
 8007864:	40001800 	.word	0x40001800
 8007868:	40001c00 	.word	0x40001c00
 800786c:	40002000 	.word	0x40002000

08007870 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007870:	b480      	push	{r7}
 8007872:	b087      	sub	sp, #28
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	f023 0201 	bic.w	r2, r3, #1
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6a1b      	ldr	r3, [r3, #32]
 800788a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	699b      	ldr	r3, [r3, #24]
 8007896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800789e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f023 0303 	bic.w	r3, r3, #3
 80078a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	68fa      	ldr	r2, [r7, #12]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	f023 0302 	bic.w	r3, r3, #2
 80078b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	697a      	ldr	r2, [r7, #20]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a20      	ldr	r2, [pc, #128]	; (8007948 <TIM_OC1_SetConfig+0xd8>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d003      	beq.n	80078d4 <TIM_OC1_SetConfig+0x64>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a1f      	ldr	r2, [pc, #124]	; (800794c <TIM_OC1_SetConfig+0xdc>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d10c      	bne.n	80078ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f023 0308 	bic.w	r3, r3, #8
 80078da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	697a      	ldr	r2, [r7, #20]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f023 0304 	bic.w	r3, r3, #4
 80078ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a15      	ldr	r2, [pc, #84]	; (8007948 <TIM_OC1_SetConfig+0xd8>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d003      	beq.n	80078fe <TIM_OC1_SetConfig+0x8e>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a14      	ldr	r2, [pc, #80]	; (800794c <TIM_OC1_SetConfig+0xdc>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d111      	bne.n	8007922 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800790c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	695b      	ldr	r3, [r3, #20]
 8007912:	693a      	ldr	r2, [r7, #16]
 8007914:	4313      	orrs	r3, r2
 8007916:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	699b      	ldr	r3, [r3, #24]
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	4313      	orrs	r3, r2
 8007920:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	68fa      	ldr	r2, [r7, #12]
 800792c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	685a      	ldr	r2, [r3, #4]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	697a      	ldr	r2, [r7, #20]
 800793a:	621a      	str	r2, [r3, #32]
}
 800793c:	bf00      	nop
 800793e:	371c      	adds	r7, #28
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr
 8007948:	40010000 	.word	0x40010000
 800794c:	40010400 	.word	0x40010400

08007950 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007950:	b480      	push	{r7}
 8007952:	b087      	sub	sp, #28
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6a1b      	ldr	r3, [r3, #32]
 800795e:	f023 0210 	bic.w	r2, r3, #16
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a1b      	ldr	r3, [r3, #32]
 800796a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	699b      	ldr	r3, [r3, #24]
 8007976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800797e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	021b      	lsls	r3, r3, #8
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	4313      	orrs	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f023 0320 	bic.w	r3, r3, #32
 800799a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	011b      	lsls	r3, r3, #4
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a22      	ldr	r2, [pc, #136]	; (8007a34 <TIM_OC2_SetConfig+0xe4>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d003      	beq.n	80079b8 <TIM_OC2_SetConfig+0x68>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a21      	ldr	r2, [pc, #132]	; (8007a38 <TIM_OC2_SetConfig+0xe8>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d10d      	bne.n	80079d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	011b      	lsls	r3, r3, #4
 80079c6:	697a      	ldr	r2, [r7, #20]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a17      	ldr	r2, [pc, #92]	; (8007a34 <TIM_OC2_SetConfig+0xe4>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d003      	beq.n	80079e4 <TIM_OC2_SetConfig+0x94>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a16      	ldr	r2, [pc, #88]	; (8007a38 <TIM_OC2_SetConfig+0xe8>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d113      	bne.n	8007a0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	695b      	ldr	r3, [r3, #20]
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	693a      	ldr	r2, [r7, #16]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	699b      	ldr	r3, [r3, #24]
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	68fa      	ldr	r2, [r7, #12]
 8007a16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	685a      	ldr	r2, [r3, #4]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	621a      	str	r2, [r3, #32]
}
 8007a26:	bf00      	nop
 8007a28:	371c      	adds	r7, #28
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	40010000 	.word	0x40010000
 8007a38:	40010400 	.word	0x40010400

08007a3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a1b      	ldr	r3, [r3, #32]
 8007a56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	69db      	ldr	r3, [r3, #28]
 8007a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f023 0303 	bic.w	r3, r3, #3
 8007a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68fa      	ldr	r2, [r7, #12]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	021b      	lsls	r3, r3, #8
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a21      	ldr	r2, [pc, #132]	; (8007b1c <TIM_OC3_SetConfig+0xe0>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d003      	beq.n	8007aa2 <TIM_OC3_SetConfig+0x66>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a20      	ldr	r2, [pc, #128]	; (8007b20 <TIM_OC3_SetConfig+0xe4>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d10d      	bne.n	8007abe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	021b      	lsls	r3, r3, #8
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007abc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a16      	ldr	r2, [pc, #88]	; (8007b1c <TIM_OC3_SetConfig+0xe0>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d003      	beq.n	8007ace <TIM_OC3_SetConfig+0x92>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a15      	ldr	r2, [pc, #84]	; (8007b20 <TIM_OC3_SetConfig+0xe4>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d113      	bne.n	8007af6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007adc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	695b      	ldr	r3, [r3, #20]
 8007ae2:	011b      	lsls	r3, r3, #4
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	011b      	lsls	r3, r3, #4
 8007af0:	693a      	ldr	r2, [r7, #16]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	685a      	ldr	r2, [r3, #4]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	697a      	ldr	r2, [r7, #20]
 8007b0e:	621a      	str	r2, [r3, #32]
}
 8007b10:	bf00      	nop
 8007b12:	371c      	adds	r7, #28
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr
 8007b1c:	40010000 	.word	0x40010000
 8007b20:	40010400 	.word	0x40010400

08007b24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b087      	sub	sp, #28
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6a1b      	ldr	r3, [r3, #32]
 8007b32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a1b      	ldr	r3, [r3, #32]
 8007b3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	69db      	ldr	r3, [r3, #28]
 8007b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	021b      	lsls	r3, r3, #8
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	031b      	lsls	r3, r3, #12
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	4a12      	ldr	r2, [pc, #72]	; (8007bc8 <TIM_OC4_SetConfig+0xa4>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d003      	beq.n	8007b8c <TIM_OC4_SetConfig+0x68>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	4a11      	ldr	r2, [pc, #68]	; (8007bcc <TIM_OC4_SetConfig+0xa8>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d109      	bne.n	8007ba0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	695b      	ldr	r3, [r3, #20]
 8007b98:	019b      	lsls	r3, r3, #6
 8007b9a:	697a      	ldr	r2, [r7, #20]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	697a      	ldr	r2, [r7, #20]
 8007ba4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	685a      	ldr	r2, [r3, #4]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	693a      	ldr	r2, [r7, #16]
 8007bb8:	621a      	str	r2, [r3, #32]
}
 8007bba:	bf00      	nop
 8007bbc:	371c      	adds	r7, #28
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	40010000 	.word	0x40010000
 8007bcc:	40010400 	.word	0x40010400

08007bd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b087      	sub	sp, #28
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6a1b      	ldr	r3, [r3, #32]
 8007be0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	f023 0201 	bic.w	r2, r3, #1
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	699b      	ldr	r3, [r3, #24]
 8007bf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	011b      	lsls	r3, r3, #4
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	f023 030a 	bic.w	r3, r3, #10
 8007c0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	693a      	ldr	r2, [r7, #16]
 8007c1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	621a      	str	r2, [r3, #32]
}
 8007c22:	bf00      	nop
 8007c24:	371c      	adds	r7, #28
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr

08007c2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c2e:	b480      	push	{r7}
 8007c30:	b087      	sub	sp, #28
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	60f8      	str	r0, [r7, #12]
 8007c36:	60b9      	str	r1, [r7, #8]
 8007c38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	f023 0210 	bic.w	r2, r3, #16
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a1b      	ldr	r3, [r3, #32]
 8007c50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	031b      	lsls	r3, r3, #12
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	011b      	lsls	r3, r3, #4
 8007c70:	693a      	ldr	r2, [r7, #16]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	697a      	ldr	r2, [r7, #20]
 8007c7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	621a      	str	r2, [r3, #32]
}
 8007c82:	bf00      	nop
 8007c84:	371c      	adds	r7, #28
 8007c86:	46bd      	mov	sp, r7
 8007c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8c:	4770      	bx	lr

08007c8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c8e:	b480      	push	{r7}
 8007c90:	b085      	sub	sp, #20
 8007c92:	af00      	add	r7, sp, #0
 8007c94:	6078      	str	r0, [r7, #4]
 8007c96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ca4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	f043 0307 	orr.w	r3, r3, #7
 8007cb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	609a      	str	r2, [r3, #8]
}
 8007cb8:	bf00      	nop
 8007cba:	3714      	adds	r7, #20
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
 8007cd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	021a      	lsls	r2, r3, #8
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	431a      	orrs	r2, r3
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	4313      	orrs	r3, r2
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	697a      	ldr	r2, [r7, #20]
 8007cf6:	609a      	str	r2, [r3, #8]
}
 8007cf8:	bf00      	nop
 8007cfa:	371c      	adds	r7, #28
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d101      	bne.n	8007d1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	e05a      	b.n	8007dd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2202      	movs	r2, #2
 8007d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	68fa      	ldr	r2, [r7, #12]
 8007d54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a21      	ldr	r2, [pc, #132]	; (8007de0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d022      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d68:	d01d      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a1d      	ldr	r2, [pc, #116]	; (8007de4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d018      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a1b      	ldr	r2, [pc, #108]	; (8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d013      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a1a      	ldr	r2, [pc, #104]	; (8007dec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d00e      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a18      	ldr	r2, [pc, #96]	; (8007df0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d009      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a17      	ldr	r2, [pc, #92]	; (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d004      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a15      	ldr	r2, [pc, #84]	; (8007df8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d10c      	bne.n	8007dc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	4313      	orrs	r3, r2
 8007db6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	40010000 	.word	0x40010000
 8007de4:	40000400 	.word	0x40000400
 8007de8:	40000800 	.word	0x40000800
 8007dec:	40000c00 	.word	0x40000c00
 8007df0:	40010400 	.word	0x40010400
 8007df4:	40014000 	.word	0x40014000
 8007df8:	40001800 	.word	0x40001800

08007dfc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e04:	bf00      	nop
 8007e06:	370c      	adds	r7, #12
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e18:	bf00      	nop
 8007e1a:	370c      	adds	r7, #12
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8007e24:	b480      	push	{r7}
 8007e26:	b085      	sub	sp, #20
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e3c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	4b20      	ldr	r3, [pc, #128]	; (8007ec4 <FSMC_NORSRAM_Init+0xa0>)
 8007e42:	4013      	ands	r3, r2
 8007e44:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007e4e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8007e54:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007e5a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8007e60:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8007e66:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8007e6c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8007e72:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8007e78:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8007e7e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8007e84:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8007e8a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8007e90:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	2b08      	cmp	r3, #8
 8007e9e:	d103      	bne.n	8007ea8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ea6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	68f9      	ldr	r1, [r7, #12]
 8007eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3714      	adds	r7, #20
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	fff00080 	.word	0xfff00080

08007ec8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	1c5a      	adds	r2, r3, #1
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ee2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007eea:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007ef6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007efe:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8007f06:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	691b      	ldr	r3, [r3, #16]
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007f10:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	3b02      	subs	r3, #2
 8007f18:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007f1a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f20:	4313      	orrs	r3, r2
 8007f22:	697a      	ldr	r2, [r7, #20]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	1c5a      	adds	r2, r3, #1
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6979      	ldr	r1, [r7, #20]
 8007f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	371c      	adds	r7, #28
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
	...

08007f44 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b087      	sub	sp, #28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]
 8007f50:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8007f52:	2300      	movs	r3, #0
 8007f54:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007f5c:	d122      	bne.n	8007fa4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f66:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007f68:	697a      	ldr	r2, [r7, #20]
 8007f6a:	4b15      	ldr	r3, [pc, #84]	; (8007fc0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f7a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007f82:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8007f8a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007f90:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f92:	697a      	ldr	r2, [r7, #20]
 8007f94:	4313      	orrs	r3, r2
 8007f96:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	6979      	ldr	r1, [r7, #20]
 8007f9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007fa2:	e005      	b.n	8007fb0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	687a      	ldr	r2, [r7, #4]
 8007fa8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	371c      	adds	r7, #28
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	cff00000 	.word	0xcff00000

08007fc4 <__errno>:
 8007fc4:	4b01      	ldr	r3, [pc, #4]	; (8007fcc <__errno+0x8>)
 8007fc6:	6818      	ldr	r0, [r3, #0]
 8007fc8:	4770      	bx	lr
 8007fca:	bf00      	nop
 8007fcc:	20000050 	.word	0x20000050

08007fd0 <__libc_init_array>:
 8007fd0:	b570      	push	{r4, r5, r6, lr}
 8007fd2:	4d0d      	ldr	r5, [pc, #52]	; (8008008 <__libc_init_array+0x38>)
 8007fd4:	4c0d      	ldr	r4, [pc, #52]	; (800800c <__libc_init_array+0x3c>)
 8007fd6:	1b64      	subs	r4, r4, r5
 8007fd8:	10a4      	asrs	r4, r4, #2
 8007fda:	2600      	movs	r6, #0
 8007fdc:	42a6      	cmp	r6, r4
 8007fde:	d109      	bne.n	8007ff4 <__libc_init_array+0x24>
 8007fe0:	4d0b      	ldr	r5, [pc, #44]	; (8008010 <__libc_init_array+0x40>)
 8007fe2:	4c0c      	ldr	r4, [pc, #48]	; (8008014 <__libc_init_array+0x44>)
 8007fe4:	f001 f90a 	bl	80091fc <_init>
 8007fe8:	1b64      	subs	r4, r4, r5
 8007fea:	10a4      	asrs	r4, r4, #2
 8007fec:	2600      	movs	r6, #0
 8007fee:	42a6      	cmp	r6, r4
 8007ff0:	d105      	bne.n	8007ffe <__libc_init_array+0x2e>
 8007ff2:	bd70      	pop	{r4, r5, r6, pc}
 8007ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ff8:	4798      	blx	r3
 8007ffa:	3601      	adds	r6, #1
 8007ffc:	e7ee      	b.n	8007fdc <__libc_init_array+0xc>
 8007ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008002:	4798      	blx	r3
 8008004:	3601      	adds	r6, #1
 8008006:	e7f2      	b.n	8007fee <__libc_init_array+0x1e>
 8008008:	0800c40c 	.word	0x0800c40c
 800800c:	0800c40c 	.word	0x0800c40c
 8008010:	0800c40c 	.word	0x0800c40c
 8008014:	0800c410 	.word	0x0800c410

08008018 <memset>:
 8008018:	4402      	add	r2, r0
 800801a:	4603      	mov	r3, r0
 800801c:	4293      	cmp	r3, r2
 800801e:	d100      	bne.n	8008022 <memset+0xa>
 8008020:	4770      	bx	lr
 8008022:	f803 1b01 	strb.w	r1, [r3], #1
 8008026:	e7f9      	b.n	800801c <memset+0x4>

08008028 <rand>:
 8008028:	4b17      	ldr	r3, [pc, #92]	; (8008088 <rand+0x60>)
 800802a:	b510      	push	{r4, lr}
 800802c:	681c      	ldr	r4, [r3, #0]
 800802e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008030:	b9b3      	cbnz	r3, 8008060 <rand+0x38>
 8008032:	2018      	movs	r0, #24
 8008034:	f000 f868 	bl	8008108 <malloc>
 8008038:	63a0      	str	r0, [r4, #56]	; 0x38
 800803a:	b928      	cbnz	r0, 8008048 <rand+0x20>
 800803c:	4602      	mov	r2, r0
 800803e:	4b13      	ldr	r3, [pc, #76]	; (800808c <rand+0x64>)
 8008040:	4813      	ldr	r0, [pc, #76]	; (8008090 <rand+0x68>)
 8008042:	214e      	movs	r1, #78	; 0x4e
 8008044:	f000 f830 	bl	80080a8 <__assert_func>
 8008048:	4a12      	ldr	r2, [pc, #72]	; (8008094 <rand+0x6c>)
 800804a:	4b13      	ldr	r3, [pc, #76]	; (8008098 <rand+0x70>)
 800804c:	e9c0 2300 	strd	r2, r3, [r0]
 8008050:	4b12      	ldr	r3, [pc, #72]	; (800809c <rand+0x74>)
 8008052:	6083      	str	r3, [r0, #8]
 8008054:	230b      	movs	r3, #11
 8008056:	8183      	strh	r3, [r0, #12]
 8008058:	2201      	movs	r2, #1
 800805a:	2300      	movs	r3, #0
 800805c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8008060:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008062:	480f      	ldr	r0, [pc, #60]	; (80080a0 <rand+0x78>)
 8008064:	690a      	ldr	r2, [r1, #16]
 8008066:	694b      	ldr	r3, [r1, #20]
 8008068:	4c0e      	ldr	r4, [pc, #56]	; (80080a4 <rand+0x7c>)
 800806a:	4350      	muls	r0, r2
 800806c:	fb04 0003 	mla	r0, r4, r3, r0
 8008070:	fba2 3404 	umull	r3, r4, r2, r4
 8008074:	1c5a      	adds	r2, r3, #1
 8008076:	4404      	add	r4, r0
 8008078:	f144 0000 	adc.w	r0, r4, #0
 800807c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8008080:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008084:	bd10      	pop	{r4, pc}
 8008086:	bf00      	nop
 8008088:	20000050 	.word	0x20000050
 800808c:	0800c2bc 	.word	0x0800c2bc
 8008090:	0800c2d3 	.word	0x0800c2d3
 8008094:	abcd330e 	.word	0xabcd330e
 8008098:	e66d1234 	.word	0xe66d1234
 800809c:	0005deec 	.word	0x0005deec
 80080a0:	5851f42d 	.word	0x5851f42d
 80080a4:	4c957f2d 	.word	0x4c957f2d

080080a8 <__assert_func>:
 80080a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080aa:	4614      	mov	r4, r2
 80080ac:	461a      	mov	r2, r3
 80080ae:	4b09      	ldr	r3, [pc, #36]	; (80080d4 <__assert_func+0x2c>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4605      	mov	r5, r0
 80080b4:	68d8      	ldr	r0, [r3, #12]
 80080b6:	b14c      	cbz	r4, 80080cc <__assert_func+0x24>
 80080b8:	4b07      	ldr	r3, [pc, #28]	; (80080d8 <__assert_func+0x30>)
 80080ba:	9100      	str	r1, [sp, #0]
 80080bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080c0:	4906      	ldr	r1, [pc, #24]	; (80080dc <__assert_func+0x34>)
 80080c2:	462b      	mov	r3, r5
 80080c4:	f000 f80e 	bl	80080e4 <fiprintf>
 80080c8:	f000 fc8e 	bl	80089e8 <abort>
 80080cc:	4b04      	ldr	r3, [pc, #16]	; (80080e0 <__assert_func+0x38>)
 80080ce:	461c      	mov	r4, r3
 80080d0:	e7f3      	b.n	80080ba <__assert_func+0x12>
 80080d2:	bf00      	nop
 80080d4:	20000050 	.word	0x20000050
 80080d8:	0800c332 	.word	0x0800c332
 80080dc:	0800c33f 	.word	0x0800c33f
 80080e0:	0800c36d 	.word	0x0800c36d

080080e4 <fiprintf>:
 80080e4:	b40e      	push	{r1, r2, r3}
 80080e6:	b503      	push	{r0, r1, lr}
 80080e8:	4601      	mov	r1, r0
 80080ea:	ab03      	add	r3, sp, #12
 80080ec:	4805      	ldr	r0, [pc, #20]	; (8008104 <fiprintf+0x20>)
 80080ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80080f2:	6800      	ldr	r0, [r0, #0]
 80080f4:	9301      	str	r3, [sp, #4]
 80080f6:	f000 f8e3 	bl	80082c0 <_vfiprintf_r>
 80080fa:	b002      	add	sp, #8
 80080fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008100:	b003      	add	sp, #12
 8008102:	4770      	bx	lr
 8008104:	20000050 	.word	0x20000050

08008108 <malloc>:
 8008108:	4b02      	ldr	r3, [pc, #8]	; (8008114 <malloc+0xc>)
 800810a:	4601      	mov	r1, r0
 800810c:	6818      	ldr	r0, [r3, #0]
 800810e:	f000 b853 	b.w	80081b8 <_malloc_r>
 8008112:	bf00      	nop
 8008114:	20000050 	.word	0x20000050

08008118 <_free_r>:
 8008118:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800811a:	2900      	cmp	r1, #0
 800811c:	d048      	beq.n	80081b0 <_free_r+0x98>
 800811e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008122:	9001      	str	r0, [sp, #4]
 8008124:	2b00      	cmp	r3, #0
 8008126:	f1a1 0404 	sub.w	r4, r1, #4
 800812a:	bfb8      	it	lt
 800812c:	18e4      	addlt	r4, r4, r3
 800812e:	f000 fe81 	bl	8008e34 <__malloc_lock>
 8008132:	4a20      	ldr	r2, [pc, #128]	; (80081b4 <_free_r+0x9c>)
 8008134:	9801      	ldr	r0, [sp, #4]
 8008136:	6813      	ldr	r3, [r2, #0]
 8008138:	4615      	mov	r5, r2
 800813a:	b933      	cbnz	r3, 800814a <_free_r+0x32>
 800813c:	6063      	str	r3, [r4, #4]
 800813e:	6014      	str	r4, [r2, #0]
 8008140:	b003      	add	sp, #12
 8008142:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008146:	f000 be7b 	b.w	8008e40 <__malloc_unlock>
 800814a:	42a3      	cmp	r3, r4
 800814c:	d90b      	bls.n	8008166 <_free_r+0x4e>
 800814e:	6821      	ldr	r1, [r4, #0]
 8008150:	1862      	adds	r2, r4, r1
 8008152:	4293      	cmp	r3, r2
 8008154:	bf04      	itt	eq
 8008156:	681a      	ldreq	r2, [r3, #0]
 8008158:	685b      	ldreq	r3, [r3, #4]
 800815a:	6063      	str	r3, [r4, #4]
 800815c:	bf04      	itt	eq
 800815e:	1852      	addeq	r2, r2, r1
 8008160:	6022      	streq	r2, [r4, #0]
 8008162:	602c      	str	r4, [r5, #0]
 8008164:	e7ec      	b.n	8008140 <_free_r+0x28>
 8008166:	461a      	mov	r2, r3
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	b10b      	cbz	r3, 8008170 <_free_r+0x58>
 800816c:	42a3      	cmp	r3, r4
 800816e:	d9fa      	bls.n	8008166 <_free_r+0x4e>
 8008170:	6811      	ldr	r1, [r2, #0]
 8008172:	1855      	adds	r5, r2, r1
 8008174:	42a5      	cmp	r5, r4
 8008176:	d10b      	bne.n	8008190 <_free_r+0x78>
 8008178:	6824      	ldr	r4, [r4, #0]
 800817a:	4421      	add	r1, r4
 800817c:	1854      	adds	r4, r2, r1
 800817e:	42a3      	cmp	r3, r4
 8008180:	6011      	str	r1, [r2, #0]
 8008182:	d1dd      	bne.n	8008140 <_free_r+0x28>
 8008184:	681c      	ldr	r4, [r3, #0]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	6053      	str	r3, [r2, #4]
 800818a:	4421      	add	r1, r4
 800818c:	6011      	str	r1, [r2, #0]
 800818e:	e7d7      	b.n	8008140 <_free_r+0x28>
 8008190:	d902      	bls.n	8008198 <_free_r+0x80>
 8008192:	230c      	movs	r3, #12
 8008194:	6003      	str	r3, [r0, #0]
 8008196:	e7d3      	b.n	8008140 <_free_r+0x28>
 8008198:	6825      	ldr	r5, [r4, #0]
 800819a:	1961      	adds	r1, r4, r5
 800819c:	428b      	cmp	r3, r1
 800819e:	bf04      	itt	eq
 80081a0:	6819      	ldreq	r1, [r3, #0]
 80081a2:	685b      	ldreq	r3, [r3, #4]
 80081a4:	6063      	str	r3, [r4, #4]
 80081a6:	bf04      	itt	eq
 80081a8:	1949      	addeq	r1, r1, r5
 80081aa:	6021      	streq	r1, [r4, #0]
 80081ac:	6054      	str	r4, [r2, #4]
 80081ae:	e7c7      	b.n	8008140 <_free_r+0x28>
 80081b0:	b003      	add	sp, #12
 80081b2:	bd30      	pop	{r4, r5, pc}
 80081b4:	200000f4 	.word	0x200000f4

080081b8 <_malloc_r>:
 80081b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ba:	1ccd      	adds	r5, r1, #3
 80081bc:	f025 0503 	bic.w	r5, r5, #3
 80081c0:	3508      	adds	r5, #8
 80081c2:	2d0c      	cmp	r5, #12
 80081c4:	bf38      	it	cc
 80081c6:	250c      	movcc	r5, #12
 80081c8:	2d00      	cmp	r5, #0
 80081ca:	4606      	mov	r6, r0
 80081cc:	db01      	blt.n	80081d2 <_malloc_r+0x1a>
 80081ce:	42a9      	cmp	r1, r5
 80081d0:	d903      	bls.n	80081da <_malloc_r+0x22>
 80081d2:	230c      	movs	r3, #12
 80081d4:	6033      	str	r3, [r6, #0]
 80081d6:	2000      	movs	r0, #0
 80081d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081da:	f000 fe2b 	bl	8008e34 <__malloc_lock>
 80081de:	4921      	ldr	r1, [pc, #132]	; (8008264 <_malloc_r+0xac>)
 80081e0:	680a      	ldr	r2, [r1, #0]
 80081e2:	4614      	mov	r4, r2
 80081e4:	b99c      	cbnz	r4, 800820e <_malloc_r+0x56>
 80081e6:	4f20      	ldr	r7, [pc, #128]	; (8008268 <_malloc_r+0xb0>)
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	b923      	cbnz	r3, 80081f6 <_malloc_r+0x3e>
 80081ec:	4621      	mov	r1, r4
 80081ee:	4630      	mov	r0, r6
 80081f0:	f000 fb2a 	bl	8008848 <_sbrk_r>
 80081f4:	6038      	str	r0, [r7, #0]
 80081f6:	4629      	mov	r1, r5
 80081f8:	4630      	mov	r0, r6
 80081fa:	f000 fb25 	bl	8008848 <_sbrk_r>
 80081fe:	1c43      	adds	r3, r0, #1
 8008200:	d123      	bne.n	800824a <_malloc_r+0x92>
 8008202:	230c      	movs	r3, #12
 8008204:	6033      	str	r3, [r6, #0]
 8008206:	4630      	mov	r0, r6
 8008208:	f000 fe1a 	bl	8008e40 <__malloc_unlock>
 800820c:	e7e3      	b.n	80081d6 <_malloc_r+0x1e>
 800820e:	6823      	ldr	r3, [r4, #0]
 8008210:	1b5b      	subs	r3, r3, r5
 8008212:	d417      	bmi.n	8008244 <_malloc_r+0x8c>
 8008214:	2b0b      	cmp	r3, #11
 8008216:	d903      	bls.n	8008220 <_malloc_r+0x68>
 8008218:	6023      	str	r3, [r4, #0]
 800821a:	441c      	add	r4, r3
 800821c:	6025      	str	r5, [r4, #0]
 800821e:	e004      	b.n	800822a <_malloc_r+0x72>
 8008220:	6863      	ldr	r3, [r4, #4]
 8008222:	42a2      	cmp	r2, r4
 8008224:	bf0c      	ite	eq
 8008226:	600b      	streq	r3, [r1, #0]
 8008228:	6053      	strne	r3, [r2, #4]
 800822a:	4630      	mov	r0, r6
 800822c:	f000 fe08 	bl	8008e40 <__malloc_unlock>
 8008230:	f104 000b 	add.w	r0, r4, #11
 8008234:	1d23      	adds	r3, r4, #4
 8008236:	f020 0007 	bic.w	r0, r0, #7
 800823a:	1ac2      	subs	r2, r0, r3
 800823c:	d0cc      	beq.n	80081d8 <_malloc_r+0x20>
 800823e:	1a1b      	subs	r3, r3, r0
 8008240:	50a3      	str	r3, [r4, r2]
 8008242:	e7c9      	b.n	80081d8 <_malloc_r+0x20>
 8008244:	4622      	mov	r2, r4
 8008246:	6864      	ldr	r4, [r4, #4]
 8008248:	e7cc      	b.n	80081e4 <_malloc_r+0x2c>
 800824a:	1cc4      	adds	r4, r0, #3
 800824c:	f024 0403 	bic.w	r4, r4, #3
 8008250:	42a0      	cmp	r0, r4
 8008252:	d0e3      	beq.n	800821c <_malloc_r+0x64>
 8008254:	1a21      	subs	r1, r4, r0
 8008256:	4630      	mov	r0, r6
 8008258:	f000 faf6 	bl	8008848 <_sbrk_r>
 800825c:	3001      	adds	r0, #1
 800825e:	d1dd      	bne.n	800821c <_malloc_r+0x64>
 8008260:	e7cf      	b.n	8008202 <_malloc_r+0x4a>
 8008262:	bf00      	nop
 8008264:	200000f4 	.word	0x200000f4
 8008268:	200000f8 	.word	0x200000f8

0800826c <__sfputc_r>:
 800826c:	6893      	ldr	r3, [r2, #8]
 800826e:	3b01      	subs	r3, #1
 8008270:	2b00      	cmp	r3, #0
 8008272:	b410      	push	{r4}
 8008274:	6093      	str	r3, [r2, #8]
 8008276:	da08      	bge.n	800828a <__sfputc_r+0x1e>
 8008278:	6994      	ldr	r4, [r2, #24]
 800827a:	42a3      	cmp	r3, r4
 800827c:	db01      	blt.n	8008282 <__sfputc_r+0x16>
 800827e:	290a      	cmp	r1, #10
 8008280:	d103      	bne.n	800828a <__sfputc_r+0x1e>
 8008282:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008286:	f000 baef 	b.w	8008868 <__swbuf_r>
 800828a:	6813      	ldr	r3, [r2, #0]
 800828c:	1c58      	adds	r0, r3, #1
 800828e:	6010      	str	r0, [r2, #0]
 8008290:	7019      	strb	r1, [r3, #0]
 8008292:	4608      	mov	r0, r1
 8008294:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008298:	4770      	bx	lr

0800829a <__sfputs_r>:
 800829a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800829c:	4606      	mov	r6, r0
 800829e:	460f      	mov	r7, r1
 80082a0:	4614      	mov	r4, r2
 80082a2:	18d5      	adds	r5, r2, r3
 80082a4:	42ac      	cmp	r4, r5
 80082a6:	d101      	bne.n	80082ac <__sfputs_r+0x12>
 80082a8:	2000      	movs	r0, #0
 80082aa:	e007      	b.n	80082bc <__sfputs_r+0x22>
 80082ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082b0:	463a      	mov	r2, r7
 80082b2:	4630      	mov	r0, r6
 80082b4:	f7ff ffda 	bl	800826c <__sfputc_r>
 80082b8:	1c43      	adds	r3, r0, #1
 80082ba:	d1f3      	bne.n	80082a4 <__sfputs_r+0xa>
 80082bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080082c0 <_vfiprintf_r>:
 80082c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c4:	460d      	mov	r5, r1
 80082c6:	b09d      	sub	sp, #116	; 0x74
 80082c8:	4614      	mov	r4, r2
 80082ca:	4698      	mov	r8, r3
 80082cc:	4606      	mov	r6, r0
 80082ce:	b118      	cbz	r0, 80082d8 <_vfiprintf_r+0x18>
 80082d0:	6983      	ldr	r3, [r0, #24]
 80082d2:	b90b      	cbnz	r3, 80082d8 <_vfiprintf_r+0x18>
 80082d4:	f000 fcaa 	bl	8008c2c <__sinit>
 80082d8:	4b89      	ldr	r3, [pc, #548]	; (8008500 <_vfiprintf_r+0x240>)
 80082da:	429d      	cmp	r5, r3
 80082dc:	d11b      	bne.n	8008316 <_vfiprintf_r+0x56>
 80082de:	6875      	ldr	r5, [r6, #4]
 80082e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082e2:	07d9      	lsls	r1, r3, #31
 80082e4:	d405      	bmi.n	80082f2 <_vfiprintf_r+0x32>
 80082e6:	89ab      	ldrh	r3, [r5, #12]
 80082e8:	059a      	lsls	r2, r3, #22
 80082ea:	d402      	bmi.n	80082f2 <_vfiprintf_r+0x32>
 80082ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ee:	f000 fd3b 	bl	8008d68 <__retarget_lock_acquire_recursive>
 80082f2:	89ab      	ldrh	r3, [r5, #12]
 80082f4:	071b      	lsls	r3, r3, #28
 80082f6:	d501      	bpl.n	80082fc <_vfiprintf_r+0x3c>
 80082f8:	692b      	ldr	r3, [r5, #16]
 80082fa:	b9eb      	cbnz	r3, 8008338 <_vfiprintf_r+0x78>
 80082fc:	4629      	mov	r1, r5
 80082fe:	4630      	mov	r0, r6
 8008300:	f000 fb04 	bl	800890c <__swsetup_r>
 8008304:	b1c0      	cbz	r0, 8008338 <_vfiprintf_r+0x78>
 8008306:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008308:	07dc      	lsls	r4, r3, #31
 800830a:	d50e      	bpl.n	800832a <_vfiprintf_r+0x6a>
 800830c:	f04f 30ff 	mov.w	r0, #4294967295
 8008310:	b01d      	add	sp, #116	; 0x74
 8008312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008316:	4b7b      	ldr	r3, [pc, #492]	; (8008504 <_vfiprintf_r+0x244>)
 8008318:	429d      	cmp	r5, r3
 800831a:	d101      	bne.n	8008320 <_vfiprintf_r+0x60>
 800831c:	68b5      	ldr	r5, [r6, #8]
 800831e:	e7df      	b.n	80082e0 <_vfiprintf_r+0x20>
 8008320:	4b79      	ldr	r3, [pc, #484]	; (8008508 <_vfiprintf_r+0x248>)
 8008322:	429d      	cmp	r5, r3
 8008324:	bf08      	it	eq
 8008326:	68f5      	ldreq	r5, [r6, #12]
 8008328:	e7da      	b.n	80082e0 <_vfiprintf_r+0x20>
 800832a:	89ab      	ldrh	r3, [r5, #12]
 800832c:	0598      	lsls	r0, r3, #22
 800832e:	d4ed      	bmi.n	800830c <_vfiprintf_r+0x4c>
 8008330:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008332:	f000 fd1a 	bl	8008d6a <__retarget_lock_release_recursive>
 8008336:	e7e9      	b.n	800830c <_vfiprintf_r+0x4c>
 8008338:	2300      	movs	r3, #0
 800833a:	9309      	str	r3, [sp, #36]	; 0x24
 800833c:	2320      	movs	r3, #32
 800833e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008342:	f8cd 800c 	str.w	r8, [sp, #12]
 8008346:	2330      	movs	r3, #48	; 0x30
 8008348:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800850c <_vfiprintf_r+0x24c>
 800834c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008350:	f04f 0901 	mov.w	r9, #1
 8008354:	4623      	mov	r3, r4
 8008356:	469a      	mov	sl, r3
 8008358:	f813 2b01 	ldrb.w	r2, [r3], #1
 800835c:	b10a      	cbz	r2, 8008362 <_vfiprintf_r+0xa2>
 800835e:	2a25      	cmp	r2, #37	; 0x25
 8008360:	d1f9      	bne.n	8008356 <_vfiprintf_r+0x96>
 8008362:	ebba 0b04 	subs.w	fp, sl, r4
 8008366:	d00b      	beq.n	8008380 <_vfiprintf_r+0xc0>
 8008368:	465b      	mov	r3, fp
 800836a:	4622      	mov	r2, r4
 800836c:	4629      	mov	r1, r5
 800836e:	4630      	mov	r0, r6
 8008370:	f7ff ff93 	bl	800829a <__sfputs_r>
 8008374:	3001      	adds	r0, #1
 8008376:	f000 80aa 	beq.w	80084ce <_vfiprintf_r+0x20e>
 800837a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800837c:	445a      	add	r2, fp
 800837e:	9209      	str	r2, [sp, #36]	; 0x24
 8008380:	f89a 3000 	ldrb.w	r3, [sl]
 8008384:	2b00      	cmp	r3, #0
 8008386:	f000 80a2 	beq.w	80084ce <_vfiprintf_r+0x20e>
 800838a:	2300      	movs	r3, #0
 800838c:	f04f 32ff 	mov.w	r2, #4294967295
 8008390:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008394:	f10a 0a01 	add.w	sl, sl, #1
 8008398:	9304      	str	r3, [sp, #16]
 800839a:	9307      	str	r3, [sp, #28]
 800839c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083a0:	931a      	str	r3, [sp, #104]	; 0x68
 80083a2:	4654      	mov	r4, sl
 80083a4:	2205      	movs	r2, #5
 80083a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083aa:	4858      	ldr	r0, [pc, #352]	; (800850c <_vfiprintf_r+0x24c>)
 80083ac:	f7f7 ff10 	bl	80001d0 <memchr>
 80083b0:	9a04      	ldr	r2, [sp, #16]
 80083b2:	b9d8      	cbnz	r0, 80083ec <_vfiprintf_r+0x12c>
 80083b4:	06d1      	lsls	r1, r2, #27
 80083b6:	bf44      	itt	mi
 80083b8:	2320      	movmi	r3, #32
 80083ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083be:	0713      	lsls	r3, r2, #28
 80083c0:	bf44      	itt	mi
 80083c2:	232b      	movmi	r3, #43	; 0x2b
 80083c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083c8:	f89a 3000 	ldrb.w	r3, [sl]
 80083cc:	2b2a      	cmp	r3, #42	; 0x2a
 80083ce:	d015      	beq.n	80083fc <_vfiprintf_r+0x13c>
 80083d0:	9a07      	ldr	r2, [sp, #28]
 80083d2:	4654      	mov	r4, sl
 80083d4:	2000      	movs	r0, #0
 80083d6:	f04f 0c0a 	mov.w	ip, #10
 80083da:	4621      	mov	r1, r4
 80083dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083e0:	3b30      	subs	r3, #48	; 0x30
 80083e2:	2b09      	cmp	r3, #9
 80083e4:	d94e      	bls.n	8008484 <_vfiprintf_r+0x1c4>
 80083e6:	b1b0      	cbz	r0, 8008416 <_vfiprintf_r+0x156>
 80083e8:	9207      	str	r2, [sp, #28]
 80083ea:	e014      	b.n	8008416 <_vfiprintf_r+0x156>
 80083ec:	eba0 0308 	sub.w	r3, r0, r8
 80083f0:	fa09 f303 	lsl.w	r3, r9, r3
 80083f4:	4313      	orrs	r3, r2
 80083f6:	9304      	str	r3, [sp, #16]
 80083f8:	46a2      	mov	sl, r4
 80083fa:	e7d2      	b.n	80083a2 <_vfiprintf_r+0xe2>
 80083fc:	9b03      	ldr	r3, [sp, #12]
 80083fe:	1d19      	adds	r1, r3, #4
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	9103      	str	r1, [sp, #12]
 8008404:	2b00      	cmp	r3, #0
 8008406:	bfbb      	ittet	lt
 8008408:	425b      	neglt	r3, r3
 800840a:	f042 0202 	orrlt.w	r2, r2, #2
 800840e:	9307      	strge	r3, [sp, #28]
 8008410:	9307      	strlt	r3, [sp, #28]
 8008412:	bfb8      	it	lt
 8008414:	9204      	strlt	r2, [sp, #16]
 8008416:	7823      	ldrb	r3, [r4, #0]
 8008418:	2b2e      	cmp	r3, #46	; 0x2e
 800841a:	d10c      	bne.n	8008436 <_vfiprintf_r+0x176>
 800841c:	7863      	ldrb	r3, [r4, #1]
 800841e:	2b2a      	cmp	r3, #42	; 0x2a
 8008420:	d135      	bne.n	800848e <_vfiprintf_r+0x1ce>
 8008422:	9b03      	ldr	r3, [sp, #12]
 8008424:	1d1a      	adds	r2, r3, #4
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	9203      	str	r2, [sp, #12]
 800842a:	2b00      	cmp	r3, #0
 800842c:	bfb8      	it	lt
 800842e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008432:	3402      	adds	r4, #2
 8008434:	9305      	str	r3, [sp, #20]
 8008436:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800851c <_vfiprintf_r+0x25c>
 800843a:	7821      	ldrb	r1, [r4, #0]
 800843c:	2203      	movs	r2, #3
 800843e:	4650      	mov	r0, sl
 8008440:	f7f7 fec6 	bl	80001d0 <memchr>
 8008444:	b140      	cbz	r0, 8008458 <_vfiprintf_r+0x198>
 8008446:	2340      	movs	r3, #64	; 0x40
 8008448:	eba0 000a 	sub.w	r0, r0, sl
 800844c:	fa03 f000 	lsl.w	r0, r3, r0
 8008450:	9b04      	ldr	r3, [sp, #16]
 8008452:	4303      	orrs	r3, r0
 8008454:	3401      	adds	r4, #1
 8008456:	9304      	str	r3, [sp, #16]
 8008458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800845c:	482c      	ldr	r0, [pc, #176]	; (8008510 <_vfiprintf_r+0x250>)
 800845e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008462:	2206      	movs	r2, #6
 8008464:	f7f7 feb4 	bl	80001d0 <memchr>
 8008468:	2800      	cmp	r0, #0
 800846a:	d03f      	beq.n	80084ec <_vfiprintf_r+0x22c>
 800846c:	4b29      	ldr	r3, [pc, #164]	; (8008514 <_vfiprintf_r+0x254>)
 800846e:	bb1b      	cbnz	r3, 80084b8 <_vfiprintf_r+0x1f8>
 8008470:	9b03      	ldr	r3, [sp, #12]
 8008472:	3307      	adds	r3, #7
 8008474:	f023 0307 	bic.w	r3, r3, #7
 8008478:	3308      	adds	r3, #8
 800847a:	9303      	str	r3, [sp, #12]
 800847c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800847e:	443b      	add	r3, r7
 8008480:	9309      	str	r3, [sp, #36]	; 0x24
 8008482:	e767      	b.n	8008354 <_vfiprintf_r+0x94>
 8008484:	fb0c 3202 	mla	r2, ip, r2, r3
 8008488:	460c      	mov	r4, r1
 800848a:	2001      	movs	r0, #1
 800848c:	e7a5      	b.n	80083da <_vfiprintf_r+0x11a>
 800848e:	2300      	movs	r3, #0
 8008490:	3401      	adds	r4, #1
 8008492:	9305      	str	r3, [sp, #20]
 8008494:	4619      	mov	r1, r3
 8008496:	f04f 0c0a 	mov.w	ip, #10
 800849a:	4620      	mov	r0, r4
 800849c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084a0:	3a30      	subs	r2, #48	; 0x30
 80084a2:	2a09      	cmp	r2, #9
 80084a4:	d903      	bls.n	80084ae <_vfiprintf_r+0x1ee>
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d0c5      	beq.n	8008436 <_vfiprintf_r+0x176>
 80084aa:	9105      	str	r1, [sp, #20]
 80084ac:	e7c3      	b.n	8008436 <_vfiprintf_r+0x176>
 80084ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80084b2:	4604      	mov	r4, r0
 80084b4:	2301      	movs	r3, #1
 80084b6:	e7f0      	b.n	800849a <_vfiprintf_r+0x1da>
 80084b8:	ab03      	add	r3, sp, #12
 80084ba:	9300      	str	r3, [sp, #0]
 80084bc:	462a      	mov	r2, r5
 80084be:	4b16      	ldr	r3, [pc, #88]	; (8008518 <_vfiprintf_r+0x258>)
 80084c0:	a904      	add	r1, sp, #16
 80084c2:	4630      	mov	r0, r6
 80084c4:	f3af 8000 	nop.w
 80084c8:	4607      	mov	r7, r0
 80084ca:	1c78      	adds	r0, r7, #1
 80084cc:	d1d6      	bne.n	800847c <_vfiprintf_r+0x1bc>
 80084ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084d0:	07d9      	lsls	r1, r3, #31
 80084d2:	d405      	bmi.n	80084e0 <_vfiprintf_r+0x220>
 80084d4:	89ab      	ldrh	r3, [r5, #12]
 80084d6:	059a      	lsls	r2, r3, #22
 80084d8:	d402      	bmi.n	80084e0 <_vfiprintf_r+0x220>
 80084da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084dc:	f000 fc45 	bl	8008d6a <__retarget_lock_release_recursive>
 80084e0:	89ab      	ldrh	r3, [r5, #12]
 80084e2:	065b      	lsls	r3, r3, #25
 80084e4:	f53f af12 	bmi.w	800830c <_vfiprintf_r+0x4c>
 80084e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084ea:	e711      	b.n	8008310 <_vfiprintf_r+0x50>
 80084ec:	ab03      	add	r3, sp, #12
 80084ee:	9300      	str	r3, [sp, #0]
 80084f0:	462a      	mov	r2, r5
 80084f2:	4b09      	ldr	r3, [pc, #36]	; (8008518 <_vfiprintf_r+0x258>)
 80084f4:	a904      	add	r1, sp, #16
 80084f6:	4630      	mov	r0, r6
 80084f8:	f000 f880 	bl	80085fc <_printf_i>
 80084fc:	e7e4      	b.n	80084c8 <_vfiprintf_r+0x208>
 80084fe:	bf00      	nop
 8008500:	0800c3c4 	.word	0x0800c3c4
 8008504:	0800c3e4 	.word	0x0800c3e4
 8008508:	0800c3a4 	.word	0x0800c3a4
 800850c:	0800c36e 	.word	0x0800c36e
 8008510:	0800c378 	.word	0x0800c378
 8008514:	00000000 	.word	0x00000000
 8008518:	0800829b 	.word	0x0800829b
 800851c:	0800c374 	.word	0x0800c374

08008520 <_printf_common>:
 8008520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008524:	4616      	mov	r6, r2
 8008526:	4699      	mov	r9, r3
 8008528:	688a      	ldr	r2, [r1, #8]
 800852a:	690b      	ldr	r3, [r1, #16]
 800852c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008530:	4293      	cmp	r3, r2
 8008532:	bfb8      	it	lt
 8008534:	4613      	movlt	r3, r2
 8008536:	6033      	str	r3, [r6, #0]
 8008538:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800853c:	4607      	mov	r7, r0
 800853e:	460c      	mov	r4, r1
 8008540:	b10a      	cbz	r2, 8008546 <_printf_common+0x26>
 8008542:	3301      	adds	r3, #1
 8008544:	6033      	str	r3, [r6, #0]
 8008546:	6823      	ldr	r3, [r4, #0]
 8008548:	0699      	lsls	r1, r3, #26
 800854a:	bf42      	ittt	mi
 800854c:	6833      	ldrmi	r3, [r6, #0]
 800854e:	3302      	addmi	r3, #2
 8008550:	6033      	strmi	r3, [r6, #0]
 8008552:	6825      	ldr	r5, [r4, #0]
 8008554:	f015 0506 	ands.w	r5, r5, #6
 8008558:	d106      	bne.n	8008568 <_printf_common+0x48>
 800855a:	f104 0a19 	add.w	sl, r4, #25
 800855e:	68e3      	ldr	r3, [r4, #12]
 8008560:	6832      	ldr	r2, [r6, #0]
 8008562:	1a9b      	subs	r3, r3, r2
 8008564:	42ab      	cmp	r3, r5
 8008566:	dc26      	bgt.n	80085b6 <_printf_common+0x96>
 8008568:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800856c:	1e13      	subs	r3, r2, #0
 800856e:	6822      	ldr	r2, [r4, #0]
 8008570:	bf18      	it	ne
 8008572:	2301      	movne	r3, #1
 8008574:	0692      	lsls	r2, r2, #26
 8008576:	d42b      	bmi.n	80085d0 <_printf_common+0xb0>
 8008578:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800857c:	4649      	mov	r1, r9
 800857e:	4638      	mov	r0, r7
 8008580:	47c0      	blx	r8
 8008582:	3001      	adds	r0, #1
 8008584:	d01e      	beq.n	80085c4 <_printf_common+0xa4>
 8008586:	6823      	ldr	r3, [r4, #0]
 8008588:	68e5      	ldr	r5, [r4, #12]
 800858a:	6832      	ldr	r2, [r6, #0]
 800858c:	f003 0306 	and.w	r3, r3, #6
 8008590:	2b04      	cmp	r3, #4
 8008592:	bf08      	it	eq
 8008594:	1aad      	subeq	r5, r5, r2
 8008596:	68a3      	ldr	r3, [r4, #8]
 8008598:	6922      	ldr	r2, [r4, #16]
 800859a:	bf0c      	ite	eq
 800859c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085a0:	2500      	movne	r5, #0
 80085a2:	4293      	cmp	r3, r2
 80085a4:	bfc4      	itt	gt
 80085a6:	1a9b      	subgt	r3, r3, r2
 80085a8:	18ed      	addgt	r5, r5, r3
 80085aa:	2600      	movs	r6, #0
 80085ac:	341a      	adds	r4, #26
 80085ae:	42b5      	cmp	r5, r6
 80085b0:	d11a      	bne.n	80085e8 <_printf_common+0xc8>
 80085b2:	2000      	movs	r0, #0
 80085b4:	e008      	b.n	80085c8 <_printf_common+0xa8>
 80085b6:	2301      	movs	r3, #1
 80085b8:	4652      	mov	r2, sl
 80085ba:	4649      	mov	r1, r9
 80085bc:	4638      	mov	r0, r7
 80085be:	47c0      	blx	r8
 80085c0:	3001      	adds	r0, #1
 80085c2:	d103      	bne.n	80085cc <_printf_common+0xac>
 80085c4:	f04f 30ff 	mov.w	r0, #4294967295
 80085c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085cc:	3501      	adds	r5, #1
 80085ce:	e7c6      	b.n	800855e <_printf_common+0x3e>
 80085d0:	18e1      	adds	r1, r4, r3
 80085d2:	1c5a      	adds	r2, r3, #1
 80085d4:	2030      	movs	r0, #48	; 0x30
 80085d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085da:	4422      	add	r2, r4
 80085dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085e4:	3302      	adds	r3, #2
 80085e6:	e7c7      	b.n	8008578 <_printf_common+0x58>
 80085e8:	2301      	movs	r3, #1
 80085ea:	4622      	mov	r2, r4
 80085ec:	4649      	mov	r1, r9
 80085ee:	4638      	mov	r0, r7
 80085f0:	47c0      	blx	r8
 80085f2:	3001      	adds	r0, #1
 80085f4:	d0e6      	beq.n	80085c4 <_printf_common+0xa4>
 80085f6:	3601      	adds	r6, #1
 80085f8:	e7d9      	b.n	80085ae <_printf_common+0x8e>
	...

080085fc <_printf_i>:
 80085fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008600:	460c      	mov	r4, r1
 8008602:	4691      	mov	r9, r2
 8008604:	7e27      	ldrb	r7, [r4, #24]
 8008606:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008608:	2f78      	cmp	r7, #120	; 0x78
 800860a:	4680      	mov	r8, r0
 800860c:	469a      	mov	sl, r3
 800860e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008612:	d807      	bhi.n	8008624 <_printf_i+0x28>
 8008614:	2f62      	cmp	r7, #98	; 0x62
 8008616:	d80a      	bhi.n	800862e <_printf_i+0x32>
 8008618:	2f00      	cmp	r7, #0
 800861a:	f000 80d8 	beq.w	80087ce <_printf_i+0x1d2>
 800861e:	2f58      	cmp	r7, #88	; 0x58
 8008620:	f000 80a3 	beq.w	800876a <_printf_i+0x16e>
 8008624:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008628:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800862c:	e03a      	b.n	80086a4 <_printf_i+0xa8>
 800862e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008632:	2b15      	cmp	r3, #21
 8008634:	d8f6      	bhi.n	8008624 <_printf_i+0x28>
 8008636:	a001      	add	r0, pc, #4	; (adr r0, 800863c <_printf_i+0x40>)
 8008638:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800863c:	08008695 	.word	0x08008695
 8008640:	080086a9 	.word	0x080086a9
 8008644:	08008625 	.word	0x08008625
 8008648:	08008625 	.word	0x08008625
 800864c:	08008625 	.word	0x08008625
 8008650:	08008625 	.word	0x08008625
 8008654:	080086a9 	.word	0x080086a9
 8008658:	08008625 	.word	0x08008625
 800865c:	08008625 	.word	0x08008625
 8008660:	08008625 	.word	0x08008625
 8008664:	08008625 	.word	0x08008625
 8008668:	080087b5 	.word	0x080087b5
 800866c:	080086d9 	.word	0x080086d9
 8008670:	08008797 	.word	0x08008797
 8008674:	08008625 	.word	0x08008625
 8008678:	08008625 	.word	0x08008625
 800867c:	080087d7 	.word	0x080087d7
 8008680:	08008625 	.word	0x08008625
 8008684:	080086d9 	.word	0x080086d9
 8008688:	08008625 	.word	0x08008625
 800868c:	08008625 	.word	0x08008625
 8008690:	0800879f 	.word	0x0800879f
 8008694:	680b      	ldr	r3, [r1, #0]
 8008696:	1d1a      	adds	r2, r3, #4
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	600a      	str	r2, [r1, #0]
 800869c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80086a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086a4:	2301      	movs	r3, #1
 80086a6:	e0a3      	b.n	80087f0 <_printf_i+0x1f4>
 80086a8:	6825      	ldr	r5, [r4, #0]
 80086aa:	6808      	ldr	r0, [r1, #0]
 80086ac:	062e      	lsls	r6, r5, #24
 80086ae:	f100 0304 	add.w	r3, r0, #4
 80086b2:	d50a      	bpl.n	80086ca <_printf_i+0xce>
 80086b4:	6805      	ldr	r5, [r0, #0]
 80086b6:	600b      	str	r3, [r1, #0]
 80086b8:	2d00      	cmp	r5, #0
 80086ba:	da03      	bge.n	80086c4 <_printf_i+0xc8>
 80086bc:	232d      	movs	r3, #45	; 0x2d
 80086be:	426d      	negs	r5, r5
 80086c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086c4:	485e      	ldr	r0, [pc, #376]	; (8008840 <_printf_i+0x244>)
 80086c6:	230a      	movs	r3, #10
 80086c8:	e019      	b.n	80086fe <_printf_i+0x102>
 80086ca:	f015 0f40 	tst.w	r5, #64	; 0x40
 80086ce:	6805      	ldr	r5, [r0, #0]
 80086d0:	600b      	str	r3, [r1, #0]
 80086d2:	bf18      	it	ne
 80086d4:	b22d      	sxthne	r5, r5
 80086d6:	e7ef      	b.n	80086b8 <_printf_i+0xbc>
 80086d8:	680b      	ldr	r3, [r1, #0]
 80086da:	6825      	ldr	r5, [r4, #0]
 80086dc:	1d18      	adds	r0, r3, #4
 80086de:	6008      	str	r0, [r1, #0]
 80086e0:	0628      	lsls	r0, r5, #24
 80086e2:	d501      	bpl.n	80086e8 <_printf_i+0xec>
 80086e4:	681d      	ldr	r5, [r3, #0]
 80086e6:	e002      	b.n	80086ee <_printf_i+0xf2>
 80086e8:	0669      	lsls	r1, r5, #25
 80086ea:	d5fb      	bpl.n	80086e4 <_printf_i+0xe8>
 80086ec:	881d      	ldrh	r5, [r3, #0]
 80086ee:	4854      	ldr	r0, [pc, #336]	; (8008840 <_printf_i+0x244>)
 80086f0:	2f6f      	cmp	r7, #111	; 0x6f
 80086f2:	bf0c      	ite	eq
 80086f4:	2308      	moveq	r3, #8
 80086f6:	230a      	movne	r3, #10
 80086f8:	2100      	movs	r1, #0
 80086fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80086fe:	6866      	ldr	r6, [r4, #4]
 8008700:	60a6      	str	r6, [r4, #8]
 8008702:	2e00      	cmp	r6, #0
 8008704:	bfa2      	ittt	ge
 8008706:	6821      	ldrge	r1, [r4, #0]
 8008708:	f021 0104 	bicge.w	r1, r1, #4
 800870c:	6021      	strge	r1, [r4, #0]
 800870e:	b90d      	cbnz	r5, 8008714 <_printf_i+0x118>
 8008710:	2e00      	cmp	r6, #0
 8008712:	d04d      	beq.n	80087b0 <_printf_i+0x1b4>
 8008714:	4616      	mov	r6, r2
 8008716:	fbb5 f1f3 	udiv	r1, r5, r3
 800871a:	fb03 5711 	mls	r7, r3, r1, r5
 800871e:	5dc7      	ldrb	r7, [r0, r7]
 8008720:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008724:	462f      	mov	r7, r5
 8008726:	42bb      	cmp	r3, r7
 8008728:	460d      	mov	r5, r1
 800872a:	d9f4      	bls.n	8008716 <_printf_i+0x11a>
 800872c:	2b08      	cmp	r3, #8
 800872e:	d10b      	bne.n	8008748 <_printf_i+0x14c>
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	07df      	lsls	r7, r3, #31
 8008734:	d508      	bpl.n	8008748 <_printf_i+0x14c>
 8008736:	6923      	ldr	r3, [r4, #16]
 8008738:	6861      	ldr	r1, [r4, #4]
 800873a:	4299      	cmp	r1, r3
 800873c:	bfde      	ittt	le
 800873e:	2330      	movle	r3, #48	; 0x30
 8008740:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008744:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008748:	1b92      	subs	r2, r2, r6
 800874a:	6122      	str	r2, [r4, #16]
 800874c:	f8cd a000 	str.w	sl, [sp]
 8008750:	464b      	mov	r3, r9
 8008752:	aa03      	add	r2, sp, #12
 8008754:	4621      	mov	r1, r4
 8008756:	4640      	mov	r0, r8
 8008758:	f7ff fee2 	bl	8008520 <_printf_common>
 800875c:	3001      	adds	r0, #1
 800875e:	d14c      	bne.n	80087fa <_printf_i+0x1fe>
 8008760:	f04f 30ff 	mov.w	r0, #4294967295
 8008764:	b004      	add	sp, #16
 8008766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800876a:	4835      	ldr	r0, [pc, #212]	; (8008840 <_printf_i+0x244>)
 800876c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008770:	6823      	ldr	r3, [r4, #0]
 8008772:	680e      	ldr	r6, [r1, #0]
 8008774:	061f      	lsls	r7, r3, #24
 8008776:	f856 5b04 	ldr.w	r5, [r6], #4
 800877a:	600e      	str	r6, [r1, #0]
 800877c:	d514      	bpl.n	80087a8 <_printf_i+0x1ac>
 800877e:	07d9      	lsls	r1, r3, #31
 8008780:	bf44      	itt	mi
 8008782:	f043 0320 	orrmi.w	r3, r3, #32
 8008786:	6023      	strmi	r3, [r4, #0]
 8008788:	b91d      	cbnz	r5, 8008792 <_printf_i+0x196>
 800878a:	6823      	ldr	r3, [r4, #0]
 800878c:	f023 0320 	bic.w	r3, r3, #32
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	2310      	movs	r3, #16
 8008794:	e7b0      	b.n	80086f8 <_printf_i+0xfc>
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	f043 0320 	orr.w	r3, r3, #32
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	2378      	movs	r3, #120	; 0x78
 80087a0:	4828      	ldr	r0, [pc, #160]	; (8008844 <_printf_i+0x248>)
 80087a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80087a6:	e7e3      	b.n	8008770 <_printf_i+0x174>
 80087a8:	065e      	lsls	r6, r3, #25
 80087aa:	bf48      	it	mi
 80087ac:	b2ad      	uxthmi	r5, r5
 80087ae:	e7e6      	b.n	800877e <_printf_i+0x182>
 80087b0:	4616      	mov	r6, r2
 80087b2:	e7bb      	b.n	800872c <_printf_i+0x130>
 80087b4:	680b      	ldr	r3, [r1, #0]
 80087b6:	6826      	ldr	r6, [r4, #0]
 80087b8:	6960      	ldr	r0, [r4, #20]
 80087ba:	1d1d      	adds	r5, r3, #4
 80087bc:	600d      	str	r5, [r1, #0]
 80087be:	0635      	lsls	r5, r6, #24
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	d501      	bpl.n	80087c8 <_printf_i+0x1cc>
 80087c4:	6018      	str	r0, [r3, #0]
 80087c6:	e002      	b.n	80087ce <_printf_i+0x1d2>
 80087c8:	0671      	lsls	r1, r6, #25
 80087ca:	d5fb      	bpl.n	80087c4 <_printf_i+0x1c8>
 80087cc:	8018      	strh	r0, [r3, #0]
 80087ce:	2300      	movs	r3, #0
 80087d0:	6123      	str	r3, [r4, #16]
 80087d2:	4616      	mov	r6, r2
 80087d4:	e7ba      	b.n	800874c <_printf_i+0x150>
 80087d6:	680b      	ldr	r3, [r1, #0]
 80087d8:	1d1a      	adds	r2, r3, #4
 80087da:	600a      	str	r2, [r1, #0]
 80087dc:	681e      	ldr	r6, [r3, #0]
 80087de:	6862      	ldr	r2, [r4, #4]
 80087e0:	2100      	movs	r1, #0
 80087e2:	4630      	mov	r0, r6
 80087e4:	f7f7 fcf4 	bl	80001d0 <memchr>
 80087e8:	b108      	cbz	r0, 80087ee <_printf_i+0x1f2>
 80087ea:	1b80      	subs	r0, r0, r6
 80087ec:	6060      	str	r0, [r4, #4]
 80087ee:	6863      	ldr	r3, [r4, #4]
 80087f0:	6123      	str	r3, [r4, #16]
 80087f2:	2300      	movs	r3, #0
 80087f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087f8:	e7a8      	b.n	800874c <_printf_i+0x150>
 80087fa:	6923      	ldr	r3, [r4, #16]
 80087fc:	4632      	mov	r2, r6
 80087fe:	4649      	mov	r1, r9
 8008800:	4640      	mov	r0, r8
 8008802:	47d0      	blx	sl
 8008804:	3001      	adds	r0, #1
 8008806:	d0ab      	beq.n	8008760 <_printf_i+0x164>
 8008808:	6823      	ldr	r3, [r4, #0]
 800880a:	079b      	lsls	r3, r3, #30
 800880c:	d413      	bmi.n	8008836 <_printf_i+0x23a>
 800880e:	68e0      	ldr	r0, [r4, #12]
 8008810:	9b03      	ldr	r3, [sp, #12]
 8008812:	4298      	cmp	r0, r3
 8008814:	bfb8      	it	lt
 8008816:	4618      	movlt	r0, r3
 8008818:	e7a4      	b.n	8008764 <_printf_i+0x168>
 800881a:	2301      	movs	r3, #1
 800881c:	4632      	mov	r2, r6
 800881e:	4649      	mov	r1, r9
 8008820:	4640      	mov	r0, r8
 8008822:	47d0      	blx	sl
 8008824:	3001      	adds	r0, #1
 8008826:	d09b      	beq.n	8008760 <_printf_i+0x164>
 8008828:	3501      	adds	r5, #1
 800882a:	68e3      	ldr	r3, [r4, #12]
 800882c:	9903      	ldr	r1, [sp, #12]
 800882e:	1a5b      	subs	r3, r3, r1
 8008830:	42ab      	cmp	r3, r5
 8008832:	dcf2      	bgt.n	800881a <_printf_i+0x21e>
 8008834:	e7eb      	b.n	800880e <_printf_i+0x212>
 8008836:	2500      	movs	r5, #0
 8008838:	f104 0619 	add.w	r6, r4, #25
 800883c:	e7f5      	b.n	800882a <_printf_i+0x22e>
 800883e:	bf00      	nop
 8008840:	0800c37f 	.word	0x0800c37f
 8008844:	0800c390 	.word	0x0800c390

08008848 <_sbrk_r>:
 8008848:	b538      	push	{r3, r4, r5, lr}
 800884a:	4d06      	ldr	r5, [pc, #24]	; (8008864 <_sbrk_r+0x1c>)
 800884c:	2300      	movs	r3, #0
 800884e:	4604      	mov	r4, r0
 8008850:	4608      	mov	r0, r1
 8008852:	602b      	str	r3, [r5, #0]
 8008854:	f7fa fa90 	bl	8002d78 <_sbrk>
 8008858:	1c43      	adds	r3, r0, #1
 800885a:	d102      	bne.n	8008862 <_sbrk_r+0x1a>
 800885c:	682b      	ldr	r3, [r5, #0]
 800885e:	b103      	cbz	r3, 8008862 <_sbrk_r+0x1a>
 8008860:	6023      	str	r3, [r4, #0]
 8008862:	bd38      	pop	{r3, r4, r5, pc}
 8008864:	200006ec 	.word	0x200006ec

08008868 <__swbuf_r>:
 8008868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886a:	460e      	mov	r6, r1
 800886c:	4614      	mov	r4, r2
 800886e:	4605      	mov	r5, r0
 8008870:	b118      	cbz	r0, 800887a <__swbuf_r+0x12>
 8008872:	6983      	ldr	r3, [r0, #24]
 8008874:	b90b      	cbnz	r3, 800887a <__swbuf_r+0x12>
 8008876:	f000 f9d9 	bl	8008c2c <__sinit>
 800887a:	4b21      	ldr	r3, [pc, #132]	; (8008900 <__swbuf_r+0x98>)
 800887c:	429c      	cmp	r4, r3
 800887e:	d12b      	bne.n	80088d8 <__swbuf_r+0x70>
 8008880:	686c      	ldr	r4, [r5, #4]
 8008882:	69a3      	ldr	r3, [r4, #24]
 8008884:	60a3      	str	r3, [r4, #8]
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	071a      	lsls	r2, r3, #28
 800888a:	d52f      	bpl.n	80088ec <__swbuf_r+0x84>
 800888c:	6923      	ldr	r3, [r4, #16]
 800888e:	b36b      	cbz	r3, 80088ec <__swbuf_r+0x84>
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	6820      	ldr	r0, [r4, #0]
 8008894:	1ac0      	subs	r0, r0, r3
 8008896:	6963      	ldr	r3, [r4, #20]
 8008898:	b2f6      	uxtb	r6, r6
 800889a:	4283      	cmp	r3, r0
 800889c:	4637      	mov	r7, r6
 800889e:	dc04      	bgt.n	80088aa <__swbuf_r+0x42>
 80088a0:	4621      	mov	r1, r4
 80088a2:	4628      	mov	r0, r5
 80088a4:	f000 f92e 	bl	8008b04 <_fflush_r>
 80088a8:	bb30      	cbnz	r0, 80088f8 <__swbuf_r+0x90>
 80088aa:	68a3      	ldr	r3, [r4, #8]
 80088ac:	3b01      	subs	r3, #1
 80088ae:	60a3      	str	r3, [r4, #8]
 80088b0:	6823      	ldr	r3, [r4, #0]
 80088b2:	1c5a      	adds	r2, r3, #1
 80088b4:	6022      	str	r2, [r4, #0]
 80088b6:	701e      	strb	r6, [r3, #0]
 80088b8:	6963      	ldr	r3, [r4, #20]
 80088ba:	3001      	adds	r0, #1
 80088bc:	4283      	cmp	r3, r0
 80088be:	d004      	beq.n	80088ca <__swbuf_r+0x62>
 80088c0:	89a3      	ldrh	r3, [r4, #12]
 80088c2:	07db      	lsls	r3, r3, #31
 80088c4:	d506      	bpl.n	80088d4 <__swbuf_r+0x6c>
 80088c6:	2e0a      	cmp	r6, #10
 80088c8:	d104      	bne.n	80088d4 <__swbuf_r+0x6c>
 80088ca:	4621      	mov	r1, r4
 80088cc:	4628      	mov	r0, r5
 80088ce:	f000 f919 	bl	8008b04 <_fflush_r>
 80088d2:	b988      	cbnz	r0, 80088f8 <__swbuf_r+0x90>
 80088d4:	4638      	mov	r0, r7
 80088d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088d8:	4b0a      	ldr	r3, [pc, #40]	; (8008904 <__swbuf_r+0x9c>)
 80088da:	429c      	cmp	r4, r3
 80088dc:	d101      	bne.n	80088e2 <__swbuf_r+0x7a>
 80088de:	68ac      	ldr	r4, [r5, #8]
 80088e0:	e7cf      	b.n	8008882 <__swbuf_r+0x1a>
 80088e2:	4b09      	ldr	r3, [pc, #36]	; (8008908 <__swbuf_r+0xa0>)
 80088e4:	429c      	cmp	r4, r3
 80088e6:	bf08      	it	eq
 80088e8:	68ec      	ldreq	r4, [r5, #12]
 80088ea:	e7ca      	b.n	8008882 <__swbuf_r+0x1a>
 80088ec:	4621      	mov	r1, r4
 80088ee:	4628      	mov	r0, r5
 80088f0:	f000 f80c 	bl	800890c <__swsetup_r>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d0cb      	beq.n	8008890 <__swbuf_r+0x28>
 80088f8:	f04f 37ff 	mov.w	r7, #4294967295
 80088fc:	e7ea      	b.n	80088d4 <__swbuf_r+0x6c>
 80088fe:	bf00      	nop
 8008900:	0800c3c4 	.word	0x0800c3c4
 8008904:	0800c3e4 	.word	0x0800c3e4
 8008908:	0800c3a4 	.word	0x0800c3a4

0800890c <__swsetup_r>:
 800890c:	4b32      	ldr	r3, [pc, #200]	; (80089d8 <__swsetup_r+0xcc>)
 800890e:	b570      	push	{r4, r5, r6, lr}
 8008910:	681d      	ldr	r5, [r3, #0]
 8008912:	4606      	mov	r6, r0
 8008914:	460c      	mov	r4, r1
 8008916:	b125      	cbz	r5, 8008922 <__swsetup_r+0x16>
 8008918:	69ab      	ldr	r3, [r5, #24]
 800891a:	b913      	cbnz	r3, 8008922 <__swsetup_r+0x16>
 800891c:	4628      	mov	r0, r5
 800891e:	f000 f985 	bl	8008c2c <__sinit>
 8008922:	4b2e      	ldr	r3, [pc, #184]	; (80089dc <__swsetup_r+0xd0>)
 8008924:	429c      	cmp	r4, r3
 8008926:	d10f      	bne.n	8008948 <__swsetup_r+0x3c>
 8008928:	686c      	ldr	r4, [r5, #4]
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008930:	0719      	lsls	r1, r3, #28
 8008932:	d42c      	bmi.n	800898e <__swsetup_r+0x82>
 8008934:	06dd      	lsls	r5, r3, #27
 8008936:	d411      	bmi.n	800895c <__swsetup_r+0x50>
 8008938:	2309      	movs	r3, #9
 800893a:	6033      	str	r3, [r6, #0]
 800893c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008940:	81a3      	strh	r3, [r4, #12]
 8008942:	f04f 30ff 	mov.w	r0, #4294967295
 8008946:	e03e      	b.n	80089c6 <__swsetup_r+0xba>
 8008948:	4b25      	ldr	r3, [pc, #148]	; (80089e0 <__swsetup_r+0xd4>)
 800894a:	429c      	cmp	r4, r3
 800894c:	d101      	bne.n	8008952 <__swsetup_r+0x46>
 800894e:	68ac      	ldr	r4, [r5, #8]
 8008950:	e7eb      	b.n	800892a <__swsetup_r+0x1e>
 8008952:	4b24      	ldr	r3, [pc, #144]	; (80089e4 <__swsetup_r+0xd8>)
 8008954:	429c      	cmp	r4, r3
 8008956:	bf08      	it	eq
 8008958:	68ec      	ldreq	r4, [r5, #12]
 800895a:	e7e6      	b.n	800892a <__swsetup_r+0x1e>
 800895c:	0758      	lsls	r0, r3, #29
 800895e:	d512      	bpl.n	8008986 <__swsetup_r+0x7a>
 8008960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008962:	b141      	cbz	r1, 8008976 <__swsetup_r+0x6a>
 8008964:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008968:	4299      	cmp	r1, r3
 800896a:	d002      	beq.n	8008972 <__swsetup_r+0x66>
 800896c:	4630      	mov	r0, r6
 800896e:	f7ff fbd3 	bl	8008118 <_free_r>
 8008972:	2300      	movs	r3, #0
 8008974:	6363      	str	r3, [r4, #52]	; 0x34
 8008976:	89a3      	ldrh	r3, [r4, #12]
 8008978:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800897c:	81a3      	strh	r3, [r4, #12]
 800897e:	2300      	movs	r3, #0
 8008980:	6063      	str	r3, [r4, #4]
 8008982:	6923      	ldr	r3, [r4, #16]
 8008984:	6023      	str	r3, [r4, #0]
 8008986:	89a3      	ldrh	r3, [r4, #12]
 8008988:	f043 0308 	orr.w	r3, r3, #8
 800898c:	81a3      	strh	r3, [r4, #12]
 800898e:	6923      	ldr	r3, [r4, #16]
 8008990:	b94b      	cbnz	r3, 80089a6 <__swsetup_r+0x9a>
 8008992:	89a3      	ldrh	r3, [r4, #12]
 8008994:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800899c:	d003      	beq.n	80089a6 <__swsetup_r+0x9a>
 800899e:	4621      	mov	r1, r4
 80089a0:	4630      	mov	r0, r6
 80089a2:	f000 fa07 	bl	8008db4 <__smakebuf_r>
 80089a6:	89a0      	ldrh	r0, [r4, #12]
 80089a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089ac:	f010 0301 	ands.w	r3, r0, #1
 80089b0:	d00a      	beq.n	80089c8 <__swsetup_r+0xbc>
 80089b2:	2300      	movs	r3, #0
 80089b4:	60a3      	str	r3, [r4, #8]
 80089b6:	6963      	ldr	r3, [r4, #20]
 80089b8:	425b      	negs	r3, r3
 80089ba:	61a3      	str	r3, [r4, #24]
 80089bc:	6923      	ldr	r3, [r4, #16]
 80089be:	b943      	cbnz	r3, 80089d2 <__swsetup_r+0xc6>
 80089c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80089c4:	d1ba      	bne.n	800893c <__swsetup_r+0x30>
 80089c6:	bd70      	pop	{r4, r5, r6, pc}
 80089c8:	0781      	lsls	r1, r0, #30
 80089ca:	bf58      	it	pl
 80089cc:	6963      	ldrpl	r3, [r4, #20]
 80089ce:	60a3      	str	r3, [r4, #8]
 80089d0:	e7f4      	b.n	80089bc <__swsetup_r+0xb0>
 80089d2:	2000      	movs	r0, #0
 80089d4:	e7f7      	b.n	80089c6 <__swsetup_r+0xba>
 80089d6:	bf00      	nop
 80089d8:	20000050 	.word	0x20000050
 80089dc:	0800c3c4 	.word	0x0800c3c4
 80089e0:	0800c3e4 	.word	0x0800c3e4
 80089e4:	0800c3a4 	.word	0x0800c3a4

080089e8 <abort>:
 80089e8:	b508      	push	{r3, lr}
 80089ea:	2006      	movs	r0, #6
 80089ec:	f000 fa56 	bl	8008e9c <raise>
 80089f0:	2001      	movs	r0, #1
 80089f2:	f7fa f949 	bl	8002c88 <_exit>
	...

080089f8 <__sflush_r>:
 80089f8:	898a      	ldrh	r2, [r1, #12]
 80089fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089fe:	4605      	mov	r5, r0
 8008a00:	0710      	lsls	r0, r2, #28
 8008a02:	460c      	mov	r4, r1
 8008a04:	d458      	bmi.n	8008ab8 <__sflush_r+0xc0>
 8008a06:	684b      	ldr	r3, [r1, #4]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	dc05      	bgt.n	8008a18 <__sflush_r+0x20>
 8008a0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	dc02      	bgt.n	8008a18 <__sflush_r+0x20>
 8008a12:	2000      	movs	r0, #0
 8008a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a1a:	2e00      	cmp	r6, #0
 8008a1c:	d0f9      	beq.n	8008a12 <__sflush_r+0x1a>
 8008a1e:	2300      	movs	r3, #0
 8008a20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a24:	682f      	ldr	r7, [r5, #0]
 8008a26:	602b      	str	r3, [r5, #0]
 8008a28:	d032      	beq.n	8008a90 <__sflush_r+0x98>
 8008a2a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a2c:	89a3      	ldrh	r3, [r4, #12]
 8008a2e:	075a      	lsls	r2, r3, #29
 8008a30:	d505      	bpl.n	8008a3e <__sflush_r+0x46>
 8008a32:	6863      	ldr	r3, [r4, #4]
 8008a34:	1ac0      	subs	r0, r0, r3
 8008a36:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a38:	b10b      	cbz	r3, 8008a3e <__sflush_r+0x46>
 8008a3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a3c:	1ac0      	subs	r0, r0, r3
 8008a3e:	2300      	movs	r3, #0
 8008a40:	4602      	mov	r2, r0
 8008a42:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a44:	6a21      	ldr	r1, [r4, #32]
 8008a46:	4628      	mov	r0, r5
 8008a48:	47b0      	blx	r6
 8008a4a:	1c43      	adds	r3, r0, #1
 8008a4c:	89a3      	ldrh	r3, [r4, #12]
 8008a4e:	d106      	bne.n	8008a5e <__sflush_r+0x66>
 8008a50:	6829      	ldr	r1, [r5, #0]
 8008a52:	291d      	cmp	r1, #29
 8008a54:	d82c      	bhi.n	8008ab0 <__sflush_r+0xb8>
 8008a56:	4a2a      	ldr	r2, [pc, #168]	; (8008b00 <__sflush_r+0x108>)
 8008a58:	40ca      	lsrs	r2, r1
 8008a5a:	07d6      	lsls	r6, r2, #31
 8008a5c:	d528      	bpl.n	8008ab0 <__sflush_r+0xb8>
 8008a5e:	2200      	movs	r2, #0
 8008a60:	6062      	str	r2, [r4, #4]
 8008a62:	04d9      	lsls	r1, r3, #19
 8008a64:	6922      	ldr	r2, [r4, #16]
 8008a66:	6022      	str	r2, [r4, #0]
 8008a68:	d504      	bpl.n	8008a74 <__sflush_r+0x7c>
 8008a6a:	1c42      	adds	r2, r0, #1
 8008a6c:	d101      	bne.n	8008a72 <__sflush_r+0x7a>
 8008a6e:	682b      	ldr	r3, [r5, #0]
 8008a70:	b903      	cbnz	r3, 8008a74 <__sflush_r+0x7c>
 8008a72:	6560      	str	r0, [r4, #84]	; 0x54
 8008a74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a76:	602f      	str	r7, [r5, #0]
 8008a78:	2900      	cmp	r1, #0
 8008a7a:	d0ca      	beq.n	8008a12 <__sflush_r+0x1a>
 8008a7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a80:	4299      	cmp	r1, r3
 8008a82:	d002      	beq.n	8008a8a <__sflush_r+0x92>
 8008a84:	4628      	mov	r0, r5
 8008a86:	f7ff fb47 	bl	8008118 <_free_r>
 8008a8a:	2000      	movs	r0, #0
 8008a8c:	6360      	str	r0, [r4, #52]	; 0x34
 8008a8e:	e7c1      	b.n	8008a14 <__sflush_r+0x1c>
 8008a90:	6a21      	ldr	r1, [r4, #32]
 8008a92:	2301      	movs	r3, #1
 8008a94:	4628      	mov	r0, r5
 8008a96:	47b0      	blx	r6
 8008a98:	1c41      	adds	r1, r0, #1
 8008a9a:	d1c7      	bne.n	8008a2c <__sflush_r+0x34>
 8008a9c:	682b      	ldr	r3, [r5, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d0c4      	beq.n	8008a2c <__sflush_r+0x34>
 8008aa2:	2b1d      	cmp	r3, #29
 8008aa4:	d001      	beq.n	8008aaa <__sflush_r+0xb2>
 8008aa6:	2b16      	cmp	r3, #22
 8008aa8:	d101      	bne.n	8008aae <__sflush_r+0xb6>
 8008aaa:	602f      	str	r7, [r5, #0]
 8008aac:	e7b1      	b.n	8008a12 <__sflush_r+0x1a>
 8008aae:	89a3      	ldrh	r3, [r4, #12]
 8008ab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ab4:	81a3      	strh	r3, [r4, #12]
 8008ab6:	e7ad      	b.n	8008a14 <__sflush_r+0x1c>
 8008ab8:	690f      	ldr	r7, [r1, #16]
 8008aba:	2f00      	cmp	r7, #0
 8008abc:	d0a9      	beq.n	8008a12 <__sflush_r+0x1a>
 8008abe:	0793      	lsls	r3, r2, #30
 8008ac0:	680e      	ldr	r6, [r1, #0]
 8008ac2:	bf08      	it	eq
 8008ac4:	694b      	ldreq	r3, [r1, #20]
 8008ac6:	600f      	str	r7, [r1, #0]
 8008ac8:	bf18      	it	ne
 8008aca:	2300      	movne	r3, #0
 8008acc:	eba6 0807 	sub.w	r8, r6, r7
 8008ad0:	608b      	str	r3, [r1, #8]
 8008ad2:	f1b8 0f00 	cmp.w	r8, #0
 8008ad6:	dd9c      	ble.n	8008a12 <__sflush_r+0x1a>
 8008ad8:	6a21      	ldr	r1, [r4, #32]
 8008ada:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008adc:	4643      	mov	r3, r8
 8008ade:	463a      	mov	r2, r7
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b0      	blx	r6
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	dc06      	bgt.n	8008af6 <__sflush_r+0xfe>
 8008ae8:	89a3      	ldrh	r3, [r4, #12]
 8008aea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aee:	81a3      	strh	r3, [r4, #12]
 8008af0:	f04f 30ff 	mov.w	r0, #4294967295
 8008af4:	e78e      	b.n	8008a14 <__sflush_r+0x1c>
 8008af6:	4407      	add	r7, r0
 8008af8:	eba8 0800 	sub.w	r8, r8, r0
 8008afc:	e7e9      	b.n	8008ad2 <__sflush_r+0xda>
 8008afe:	bf00      	nop
 8008b00:	20400001 	.word	0x20400001

08008b04 <_fflush_r>:
 8008b04:	b538      	push	{r3, r4, r5, lr}
 8008b06:	690b      	ldr	r3, [r1, #16]
 8008b08:	4605      	mov	r5, r0
 8008b0a:	460c      	mov	r4, r1
 8008b0c:	b913      	cbnz	r3, 8008b14 <_fflush_r+0x10>
 8008b0e:	2500      	movs	r5, #0
 8008b10:	4628      	mov	r0, r5
 8008b12:	bd38      	pop	{r3, r4, r5, pc}
 8008b14:	b118      	cbz	r0, 8008b1e <_fflush_r+0x1a>
 8008b16:	6983      	ldr	r3, [r0, #24]
 8008b18:	b90b      	cbnz	r3, 8008b1e <_fflush_r+0x1a>
 8008b1a:	f000 f887 	bl	8008c2c <__sinit>
 8008b1e:	4b14      	ldr	r3, [pc, #80]	; (8008b70 <_fflush_r+0x6c>)
 8008b20:	429c      	cmp	r4, r3
 8008b22:	d11b      	bne.n	8008b5c <_fflush_r+0x58>
 8008b24:	686c      	ldr	r4, [r5, #4]
 8008b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d0ef      	beq.n	8008b0e <_fflush_r+0xa>
 8008b2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b30:	07d0      	lsls	r0, r2, #31
 8008b32:	d404      	bmi.n	8008b3e <_fflush_r+0x3a>
 8008b34:	0599      	lsls	r1, r3, #22
 8008b36:	d402      	bmi.n	8008b3e <_fflush_r+0x3a>
 8008b38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b3a:	f000 f915 	bl	8008d68 <__retarget_lock_acquire_recursive>
 8008b3e:	4628      	mov	r0, r5
 8008b40:	4621      	mov	r1, r4
 8008b42:	f7ff ff59 	bl	80089f8 <__sflush_r>
 8008b46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b48:	07da      	lsls	r2, r3, #31
 8008b4a:	4605      	mov	r5, r0
 8008b4c:	d4e0      	bmi.n	8008b10 <_fflush_r+0xc>
 8008b4e:	89a3      	ldrh	r3, [r4, #12]
 8008b50:	059b      	lsls	r3, r3, #22
 8008b52:	d4dd      	bmi.n	8008b10 <_fflush_r+0xc>
 8008b54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b56:	f000 f908 	bl	8008d6a <__retarget_lock_release_recursive>
 8008b5a:	e7d9      	b.n	8008b10 <_fflush_r+0xc>
 8008b5c:	4b05      	ldr	r3, [pc, #20]	; (8008b74 <_fflush_r+0x70>)
 8008b5e:	429c      	cmp	r4, r3
 8008b60:	d101      	bne.n	8008b66 <_fflush_r+0x62>
 8008b62:	68ac      	ldr	r4, [r5, #8]
 8008b64:	e7df      	b.n	8008b26 <_fflush_r+0x22>
 8008b66:	4b04      	ldr	r3, [pc, #16]	; (8008b78 <_fflush_r+0x74>)
 8008b68:	429c      	cmp	r4, r3
 8008b6a:	bf08      	it	eq
 8008b6c:	68ec      	ldreq	r4, [r5, #12]
 8008b6e:	e7da      	b.n	8008b26 <_fflush_r+0x22>
 8008b70:	0800c3c4 	.word	0x0800c3c4
 8008b74:	0800c3e4 	.word	0x0800c3e4
 8008b78:	0800c3a4 	.word	0x0800c3a4

08008b7c <std>:
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	b510      	push	{r4, lr}
 8008b80:	4604      	mov	r4, r0
 8008b82:	e9c0 3300 	strd	r3, r3, [r0]
 8008b86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b8a:	6083      	str	r3, [r0, #8]
 8008b8c:	8181      	strh	r1, [r0, #12]
 8008b8e:	6643      	str	r3, [r0, #100]	; 0x64
 8008b90:	81c2      	strh	r2, [r0, #14]
 8008b92:	6183      	str	r3, [r0, #24]
 8008b94:	4619      	mov	r1, r3
 8008b96:	2208      	movs	r2, #8
 8008b98:	305c      	adds	r0, #92	; 0x5c
 8008b9a:	f7ff fa3d 	bl	8008018 <memset>
 8008b9e:	4b05      	ldr	r3, [pc, #20]	; (8008bb4 <std+0x38>)
 8008ba0:	6263      	str	r3, [r4, #36]	; 0x24
 8008ba2:	4b05      	ldr	r3, [pc, #20]	; (8008bb8 <std+0x3c>)
 8008ba4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ba6:	4b05      	ldr	r3, [pc, #20]	; (8008bbc <std+0x40>)
 8008ba8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008baa:	4b05      	ldr	r3, [pc, #20]	; (8008bc0 <std+0x44>)
 8008bac:	6224      	str	r4, [r4, #32]
 8008bae:	6323      	str	r3, [r4, #48]	; 0x30
 8008bb0:	bd10      	pop	{r4, pc}
 8008bb2:	bf00      	nop
 8008bb4:	08008ed5 	.word	0x08008ed5
 8008bb8:	08008ef7 	.word	0x08008ef7
 8008bbc:	08008f2f 	.word	0x08008f2f
 8008bc0:	08008f53 	.word	0x08008f53

08008bc4 <_cleanup_r>:
 8008bc4:	4901      	ldr	r1, [pc, #4]	; (8008bcc <_cleanup_r+0x8>)
 8008bc6:	f000 b8af 	b.w	8008d28 <_fwalk_reent>
 8008bca:	bf00      	nop
 8008bcc:	08008b05 	.word	0x08008b05

08008bd0 <__sfmoreglue>:
 8008bd0:	b570      	push	{r4, r5, r6, lr}
 8008bd2:	1e4a      	subs	r2, r1, #1
 8008bd4:	2568      	movs	r5, #104	; 0x68
 8008bd6:	4355      	muls	r5, r2
 8008bd8:	460e      	mov	r6, r1
 8008bda:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008bde:	f7ff faeb 	bl	80081b8 <_malloc_r>
 8008be2:	4604      	mov	r4, r0
 8008be4:	b140      	cbz	r0, 8008bf8 <__sfmoreglue+0x28>
 8008be6:	2100      	movs	r1, #0
 8008be8:	e9c0 1600 	strd	r1, r6, [r0]
 8008bec:	300c      	adds	r0, #12
 8008bee:	60a0      	str	r0, [r4, #8]
 8008bf0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008bf4:	f7ff fa10 	bl	8008018 <memset>
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	bd70      	pop	{r4, r5, r6, pc}

08008bfc <__sfp_lock_acquire>:
 8008bfc:	4801      	ldr	r0, [pc, #4]	; (8008c04 <__sfp_lock_acquire+0x8>)
 8008bfe:	f000 b8b3 	b.w	8008d68 <__retarget_lock_acquire_recursive>
 8008c02:	bf00      	nop
 8008c04:	200006e8 	.word	0x200006e8

08008c08 <__sfp_lock_release>:
 8008c08:	4801      	ldr	r0, [pc, #4]	; (8008c10 <__sfp_lock_release+0x8>)
 8008c0a:	f000 b8ae 	b.w	8008d6a <__retarget_lock_release_recursive>
 8008c0e:	bf00      	nop
 8008c10:	200006e8 	.word	0x200006e8

08008c14 <__sinit_lock_acquire>:
 8008c14:	4801      	ldr	r0, [pc, #4]	; (8008c1c <__sinit_lock_acquire+0x8>)
 8008c16:	f000 b8a7 	b.w	8008d68 <__retarget_lock_acquire_recursive>
 8008c1a:	bf00      	nop
 8008c1c:	200006e3 	.word	0x200006e3

08008c20 <__sinit_lock_release>:
 8008c20:	4801      	ldr	r0, [pc, #4]	; (8008c28 <__sinit_lock_release+0x8>)
 8008c22:	f000 b8a2 	b.w	8008d6a <__retarget_lock_release_recursive>
 8008c26:	bf00      	nop
 8008c28:	200006e3 	.word	0x200006e3

08008c2c <__sinit>:
 8008c2c:	b510      	push	{r4, lr}
 8008c2e:	4604      	mov	r4, r0
 8008c30:	f7ff fff0 	bl	8008c14 <__sinit_lock_acquire>
 8008c34:	69a3      	ldr	r3, [r4, #24]
 8008c36:	b11b      	cbz	r3, 8008c40 <__sinit+0x14>
 8008c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c3c:	f7ff bff0 	b.w	8008c20 <__sinit_lock_release>
 8008c40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008c44:	6523      	str	r3, [r4, #80]	; 0x50
 8008c46:	4b13      	ldr	r3, [pc, #76]	; (8008c94 <__sinit+0x68>)
 8008c48:	4a13      	ldr	r2, [pc, #76]	; (8008c98 <__sinit+0x6c>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008c4e:	42a3      	cmp	r3, r4
 8008c50:	bf04      	itt	eq
 8008c52:	2301      	moveq	r3, #1
 8008c54:	61a3      	streq	r3, [r4, #24]
 8008c56:	4620      	mov	r0, r4
 8008c58:	f000 f820 	bl	8008c9c <__sfp>
 8008c5c:	6060      	str	r0, [r4, #4]
 8008c5e:	4620      	mov	r0, r4
 8008c60:	f000 f81c 	bl	8008c9c <__sfp>
 8008c64:	60a0      	str	r0, [r4, #8]
 8008c66:	4620      	mov	r0, r4
 8008c68:	f000 f818 	bl	8008c9c <__sfp>
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	60e0      	str	r0, [r4, #12]
 8008c70:	2104      	movs	r1, #4
 8008c72:	6860      	ldr	r0, [r4, #4]
 8008c74:	f7ff ff82 	bl	8008b7c <std>
 8008c78:	68a0      	ldr	r0, [r4, #8]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	2109      	movs	r1, #9
 8008c7e:	f7ff ff7d 	bl	8008b7c <std>
 8008c82:	68e0      	ldr	r0, [r4, #12]
 8008c84:	2202      	movs	r2, #2
 8008c86:	2112      	movs	r1, #18
 8008c88:	f7ff ff78 	bl	8008b7c <std>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	61a3      	str	r3, [r4, #24]
 8008c90:	e7d2      	b.n	8008c38 <__sinit+0xc>
 8008c92:	bf00      	nop
 8008c94:	0800c2b8 	.word	0x0800c2b8
 8008c98:	08008bc5 	.word	0x08008bc5

08008c9c <__sfp>:
 8008c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c9e:	4607      	mov	r7, r0
 8008ca0:	f7ff ffac 	bl	8008bfc <__sfp_lock_acquire>
 8008ca4:	4b1e      	ldr	r3, [pc, #120]	; (8008d20 <__sfp+0x84>)
 8008ca6:	681e      	ldr	r6, [r3, #0]
 8008ca8:	69b3      	ldr	r3, [r6, #24]
 8008caa:	b913      	cbnz	r3, 8008cb2 <__sfp+0x16>
 8008cac:	4630      	mov	r0, r6
 8008cae:	f7ff ffbd 	bl	8008c2c <__sinit>
 8008cb2:	3648      	adds	r6, #72	; 0x48
 8008cb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008cb8:	3b01      	subs	r3, #1
 8008cba:	d503      	bpl.n	8008cc4 <__sfp+0x28>
 8008cbc:	6833      	ldr	r3, [r6, #0]
 8008cbe:	b30b      	cbz	r3, 8008d04 <__sfp+0x68>
 8008cc0:	6836      	ldr	r6, [r6, #0]
 8008cc2:	e7f7      	b.n	8008cb4 <__sfp+0x18>
 8008cc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008cc8:	b9d5      	cbnz	r5, 8008d00 <__sfp+0x64>
 8008cca:	4b16      	ldr	r3, [pc, #88]	; (8008d24 <__sfp+0x88>)
 8008ccc:	60e3      	str	r3, [r4, #12]
 8008cce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008cd2:	6665      	str	r5, [r4, #100]	; 0x64
 8008cd4:	f000 f847 	bl	8008d66 <__retarget_lock_init_recursive>
 8008cd8:	f7ff ff96 	bl	8008c08 <__sfp_lock_release>
 8008cdc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008ce0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ce4:	6025      	str	r5, [r4, #0]
 8008ce6:	61a5      	str	r5, [r4, #24]
 8008ce8:	2208      	movs	r2, #8
 8008cea:	4629      	mov	r1, r5
 8008cec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008cf0:	f7ff f992 	bl	8008018 <memset>
 8008cf4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008cf8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d00:	3468      	adds	r4, #104	; 0x68
 8008d02:	e7d9      	b.n	8008cb8 <__sfp+0x1c>
 8008d04:	2104      	movs	r1, #4
 8008d06:	4638      	mov	r0, r7
 8008d08:	f7ff ff62 	bl	8008bd0 <__sfmoreglue>
 8008d0c:	4604      	mov	r4, r0
 8008d0e:	6030      	str	r0, [r6, #0]
 8008d10:	2800      	cmp	r0, #0
 8008d12:	d1d5      	bne.n	8008cc0 <__sfp+0x24>
 8008d14:	f7ff ff78 	bl	8008c08 <__sfp_lock_release>
 8008d18:	230c      	movs	r3, #12
 8008d1a:	603b      	str	r3, [r7, #0]
 8008d1c:	e7ee      	b.n	8008cfc <__sfp+0x60>
 8008d1e:	bf00      	nop
 8008d20:	0800c2b8 	.word	0x0800c2b8
 8008d24:	ffff0001 	.word	0xffff0001

08008d28 <_fwalk_reent>:
 8008d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d2c:	4606      	mov	r6, r0
 8008d2e:	4688      	mov	r8, r1
 8008d30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d34:	2700      	movs	r7, #0
 8008d36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d3a:	f1b9 0901 	subs.w	r9, r9, #1
 8008d3e:	d505      	bpl.n	8008d4c <_fwalk_reent+0x24>
 8008d40:	6824      	ldr	r4, [r4, #0]
 8008d42:	2c00      	cmp	r4, #0
 8008d44:	d1f7      	bne.n	8008d36 <_fwalk_reent+0xe>
 8008d46:	4638      	mov	r0, r7
 8008d48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d4c:	89ab      	ldrh	r3, [r5, #12]
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d907      	bls.n	8008d62 <_fwalk_reent+0x3a>
 8008d52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d56:	3301      	adds	r3, #1
 8008d58:	d003      	beq.n	8008d62 <_fwalk_reent+0x3a>
 8008d5a:	4629      	mov	r1, r5
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	47c0      	blx	r8
 8008d60:	4307      	orrs	r7, r0
 8008d62:	3568      	adds	r5, #104	; 0x68
 8008d64:	e7e9      	b.n	8008d3a <_fwalk_reent+0x12>

08008d66 <__retarget_lock_init_recursive>:
 8008d66:	4770      	bx	lr

08008d68 <__retarget_lock_acquire_recursive>:
 8008d68:	4770      	bx	lr

08008d6a <__retarget_lock_release_recursive>:
 8008d6a:	4770      	bx	lr

08008d6c <__swhatbuf_r>:
 8008d6c:	b570      	push	{r4, r5, r6, lr}
 8008d6e:	460e      	mov	r6, r1
 8008d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d74:	2900      	cmp	r1, #0
 8008d76:	b096      	sub	sp, #88	; 0x58
 8008d78:	4614      	mov	r4, r2
 8008d7a:	461d      	mov	r5, r3
 8008d7c:	da07      	bge.n	8008d8e <__swhatbuf_r+0x22>
 8008d7e:	2300      	movs	r3, #0
 8008d80:	602b      	str	r3, [r5, #0]
 8008d82:	89b3      	ldrh	r3, [r6, #12]
 8008d84:	061a      	lsls	r2, r3, #24
 8008d86:	d410      	bmi.n	8008daa <__swhatbuf_r+0x3e>
 8008d88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d8c:	e00e      	b.n	8008dac <__swhatbuf_r+0x40>
 8008d8e:	466a      	mov	r2, sp
 8008d90:	f000 f906 	bl	8008fa0 <_fstat_r>
 8008d94:	2800      	cmp	r0, #0
 8008d96:	dbf2      	blt.n	8008d7e <__swhatbuf_r+0x12>
 8008d98:	9a01      	ldr	r2, [sp, #4]
 8008d9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008d9e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008da2:	425a      	negs	r2, r3
 8008da4:	415a      	adcs	r2, r3
 8008da6:	602a      	str	r2, [r5, #0]
 8008da8:	e7ee      	b.n	8008d88 <__swhatbuf_r+0x1c>
 8008daa:	2340      	movs	r3, #64	; 0x40
 8008dac:	2000      	movs	r0, #0
 8008dae:	6023      	str	r3, [r4, #0]
 8008db0:	b016      	add	sp, #88	; 0x58
 8008db2:	bd70      	pop	{r4, r5, r6, pc}

08008db4 <__smakebuf_r>:
 8008db4:	898b      	ldrh	r3, [r1, #12]
 8008db6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008db8:	079d      	lsls	r5, r3, #30
 8008dba:	4606      	mov	r6, r0
 8008dbc:	460c      	mov	r4, r1
 8008dbe:	d507      	bpl.n	8008dd0 <__smakebuf_r+0x1c>
 8008dc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008dc4:	6023      	str	r3, [r4, #0]
 8008dc6:	6123      	str	r3, [r4, #16]
 8008dc8:	2301      	movs	r3, #1
 8008dca:	6163      	str	r3, [r4, #20]
 8008dcc:	b002      	add	sp, #8
 8008dce:	bd70      	pop	{r4, r5, r6, pc}
 8008dd0:	ab01      	add	r3, sp, #4
 8008dd2:	466a      	mov	r2, sp
 8008dd4:	f7ff ffca 	bl	8008d6c <__swhatbuf_r>
 8008dd8:	9900      	ldr	r1, [sp, #0]
 8008dda:	4605      	mov	r5, r0
 8008ddc:	4630      	mov	r0, r6
 8008dde:	f7ff f9eb 	bl	80081b8 <_malloc_r>
 8008de2:	b948      	cbnz	r0, 8008df8 <__smakebuf_r+0x44>
 8008de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008de8:	059a      	lsls	r2, r3, #22
 8008dea:	d4ef      	bmi.n	8008dcc <__smakebuf_r+0x18>
 8008dec:	f023 0303 	bic.w	r3, r3, #3
 8008df0:	f043 0302 	orr.w	r3, r3, #2
 8008df4:	81a3      	strh	r3, [r4, #12]
 8008df6:	e7e3      	b.n	8008dc0 <__smakebuf_r+0xc>
 8008df8:	4b0d      	ldr	r3, [pc, #52]	; (8008e30 <__smakebuf_r+0x7c>)
 8008dfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8008dfc:	89a3      	ldrh	r3, [r4, #12]
 8008dfe:	6020      	str	r0, [r4, #0]
 8008e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e04:	81a3      	strh	r3, [r4, #12]
 8008e06:	9b00      	ldr	r3, [sp, #0]
 8008e08:	6163      	str	r3, [r4, #20]
 8008e0a:	9b01      	ldr	r3, [sp, #4]
 8008e0c:	6120      	str	r0, [r4, #16]
 8008e0e:	b15b      	cbz	r3, 8008e28 <__smakebuf_r+0x74>
 8008e10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e14:	4630      	mov	r0, r6
 8008e16:	f000 f8d5 	bl	8008fc4 <_isatty_r>
 8008e1a:	b128      	cbz	r0, 8008e28 <__smakebuf_r+0x74>
 8008e1c:	89a3      	ldrh	r3, [r4, #12]
 8008e1e:	f023 0303 	bic.w	r3, r3, #3
 8008e22:	f043 0301 	orr.w	r3, r3, #1
 8008e26:	81a3      	strh	r3, [r4, #12]
 8008e28:	89a0      	ldrh	r0, [r4, #12]
 8008e2a:	4305      	orrs	r5, r0
 8008e2c:	81a5      	strh	r5, [r4, #12]
 8008e2e:	e7cd      	b.n	8008dcc <__smakebuf_r+0x18>
 8008e30:	08008bc5 	.word	0x08008bc5

08008e34 <__malloc_lock>:
 8008e34:	4801      	ldr	r0, [pc, #4]	; (8008e3c <__malloc_lock+0x8>)
 8008e36:	f7ff bf97 	b.w	8008d68 <__retarget_lock_acquire_recursive>
 8008e3a:	bf00      	nop
 8008e3c:	200006e4 	.word	0x200006e4

08008e40 <__malloc_unlock>:
 8008e40:	4801      	ldr	r0, [pc, #4]	; (8008e48 <__malloc_unlock+0x8>)
 8008e42:	f7ff bf92 	b.w	8008d6a <__retarget_lock_release_recursive>
 8008e46:	bf00      	nop
 8008e48:	200006e4 	.word	0x200006e4

08008e4c <_raise_r>:
 8008e4c:	291f      	cmp	r1, #31
 8008e4e:	b538      	push	{r3, r4, r5, lr}
 8008e50:	4604      	mov	r4, r0
 8008e52:	460d      	mov	r5, r1
 8008e54:	d904      	bls.n	8008e60 <_raise_r+0x14>
 8008e56:	2316      	movs	r3, #22
 8008e58:	6003      	str	r3, [r0, #0]
 8008e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e5e:	bd38      	pop	{r3, r4, r5, pc}
 8008e60:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008e62:	b112      	cbz	r2, 8008e6a <_raise_r+0x1e>
 8008e64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e68:	b94b      	cbnz	r3, 8008e7e <_raise_r+0x32>
 8008e6a:	4620      	mov	r0, r4
 8008e6c:	f000 f830 	bl	8008ed0 <_getpid_r>
 8008e70:	462a      	mov	r2, r5
 8008e72:	4601      	mov	r1, r0
 8008e74:	4620      	mov	r0, r4
 8008e76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e7a:	f000 b817 	b.w	8008eac <_kill_r>
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d00a      	beq.n	8008e98 <_raise_r+0x4c>
 8008e82:	1c59      	adds	r1, r3, #1
 8008e84:	d103      	bne.n	8008e8e <_raise_r+0x42>
 8008e86:	2316      	movs	r3, #22
 8008e88:	6003      	str	r3, [r0, #0]
 8008e8a:	2001      	movs	r0, #1
 8008e8c:	e7e7      	b.n	8008e5e <_raise_r+0x12>
 8008e8e:	2400      	movs	r4, #0
 8008e90:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e94:	4628      	mov	r0, r5
 8008e96:	4798      	blx	r3
 8008e98:	2000      	movs	r0, #0
 8008e9a:	e7e0      	b.n	8008e5e <_raise_r+0x12>

08008e9c <raise>:
 8008e9c:	4b02      	ldr	r3, [pc, #8]	; (8008ea8 <raise+0xc>)
 8008e9e:	4601      	mov	r1, r0
 8008ea0:	6818      	ldr	r0, [r3, #0]
 8008ea2:	f7ff bfd3 	b.w	8008e4c <_raise_r>
 8008ea6:	bf00      	nop
 8008ea8:	20000050 	.word	0x20000050

08008eac <_kill_r>:
 8008eac:	b538      	push	{r3, r4, r5, lr}
 8008eae:	4d07      	ldr	r5, [pc, #28]	; (8008ecc <_kill_r+0x20>)
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	4608      	mov	r0, r1
 8008eb6:	4611      	mov	r1, r2
 8008eb8:	602b      	str	r3, [r5, #0]
 8008eba:	f7f9 fed5 	bl	8002c68 <_kill>
 8008ebe:	1c43      	adds	r3, r0, #1
 8008ec0:	d102      	bne.n	8008ec8 <_kill_r+0x1c>
 8008ec2:	682b      	ldr	r3, [r5, #0]
 8008ec4:	b103      	cbz	r3, 8008ec8 <_kill_r+0x1c>
 8008ec6:	6023      	str	r3, [r4, #0]
 8008ec8:	bd38      	pop	{r3, r4, r5, pc}
 8008eca:	bf00      	nop
 8008ecc:	200006ec 	.word	0x200006ec

08008ed0 <_getpid_r>:
 8008ed0:	f7f9 bec2 	b.w	8002c58 <_getpid>

08008ed4 <__sread>:
 8008ed4:	b510      	push	{r4, lr}
 8008ed6:	460c      	mov	r4, r1
 8008ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008edc:	f000 f894 	bl	8009008 <_read_r>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	bfab      	itete	ge
 8008ee4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ee6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ee8:	181b      	addge	r3, r3, r0
 8008eea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008eee:	bfac      	ite	ge
 8008ef0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ef2:	81a3      	strhlt	r3, [r4, #12]
 8008ef4:	bd10      	pop	{r4, pc}

08008ef6 <__swrite>:
 8008ef6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008efa:	461f      	mov	r7, r3
 8008efc:	898b      	ldrh	r3, [r1, #12]
 8008efe:	05db      	lsls	r3, r3, #23
 8008f00:	4605      	mov	r5, r0
 8008f02:	460c      	mov	r4, r1
 8008f04:	4616      	mov	r6, r2
 8008f06:	d505      	bpl.n	8008f14 <__swrite+0x1e>
 8008f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f0c:	2302      	movs	r3, #2
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f000 f868 	bl	8008fe4 <_lseek_r>
 8008f14:	89a3      	ldrh	r3, [r4, #12]
 8008f16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f1e:	81a3      	strh	r3, [r4, #12]
 8008f20:	4632      	mov	r2, r6
 8008f22:	463b      	mov	r3, r7
 8008f24:	4628      	mov	r0, r5
 8008f26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f2a:	f000 b817 	b.w	8008f5c <_write_r>

08008f2e <__sseek>:
 8008f2e:	b510      	push	{r4, lr}
 8008f30:	460c      	mov	r4, r1
 8008f32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f36:	f000 f855 	bl	8008fe4 <_lseek_r>
 8008f3a:	1c43      	adds	r3, r0, #1
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	bf15      	itete	ne
 8008f40:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f4a:	81a3      	strheq	r3, [r4, #12]
 8008f4c:	bf18      	it	ne
 8008f4e:	81a3      	strhne	r3, [r4, #12]
 8008f50:	bd10      	pop	{r4, pc}

08008f52 <__sclose>:
 8008f52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f56:	f000 b813 	b.w	8008f80 <_close_r>
	...

08008f5c <_write_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	4d07      	ldr	r5, [pc, #28]	; (8008f7c <_write_r+0x20>)
 8008f60:	4604      	mov	r4, r0
 8008f62:	4608      	mov	r0, r1
 8008f64:	4611      	mov	r1, r2
 8008f66:	2200      	movs	r2, #0
 8008f68:	602a      	str	r2, [r5, #0]
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	f7f9 feb3 	bl	8002cd6 <_write>
 8008f70:	1c43      	adds	r3, r0, #1
 8008f72:	d102      	bne.n	8008f7a <_write_r+0x1e>
 8008f74:	682b      	ldr	r3, [r5, #0]
 8008f76:	b103      	cbz	r3, 8008f7a <_write_r+0x1e>
 8008f78:	6023      	str	r3, [r4, #0]
 8008f7a:	bd38      	pop	{r3, r4, r5, pc}
 8008f7c:	200006ec 	.word	0x200006ec

08008f80 <_close_r>:
 8008f80:	b538      	push	{r3, r4, r5, lr}
 8008f82:	4d06      	ldr	r5, [pc, #24]	; (8008f9c <_close_r+0x1c>)
 8008f84:	2300      	movs	r3, #0
 8008f86:	4604      	mov	r4, r0
 8008f88:	4608      	mov	r0, r1
 8008f8a:	602b      	str	r3, [r5, #0]
 8008f8c:	f7f9 febf 	bl	8002d0e <_close>
 8008f90:	1c43      	adds	r3, r0, #1
 8008f92:	d102      	bne.n	8008f9a <_close_r+0x1a>
 8008f94:	682b      	ldr	r3, [r5, #0]
 8008f96:	b103      	cbz	r3, 8008f9a <_close_r+0x1a>
 8008f98:	6023      	str	r3, [r4, #0]
 8008f9a:	bd38      	pop	{r3, r4, r5, pc}
 8008f9c:	200006ec 	.word	0x200006ec

08008fa0 <_fstat_r>:
 8008fa0:	b538      	push	{r3, r4, r5, lr}
 8008fa2:	4d07      	ldr	r5, [pc, #28]	; (8008fc0 <_fstat_r+0x20>)
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	4604      	mov	r4, r0
 8008fa8:	4608      	mov	r0, r1
 8008faa:	4611      	mov	r1, r2
 8008fac:	602b      	str	r3, [r5, #0]
 8008fae:	f7f9 feba 	bl	8002d26 <_fstat>
 8008fb2:	1c43      	adds	r3, r0, #1
 8008fb4:	d102      	bne.n	8008fbc <_fstat_r+0x1c>
 8008fb6:	682b      	ldr	r3, [r5, #0]
 8008fb8:	b103      	cbz	r3, 8008fbc <_fstat_r+0x1c>
 8008fba:	6023      	str	r3, [r4, #0]
 8008fbc:	bd38      	pop	{r3, r4, r5, pc}
 8008fbe:	bf00      	nop
 8008fc0:	200006ec 	.word	0x200006ec

08008fc4 <_isatty_r>:
 8008fc4:	b538      	push	{r3, r4, r5, lr}
 8008fc6:	4d06      	ldr	r5, [pc, #24]	; (8008fe0 <_isatty_r+0x1c>)
 8008fc8:	2300      	movs	r3, #0
 8008fca:	4604      	mov	r4, r0
 8008fcc:	4608      	mov	r0, r1
 8008fce:	602b      	str	r3, [r5, #0]
 8008fd0:	f7f9 feb9 	bl	8002d46 <_isatty>
 8008fd4:	1c43      	adds	r3, r0, #1
 8008fd6:	d102      	bne.n	8008fde <_isatty_r+0x1a>
 8008fd8:	682b      	ldr	r3, [r5, #0]
 8008fda:	b103      	cbz	r3, 8008fde <_isatty_r+0x1a>
 8008fdc:	6023      	str	r3, [r4, #0]
 8008fde:	bd38      	pop	{r3, r4, r5, pc}
 8008fe0:	200006ec 	.word	0x200006ec

08008fe4 <_lseek_r>:
 8008fe4:	b538      	push	{r3, r4, r5, lr}
 8008fe6:	4d07      	ldr	r5, [pc, #28]	; (8009004 <_lseek_r+0x20>)
 8008fe8:	4604      	mov	r4, r0
 8008fea:	4608      	mov	r0, r1
 8008fec:	4611      	mov	r1, r2
 8008fee:	2200      	movs	r2, #0
 8008ff0:	602a      	str	r2, [r5, #0]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	f7f9 feb2 	bl	8002d5c <_lseek>
 8008ff8:	1c43      	adds	r3, r0, #1
 8008ffa:	d102      	bne.n	8009002 <_lseek_r+0x1e>
 8008ffc:	682b      	ldr	r3, [r5, #0]
 8008ffe:	b103      	cbz	r3, 8009002 <_lseek_r+0x1e>
 8009000:	6023      	str	r3, [r4, #0]
 8009002:	bd38      	pop	{r3, r4, r5, pc}
 8009004:	200006ec 	.word	0x200006ec

08009008 <_read_r>:
 8009008:	b538      	push	{r3, r4, r5, lr}
 800900a:	4d07      	ldr	r5, [pc, #28]	; (8009028 <_read_r+0x20>)
 800900c:	4604      	mov	r4, r0
 800900e:	4608      	mov	r0, r1
 8009010:	4611      	mov	r1, r2
 8009012:	2200      	movs	r2, #0
 8009014:	602a      	str	r2, [r5, #0]
 8009016:	461a      	mov	r2, r3
 8009018:	f7f9 fe40 	bl	8002c9c <_read>
 800901c:	1c43      	adds	r3, r0, #1
 800901e:	d102      	bne.n	8009026 <_read_r+0x1e>
 8009020:	682b      	ldr	r3, [r5, #0]
 8009022:	b103      	cbz	r3, 8009026 <_read_r+0x1e>
 8009024:	6023      	str	r3, [r4, #0]
 8009026:	bd38      	pop	{r3, r4, r5, pc}
 8009028:	200006ec 	.word	0x200006ec

0800902c <sqrt>:
 800902c:	b538      	push	{r3, r4, r5, lr}
 800902e:	ed2d 8b02 	vpush	{d8}
 8009032:	ec55 4b10 	vmov	r4, r5, d0
 8009036:	f000 f82d 	bl	8009094 <__ieee754_sqrt>
 800903a:	4b15      	ldr	r3, [pc, #84]	; (8009090 <sqrt+0x64>)
 800903c:	eeb0 8a40 	vmov.f32	s16, s0
 8009040:	eef0 8a60 	vmov.f32	s17, s1
 8009044:	f993 3000 	ldrsb.w	r3, [r3]
 8009048:	3301      	adds	r3, #1
 800904a:	d019      	beq.n	8009080 <sqrt+0x54>
 800904c:	4622      	mov	r2, r4
 800904e:	462b      	mov	r3, r5
 8009050:	4620      	mov	r0, r4
 8009052:	4629      	mov	r1, r5
 8009054:	f7f7 fd62 	bl	8000b1c <__aeabi_dcmpun>
 8009058:	b990      	cbnz	r0, 8009080 <sqrt+0x54>
 800905a:	2200      	movs	r2, #0
 800905c:	2300      	movs	r3, #0
 800905e:	4620      	mov	r0, r4
 8009060:	4629      	mov	r1, r5
 8009062:	f7f7 fd33 	bl	8000acc <__aeabi_dcmplt>
 8009066:	b158      	cbz	r0, 8009080 <sqrt+0x54>
 8009068:	f7fe ffac 	bl	8007fc4 <__errno>
 800906c:	2321      	movs	r3, #33	; 0x21
 800906e:	6003      	str	r3, [r0, #0]
 8009070:	2200      	movs	r2, #0
 8009072:	2300      	movs	r3, #0
 8009074:	4610      	mov	r0, r2
 8009076:	4619      	mov	r1, r3
 8009078:	f7f7 fbe0 	bl	800083c <__aeabi_ddiv>
 800907c:	ec41 0b18 	vmov	d8, r0, r1
 8009080:	eeb0 0a48 	vmov.f32	s0, s16
 8009084:	eef0 0a68 	vmov.f32	s1, s17
 8009088:	ecbd 8b02 	vpop	{d8}
 800908c:	bd38      	pop	{r3, r4, r5, pc}
 800908e:	bf00      	nop
 8009090:	200000b4 	.word	0x200000b4

08009094 <__ieee754_sqrt>:
 8009094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009098:	ec55 4b10 	vmov	r4, r5, d0
 800909c:	4e56      	ldr	r6, [pc, #344]	; (80091f8 <__ieee754_sqrt+0x164>)
 800909e:	43ae      	bics	r6, r5
 80090a0:	ee10 0a10 	vmov	r0, s0
 80090a4:	ee10 3a10 	vmov	r3, s0
 80090a8:	4629      	mov	r1, r5
 80090aa:	462a      	mov	r2, r5
 80090ac:	d110      	bne.n	80090d0 <__ieee754_sqrt+0x3c>
 80090ae:	ee10 2a10 	vmov	r2, s0
 80090b2:	462b      	mov	r3, r5
 80090b4:	f7f7 fa98 	bl	80005e8 <__aeabi_dmul>
 80090b8:	4602      	mov	r2, r0
 80090ba:	460b      	mov	r3, r1
 80090bc:	4620      	mov	r0, r4
 80090be:	4629      	mov	r1, r5
 80090c0:	f7f7 f8dc 	bl	800027c <__adddf3>
 80090c4:	4604      	mov	r4, r0
 80090c6:	460d      	mov	r5, r1
 80090c8:	ec45 4b10 	vmov	d0, r4, r5
 80090cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090d0:	2d00      	cmp	r5, #0
 80090d2:	dc10      	bgt.n	80090f6 <__ieee754_sqrt+0x62>
 80090d4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80090d8:	4330      	orrs	r0, r6
 80090da:	d0f5      	beq.n	80090c8 <__ieee754_sqrt+0x34>
 80090dc:	b15d      	cbz	r5, 80090f6 <__ieee754_sqrt+0x62>
 80090de:	ee10 2a10 	vmov	r2, s0
 80090e2:	462b      	mov	r3, r5
 80090e4:	ee10 0a10 	vmov	r0, s0
 80090e8:	f7f7 f8c6 	bl	8000278 <__aeabi_dsub>
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	f7f7 fba4 	bl	800083c <__aeabi_ddiv>
 80090f4:	e7e6      	b.n	80090c4 <__ieee754_sqrt+0x30>
 80090f6:	1509      	asrs	r1, r1, #20
 80090f8:	d076      	beq.n	80091e8 <__ieee754_sqrt+0x154>
 80090fa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80090fe:	07ce      	lsls	r6, r1, #31
 8009100:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8009104:	bf5e      	ittt	pl
 8009106:	0fda      	lsrpl	r2, r3, #31
 8009108:	005b      	lslpl	r3, r3, #1
 800910a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800910e:	0fda      	lsrs	r2, r3, #31
 8009110:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8009114:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8009118:	2000      	movs	r0, #0
 800911a:	106d      	asrs	r5, r5, #1
 800911c:	005b      	lsls	r3, r3, #1
 800911e:	f04f 0e16 	mov.w	lr, #22
 8009122:	4684      	mov	ip, r0
 8009124:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009128:	eb0c 0401 	add.w	r4, ip, r1
 800912c:	4294      	cmp	r4, r2
 800912e:	bfde      	ittt	le
 8009130:	1b12      	suble	r2, r2, r4
 8009132:	eb04 0c01 	addle.w	ip, r4, r1
 8009136:	1840      	addle	r0, r0, r1
 8009138:	0052      	lsls	r2, r2, #1
 800913a:	f1be 0e01 	subs.w	lr, lr, #1
 800913e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8009142:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009146:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800914a:	d1ed      	bne.n	8009128 <__ieee754_sqrt+0x94>
 800914c:	4671      	mov	r1, lr
 800914e:	2720      	movs	r7, #32
 8009150:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009154:	4562      	cmp	r2, ip
 8009156:	eb04 060e 	add.w	r6, r4, lr
 800915a:	dc02      	bgt.n	8009162 <__ieee754_sqrt+0xce>
 800915c:	d113      	bne.n	8009186 <__ieee754_sqrt+0xf2>
 800915e:	429e      	cmp	r6, r3
 8009160:	d811      	bhi.n	8009186 <__ieee754_sqrt+0xf2>
 8009162:	2e00      	cmp	r6, #0
 8009164:	eb06 0e04 	add.w	lr, r6, r4
 8009168:	da43      	bge.n	80091f2 <__ieee754_sqrt+0x15e>
 800916a:	f1be 0f00 	cmp.w	lr, #0
 800916e:	db40      	blt.n	80091f2 <__ieee754_sqrt+0x15e>
 8009170:	f10c 0801 	add.w	r8, ip, #1
 8009174:	eba2 020c 	sub.w	r2, r2, ip
 8009178:	429e      	cmp	r6, r3
 800917a:	bf88      	it	hi
 800917c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009180:	1b9b      	subs	r3, r3, r6
 8009182:	4421      	add	r1, r4
 8009184:	46c4      	mov	ip, r8
 8009186:	0052      	lsls	r2, r2, #1
 8009188:	3f01      	subs	r7, #1
 800918a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800918e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009192:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009196:	d1dd      	bne.n	8009154 <__ieee754_sqrt+0xc0>
 8009198:	4313      	orrs	r3, r2
 800919a:	d006      	beq.n	80091aa <__ieee754_sqrt+0x116>
 800919c:	1c4c      	adds	r4, r1, #1
 800919e:	bf13      	iteet	ne
 80091a0:	3101      	addne	r1, #1
 80091a2:	3001      	addeq	r0, #1
 80091a4:	4639      	moveq	r1, r7
 80091a6:	f021 0101 	bicne.w	r1, r1, #1
 80091aa:	1043      	asrs	r3, r0, #1
 80091ac:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80091b0:	0849      	lsrs	r1, r1, #1
 80091b2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80091b6:	07c2      	lsls	r2, r0, #31
 80091b8:	bf48      	it	mi
 80091ba:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80091be:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80091c2:	460c      	mov	r4, r1
 80091c4:	463d      	mov	r5, r7
 80091c6:	e77f      	b.n	80090c8 <__ieee754_sqrt+0x34>
 80091c8:	0ada      	lsrs	r2, r3, #11
 80091ca:	3815      	subs	r0, #21
 80091cc:	055b      	lsls	r3, r3, #21
 80091ce:	2a00      	cmp	r2, #0
 80091d0:	d0fa      	beq.n	80091c8 <__ieee754_sqrt+0x134>
 80091d2:	02d7      	lsls	r7, r2, #11
 80091d4:	d50a      	bpl.n	80091ec <__ieee754_sqrt+0x158>
 80091d6:	f1c1 0420 	rsb	r4, r1, #32
 80091da:	fa23 f404 	lsr.w	r4, r3, r4
 80091de:	1e4d      	subs	r5, r1, #1
 80091e0:	408b      	lsls	r3, r1
 80091e2:	4322      	orrs	r2, r4
 80091e4:	1b41      	subs	r1, r0, r5
 80091e6:	e788      	b.n	80090fa <__ieee754_sqrt+0x66>
 80091e8:	4608      	mov	r0, r1
 80091ea:	e7f0      	b.n	80091ce <__ieee754_sqrt+0x13a>
 80091ec:	0052      	lsls	r2, r2, #1
 80091ee:	3101      	adds	r1, #1
 80091f0:	e7ef      	b.n	80091d2 <__ieee754_sqrt+0x13e>
 80091f2:	46e0      	mov	r8, ip
 80091f4:	e7be      	b.n	8009174 <__ieee754_sqrt+0xe0>
 80091f6:	bf00      	nop
 80091f8:	7ff00000 	.word	0x7ff00000

080091fc <_init>:
 80091fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fe:	bf00      	nop
 8009200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009202:	bc08      	pop	{r3}
 8009204:	469e      	mov	lr, r3
 8009206:	4770      	bx	lr

08009208 <_fini>:
 8009208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920a:	bf00      	nop
 800920c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800920e:	bc08      	pop	{r3}
 8009210:	469e      	mov	lr, r3
 8009212:	4770      	bx	lr
