Analysis & Synthesis report for TopModule
Thu Jan 15 09:51:59 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod16
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod17
 41. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "m_matrix_key:u1"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 15 09:51:59 2026           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; TopModule                                       ;
; Top-level Entity Name              ; TopModule                                       ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 8,146                                           ;
;     Total combinational functions  ; 8,114                                           ;
;     Dedicated logic registers      ; 171                                             ;
; Total registers                    ; 171                                             ;
; Total pins                         ; 80                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 7                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; TopModule          ; TopModule          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; TopModule.v                      ; yes             ; User Verilog HDL File        ; /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v                          ;         ;
; SevenSegment.v                   ; yes             ; User Verilog HDL File        ; /home/kazu/school/HDL/report/data/L31_Calculator/SevenSegment.v                       ;         ;
; matrix_key.v                     ; yes             ; User Verilog HDL File        ; /home/kazu/school/HDL/report/data/L31_Calculator/matrix_key.v                         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc      ;         ;
; db/lpm_divide_ltl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_ltl.tdf                ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/sign_div_unsign_nlh.tdf           ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf                 ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/add_sub_t3c.tdf                   ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/add_sub_u3c.tdf                   ;         ;
; db/lpm_divide_oll.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_oll.tdf                ;         ;
; db/lpm_divide_8kl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_8kl.tdf                ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/sign_div_unsign_7kh.tdf           ;         ;
; db/alt_u_div_oee.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_oee.tdf                 ;         ;
; db/lpm_divide_9kl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_9kl.tdf                ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/sign_div_unsign_8kh.tdf           ;         ;
; db/alt_u_div_qee.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_qee.tdf                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/kazu/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_hns.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/mult_hns.tdf                      ;         ;
; db/lpm_divide_1vl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_1vl.tdf                ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/sign_div_unsign_3nh.tdf           ;         ;
; db/alt_u_div_gke.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_gke.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 8,146                ;
;                                             ;                      ;
; Total combinational functions               ; 8114                 ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 1998                 ;
;     -- 3 input functions                    ; 2411                 ;
;     -- <=2 input functions                  ; 3705                 ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 5562                 ;
;     -- arithmetic mode                      ; 2552                 ;
;                                             ;                      ;
; Total registers                             ; 171                  ;
;     -- Dedicated logic registers            ; 171                  ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 80                   ;
;                                             ;                      ;
; Embedded Multiplier 9-bit elements          ; 7                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; m_prescale:u0|Equal0 ;
; Maximum fan-out                             ; 171                  ;
; Total fan-out                               ; 22010                ;
; Average fan-out                             ; 2.60                 ;
+---------------------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                              ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |TopModule                             ; 8114 (778)          ; 171 (112)                 ; 0           ; 0          ; 7            ; 1       ; 3         ; 80   ; 0            ; 0          ; |TopModule                                                                                                                       ; TopModule           ; work         ;
;    |lpm_divide:Div0|                   ; 440 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_1vl:auto_generated|  ; 440 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div0|lpm_divide_1vl:auto_generated                                                                         ; lpm_divide_1vl      ; work         ;
;          |sign_div_unsign_3nh:divider| ; 440 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div0|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider                                             ; sign_div_unsign_3nh ; work         ;
;             |alt_u_div_gke:divider|    ; 440 (439)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div0|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider                       ; alt_u_div_gke       ; work         ;
;                |add_sub_u3c:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div0|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c         ; work         ;
;    |lpm_divide:Div10|                  ; 131 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div10                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 131 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div10|lpm_divide_ltl:auto_generated                                                                        ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 131 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                            ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 131 (131)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                      ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div11|                  ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div11                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div11|lpm_divide_ltl:auto_generated                                                                        ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div11|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                            ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 89 (89)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div11|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                      ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div1|                   ; 472 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div1                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 472 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div1|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 472 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 472 (472)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div2|                   ; 467 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div2                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 467 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div2|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 467 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 467 (467)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div3|                   ; 425 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div3                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 425 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div3|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 425 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 425 (425)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div4|                   ; 383 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div4                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 383 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div4|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 383 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 383 (383)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div5|                   ; 341 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div5                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 341 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div5|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 341 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 341 (341)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div6|                   ; 299 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div6                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 299 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div6|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 299 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 299 (299)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div7|                   ; 257 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div7                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 257 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div7|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 257 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 257 (257)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div8|                   ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div8                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div8|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 215 (215)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div9|                   ; 173 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div9                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 173 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div9|lpm_divide_ltl:auto_generated                                                                         ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 173 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 173 (173)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod0|                   ; 475 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 475 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod0|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 475 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod0|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 475 (475)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod0|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod10|                  ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod10                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod10|lpm_divide_oll:auto_generated                                                                        ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                            ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 94 (94)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                      ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod11|                  ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod11                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod11|lpm_divide_oll:auto_generated                                                                        ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod11|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                            ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod11|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                      ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod12|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod12                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_8kl:auto_generated|  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod12|lpm_divide_8kl:auto_generated                                                                        ; lpm_divide_8kl      ; work         ;
;          |sign_div_unsign_7kh:divider| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod12|lpm_divide_8kl:auto_generated|sign_div_unsign_7kh:divider                                            ; sign_div_unsign_7kh ; work         ;
;             |alt_u_div_oee:divider|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod12|lpm_divide_8kl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_oee:divider                      ; alt_u_div_oee       ; work         ;
;    |lpm_divide:Mod13|                  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod13                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_9kl:auto_generated|  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod13|lpm_divide_9kl:auto_generated                                                                        ; lpm_divide_9kl      ; work         ;
;          |sign_div_unsign_8kh:divider| ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod13|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh ; work         ;
;             |alt_u_div_qee:divider|    ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod13|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee       ; work         ;
;    |lpm_divide:Mod14|                  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod14                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_9kl:auto_generated|  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod14|lpm_divide_9kl:auto_generated                                                                        ; lpm_divide_9kl      ; work         ;
;          |sign_div_unsign_8kh:divider| ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod14|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh ; work         ;
;             |alt_u_div_qee:divider|    ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod14|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee       ; work         ;
;    |lpm_divide:Mod15|                  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod15                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_9kl:auto_generated|  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod15|lpm_divide_9kl:auto_generated                                                                        ; lpm_divide_9kl      ; work         ;
;          |sign_div_unsign_8kh:divider| ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod15|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh ; work         ;
;             |alt_u_div_qee:divider|    ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod15|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee       ; work         ;
;    |lpm_divide:Mod16|                  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod16                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_9kl:auto_generated|  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod16|lpm_divide_9kl:auto_generated                                                                        ; lpm_divide_9kl      ; work         ;
;          |sign_div_unsign_8kh:divider| ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod16|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh ; work         ;
;             |alt_u_div_qee:divider|    ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod16|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee       ; work         ;
;    |lpm_divide:Mod17|                  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod17                                                                                                      ; lpm_divide          ; work         ;
;       |lpm_divide_9kl:auto_generated|  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod17|lpm_divide_9kl:auto_generated                                                                        ; lpm_divide_9kl      ; work         ;
;          |sign_div_unsign_8kh:divider| ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod17|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh ; work         ;
;             |alt_u_div_qee:divider|    ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod17|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee       ; work         ;
;    |lpm_divide:Mod1|                   ; 472 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod1                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 472 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod1|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 472 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 472 (472)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod2|                   ; 430 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod2                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 430 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod2|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 430 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 430 (430)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod3|                   ; 388 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod3                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 388 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod3|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 388 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 388 (388)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod4|                   ; 346 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod4                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 346 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod4|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 346 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 346 (346)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod5|                   ; 304 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod5                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 304 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod5|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 304 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 304 (304)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod6|                   ; 262 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod6                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 262 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod6|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 262 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 262 (262)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod7|                   ; 220 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod7                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 220 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod7|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 220 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 220 (220)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod8|                   ; 178 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod8                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 178 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod8|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 178 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 178 (178)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod9|                   ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod9                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod9|lpm_divide_oll:auto_generated                                                                         ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                             ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 136 (136)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                       ; alt_u_div_ohe       ; work         ;
;    |lpm_mult:Mult0|                    ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |TopModule|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;       |mult_hns:auto_generated|        ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |TopModule|lpm_mult:Mult0|mult_hns:auto_generated                                                                                ; mult_hns            ; work         ;
;    |m_7segment:s0|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_7segment:s0                                                                                                         ; m_7segment          ; work         ;
;    |m_7segment:s1|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_7segment:s1                                                                                                         ; m_7segment          ; work         ;
;    |m_7segment:s2|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_7segment:s2                                                                                                         ; m_7segment          ; work         ;
;    |m_7segment:s3|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_7segment:s3                                                                                                         ; m_7segment          ; work         ;
;    |m_7segment:s4|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_7segment:s4                                                                                                         ; m_7segment          ; work         ;
;    |m_7segment:s5|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_7segment:s5                                                                                                         ; m_7segment          ; work         ;
;    |m_dec16to4_calc:u2|                ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_dec16to4_calc:u2                                                                                                    ; m_dec16to4_calc     ; work         ;
;    |m_matrix_key:u1|                   ; 16 (16)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_matrix_key:u1                                                                                                       ; m_matrix_key        ; work         ;
;    |m_prescale:u0|                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopModule|m_prescale:u0                                                                                                         ; m_prescale          ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 171   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 146   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 131   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; scroll_pos[1]                           ; 29      ;
; scroll_pos[0]                           ; 29      ;
; scroll_pos[2]                           ; 25      ;
; m_matrix_key:u1|tmp[14]                 ; 1       ;
; m_matrix_key:u1|tmp[13]                 ; 1       ;
; m_matrix_key:u1|tmp[12]                 ; 1       ;
; m_matrix_key:u1|tmp[11]                 ; 1       ;
; m_matrix_key:u1|tmp[10]                 ; 1       ;
; m_matrix_key:u1|tmp[9]                  ; 1       ;
; m_matrix_key:u1|tmp[15]                 ; 1       ;
; m_matrix_key:u1|tmp[2]                  ; 1       ;
; m_matrix_key:u1|tmp[1]                  ; 1       ;
; m_matrix_key:u1|tmp[8]                  ; 1       ;
; m_matrix_key:u1|tmp[4]                  ; 1       ;
; m_matrix_key:u1|tmp[7]                  ; 1       ;
; m_matrix_key:u1|tmp[0]                  ; 1       ;
; m_matrix_key:u1|tmp[5]                  ; 1       ;
; m_matrix_key:u1|tmp[6]                  ; 1       ;
; m_matrix_key:u1|tmp[3]                  ; 1       ;
; Total number of inverted registers = 19 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopModule|cnt[1]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopModule|len2[0]         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |TopModule|num2[3][0]      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |TopModule|num1[4][1]      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |TopModule|op[0]           ;
; 18:1               ; 19 bits   ; 228 LEs       ; 38 LEs               ; 190 LEs                ; Yes        ; |TopModule|bin_ans[39]     ;
; 21:1               ; 20 bits   ; 280 LEs       ; 60 LEs               ; 220 LEs                ; Yes        ; |TopModule|bin_ans[11]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopModule|scroll_pos[1]   ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |TopModule|d3[2]           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |TopModule|d0[0]           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |TopModule|d1[1]           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |TopModule|d2[3]           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |TopModule|d4[3]           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |TopModule|d5[0]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_8kl ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod16 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod17 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20       ; Untyped             ;
; LPM_WIDTHB                                     ; 20       ; Untyped             ;
; LPM_WIDTHP                                     ; 40       ; Untyped             ;
; LPM_WIDTHR                                     ; 40       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_hns ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 20             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20             ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 40             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m_matrix_key:u1"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tc   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 171                         ;
;     CLR               ; 11                          ;
;     CLR SCLR          ; 8                           ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 127                         ;
;     SCLR              ; 20                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 8122                        ;
;     arith             ; 2552                        ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 205                         ;
;         3 data inputs ; 2326                        ;
;     normal            ; 5570                        ;
;         0 data inputs ; 524                         ;
;         1 data inputs ; 428                         ;
;         2 data inputs ; 2535                        ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 1998                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 105.70                      ;
; Average LUT depth     ; 89.51                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu Jan 15 09:51:45 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L31_Calculator -c TopModule
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file TopModule.v
    Info (12023): Found entity 1: TopModule File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Calculator.v
    Info (12023): Found entity 1: m_calculator File: /home/kazu/school/HDL/report/data/L31_Calculator/Calculator.v Line: 2
Info (12021): Found 5 design units, including 5 entities, in source file BCD_Decorder.v
    Info (12023): Found entity 1: m_bcd_decorder File: /home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v Line: 2
    Info (12023): Found entity 2: m_bcd_table_l File: /home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v Line: 12
    Info (12023): Found entity 3: m_bcd_table_h File: /home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v Line: 39
    Info (12023): Found entity 4: m_bcd_add File: /home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v Line: 66
    Info (12023): Found entity 5: m_bcd_add4 File: /home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file SevenSegment.v
    Info (12023): Found entity 1: m_7segment File: /home/kazu/school/HDL/report/data/L31_Calculator/SevenSegment.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file matrix_key.v
    Info (12023): Found entity 1: m_prescale File: /home/kazu/school/HDL/report/data/L31_Calculator/matrix_key.v Line: 2
    Info (12023): Found entity 2: m_matrix_key File: /home/kazu/school/HDL/report/data/L31_Calculator/matrix_key.v Line: 19
    Info (12023): Found entity 3: m_dec16to4_calc File: /home/kazu/school/HDL/report/data/L31_Calculator/matrix_key.v Line: 68
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at TopModule.v(147): truncated value with size 32 to match size of target (20) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 147
Warning (10230): Verilog HDL assignment warning at TopModule.v(151): truncated value with size 32 to match size of target (20) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 151
Warning (10230): Verilog HDL assignment warning at TopModule.v(160): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 160
Warning (10230): Verilog HDL assignment warning at TopModule.v(161): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 161
Warning (10230): Verilog HDL assignment warning at TopModule.v(162): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 162
Warning (10230): Verilog HDL assignment warning at TopModule.v(163): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 163
Warning (10230): Verilog HDL assignment warning at TopModule.v(164): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 164
Warning (10230): Verilog HDL assignment warning at TopModule.v(165): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 165
Warning (10230): Verilog HDL assignment warning at TopModule.v(166): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 166
Warning (10230): Verilog HDL assignment warning at TopModule.v(167): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 167
Warning (10230): Verilog HDL assignment warning at TopModule.v(168): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 168
Warning (10230): Verilog HDL assignment warning at TopModule.v(169): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 169
Warning (10230): Verilog HDL assignment warning at TopModule.v(170): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 170
Warning (10230): Verilog HDL assignment warning at TopModule.v(171): truncated value with size 40 to match size of target (4) File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 171
Info (12128): Elaborating entity "m_prescale" for hierarchy "m_prescale:u0" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 19
Info (12128): Elaborating entity "m_matrix_key" for hierarchy "m_matrix_key:u1" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 20
Info (12128): Elaborating entity "m_dec16to4_calc" for hierarchy "m_dec16to4_calc:u2" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 21
Info (10264): Verilog HDL Case Statement information at matrix_key.v(76): all case item expressions in this case statement are onehot File: /home/kazu/school/HDL/report/data/L31_Calculator/matrix_key.v Line: 76
Info (12128): Elaborating entity "m_7segment" for hierarchy "m_7segment:s0" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 215
Info (278001): Inferred 31 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 160
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 161
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 162
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod12" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 204
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 161
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 160
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 162
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 163
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 163
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 165
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 165
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 166
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 166
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 167
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 167
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 168
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 169
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 170
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 169
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 168
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 170
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 171
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod13" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 205
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod14" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 206
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod15" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 207
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod16" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 208
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod17" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 209
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 136
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 137
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 160
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 160
    Info (12134): Parameter "LPM_WIDTHN" = "40"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_ltl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: /home/kazu/school/HDL/report/data/L31_Calculator/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/kazu/school/HDL/report/data/L31_Calculator/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/kazu/school/HDL/report/data/L31_Calculator/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 162
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 162
    Info (12134): Parameter "LPM_WIDTHN" = "40"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf
    Info (12023): Found entity 1: lpm_divide_oll File: /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_oll.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod12" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 204
Info (12133): Instantiated megafunction "lpm_divide:Mod12" with the following parameter: File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 204
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf
    Info (12023): Found entity 1: lpm_divide_8kl File: /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_8kl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: /home/kazu/school/HDL/report/data/L31_Calculator/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf
    Info (12023): Found entity 1: alt_u_div_oee File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_oee.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod13" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 205
Info (12133): Instantiated megafunction "lpm_divide:Mod13" with the following parameter: File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 205
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf
    Info (12023): Found entity 1: lpm_divide_9kl File: /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_9kl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: /home/kazu/school/HDL/report/data/L31_Calculator/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf
    Info (12023): Found entity 1: alt_u_div_qee File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_qee.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 136
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 136
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_hns.tdf
    Info (12023): Found entity 1: mult_hns File: /home/kazu/school/HDL/report/data/L31_Calculator/db/mult_hns.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 137
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 137
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1vl.tdf
    Info (12023): Found entity 1: lpm_divide_1vl File: /home/kazu/school/HDL/report/data/L31_Calculator/db/lpm_divide_1vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: /home/kazu/school/HDL/report/data/L31_Calculator/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf
    Info (12023): Found entity 1: alt_u_div_gke File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_gke.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 126 buffer(s)
    Info (13019): Ignored 126 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 54
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 4
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 4
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 4
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 4
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 4
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 4
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 6
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 6
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 6
    Warning (13410): Pin "LED[8]" is stuck at GND File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 6
    Warning (13410): Pin "LED[9]" is stuck at GND File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_6_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 207
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_7_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 212
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_8_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 217
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_9_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 222
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_10_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_11_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_13_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_14_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_15_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_16_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_17_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_9_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 222
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_10_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_11_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_13_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_14_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_15_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_16_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_17_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_6_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 207
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_7_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 212
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_8_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 217
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_9_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 222
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_10_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_11_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_13_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_14_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_15_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_16_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_17_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_9_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 222
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_10_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_11_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_13_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_14_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_15_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_16_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_17_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_13_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_14_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_15_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_16_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_17_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_13_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_14_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_15_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_15_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_16_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_16_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_17_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_17_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_15_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_16_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_17_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_18_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_19_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_20_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div7|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div10|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod10|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div9|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_30_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_31_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_32_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 157
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_33_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 162
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_34_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_35_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Div11|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_39_result_int[0]~0" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 192
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_36_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_37_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_38_result_int[0]~10" File: /home/kazu/school/HDL/report/data/L31_Calculator/db/alt_u_div_ohe.tdf Line: 187
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK2" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 3
    Warning (15610): No output dependent on input pin "BTN[0]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 5
    Warning (15610): No output dependent on input pin "BTN[1]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v Line: 7
Info (21057): Implemented 8245 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 8158 logic cells
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 561 megabytes
    Info: Processing ended: Thu Jan 15 09:51:59 2026
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


