EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# conn:CONN_02X05
#
DEF conn:CONN_02X05 J 0 1 Y N 1 F N
F0 "J" 0 300 50 H V C CNN
F1 "conn:CONN_02X05" 0 -300 50 H V C CNN
F2 "" 0 -1200 50 H I C CNN
F3 "" 0 -1200 50 H I C CNN
$FPLIST
 Pin_Header_Straight_2X*
 Pin_Header_Angled_2X*
 Socket_Strip_Straight_2X*
 Socket_Strip_Angled_2X*
 IDC_Header_Straight_*
$ENDFPLIST
DRAW
S -100 -195 -50 -205 0 1 0 N
S -100 -95 -50 -105 0 1 0 N
S -100 5 -50 -5 0 1 0 N
S -100 105 -50 95 0 1 0 N
S -100 205 -50 195 0 1 0 N
S -100 250 100 -250 0 1 0 N
S 50 -195 100 -205 0 1 0 N
S 50 -95 100 -105 0 1 0 N
S 50 5 100 -5 0 1 0 N
S 50 105 100 95 0 1 0 N
S 50 205 100 195 0 1 0 N
X P1 1 -250 200 150 R 50 50 1 1 P
X P10 10 250 -200 150 L 50 50 1 1 P
X P2 2 250 200 150 L 50 50 1 1 P
X P3 3 -250 100 150 R 50 50 1 1 P
X P4 4 250 100 150 L 50 50 1 1 P
X P5 5 -250 0 150 R 50 50 1 1 P
X P6 6 250 0 150 L 50 50 1 1 P
X P7 7 -250 -100 150 R 50 50 1 1 P
X P8 8 250 -100 150 L 50 50 1 1 P
X P9 9 -250 -200 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# device:C
#
DEF device:C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "device:C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# device:CP
#
DEF device:CP C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "device:CP" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 CP_*
$ENDFPLIST
DRAW
S -90 20 -90 40 0 1 0 N
S -90 20 90 20 0 1 0 N
S 90 -20 -90 -40 0 1 0 F
S 90 40 -90 40 0 1 0 N
S 90 40 90 20 0 1 0 N
P 2 0 1 0 -70 90 -30 90 N
P 2 0 1 0 -50 110 -50 70 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# device:Crystal
#
DEF device:Crystal Y 0 40 N N 1 F N
F0 "Y" 0 150 50 H V C CNN
F1 "device:Crystal" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Crystal*
$ENDFPLIST
DRAW
S -45 100 45 -100 0 1 12 N
P 2 0 1 0 -100 0 -75 0 N
P 2 0 1 20 -75 -50 -75 50 N
P 2 0 1 20 75 -50 75 50 N
P 2 0 1 0 100 0 75 0 N
X 1 1 -150 0 50 R 50 50 1 1 P
X 2 2 150 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# device:D_Schottky
#
DEF device:D_Schottky D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "device:D_Schottky" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 TO-???*
 *SingleDiode
 *_Diode_*
 *SingleDiode*
 D_*
$ENDFPLIST
DRAW
P 2 0 1 0 50 0 -50 0 N
P 4 0 1 8 50 50 50 -50 -50 0 50 50 N
P 6 0 1 8 -75 25 -75 50 -50 50 -50 -50 -25 -50 -25 -25 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# device:LED
#
DEF device:LED D 0 40 Y N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "device:LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 LED*
$ENDFPLIST
DRAW
P 2 0 1 8 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 8 50 -50 50 50 -50 0 50 -50 N
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# device:Q_NMOS_SGD
#
DEF device:Q_NMOS_SGD Q 0 0 Y N 1 F N
F0 "Q" 200 50 50 H V L CNN
F1 "device:Q_NMOS_SGD" 200 -50 50 H V L CNN
F2 "" 200 100 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 65 0 111 0 1 10 N
C 100 -70 11 0 1 0 F
C 100 70 11 0 1 0 F
P 2 0 1 0 2 0 10 0 N
P 2 0 1 0 30 -70 100 -70 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 0 30 0 100 0 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 0 30 70 100 70 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 -70 100 -100 N
P 2 0 1 0 100 -70 100 0 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 10 10 75 10 -75 10 -75 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 100 -70 130 -70 130 70 100 70 N
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X S 1 100 -200 100 U 50 50 1 1 P
X G 2 -200 0 200 R 50 50 1 1 I
X D 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# device:R
#
DEF device:R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "device:R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power:+3V3
#
DEF power:+3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power:+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power:+5V
#
DEF power:+5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power:+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power:+BATT
#
DEF power:+BATT #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power:+BATT" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +BATT 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power:GND
#
DEF power:GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power:GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power:PWR_FLAG
#
DEF power:PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 75 50 H I C CNN
F1 "power:PWR_FLAG" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
X pwr 1 0 0 0 U 50 50 0 0 w
ENDDRAW
ENDDEF
#
# power:VDD
#
DEF power:VDD #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power:VDD" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 75 25 0 1 0 N
P 2 0 1 0 0 0 0 50 N
X VDD 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# regul:TPS793333-EP
#
DEF regul:TPS793333-EP U 0 10 Y Y 1 F N
F0 "U" -150 225 50 H V C CNN
F1 "regul:TPS793333-EP" 0 225 50 H V L CNN
F2 "TO_SOT_Packages_SMD:SOT-23-5" 0 325 50 H I C CIN
F3 "" 0 50 50 H I C CNN
ALIAS TPS79325-EP TPS79328-EP TPS793285-EP TPS79330-EP TPS793333-EP TPS793475-EP
$FPLIST
 SOT?23*
$ENDFPLIST
DRAW
S 200 -200 -200 175 1 1 10 f
X IN 1 -300 100 100 R 50 50 1 1 W
X GND 2 0 -300 100 U 50 50 1 1 W
X EN 3 -300 0 100 R 50 50 1 1 I
X BP 4 300 0 100 L 50 50 1 1 B
X OUT 5 300 100 100 L 50 50 1 1 w
ENDDRAW
ENDDEF
#
# sigmadrone:629_105_150_921
#
DEF sigmadrone:629_105_150_921 CN 0 40 Y Y 1 F N
F0 "CN" 150 650 60 H V C CNN
F1 "sigmadrone:629_105_150_921" 250 -150 60 V V C CNN
F2 "" 1550 1300 60 H V C CNN
F3 "" 1550 1300 60 H V C CNN
DRAW
S -200 600 200 -600 0 1 0 N
X Vbus 1 -400 500 200 R 50 50 1 1 P
X FN 10 -400 -400 200 R 50 50 1 1 P
X FN 11 -400 -500 200 R 50 50 1 1 P
X DM 2 -400 400 200 R 50 50 1 1 P
X DP 3 -400 300 200 R 50 50 1 1 P
X ID 4 -400 200 200 R 50 50 1 1 P
X GND 5 -400 100 200 R 50 50 1 1 P
X FN 6 -400 0 200 R 50 50 1 1 P
X FN 7 -400 -100 200 R 50 50 1 1 P
X FN 8 -400 -200 200 R 50 50 1 1 P
X FN 9 -400 -300 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# sigmadrone:ACS711
#
DEF sigmadrone:ACS711 U 0 40 Y Y 1 F N
F0 "U" 250 300 60 H V C CNN
F1 "sigmadrone:ACS711" 100 -300 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
S -300 250 300 -250 0 1 0 N
X IP+ 1 -500 150 200 R 50 50 1 1 W
X IP+ 2 -500 50 200 R 50 50 1 1 W
X IP- 3 -500 -50 200 R 50 50 1 1 P
X IP- 4 -500 -150 200 R 50 50 1 1 P
X GND 5 500 -150 200 L 50 50 1 1 W
X ~FAULT 6 500 -50 200 L 50 50 1 1 O
X VIOUT 7 500 50 200 L 50 50 1 1 O
X VCC 8 500 150 200 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
# sigmadrone:FB_SMT
#
DEF sigmadrone:FB_SMT FB 0 0 N N 1 F N
F0 "FB" 0 100 50 H V C CNN
F1 "sigmadrone:FB_SMT" 0 -50 50 H V C CNN
F2 "Resistors_SMD:R_0603" 0 -100 30 H I C CNN
F3 "" 50 0 60 H V C CNN
F4 "0603" 0 0 25 H V C CNN "SMT"
F5 "NA" 0 -150 30 H I C CNN "Part"
F6 "NA" 0 -200 30 H I C CNN "Provider"
DRAW
A -100 0 50 1 1799 0 1 0 N -50 0 -150 0
A 0 0 50 1 1799 0 1 0 N 50 0 -50 0
A 100 0 50 1 1799 0 1 0 N 150 0 50 0
P 2 0 1 0 -75 60 -105 60 N
P 2 0 1 0 -30 60 -60 60 N
P 2 0 1 0 -15 60 15 60 N
P 2 0 1 0 30 60 60 60 N
P 2 0 1 0 75 60 105 60 N
X 1 1 -200 0 50 R 30 30 1 1 I
X 2 2 200 0 50 L 30 30 1 1 I
ENDDRAW
ENDDEF
#
# sigmadrone:FIDUCIAL
#
DEF sigmadrone:FIDUCIAL FID 0 40 Y Y 1 F N
F0 "FID" 0 -200 60 H V C CNN
F1 "sigmadrone:FIDUCIAL" 0 200 60 H V C CNN
F2 "Fiducials:Fiducial_0.5mm_Dia_1mm_Outer" -100 -300 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
C 0 0 100 0 1 0 f
P 2 0 1 0 -150 0 150 0 N
P 2 0 1 0 0 150 0 -150 N
ENDDRAW
ENDDEF
#
# sigmadrone:FT232RQ
#
DEF sigmadrone:FT232RQ U 0 40 Y Y 1 F N
F0 "U" 350 1050 60 H V C CNN
F1 "sigmadrone:FT232RQ" -250 -1050 60 H V C CNN
F2 "Housings_DFN_QFN:QFN-32-1EP_5x5mm_Pitch0.5mm" 0 -1125 60 H I C CNN
F3 "" 350 1050 60 H I C CNN
F4 "1146033" 0 -1275 60 H I C CNN "Part"
F5 "Farnell" 0 -1200 60 H I C CNN "Provider"
DRAW
S -500 1000 500 -1000 0 1 0 f
X VCCIO 1 -700 900 200 R 50 50 1 1 W
X CBUS2 10 700 -100 200 L 50 50 1 1 O
X CBUS3 11 700 -200 200 L 50 50 1 1 O
X NC 12 -700 400 200 R 50 50 1 1 N
X NC 13 -700 300 200 R 50 50 1 1 N
X USBDP 14 -700 600 200 R 50 50 1 1 B
X USBDM 15 -700 700 200 R 50 50 1 1 B
X 3V3OUT 16 -700 -400 200 R 50 50 1 1 w
X GND 17 -700 -800 200 R 50 50 1 1 W
X ~RESET 18 -700 0 200 R 50 50 1 1 I
X VCC 19 -700 800 200 R 50 50 1 1 W
X RXD 2 700 800 200 L 50 50 1 1 I
X GND 20 -700 -900 200 R 50 50 1 1 W
X CBUS1 21 700 0 200 L 50 50 1 1 O
X CBUS0 22 700 100 200 L 50 50 1 1 O
X NC 23 -700 -100 200 R 50 50 1 1 N
X AGND 24 -700 -600 200 R 50 50 1 1 W
X NC 25 -700 200 200 R 50 50 1 1 N
X TEST 26 -700 -500 200 R 50 50 1 1 I
X OSCI 27 -700 -200 200 R 50 50 1 1 I
X OSC0 28 -700 -300 200 R 50 50 1 1 I
X NC 29 -700 100 200 R 50 50 1 1 N
X ~RI 3 700 200 200 L 50 50 1 1 B
X TXD 30 700 900 200 L 50 50 1 1 O
X ~DTR 31 700 500 200 L 50 50 1 1 B
X ~RTS 32 700 700 200 L 50 50 1 1 I
X Epad_GND 33 700 -900 200 L 50 50 1 1 P
X GND 4 -700 -700 200 R 50 50 1 1 W
X NC 5 -700 500 200 R 50 50 1 1 N
X ~DSR 6 700 400 200 L 50 50 1 1 B
X ~DCD 7 700 300 200 L 50 50 1 1 B
X ~CTS 8 700 600 200 L 50 50 1 1 O
X CBSU4 9 700 -300 200 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# sigmadrone:L6398
#
DEF sigmadrone:L6398 U 0 40 Y Y 1 F N
F0 "U" 150 300 60 H V C CNN
F1 "sigmadrone:L6398" 0 -300 60 H V C CNN
F2 "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm" 0 -500 60 H I C CNN
F3 "http://www.st.com/content/ccc/resource/technical/document/datasheet/d3/f4/04/52/68/e9/40/02/CD00290377.pdf/files/CD00290377.pdf/jcr:content/translations/en.CD00290377.pdf" 0 -400 60 H I C CNN
DRAW
S -350 250 350 -250 0 1 0 N
X ~LIN 1 -550 150 200 R 50 50 1 1 I
X HIN 2 -550 50 200 R 50 50 1 1 I
X VCC 3 -550 -50 200 R 50 50 1 1 W
X GND 4 -550 -150 200 R 50 50 1 1 W
X LVG 5 550 -150 200 L 50 50 1 1 O
X OUT 6 550 -50 200 L 50 50 1 1 I
X HVG 7 550 50 200 L 50 50 1 1 O
X VBOOT 8 550 150 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# sigmadrone:PAD
#
DEF sigmadrone:PAD P 0 40 Y Y 1 F N
F0 "P" 50 100 60 H V C CNN
F1 "sigmadrone:PAD" 0 0 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
S -100 50 100 -50 0 1 0 N
X ~ 1 -300 0 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# sigmadrone:SW_PUSH_TACKTILE2
#
DEF sigmadrone:SW_PUSH_TACKTILE2 SW 0 40 Y N 1 F N
F0 "SW" 150 110 50 H V C CNN
F1 "sigmadrone:SW_PUSH_TACKTILE2" 0 -200 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -170 50 170 60 0 1 0 N
P 4 0 1 0 -100 0 -50 0 -50 -100 -100 -100 N
P 4 0 1 0 -40 60 -30 90 30 90 40 60 N
P 4 0 1 0 100 0 50 0 50 -100 100 -100 N
X 1 1 -300 -100 200 R 60 60 0 1 P I
X 1 1 -300 0 200 R 60 60 0 1 P I
X 2 2 300 -100 200 L 60 60 0 1 P I
X 2 2 300 0 200 L 60 60 0 1 P I
ENDDRAW
ENDDEF
#
# stm32:STM32F030R8Tx
#
DEF stm32:STM32F030R8Tx U 0 40 Y Y 1 L N
F0 "U" -2000 1925 50 H V L BNN
F1 "stm32:STM32F030R8Tx" 2000 1925 50 H V R BNN
F2 "LQFP64" 2000 1875 50 H I R TNN
F3 "" 0 0 50 H I C CNN
DRAW
S -2000 -1900 2000 1900 0 1 10 f
X VDD 1 -200 2000 100 D 50 50 1 1 W
X PC2/ADC_IN12 10 -2100 -300 100 R 50 50 1 1 B
X PC3/ADC_IN13 11 -2100 -400 100 R 50 50 1 1 B
X VSSA 12 100 -2000 100 U 50 50 1 1 W
X VDDA 13 100 2000 100 D 50 50 1 1 W
X ADC_IN0/RTC_TAMP2/SYS_WKUP1/USART2_CTS/PA0 14 2100 1600 100 L 50 50 1 1 B
X ADC_IN1/USART2_DE/USART2_RTS/PA1 15 2100 1500 100 L 50 50 1 1 B
X ADC_IN2/TIM15_CH1/USART2_TX/PA2 16 2100 1400 100 L 50 50 1 1 B
X ADC_IN3/TIM15_CH2/USART2_RX/PA3 17 2100 1300 100 L 50 50 1 1 B
X PF4 18 -2100 600 100 R 50 50 1 1 B
X PF5 19 -2100 500 100 R 50 50 1 1 B
X PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2 2 -2100 -1400 100 R 50 50 1 1 B
X ADC_IN4/SPI1_NSS/TIM14_CH1/USART2_CK/PA4 20 2100 1200 100 L 50 50 1 1 B
X ADC_IN5/SPI1_SCK/PA5 21 2100 1100 100 L 50 50 1 1 B
X ADC_IN6/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/PA6 22 2100 1000 100 L 50 50 1 1 B
X ADC_IN7/SPI1_MOSI/TIM14_CH1/TIM17_CH1/TIM1_CH1N/TIM3_CH2/PA7 23 2100 900 100 L 50 50 1 1 B
X PC4/ADC_IN14 24 -2100 -500 100 R 50 50 1 1 B
X PC5/ADC_IN15 25 -2100 -600 100 R 50 50 1 1 B
X ADC_IN8/TIM1_CH2N/TIM3_CH3/PB0 26 2100 -100 100 L 50 50 1 1 B
X ADC_IN9/TIM14_CH1/TIM1_CH3N/TIM3_CH4/PB1 27 2100 -200 100 L 50 50 1 1 B
X PB2 28 2100 -300 100 L 50 50 1 1 B
X I2C2_SCL/PB10 29 2100 -1100 100 L 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -2100 -1500 100 R 50 50 1 1 B
X I2C2_SDA/PB11 30 2100 -1200 100 L 50 50 1 1 B
X VSS 31 -100 -2000 100 U 50 50 1 1 W
X VDD 32 -100 2000 100 D 50 50 1 1 W
X SPI2_NSS/TIM1_BKIN/PB12 33 2100 -1300 100 L 50 50 1 1 B
X SPI2_SCK/TIM1_CH1N/PB13 34 2100 -1400 100 L 50 50 1 1 B
X SPI2_MISO/TIM15_CH1/TIM1_CH2N/PB14 35 2100 -1500 100 L 50 50 1 1 B
X RTC_REFIN/SPI2_MOSI/TIM15_CH1N/TIM15_CH2/TIM1_CH3N/PB15 36 2100 -1600 100 L 50 50 1 1 B
X PC6/TIM3_CH1 37 -2100 -700 100 R 50 50 1 1 B
X PC7/TIM3_CH2 38 -2100 -800 100 R 50 50 1 1 B
X PC8/TIM3_CH3 39 -2100 -900 100 R 50 50 1 1 B
X PC15/RCC_OSC32_OUT 4 -2100 -1600 100 R 50 50 1 1 B
X PC9/TIM3_CH4 40 -2100 -1000 100 R 50 50 1 1 B
X RCC_MCO/TIM1_CH1/USART1_CK/PA8 41 2100 800 100 L 50 50 1 1 B
X TIM15_BKIN/TIM1_CH2/USART1_TX/PA9 42 2100 700 100 L 50 50 1 1 B
X TIM17_BKIN/TIM1_CH3/USART1_RX/PA10 43 2100 600 100 L 50 50 1 1 B
X TIM1_CH4/USART1_CTS/PA11 44 2100 500 100 L 50 50 1 1 B
X TIM1_ETR/USART1_DE/USART1_RTS/PA12 45 2100 400 100 L 50 50 1 1 B
X IR_OUT/SYS_SWDIO/PA13 46 2100 300 100 L 50 50 1 1 B
X PF6/I2C2_SCL 47 -2100 400 100 R 50 50 1 1 B
X PF7/I2C2_SDA 48 -2100 300 100 R 50 50 1 1 B
X SYS_SWCLK/USART2_TX/PA14 49 2100 200 100 L 50 50 1 1 B
X PF0/RCC_OSC_IN 5 -2100 800 100 R 50 50 1 1 I
X SPI1_NSS/USART2_RX/PA15 50 2100 100 100 L 50 50 1 1 B
X PC10 51 -2100 -1100 100 R 50 50 1 1 B
X PC11 52 -2100 -1200 100 R 50 50 1 1 B
X PC12 53 -2100 -1300 100 R 50 50 1 1 B
X PD2/TIM3_ETR 54 -2100 100 100 R 50 50 1 1 B
X SPI1_SCK/PB3 55 2100 -400 100 L 50 50 1 1 B
X SPI1_MISO/TIM3_CH1/PB4 56 2100 -500 100 L 50 50 1 1 B
X I2C1_SMBA/SPI1_MOSI/TIM16_BKIN/TIM3_CH2/PB5 57 2100 -600 100 L 50 50 1 1 B
X I2C1_SCL/TIM16_CH1N/USART1_TX/PB6 58 2100 -700 100 L 50 50 1 1 B
X I2C1_SDA/TIM17_CH1N/USART1_RX/PB7 59 2100 -800 100 L 50 50 1 1 B
X PF1/RCC_OSC_OUT 6 -2100 700 100 R 50 50 1 1 I
X BOOT0 60 -2100 1400 100 R 50 50 1 1 I
X I2C1_SCL/TIM16_CH1/PB8 61 2100 -900 100 L 50 50 1 1 B
X I2C1_SDA/IR_OUT/TIM17_CH1/PB9 62 2100 -1000 100 L 50 50 1 1 B
X VSS 63 0 -2000 100 U 50 50 1 1 W
X VDD 64 0 2000 100 D 50 50 1 1 W
X NRST 7 -2100 1600 100 R 50 50 1 1 I
X PC0/ADC_IN10 8 -2100 -100 100 R 50 50 1 1 B
X PC1/ADC_IN11 9 -2100 -200 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# stm32:STM32F411RETx
#
DEF stm32:STM32F411RETx U 0 40 Y Y 1 L N
F0 "U" -2800 1925 50 H V L BNN
F1 "stm32:STM32F411RETx" 2800 1925 50 H V R BNN
F2 "LQFP64" 2800 1875 50 H I R TNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F411RETx
DRAW
S -2800 -1800 2800 1900 0 1 10 f
X VBAT 1 -2900 1200 100 R 50 50 1 1 W
X PC2/ADC1_IN12/I2S2_ext_SD/SPI2_MISO 10 -2900 -200 100 R 50 50 1 1 B
X PC3/ADC1_IN13/I2S2_SD/SPI2_MOSI 11 -2900 -300 100 R 50 50 1 1 B
X VSSA 12 200 -1900 100 U 50 50 1 1 W
X VREF+ 13 -2900 1100 100 R 50 50 1 1 W
X ADC1_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/USART2_CTS/PA0 14 2900 1600 100 L 50 50 1 1 B
X ADC1_IN1/I2S4_SD/SPI4_MOSI/TIM2_CH2/TIM5_CH2/USART2_RTS/PA1 15 2900 1500 100 L 50 50 1 1 B
X ADC1_IN2/I2S_CKIN/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/PA2 16 2900 1400 100 L 50 50 1 1 B
X ADC1_IN3/I2S2_MCK/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/PA3 17 2900 1300 100 L 50 50 1 1 B
X VSS 18 -200 -1900 100 U 50 50 1 1 W
X VDD 19 -200 2000 100 D 50 50 1 1 W
X PC13/ANTI_TAMP/RTC_AF1 2 -2900 -1300 100 R 50 50 1 1 B
X ADC1_IN4/I2S1_WS/I2S3_WS/SPI1_NSS/SPI3_NSS/USART2_CK/PA4 20 2900 1200 100 L 50 50 1 1 B
X ADC1_IN5/I2S1_CK/SPI1_SCK/TIM2_CH1/TIM2_ETR/PA5 21 2900 1100 100 L 50 50 1 1 B
X ADC1_IN6/I2S2_MCK/SDIO_CMD/SPI1_MISO/TIM1_BKIN/TIM3_CH1/PA6 22 2900 1000 100 L 50 50 1 1 B
X ADC1_IN7/I2S1_SD/SPI1_MOSI/TIM1_CH1N/TIM3_CH2/PA7 23 2900 900 100 L 50 50 1 1 B
X PC4/ADC1_IN14 24 -2900 -400 100 R 50 50 1 1 B
X PC5/ADC1_IN15 25 -2900 -500 100 R 50 50 1 1 B
X ADC1_IN8/I2S5_CK/SPI5_SCK/TIM1_CH2N/TIM3_CH3/PB0 26 2900 -100 100 L 50 50 1 1 B
X ADC1_IN9/I2S5_WS/SPI5_NSS/TIM1_CH3N/TIM3_CH4/PB1 27 2900 -200 100 L 50 50 1 1 B
X BOOT1/PB2 28 2900 -300 100 L 50 50 1 1 B
X I2C2_SCL/I2S2_CK/I2S3_MCK/SDIO_D7/SPI2_SCK/TIM2_CH3/PB10 29 2900 -1100 100 L 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -2900 -1400 100 R 50 50 1 1 B
X VCAP1 30 -2900 1000 100 R 50 50 1 1 W
X VSS 31 -100 -1900 100 U 50 50 1 1 W
X VDD 32 -100 2000 100 D 50 50 1 1 W
X I2C2_SMBA/I2S2_WS/I2S3_CK/I2S4_WS/SPI2_NSS/SPI3_SCK/SPI4_NSS/TIM1_BKIN/PB12 33 2900 -1200 100 L 50 50 1 1 B
X I2S2_CK/I2S4_CK/SPI2_SCK/SPI4_SCK/TIM1_CH1N/PB13 34 2900 -1300 100 L 50 50 1 1 B
X I2S2_ext_SD/SDIO_D6/SPI2_MISO/TIM1_CH2N/PB14 35 2900 -1400 100 L 50 50 1 1 B
X ADC1_EXTI15/I2S2_SD/RTC_REFIN/SDIO_CK/SPI2_MOSI/TIM1_CH3N/PB15 36 2900 -1500 100 L 50 50 1 1 B
X PC6/I2S2_MCK/SDIO_D6/TIM3_CH1/USART6_TX 37 -2900 -600 100 R 50 50 1 1 B
X PC7/I2S2_CK/I2S3_MCK/SDIO_D7/SPI2_SCK/TIM3_CH2/USART6_RX 38 -2900 -700 100 R 50 50 1 1 B
X PC8/SDIO_D0/TIM3_CH3/USART6_CK 39 -2900 -800 100 R 50 50 1 1 B
X PC15/ADC1_EXTI15/RCC_OSC32_OUT 4 -2900 -1500 100 R 50 50 1 1 B
X PC9/I2C3_SDA/I2S_CKIN/RCC_MCO_2/SDIO_D1/TIM3_CH4 40 -2900 -900 100 R 50 50 1 1 B
X I2C3_SCL/RCC_MCO_1/SDIO_D1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOF/PA8 41 2900 800 100 L 50 50 1 1 B
X I2C3_SMBA/SDIO_D2/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUS/PA9 42 2900 700 100 L 50 50 1 1 B
X I2S5_SD/SPI5_MOSI/TIM1_CH3/USART1_RX/USB_OTG_FS_ID/PA10 43 2900 600 100 L 50 50 1 1 B
X ADC1_EXTI11/SPI4_MISO/TIM1_CH4/USART1_CTS/USART6_TX/USB_OTG_FS_DM/PA11 44 2900 500 100 L 50 50 1 1 B
X SPI5_MISO/TIM1_ETR/USART1_RTS/USART6_RX/USB_OTG_FS_DP/PA12 45 2900 400 100 L 50 50 1 1 B
X SYS_JTMS-SWDIO/PA13 46 2900 300 100 L 50 50 1 1 B
X VSS 47 0 -1900 100 U 50 50 1 1 W
X VDD 48 0 2000 100 D 50 50 1 1 W
X SYS_JTCK-SWCLK/PA14 49 2900 200 100 L 50 50 1 1 B
X PH0/RCC_OSC_IN 5 -2900 500 100 R 50 50 1 1 I
X ADC1_EXTI15/I2S1_WS/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/USART1_TX/PA15 50 2900 100 100 L 50 50 1 1 B
X PC10/I2S3_CK/SDIO_D2/SPI3_SCK 51 -2900 -1000 100 R 50 50 1 1 B
X PC11/ADC1_EXTI11/I2S3_ext_SD/SDIO_D3/SPI3_MISO 52 -2900 -1100 100 R 50 50 1 1 B
X PC12/I2S3_SD/SDIO_CK/SPI3_MOSI 53 -2900 -1200 100 R 50 50 1 1 B
X PD2/SDIO_CMD/TIM3_ETR 54 -2900 200 100 R 50 50 1 1 B
X I2C2_SDA/I2S1_CK/I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2/USART1_RX/PB3 55 2900 -400 100 L 50 50 1 1 B
X I2C3_SDA/I2S3_ext_SD/SDIO_D0/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1/PB4 56 2900 -500 100 L 50 50 1 1 B
X I2C1_SMBA/I2S1_SD/I2S3_SD/SDIO_D3/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/PB5 57 2900 -600 100 L 50 50 1 1 B
X I2C1_SCL/TIM4_CH1/USART1_TX/PB6 58 2900 -700 100 L 50 50 1 1 B
X I2C1_SDA/SDIO_D0/TIM4_CH2/USART1_RX/PB7 59 2900 -800 100 L 50 50 1 1 B
X PH1/RCC_OSC_OUT 6 -2900 400 100 R 50 50 1 1 I
X BOOT0 60 -2900 1400 100 R 50 50 1 1 I
X I2C1_SCL/I2C3_SDA/I2S5_SD/SDIO_D4/SPI5_MOSI/TIM10_CH1/TIM4_CH3/PB8 61 2900 -900 100 L 50 50 1 1 B
X I2C1_SDA/I2C2_SDA/I2S2_WS/SDIO_D5/SPI2_NSS/TIM11_CH1/TIM4_CH4/PB9 62 2900 -1000 100 L 50 50 1 1 B
X VSS 63 100 -1900 100 U 50 50 1 1 W
X VDD 64 100 2000 100 D 50 50 1 1 W
X NRST 7 -2900 1600 100 R 50 50 1 1 I
X PC0/ADC1_IN10 8 -2900 0 100 R 50 50 1 1 B
X PC1/ADC1_IN11 9 -2900 -100 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
