library ieee;
use ieee.std_logic_1164.all;

entity IF_phase is
	port(
		signal clk: in std_logic;
	);
end entity IF_phase;

architecture STR of IF_phase is
	
end architecture STR;