// Seed: 1906721829
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output supply1 id_3
);
  assign id_3 = -1;
endmodule
module module_1 (
    output tri id_0
    , id_20,
    output tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input wire id_6,
    output uwire id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10,
    input uwire id_11,
    input supply0 id_12,
    output wire id_13,
    input wor id_14,
    input supply1 id_15,
    input tri1 id_16,
    input supply1 id_17,
    output supply0 id_18
);
  always @(posedge 1 or posedge id_5) id_20 = 1;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
