#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug  5 23:20:00 2021
# Process ID: 4644
# Current directory: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1
# Command line: vivado.exe -log soc_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl
# Log file: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_lite_top.vds
# Journal file: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
Command: synth_design -top soc_lite_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2828 
WARNING: [Synth 8-992] IMPause_IF is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:102]
WARNING: [Synth 8-992] PC_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:142]
WARNING: [Synth 8-992] rs_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:146]
WARNING: [Synth 8-992] rt_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:147]
WARNING: [Synth 8-992] PCSrc_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
WARNING: [Synth 8-992] PCSrcForward_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
WARNING: [Synth 8-992] RDataValid_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
WARNING: [Synth 8-992] HILOValid_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
WARNING: [Synth 8-992] ERET_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
WARNING: [Synth 8-992] Exception_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
WARNING: [Synth 8-992] RegWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:234]
WARNING: [Synth 8-992] HIWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:235]
WARNING: [Synth 8-992] LOWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:236]
WARNING: [Synth 8-992] HILOWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:237]
WARNING: [Synth 8-992] PCSrc_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:238]
WARNING: [Synth 8-992] ERET_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [Synth 8-992] Exception_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:257]
WARNING: [Synth 8-992] WAddr_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [Synth 8-992] MDUPause_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:338]
WARNING: [Synth 8-992] PC_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:367]
WARNING: [Synth 8-992] WAddr_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:374]
WARNING: [Synth 8-992] RegWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:375]
WARNING: [Synth 8-992] HIWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:376]
WARNING: [Synth 8-992] LOWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:377]
WARNING: [Synth 8-992] HILOWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:378]
WARNING: [Synth 8-992] ERET_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:389]
WARNING: [Synth 8-992] MemEN_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:394]
WARNING: [Synth 8-992] Exception_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:395]
WARNING: [Synth 8-992] PCSrc_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [Synth 8-992] DMPause_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [Synth 8-992] RegWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:505]
WARNING: [Synth 8-992] HIWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:506]
WARNING: [Synth 8-992] LOWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:507]
WARNING: [Synth 8-992] HILOWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:508]
WARNING: [Synth 8-992] WAddr_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:511]
WARNING: [Synth 8-992] HILO_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:513]
WARNING: [Synth 8-992] ERET_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:515]
WARNING: [Synth 8-992] Exception_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:521]
WARNING: [Synth 8-992] WData_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:579]
WARNING: [Synth 8-992] PC_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:580]
WARNING: [Synth 8-992] Empty_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:581]
WARNING: [Synth 8-992] PCSrc_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:582]
WARNING: [Synth 8-6901] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:27]
WARNING: [Synth 8-6901] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:27]
WARNING: [Synth 8-6901] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:28]
WARNING: [Synth 8-6901] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:28]
WARNING: [Synth 8-6901] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:29]
WARNING: [Synth 8-6901] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:29]
WARNING: [Synth 8-6901] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:30]
WARNING: [Synth 8-6901] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 871.656 ; gain = 241.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:65]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'WRConflict' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v:3]
INFO: [Synth 8-6155] done synthesizing module 'WRConflict' (2#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v:3]
WARNING: [Synth 8-6014] Unused sequential element MDUPause0_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:108]
WARNING: [Synth 8-6014] Unused sequential element ERETPause1_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:108]
WARNING: [Synth 8-6014] Unused sequential element JumpPause0_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:76]
WARNING: [Synth 8-6014] Unused sequential element JumpPause1_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:108]
INFO: [Synth 8-6155] done synthesizing module 'CU' (3#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF' (5#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (6#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID1' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID1' (7#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID2' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID2' (8#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegHILO' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegHILO' (9#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (10#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID' (11#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (12#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:33]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'MDU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:3]
WARNING: [Synth 8-6090] variable 'mdu_pause' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:72]
WARNING: [Synth 8-6090] variable 'mdu_pause' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:78]
WARNING: [Synth 8-6090] variable 'mdu_pause' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:83]
WARNING: [Synth 8-6090] variable 'mdu_pause' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:84]
WARNING: [Synth 8-6090] variable 'mdu_pause' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:88]
WARNING: [Synth 8-6090] variable 'mdu_pause' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:89]
WARNING: [Synth 8-6090] variable 'mdu_pause' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:93]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div' (14#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'divu' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/divu_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divu' (15#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/divu_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element divst_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'MDU' (16#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX' (17#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (18#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (19#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (20#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v:3]
INFO: [Synth 8-6157] synthesizing module 'CP0' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v:3]
	Parameter SYSCALL bound to: 5'b01000 
	Parameter BREAK bound to: 5'b01001 
	Parameter OVERFLOW bound to: 5'b01100 
	Parameter MEMADDRERROR bound to: 5'b00100 
	Parameter MEMADDRERROR2 bound to: 5'b00101 
INFO: [Synth 8-6155] done synthesizing module 'CP0' (21#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'WB' (22#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (23#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (24#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (25#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (26#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4644-DESKTOP-AVFRCEL/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (27#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (28#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:65]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
WARNING: [Synth 8-3331] design MEM has unconnected port CLK
WARNING: [Synth 8-3331] design MEM has unconnected port RST
WARNING: [Synth 8-3331] design MDU has unconnected port rst
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[27]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[26]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[25]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[24]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[23]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[22]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[21]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[20]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[19]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[18]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[17]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[16]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[15]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[14]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[13]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[12]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[11]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[10]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[9]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[8]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[7]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[6]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[5]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[4]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[3]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[2]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[1]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[0]
WARNING: [Synth 8-3331] design IF has unconnected port MemBusy
WARNING: [Synth 8-3331] design CU has unconnected port IMPause
WARNING: [Synth 8-3331] design CU has unconnected port DMPause
WARNING: [Synth 8-3331] design CU has unconnected port Jump_ID
WARNING: [Synth 8-3331] design CU has unconnected port Branch_ID
WARNING: [Synth 8-3331] design CU has unconnected port ERET_ID
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 940.188 ; gain = 310.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 940.188 ; gain = 310.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 940.188 ; gain = 310.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 940.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/divu/divu/divu_in_context.xdc] for cell 'cpu/ex/mdu/div2'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/divu/divu/divu_in_context.xdc] for cell 'cpu/ex/mdu/div2'
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/div/div/div_in_context.xdc] for cell 'cpu/ex/mdu/div1'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/div/div/div_in_context.xdc] for cell 'cpu/ex/mdu/div1'
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT1'. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:92]
Finished Parsing XDC File [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1082.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1082.430 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu/ex/mdu/div1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu/ex/mdu/div2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.438 ; gain = 452.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.438 ; gain = 452.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for cpu/ex/mdu/div2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/ex/mdu/div1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \pll.clk_pll . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.438 ; gain = 452.523
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExtratoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HIWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LOWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HILOWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrcForward" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDUOP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SignExt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExtraDataSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BranchType" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemSize" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemSignExt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RDataValid" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "MemEN" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Exception" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OPType" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExcCode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExcCode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:30]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ExcCode_reg' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1082.438 ; gain = 452.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 106   
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 72    
+---Muxes : 
	   5 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 37    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 14    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	  26 Input     12 Bit        Muxes := 1     
	  29 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	  26 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	  29 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 76    
	  29 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	  26 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IF 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ID2 
Detailed RTL Component Info : 
+---Muxes : 
	  26 Input     12 Bit        Muxes := 1     
	  29 Input     11 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	  26 Input      6 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  26 Input      1 Bit        Muxes := 19    
Module RegHILO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
Module MDU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     33 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 13    
Module CP0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 3     
Module WB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
Module mycpu_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module bridge_1x2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "id2/ALUOP" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Synth 8-4471] merging register 'mem_wb/outMemAddr_reg[31:0]' into 'mem_wb/outALURes_reg[31:0]' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v:55]
WARNING: [Synth 8-3331] design MEM has unconnected port CLK
WARNING: [Synth 8-3331] design MEM has unconnected port RST
WARNING: [Synth 8-3331] design MDU has unconnected port rst
WARNING: [Synth 8-3331] design IF has unconnected port MemBusy
WARNING: [Synth 8-3331] design CU has unconnected port IMPause
WARNING: [Synth 8-3331] design CU has unconnected port DMPause
WARNING: [Synth 8-3331] design CU has unconnected port Jump_ID
WARNING: [Synth 8-3331] design CU has unconnected port Branch_ID
WARNING: [Synth 8-3331] design CU has unconnected port ERET_ID
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port ext_int[0]
INFO: [Synth 8-3886] merging instance 'cpu/id/id2/ExcCode_reg[2]' (LD) to 'cpu/id/id2/ExcCode_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/id/id2/ExcCode_reg[1]' (LD) to 'cpu/id/id2/ExcCode_reg[4]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[16]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[0]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/ex_mem/outPC0_reg[1]' (FDR) to 'cpu/ex_mem/outPC_reg[1]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[17]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[1]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[18]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[2]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[19]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[3]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[20]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[4]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[21]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[5]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[22]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[6]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[24]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[8]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[25]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[9]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[26]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[10]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[27]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[11]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[28]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[12]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[29]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[13]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[30]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[14]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[7]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[23]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[31]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\confreg/simu_flag_reg[15] )
INFO: [Synth 8-3886] merging instance 'cpu/ex_mem/outPC0_reg[0]' (FDR) to 'cpu/ex_mem/outPC_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/ex_mem/outSF_reg' (FDR) to 'cpu/ex_mem/outALURes_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outrd_reg[3]' (FDR) to 'cpu/id_ex/outimm32_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outrd_reg[4]' (FDR) to 'cpu/id_ex/outimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outrd_reg[0]' (FDR) to 'cpu/id_ex/outimm32_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outrd_reg[1]' (FDR) to 'cpu/id_ex/outimm32_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outrd_reg[2]' (FDR) to 'cpu/id_ex/outimm32_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/\id_ex/outOPType_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[30]' (FDR) to 'cpu/id_ex/outimm32_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[22]' (FDR) to 'cpu/id_ex/outimm32_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[26]' (FDR) to 'cpu/id_ex/outimm32_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[18]' (FDR) to 'cpu/id_ex/outimm32_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[28]' (FDR) to 'cpu/id_ex/outimm32_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[20]' (FDR) to 'cpu/id_ex/outimm32_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[24]' (FDR) to 'cpu/id_ex/outimm32_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[16]' (FDR) to 'cpu/id_ex/outimm32_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[29]' (FDR) to 'cpu/id_ex/outimm32_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[21]' (FDR) to 'cpu/id_ex/outimm32_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[25]' (FDR) to 'cpu/id_ex/outimm32_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[17]' (FDR) to 'cpu/id_ex/outimm32_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[27]' (FDR) to 'cpu/id_ex/outimm32_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[19]' (FDR) to 'cpu/id_ex/outimm32_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outimm32_reg[23]' (FDR) to 'cpu/id_ex/outimm32_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outshamt_reg[0]' (FDR) to 'cpu/id_ex/outimm32_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outshamt_reg[1]' (FDR) to 'cpu/id_ex/outimm32_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outshamt_reg[2]' (FDR) to 'cpu/id_ex/outimm32_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outshamt_reg[3]' (FDR) to 'cpu/id_ex/outimm32_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outshamt_reg[4]' (FDR) to 'cpu/id_ex/outimm32_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outExcCode_reg[2]' (FDR) to 'cpu/id_ex/outExcCode_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex/outExcCode_reg[1]' (FDR) to 'cpu/id_ex/outExcCode_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/ex_mem/outExcCode_reg[2]' (FDR) to 'cpu/ex_mem/outExcCode_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/ex_mem/outExcCode_reg[1]' (FDR) to 'cpu/ex_mem/outExcCode_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/mem_wb/outExcCode_reg[2]' (FDR) to 'cpu/mem_wb/outExcCode_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/mem_wb/outExcCode_reg[1]' (FDR) to 'cpu/mem_wb/outExcCode_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu/id/\id2/ExcCode_reg[3] )
WARNING: [Synth 8-3332] Sequential element (id2/ExcCode_reg[3]) is unused and will be removed from module ID.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1082.438 ; gain = 452.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MDU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MDU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MDU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MDU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1084.898 ; gain = 454.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1175.758 ; gain = 545.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/id/regfile/REG_Files_reg[0][7] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1191.035 ; gain = 561.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1195.707 ; gain = 565.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1195.707 ; gain = 565.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cpu/ex/mdu/tready with 1st driver pin 'cpu/ex/mdu/div1/s_axis_divisor_tready' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:101]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cpu/ex/mdu/tready with 2nd driver pin 'cpu/ex/mdu/div1/s_axis_dividend_tready' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:101]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1195.707 ; gain = 565.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1195.707 ; gain = 565.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1195.707 ; gain = 565.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1195.707 ; gain = 565.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
|4     |div           |         1|
|5     |divu          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_pll  |     1|
|2     |data_ram |     1|
|3     |div      |     1|
|4     |divu     |     1|
|5     |inst_ram |     1|
|6     |BUFG     |     3|
|7     |CARRY4   |   115|
|8     |DSP48E1  |     4|
|9     |LUT1     |    13|
|10    |LUT2     |   202|
|11    |LUT3     |   181|
|12    |LUT4     |   293|
|13    |LUT5     |   498|
|14    |LUT6     |  1839|
|15    |MUXF7    |   421|
|16    |FDRE     |  3746|
|17    |FDSE     |    23|
|18    |LD       |     2|
|19    |IBUF     |    15|
|20    |OBUF     |    39|
+------+---------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |  7594|
|2     |  bridge_1x2  |bridge_1x2 |    53|
|3     |  confreg     |confreg    |  1041|
|4     |  cpu         |mycpu_top  |  6374|
|5     |    If        |IF         |   154|
|6     |      pc      |PC         |   154|
|7     |    cu        |CU         |    12|
|8     |    ex        |EX         |   442|
|9     |      alu     |ALU        |    16|
|10    |      mdu     |MDU        |   426|
|11    |    ex_mem    |EX_MEM     |   579|
|12    |    id        |ID         |  1891|
|13    |      id2     |ID2        |     2|
|14    |      regfile |RegFile    |  1825|
|15    |      reghilo |RegHILO    |    64|
|16    |    id_ex     |ID_EX      |   996|
|17    |    if_id     |IF_ID      |   269|
|18    |    mem_wb    |MEM_WB     |   575|
|19    |    wb        |WB         |  1456|
|20    |      cp0     |CP0        |  1456|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1195.707 ; gain = 565.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1195.707 ; gain = 423.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1195.707 ; gain = 565.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1207.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 145 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.789 ; gain = 906.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1207.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_synth.rpt -pb soc_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  5 23:20:59 2021...
