{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564269493653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564269493660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 01:18:13 2019 " "Processing started: Sun Jul 28 01:18:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564269493660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269493660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269493660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564269494469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564269494469 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "mcu_system.qsys " "Elaborating Platform Designer system entity \"mcu_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269531084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:18:57 Progress: Loading Cyclone10GX_SoM_MAX10/mcu_system.qsys " "2019.07.28.01:18:57 Progress: Loading Cyclone10GX_SoM_MAX10/mcu_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269537737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:18:58 Progress: Reading input file " "2019.07.28.01:18:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269538222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:18:58 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.07.28.01:18:58 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269538306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:18:59 Progress: Parameterizing module clk_0 " "2019.07.28.01:18:59 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269539086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:18:59 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2019.07.28.01:18:59 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269539088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:18:59 Progress: Parameterizing module cpu " "2019.07.28.01:18:59 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269539302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:18:59 Progress: Adding i2c \[altera_avalon_i2c 18.1\] " "2019.07.28.01:18:59 Progress: Adding i2c \[altera_avalon_i2c 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269539309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Parameterizing module i2c " "2019.07.28.01:19:00 Progress: Parameterizing module i2c" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Adding jtag \[altera_avalon_jtag_uart 18.1\] " "2019.07.28.01:19:00 Progress: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Parameterizing module jtag " "2019.07.28.01:19:00 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\] " "2019.07.28.01:19:00 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Parameterizing module ram " "2019.07.28.01:19:00 Progress: Parameterizing module ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Building connections " "2019.07.28.01:19:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Parameterizing connections " "2019.07.28.01:19:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Validating " "2019.07.28.01:19:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.28.01:19:00 Progress: Done reading input file " "2019.07.28.01:19:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269540755 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mcu_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Mcu_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269541633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mcu_system: Generating mcu_system \"mcu_system\" for QUARTUS_SYNTH " "Mcu_system: Generating mcu_system \"mcu_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269542275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"mcu_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"mcu_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c: \"mcu_system\" instantiated altera_avalon_i2c \"i2c\" " "I2c: \"mcu_system\" instantiated altera_avalon_i2c \"i2c\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'mcu_system_jtag' " "Jtag: Starting RTL generation for module 'mcu_system_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mcu_system_jtag --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0003_jtag_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0003_jtag_gen//mcu_system_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mcu_system_jtag --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0003_jtag_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0003_jtag_gen//mcu_system_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'mcu_system_jtag' " "Jtag: Done RTL generation for module 'mcu_system_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"mcu_system\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"mcu_system\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Starting RTL generation for module 'mcu_system_ram' " "Ram: Starting RTL generation for module 'mcu_system_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mcu_system_ram --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0004_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0004_ram_gen//mcu_system_ram_component_configuration.pl  --do_build_sim=0  \] " "Ram:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mcu_system_ram --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0004_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0004_ram_gen//mcu_system_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Done RTL generation for module 'mcu_system_ram' " "Ram: Done RTL generation for module 'mcu_system_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: \"mcu_system\" instantiated altera_avalon_onchip_memory2 \"ram\" " "Ram: \"mcu_system\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269546833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269549006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269549271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269549528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269549805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"mcu_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"mcu_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269551163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"mcu_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"mcu_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269551186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"mcu_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"mcu_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269551315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'mcu_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'mcu_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269551345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mcu_system_cpu_cpu --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0007_cpu_gen//mcu_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mcu_system_cpu_cpu --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0007_cpu_gen//mcu_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269551345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:11 (*) Starting Nios II generation " "Cpu: # 2019.07.28 01:19:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:11 (*)   Checking for plaintext license. " "Cpu: # 2019.07.28 01:19:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:12 (*)   Plaintext license not found. " "Cpu: # 2019.07.28 01:19:12 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:12 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.07.28 01:19:12 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:12 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.07.28 01:19:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:12 (*)   Creating all objects for CPU " "Cpu: # 2019.07.28 01:19:12 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:13 (*)   Generating RTL from CPU objects " "Cpu: # 2019.07.28 01:19:13 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:13 (*)   Creating plain-text RTL " "Cpu: # 2019.07.28 01:19:13 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.28 01:19:14 (*) Done Nios II generation " "Cpu: # 2019.07.28 01:19:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'mcu_system_cpu_cpu' " "Cpu: Done RTL generation for module 'mcu_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\" " "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\" " "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mcu_system: Done \"mcu_system\" with 28 modules, 51 files " "Mcu_system: Done \"mcu_system\" with 28 modules, 51 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269554990 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "mcu_system.qsys " "Finished elaborating Platform Designer system entity \"mcu_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269556163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/mcu_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/mcu_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system " "Found entity 1: mcu_system" {  } { { "db/ip/mcu_system/mcu_system.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564269556358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556359 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564269556362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564269556362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564269556362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556375 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564269556378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564269556389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556401 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/mcu_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/mcu_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/mcu_system/submodules/altera_reset_controller.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/mcu_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu " "Found entity 1: mcu_system_cpu" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_register_bank_a_module " "Found entity 1: mcu_system_cpu_cpu_register_bank_a_module" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_cpu_cpu_register_bank_b_module " "Found entity 2: mcu_system_cpu_cpu_register_bank_b_module" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "3 mcu_system_cpu_cpu_nios2_oci_debug " "Found entity 3: mcu_system_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "4 mcu_system_cpu_cpu_nios2_oci_break " "Found entity 4: mcu_system_cpu_cpu_nios2_oci_break" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "5 mcu_system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: mcu_system_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "6 mcu_system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: mcu_system_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "7 mcu_system_cpu_cpu_nios2_oci_itrace " "Found entity 7: mcu_system_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "8 mcu_system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: mcu_system_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "9 mcu_system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: mcu_system_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "10 mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "11 mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "12 mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "13 mcu_system_cpu_cpu_nios2_oci_fifo " "Found entity 13: mcu_system_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "14 mcu_system_cpu_cpu_nios2_oci_pib " "Found entity 14: mcu_system_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "15 mcu_system_cpu_cpu_nios2_oci_im " "Found entity 15: mcu_system_cpu_cpu_nios2_oci_im" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "16 mcu_system_cpu_cpu_nios2_performance_monitors " "Found entity 16: mcu_system_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "17 mcu_system_cpu_cpu_nios2_avalon_reg " "Found entity 17: mcu_system_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "18 mcu_system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: mcu_system_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "19 mcu_system_cpu_cpu_nios2_ocimem " "Found entity 19: mcu_system_cpu_cpu_nios2_ocimem" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "20 mcu_system_cpu_cpu_nios2_oci " "Found entity 20: mcu_system_cpu_cpu_nios2_oci" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""} { "Info" "ISGN_ENTITY_NAME" "21 mcu_system_cpu_cpu " "Found entity 21: mcu_system_cpu_cpu" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: mcu_system_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_debug_slave_tck " "Found entity 1: mcu_system_cpu_cpu_debug_slave_tck" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: mcu_system_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_test_bench " "Found entity 1: mcu_system_cpu_cpu_test_bench" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_irq_mapper " "Found entity 1: mcu_system_irq_mapper" {  } { { "db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/mcu_system/submodules/mcu_system_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_jtag_sim_scfifo_w " "Found entity 1: mcu_system_jtag_sim_scfifo_w" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556501 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_jtag_scfifo_w " "Found entity 2: mcu_system_jtag_scfifo_w" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556501 ""} { "Info" "ISGN_ENTITY_NAME" "3 mcu_system_jtag_sim_scfifo_r " "Found entity 3: mcu_system_jtag_sim_scfifo_r" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556501 ""} { "Info" "ISGN_ENTITY_NAME" "4 mcu_system_jtag_scfifo_r " "Found entity 4: mcu_system_jtag_scfifo_r" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556501 ""} { "Info" "ISGN_ENTITY_NAME" "5 mcu_system_jtag " "Found entity 5: mcu_system_jtag" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0 " "Found entity 1: mcu_system_mm_interconnect_0" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mcu_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_cmd_demux " "Found entity 1: mcu_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: mcu_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_cmd_mux " "Found entity 1: mcu_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: mcu_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mcu_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mcu_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_router_default_decode " "Found entity 1: mcu_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556540 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_mm_interconnect_0_router " "Found entity 2: mcu_system_mm_interconnect_0_router" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mcu_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mcu_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: mcu_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556546 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_mm_interconnect_0_router_001 " "Found entity 2: mcu_system_mm_interconnect_0_router_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mcu_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mcu_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: mcu_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556552 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_mm_interconnect_0_router_002 " "Found entity 2: mcu_system_mm_interconnect_0_router_002" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mcu_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mcu_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564269556555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: mcu_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556558 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_mm_interconnect_0_router_003 " "Found entity 2: mcu_system_mm_interconnect_0_router_003" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_rsp_demux " "Found entity 1: mcu_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: mcu_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_rsp_mux " "Found entity 1: mcu_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: mcu_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_ram " "Found entity 1: mcu_system_ram" {  } { { "db/ip/mcu_system/submodules/mcu_system_ram.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269556581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269556581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564269556799 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSTATUS 0 top.sv(28) " "Net \"nSTATUS\" at top.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564269556800 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 top.sv(22) " "Output port \"LED2\" at top.sv(22) has no driver" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564269556800 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system mcu_system:cpu " "Elaborating entity \"mcu_system\" for hierarchy \"mcu_system:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269556816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu mcu_system:cpu\|mcu_system_cpu:cpu " "Elaborating entity \"mcu_system_cpu\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\"" {  } { { "db/ip/mcu_system/mcu_system.v" "cpu" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269556842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu " "Elaborating entity \"mcu_system_cpu_cpu\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu.v" "cpu" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269556869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_test_bench mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_test_bench:the_mcu_system_cpu_cpu_test_bench " "Elaborating entity \"mcu_system_cpu_cpu_test_bench\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_test_bench:the_mcu_system_cpu_cpu_test_bench\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_test_bench" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269556970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_register_bank_a_module mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a " "Elaborating entity \"mcu_system_cpu_cpu_register_bank_a_module\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "mcu_system_cpu_cpu_register_bank_a" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269556993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557208 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269557208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269557281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269557281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_register_bank_b_module mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b " "Elaborating entity \"mcu_system_cpu_cpu_register_bank_b_module\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "mcu_system_cpu_cpu_register_bank_b" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_debug mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_debug" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557488 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269557488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_break mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_break\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_break" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_xbrk mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_xbrk:the_mcu_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_xbrk:the_mcu_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_xbrk" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_dbrk mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_dbrk" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_itrace mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_itrace:the_mcu_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_itrace:the_mcu_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_dtrace mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_dtrace" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_td_mode mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace\|mcu_system_cpu_cpu_nios2_oci_td_mode:mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace\|mcu_system_cpu_cpu_nios2_oci_td_mode:mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_fifo mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_fifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_pib mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_pib:the_mcu_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_pib:the_mcu_system_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_pib" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_im mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_im:the_mcu_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_im\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_im:the_mcu_system_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_im" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_avalon_reg mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"mcu_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_avalon_reg" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_ocimem mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"mcu_system_cpu_cpu_nios2_ocimem\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_ocimem" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_ociram_sp_ram_module mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"mcu_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "mcu_system_cpu_cpu_ociram_sp_ram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269557904 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269557904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269557963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269557963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_debug_slave_wrapper mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"mcu_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_debug_slave_wrapper" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269557998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_debug_slave_tck mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"mcu_system_cpu_cpu_debug_slave_tck\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "the_mcu_system_cpu_cpu_debug_slave_tck" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269558019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_debug_slave_sysclk mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"mcu_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "the_mcu_system_cpu_cpu_debug_slave_sysclk" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269558075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "mcu_system_cpu_cpu_debug_slave_phy" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269558162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269558178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269558178 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269558178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269558185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269558202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269558982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c mcu_system:cpu\|altera_avalon_i2c:i2c " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\"" {  } { { "db/ip/mcu_system/mcu_system.v" "i2c" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564269559202 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564269559202 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564269559202 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564269559202 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564269559202 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564269559202 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559391 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564269559392 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559441 ""}  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269559441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269559497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269559497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559528 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564269559529 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559577 ""}  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269559577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269559633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269559633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_jtag mcu_system:cpu\|mcu_system_jtag:jtag " "Elaborating entity \"mcu_system_jtag\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\"" {  } { { "db/ip/mcu_system/mcu_system.v" "jtag" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_jtag_scfifo_w mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w " "Elaborating entity \"mcu_system_jtag_scfifo_w\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "the_mcu_system_jtag_scfifo_w" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "wfifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269559988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269559988 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269559988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269560049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269560049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269560094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269560094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269560140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269560140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269560220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269560220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269560301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269560301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269560391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269560391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_jtag_scfifo_r mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r " "Elaborating entity \"mcu_system_jtag_scfifo_r\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "the_mcu_system_jtag_scfifo_r" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "mcu_system_jtag_alt_jtag_atlantic" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560832 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269560832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_ram mcu_system:cpu\|mcu_system_ram:ram " "Elaborating entity \"mcu_system_ram\" for hierarchy \"mcu_system:cpu\|mcu_system_ram:ram\"" {  } { { "db/ip/mcu_system/mcu_system.v" "ram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_ram.v" "the_altsyncram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_ram.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269560958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mcu_system_ram.hex " "Parameter \"init_file\" = \"mcu_system_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564269560958 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_ram.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564269560958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8jf1 " "Found entity 1: altsyncram_8jf1" {  } { { "db/altsyncram_8jf1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_8jf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269561020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269561020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8jf1 mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_8jf1:auto_generated " "Elaborating entity \"altsyncram_8jf1\" for hierarchy \"mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_8jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mcu_system_mm_interconnect_0\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/mcu_system/mcu_system.v" "mm_interconnect_0" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "i2c_csr_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "i2c_csr_agent_rsp_fifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router:router " "Elaborating entity \"mcu_system_mm_interconnect_0_router\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "router" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_default_decode mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router:router\|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mcu_system_mm_interconnect_0_router_default_decode\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router:router\|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269561990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_router_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "router_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_001_default_decode mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_001:router_001\|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"mcu_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_001:router_001\|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_002 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"mcu_system_mm_interconnect_0_router_002\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "router_002" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_002_default_decode mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_002:router_002\|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"mcu_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_002:router_002\|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_003 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"mcu_system_mm_interconnect_0_router_003\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "router_003" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_003_default_decode mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_003:router_003\|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"mcu_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_003:router_003\|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_cmd_demux mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mcu_system_mm_interconnect_0_cmd_demux\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_cmd_demux_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_cmd_mux mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mcu_system_mm_interconnect_0_cmd_mux\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_cmd_mux_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_rsp_demux mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"mcu_system_mm_interconnect_0_rsp_demux\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_rsp_demux_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_rsp_mux mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mcu_system_mm_interconnect_0_rsp_mux\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_rsp_mux_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_avalon_st_adapter mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"mcu_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_irq_mapper mcu_system:cpu\|mcu_system_irq_mapper:irq_mapper " "Elaborating entity \"mcu_system_irq_mapper\" for hierarchy \"mcu_system:cpu\|mcu_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/mcu_system/mcu_system.v" "irq_mapper" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mcu_system:cpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mcu_system:cpu\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/mcu_system/mcu_system.v" "rst_controller" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mcu_system:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mcu_system:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/mcu_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mcu_system:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mcu_system:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/mcu_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269562588 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1564269563406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.07.28.01:19:32 Progress: Loading sld667b28e8/alt_sld_fab_wrapper_hw.tcl " "2019.07.28.01:19:32 Progress: Loading sld667b28e8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269572617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269575241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269575409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269577689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269577853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269578013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269578189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269578201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269578209 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1564269578906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld667b28e8/alt_sld_fab.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269579139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269579139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269579220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269579220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269579230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269579230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269579288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269579288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269579366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269579366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269579366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564269579427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269579427 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564269582786 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 3500 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 398 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2878 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 3878 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 352 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2099 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } } { "db/ip/mcu_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1564269582899 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1564269582899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEVCLRn VCC " "Pin \"DEVCLRn\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|DEVCLRn"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS_1 GND " "Pin \"DIS_1\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|DIS_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS_2 GND " "Pin \"DIS_2\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|DIS_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS_3 GND " "Pin \"DIS_3\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|DIS_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS_4 GND " "Pin \"DIS_4\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|DIS_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_0V9 VCC " "Pin \"EN_0V9\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|EN_0V9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSEL0 VCC " "Pin \"MSEL0\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|MSEL0"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSEL1 VCC " "Pin \"MSEL1\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|MSEL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSTATUS GND " "Pin \"nSTATUS\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|nSTATUS"} { "Warning" "WMLS_MLS_STUCK_PIN" "PLL_RST VCC " "Pin \"PLL_RST\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564269583733 "|top|PLL_RST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564269583733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269583886 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564269585209 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1564269585303 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1564269585303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269585435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/output_files/Cyclone10GX_SoM_MAX10.map.smsg " "Generated suppressed messages file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/output_files/Cyclone10GX_SoM_MAX10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269586178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564269587390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564269587390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2572 " "Implemented 2572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564269587731 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564269587731 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1564269587731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2360 " "Implemented 2360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564269587731 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564269587731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564269587731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "820 " "Peak virtual memory: 820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564269587796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 01:19:47 2019 " "Processing ended: Sun Jul 28 01:19:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564269587796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564269587796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564269587796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564269587796 ""}
