#!/bin/sh
vcs -full64 -sverilog time -v ../rtl/multipliers/new/version_13/multiplier_512bits_version13.v tests/multipliers/version13/multiplier_512bits_version13.v -debug_all
./simv
