# FPGA_odd_even_merge_sort
Sorting network - Implementation of parallel Batcher's odd-even merge sort

Language used: Verilog.
Testing environment - Quartus Prime/ModelSim.

Description of the problem: https://en.wikipedia.org/wiki/Batcher_odd%E2%80%93even_mergesort
