verilog xil_defaultlib --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/ec67/hdl" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/70cf/hdl" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ip/ZAES_processing_system7_0_1" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/979d/hdl/verilog" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/b2d0/hdl/verilog" \
"../../../bd/ZAES/ip/ZAES_processing_system7_0_1/sim/ZAES_processing_system7_0_1.v" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/sim/bd_f8d1.v" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_0/sim/bd_f8d1_one_0.v" \

sv xil_defaultlib --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/ec67/hdl" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/70cf/hdl" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ip/ZAES_processing_system7_0_1" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/979d/hdl/verilog" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/b2d0/hdl/verilog" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_2/sim/bd_f8d1_arsw_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_3/sim/bd_f8d1_rsw_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_4/sim/bd_f8d1_awsw_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_5/sim/bd_f8d1_wsw_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_6/sim/bd_f8d1_bsw_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_7/sim/bd_f8d1_s01mmu_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_8/sim/bd_f8d1_s01tr_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_9/sim/bd_f8d1_s01sic_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_10/sim/bd_f8d1_s01a2s_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_11/sim/bd_f8d1_sarn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_12/sim/bd_f8d1_srn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_13/sim/bd_f8d1_s02mmu_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_14/sim/bd_f8d1_s02tr_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_15/sim/bd_f8d1_s02sic_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_16/sim/bd_f8d1_s02a2s_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_17/sim/bd_f8d1_sawn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_18/sim/bd_f8d1_swn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_19/sim/bd_f8d1_sbn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_20/sim/bd_f8d1_m00s2a_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_21/sim/bd_f8d1_m00arn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_22/sim/bd_f8d1_m00rn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_23/sim/bd_f8d1_m00awn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_24/sim/bd_f8d1_m00wn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_25/sim/bd_f8d1_m00bn_0.sv" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/bd_0/ip/ip_26/sim/bd_f8d1_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/ec67/hdl" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/70cf/hdl" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ip/ZAES_processing_system7_0_1" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/979d/hdl/verilog" --include "../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/b2d0/hdl/verilog" \
"../../../bd/ZAES/ip/ZAES_axi_smc_1/sim/ZAES_axi_smc_1.v" \
"../../../bd/ZAES/ip/ZAES_xbar_1/sim/ZAES_xbar_1.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/AddRoundKey.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/AddRoundKey_expanbkb.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/AES_Full_AES_s_axi.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/InvMixColumns.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/InvMixColumns_decdEe.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/InvSubBytes.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/InvSubBytes_decipcud.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/MixColumns.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/MixColumns_cipher.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/SubBytes.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/SubBytes_cipher.v" \
"../../../../PynqZ1AES-AXI-stream.srcs/sources_1/bd/ZAES/ipshared/3023/hdl/verilog/AES_Full.v" \
"../../../bd/ZAES/ip/ZAES_AES_Full_0_1/sim/ZAES_AES_Full_0_1.v" \
"../../../bd/ZAES/ip/ZAES_xlconcat_0_2/sim/ZAES_xlconcat_0_2.v" \
"../../../bd/ZAES/sim/ZAES.v" \
"../../../bd/ZAES/ip/ZAES_auto_pc_0/sim/ZAES_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
