// Seed: 1599233311
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  wire id_4;
  wire id_5 = id_3[1 : 1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @* begin : LABEL_0
    id_2 <= 1;
    id_4 <= "";
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    output wor id_9
);
  assign id_2 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
