vendor_name = ModelSim
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform2.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform3.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform5.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/HexDisplay.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform6.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform7.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform8.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform9.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform10.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform11.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform12.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform13.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform14.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform15.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform16.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform17.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform18.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform19.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform20.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform21.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform22.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform23.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform24.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform25.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform26.vwf
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/db/Lab8.cbx.xml
design_name = hard_block
design_name = Level2
instance = comp, \IMM_EXT[15]~output\, IMM_EXT[15]~output, Level2, 1
instance = comp, \IMM_EXT[14]~output\, IMM_EXT[14]~output, Level2, 1
instance = comp, \IMM_EXT[13]~output\, IMM_EXT[13]~output, Level2, 1
instance = comp, \IMM_EXT[12]~output\, IMM_EXT[12]~output, Level2, 1
instance = comp, \IMM_EXT[11]~output\, IMM_EXT[11]~output, Level2, 1
instance = comp, \IMM_EXT[10]~output\, IMM_EXT[10]~output, Level2, 1
instance = comp, \IMM_EXT[9]~output\, IMM_EXT[9]~output, Level2, 1
instance = comp, \IMM_EXT[8]~output\, IMM_EXT[8]~output, Level2, 1
instance = comp, \IMM_EXT[7]~output\, IMM_EXT[7]~output, Level2, 1
instance = comp, \IMM_EXT[6]~output\, IMM_EXT[6]~output, Level2, 1
instance = comp, \IMM_EXT[5]~output\, IMM_EXT[5]~output, Level2, 1
instance = comp, \IMM_EXT[4]~output\, IMM_EXT[4]~output, Level2, 1
instance = comp, \IMM_EXT[3]~output\, IMM_EXT[3]~output, Level2, 1
instance = comp, \IMM_EXT[2]~output\, IMM_EXT[2]~output, Level2, 1
instance = comp, \IMM_EXT[1]~output\, IMM_EXT[1]~output, Level2, 1
instance = comp, \IMM_EXT[0]~output\, IMM_EXT[0]~output, Level2, 1
instance = comp, \INS[15]~output\, INS[15]~output, Level2, 1
instance = comp, \INS[14]~output\, INS[14]~output, Level2, 1
instance = comp, \INS[13]~output\, INS[13]~output, Level2, 1
instance = comp, \INS[12]~output\, INS[12]~output, Level2, 1
instance = comp, \INS[11]~output\, INS[11]~output, Level2, 1
instance = comp, \INS[10]~output\, INS[10]~output, Level2, 1
instance = comp, \INS[9]~output\, INS[9]~output, Level2, 1
instance = comp, \INS[8]~output\, INS[8]~output, Level2, 1
instance = comp, \INS[7]~output\, INS[7]~output, Level2, 1
instance = comp, \INS[6]~output\, INS[6]~output, Level2, 1
instance = comp, \INS[5]~output\, INS[5]~output, Level2, 1
instance = comp, \INS[4]~output\, INS[4]~output, Level2, 1
instance = comp, \INS[3]~output\, INS[3]~output, Level2, 1
instance = comp, \INS[2]~output\, INS[2]~output, Level2, 1
instance = comp, \INS[1]~output\, INS[1]~output, Level2, 1
instance = comp, \INS[0]~output\, INS[0]~output, Level2, 1
instance = comp, \pcout[15]~output\, pcout[15]~output, Level2, 1
instance = comp, \pcout[14]~output\, pcout[14]~output, Level2, 1
instance = comp, \pcout[13]~output\, pcout[13]~output, Level2, 1
instance = comp, \pcout[12]~output\, pcout[12]~output, Level2, 1
instance = comp, \pcout[11]~output\, pcout[11]~output, Level2, 1
instance = comp, \pcout[10]~output\, pcout[10]~output, Level2, 1
instance = comp, \pcout[9]~output\, pcout[9]~output, Level2, 1
instance = comp, \pcout[8]~output\, pcout[8]~output, Level2, 1
instance = comp, \pcout[7]~output\, pcout[7]~output, Level2, 1
instance = comp, \pcout[6]~output\, pcout[6]~output, Level2, 1
instance = comp, \pcout[5]~output\, pcout[5]~output, Level2, 1
instance = comp, \pcout[4]~output\, pcout[4]~output, Level2, 1
instance = comp, \pcout[3]~output\, pcout[3]~output, Level2, 1
instance = comp, \pcout[2]~output\, pcout[2]~output, Level2, 1
instance = comp, \pcout[1]~output\, pcout[1]~output, Level2, 1
instance = comp, \pcout[0]~output\, pcout[0]~output, Level2, 1
instance = comp, \CLK~input\, CLK~input, Level2, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, Level2, 1
instance = comp, \PC_SEL1~input\, PC_SEL1~input, Level2, 1
instance = comp, \inst7|OUTMUX[1]~0\, inst7|OUTMUX[1]~0, Level2, 1
instance = comp, \RST~input\, RST~input, Level2, 1
instance = comp, \RST~inputclkctrl\, RST~inputclkctrl, Level2, 1
instance = comp, \inst|PCOUT[1]\, inst|PCOUT[1], Level2, 1
instance = comp, \inst1|A1|A1|R[2]~0\, inst1|A1|A1|R[2]~0, Level2, 1
instance = comp, \PC_SEL0~input\, PC_SEL0~input, Level2, 1
instance = comp, \inst9|IMEM~0\, inst9|IMEM~0, Level2, 1
instance = comp, \inst1|A1|A1|R[3]~1\, inst1|A1|A1|R[3]~1, Level2, 1
instance = comp, \inst9|IMEM~2\, inst9|IMEM~2, Level2, 1
instance = comp, \inst9|IMEM~3\, inst9|IMEM~3, Level2, 1
instance = comp, \inst4|A1|R[3]~2\, inst4|A1|R[3]~2, Level2, 1
instance = comp, \inst|PCOUT[3]~1\, inst|PCOUT[3]~1, Level2, 1
instance = comp, \inst|PCOUT[3]\, inst|PCOUT[3], Level2, 1
instance = comp, \inst1|A1|A2|R[1]~1\, inst1|A1|A2|R[1]~1, Level2, 1
instance = comp, \inst4|A1|c4Buff~0\, inst4|A1|c4Buff~0, Level2, 1
instance = comp, \inst4|A2|R[1]\, inst4|A2|R[1], Level2, 1
instance = comp, \inst7|OUTMUX[5]~1\, inst7|OUTMUX[5]~1, Level2, 1
instance = comp, \inst|PCOUT[5]\, inst|PCOUT[5], Level2, 1
instance = comp, \inst9|IMEM~4\, inst9|IMEM~4, Level2, 1
instance = comp, \inst4|A1|R[2]\, inst4|A1|R[2], Level2, 1
instance = comp, \inst|PCOUT[2]~0\, inst|PCOUT[2]~0, Level2, 1
instance = comp, \inst|PCOUT[2]\, inst|PCOUT[2], Level2, 1
instance = comp, \inst1|A1|A2|R[0]~0\, inst1|A1|A2|R[0]~0, Level2, 1
instance = comp, \inst4|A2|R[0]\, inst4|A2|R[0], Level2, 1
instance = comp, \inst|PCOUT[4]~2\, inst|PCOUT[4]~2, Level2, 1
instance = comp, \inst|PCOUT[4]\, inst|PCOUT[4], Level2, 1
instance = comp, \inst9|IMEM~1\, inst9|IMEM~1, Level2, 1
instance = comp, \inst9|IMEM~5\, inst9|IMEM~5, Level2, 1
instance = comp, \inst9|IMEM~6\, inst9|IMEM~6, Level2, 1
instance = comp, \inst9|IMEM~7\, inst9|IMEM~7, Level2, 1
instance = comp, \inst9|IMEM~8\, inst9|IMEM~8, Level2, 1
instance = comp, \inst9|IMEM~9\, inst9|IMEM~9, Level2, 1
instance = comp, \inst9|IMEM~10\, inst9|IMEM~10, Level2, 1
instance = comp, \inst9|IMEM~11\, inst9|IMEM~11, Level2, 1
instance = comp, \inst9|IMEM~12\, inst9|IMEM~12, Level2, 1
instance = comp, \inst9|IMEM~13\, inst9|IMEM~13, Level2, 1
instance = comp, \inst9|IMEM~14\, inst9|IMEM~14, Level2, 1
instance = comp, \inst1|A1|A2|c4Buff~0\, inst1|A1|A2|c4Buff~0, Level2, 1
instance = comp, \inst7|OUTMUX[6]~5\, inst7|OUTMUX[6]~5, Level2, 1
instance = comp, \inst|PCOUT[6]\, inst|PCOUT[6], Level2, 1
instance = comp, \inst7|OUTMUX[7]~4\, inst7|OUTMUX[7]~4, Level2, 1
instance = comp, \inst|PCOUT[7]\, inst|PCOUT[7], Level2, 1
instance = comp, \inst1|A1|A3|R[0]\, inst1|A1|A3|R[0], Level2, 1
instance = comp, \inst|PCOUT[8]~7\, inst|PCOUT[8]~7, Level2, 1
instance = comp, \inst|PCOUT[8]\, inst|PCOUT[8], Level2, 1
instance = comp, \inst1|A1|A3|c4Buff~0\, inst1|A1|A3|c4Buff~0, Level2, 1
instance = comp, \inst1|A1|A3|c4Buff~1\, inst1|A1|A3|c4Buff~1, Level2, 1
instance = comp, \inst1|A1|A3|R[1]\, inst1|A1|A3|R[1], Level2, 1
instance = comp, \inst|PCOUT[9]~6\, inst|PCOUT[9]~6, Level2, 1
instance = comp, \inst|PCOUT[9]\, inst|PCOUT[9], Level2, 1
instance = comp, \inst1|A1|A3|R[2]\, inst1|A1|A3|R[2], Level2, 1
instance = comp, \inst|PCOUT[10]~5\, inst|PCOUT[10]~5, Level2, 1
instance = comp, \inst|PCOUT[10]\, inst|PCOUT[10], Level2, 1
instance = comp, \inst1|A1|A3|R[3]\, inst1|A1|A3|R[3], Level2, 1
instance = comp, \inst|PCOUT[11]~4\, inst|PCOUT[11]~4, Level2, 1
instance = comp, \inst|PCOUT[11]\, inst|PCOUT[11], Level2, 1
instance = comp, \inst1|A1|A3|c4Buff~2\, inst1|A1|A3|c4Buff~2, Level2, 1
instance = comp, \inst1|A1|A4|R[0]\, inst1|A1|A4|R[0], Level2, 1
instance = comp, \inst|PCOUT[12]~3\, inst|PCOUT[12]~3, Level2, 1
instance = comp, \inst|PCOUT[12]\, inst|PCOUT[12], Level2, 1
instance = comp, \inst1|A1|A4|R[1]\, inst1|A1|A4|R[1], Level2, 1
instance = comp, \inst|PCOUT[13]\, inst|PCOUT[13], Level2, 1
instance = comp, \inst1|A1|A4|R[2]\, inst1|A1|A4|R[2], Level2, 1
instance = comp, \inst|PCOUT[14]\, inst|PCOUT[14], Level2, 1
instance = comp, \inst7|OUTMUX[15]~2\, inst7|OUTMUX[15]~2, Level2, 1
instance = comp, \inst7|OUTMUX[15]~3\, inst7|OUTMUX[15]~3, Level2, 1
instance = comp, \inst|PCOUT[15]\, inst|PCOUT[15], Level2, 1
