Library ieee;
Use ieee.std_logic_1164.all;

Entity counter_mod_min is
	Port(
		);
End counter_mod_min;

Architecture logica2 of counter_mod_min is
	signal ;
Begin

End logica2;