module MyModule(
    input clk,
    input [7:0] data_in,
    output [7:0] data_out
);

    wire [7:0] data_temp; //create a wire that holds the intermediate data value

    assign data_temp = data_in + 8; //use assign statement to assign the value of data_in + 8 to data_temp

    always@(posedge clk) begin //create an always block to execute on the positive edge of the clock
        data_out <= data_temp - 4; //use blocking assignment to assign the value of data_temp - 4 to data_out
    end

endmodule