{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 299, 299], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 299, 299, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.6574404181804322e-05], 0, 2.3211421966552734, 1579974505.7683718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 149, 149], "uint8"], ["TENSOR", [32, 32, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 149, 149, "uint8"], [32, 32, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.457810327712377e-05], 0, 1.2875354290008545, 1579974557.1412904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 149, 149], "uint8"], ["TENSOR", [64, 32, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 149, 149, "uint8"], [64, 32, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 21]], ["unroll_kw", "ot", false]]}], "r": [[0.00011653517870778268], 0, 2.8849968910217285, 1579974828.5630095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 73, 73], "uint8"], ["TENSOR", [80, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 73, 73, "uint8"], [80, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9510635970687582e-05], 0, 2.4264986515045166, 1579975032.92988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 80, 73, 73], "uint8"], ["TENSOR", [192, 80, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 80, 73, 73, "uint8"], [192, 80, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 40]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00017536300010908694], 0, 2.865088939666748, 1579975213.893756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 35, 35], "uint8"], ["TENSOR", [64, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 35, 35, "uint8"], [64, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.918260201523716e-06], 0, 3.486406087875366, 1579975744.337959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 35, 35], "uint8"], ["TENSOR", [48, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 35, 35, "uint8"], [48, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.799360962079646e-06], 0, 2.11940598487854, 1579976112.2673476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 48, 39, 39], "uint8"], ["TENSOR", [64, 48, 5, 5], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 48, 39, 39, "uint8"], [64, 48, 5, 5, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.657582483374328e-05], 0, 2.6792080402374268, 1579976579.7085116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 35, 35], "uint8"], ["TENSOR", [64, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 35, 35, "uint8"], [64, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.918260201523716e-06], 0, 3.486406087875366, 1579975744.337959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 37, 37], "uint8"], ["TENSOR", [96, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 37, 37, "uint8"], [96, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.2364149892391442e-05], 0, 2.568270206451416, 1579976990.460975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 96, 37, 37], "uint8"], ["TENSOR", [96, 96, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 96, 37, 37, "uint8"], [96, 96, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.889969719490815e-05], 0, 2.7372260093688965, 1579977314.546203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 35, 35], "uint8"], ["TENSOR", [32, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 35, 35, "uint8"], [32, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.061397773112217e-06], 0, 1.9733448028564453, 1579977853.5092385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 35, 35], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 35, 35, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["tile_oh", "ot", 1]]}], "r": [[9.06745878969698e-06], 0, 1.938861608505249, 1579978056.9142373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 35, 35], "uint8"], ["TENSOR", [48, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 35, 35, "uint8"], [48, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.269771390223661e-06], 0, 3.4313786029815674, 1579978639.2125027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 48, 39, 39], "uint8"], ["TENSOR", [64, 48, 5, 5], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 48, 39, 39, "uint8"], [64, 48, 5, 5, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.657582483374328e-05], 0, 2.6792080402374268, 1579976579.7085116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 35, 35], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 35, 35, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["tile_oh", "ot", 1]]}], "r": [[9.06745878969698e-06], 0, 1.938861608505249, 1579978056.9142373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 37, 37], "uint8"], ["TENSOR", [96, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 37, 37, "uint8"], [96, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.2364149892391442e-05], 0, 2.568270206451416, 1579976990.460975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 96, 37, 37], "uint8"], ["TENSOR", [96, 96, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 96, 37, 37, "uint8"], [96, 96, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.889969719490815e-05], 0, 2.7372260093688965, 1579977314.546203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 35, 35], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 35, 35, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["tile_oh", "ot", 1]]}], "r": [[9.06745878969698e-06], 0, 1.938861608505249, 1579978056.9142373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 288, 35, 35], "uint8"], ["TENSOR", [64, 288, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 288, 35, 35, "uint8"], [64, 288, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 288]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0245582092674594e-05], 0, 2.1873972415924072, 1579979026.6674337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 288, 35, 35], "uint8"], ["TENSOR", [48, 288, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 288, 35, 35, "uint8"], [48, 288, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 144]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.792193941814905e-06], 0, 1.93422532081604, 1579979784.8807797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 48, 39, 39], "uint8"], ["TENSOR", [64, 48, 5, 5], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 48, 39, 39, "uint8"], [64, 48, 5, 5, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.657582483374328e-05], 0, 2.6792080402374268, 1579976579.7085116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 288, 35, 35], "uint8"], ["TENSOR", [64, 288, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 288, 35, 35, "uint8"], [64, 288, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 288]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0245582092674594e-05], 0, 2.1873972415924072, 1579979026.6674337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 37, 37], "uint8"], ["TENSOR", [96, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 37, 37, "uint8"], [96, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.2364149892391442e-05], 0, 2.568270206451416, 1579976990.460975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 96, 37, 37], "uint8"], ["TENSOR", [96, 96, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 96, 37, 37, "uint8"], [96, 96, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.889969719490815e-05], 0, 2.7372260093688965, 1579977314.546203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 288, 35, 35], "uint8"], ["TENSOR", [64, 288, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 288, 35, 35, "uint8"], [64, 288, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 288]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0245582092674594e-05], 0, 2.1873972415924072, 1579979026.6674337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 288, 35, 35], "uint8"], ["TENSOR", [384, 288, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 288, 35, 35, "uint8"], [384, 288, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[8.223546094196393e-05], 0, 1.3035545349121094, 1579980523.0014071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 288, 35, 35], "uint8"], ["TENSOR", [64, 288, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 288, 35, 35, "uint8"], [64, 288, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 288]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0245582092674594e-05], 0, 2.1873972415924072, 1579979026.6674337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 37, 37], "uint8"], ["TENSOR", [96, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 37, 37, "uint8"], [96, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 5]], ["unroll_kw", "ot", true]]}], "r": [[2.2364149892391442e-05], 0, 2.568270206451416, 1579976990.460975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 96, 35, 35], "uint8"], ["TENSOR", [96, 96, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 96, 35, 35, "uint8"], [96, 96, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[1.0641486059396945e-05], 0, 2.03727650642395, 1579981215.9377122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.6841501195359195e-05], 0, 2.567593812942505, 1579981515.1260552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [128, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [128, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 768]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.1299923813078686e-05], 0, 2.0181283950805664, 1579982369.2467978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 17, 23], "uint8"], ["TENSOR", [128, 128, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 17, 23, "uint8"], [128, 128, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.1595239753604736e-05], 0, 1.8606338500976562, 1579982712.972364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 23, 17], "uint8"], ["TENSOR", [192, 128, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 23, 17, "uint8"], [192, 128, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[1.7314584748713586e-05], 0, 2.444277763366699, 1579983110.6765716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [128, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [128, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 768]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.1299923813078686e-05], 0, 2.0181283950805664, 1579982369.2467978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 23, 17], "uint8"], ["TENSOR", [128, 128, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 23, 17, "uint8"], [128, 128, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.5214270863082603e-05], 0, 2.1513421535491943, 1579983415.967771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 17, 23], "uint8"], ["TENSOR", [128, 128, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 17, 23, "uint8"], [128, 128, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.1595239753604736e-05], 0, 1.8606338500976562, 1579982712.972364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 23, 17], "uint8"], ["TENSOR", [128, 128, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 23, 17, "uint8"], [128, 128, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1.4271886424924728e-05], 0, 2.0121679306030273, 1579983441.6780727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 17, 23], "uint8"], ["TENSOR", [192, 128, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 17, 23, "uint8"], [192, 128, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1.7287038744823368e-05], 0, 2.266153573989868, 1579983783.1140518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.6841501195359195e-05], 0, 2.567593812942505, 1579981515.1260552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [160, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [160, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 768]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4467782901541333e-05], 0, 2.102905511856079, 1579984443.6615863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 17, 23], "uint8"], ["TENSOR", [160, 160, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 17, 23, "uint8"], [160, 160, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.9159847894913088e-05], 0, 2.2691211700439453, 1579984745.9958465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 23, 17], "uint8"], ["TENSOR", [192, 160, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 23, 17, "uint8"], [192, 160, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[2.8873840172828024e-05], 0, 2.6824116706848145, 1579985099.8961918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [160, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [160, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 768]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4467782901541333e-05], 0, 2.102905511856079, 1579984443.6615863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 23, 17], "uint8"], ["TENSOR", [160, 160, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 23, 17, "uint8"], [160, 160, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[2.720804699785561e-05], 0, 2.2008936405181885, 1579985396.5902102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 17, 23], "uint8"], ["TENSOR", [160, 160, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 17, 23, "uint8"], [160, 160, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.9159847894913088e-05], 0, 2.2691211700439453, 1579984745.9958465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 23, 17], "uint8"], ["TENSOR", [160, 160, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 23, 17, "uint8"], [160, 160, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[1.9269106446513264e-05], 0, 2.417293071746826, 1579985404.664787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 17, 23], "uint8"], ["TENSOR", [192, 160, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 17, 23, "uint8"], [192, 160, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 40]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[2.1701749730065768e-05], 0, 2.369410991668701, 1579985980.5081313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [160, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [160, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 768]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4467782901541333e-05], 0, 2.102905511856079, 1579984443.6615863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 17, 23], "uint8"], ["TENSOR", [160, 160, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 17, 23, "uint8"], [160, 160, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.9159847894913088e-05], 0, 2.2691211700439453, 1579984745.9958465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 23, 17], "uint8"], ["TENSOR", [192, 160, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 23, 17, "uint8"], [192, 160, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[2.8873840172828024e-05], 0, 2.6824116706848145, 1579985099.8961918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [160, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [160, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 768]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4467782901541333e-05], 0, 2.102905511856079, 1579984443.6615863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 23, 17], "uint8"], ["TENSOR", [160, 160, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 23, 17, "uint8"], [160, 160, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[2.720804699785561e-05], 0, 2.2008936405181885, 1579985396.5902102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 17, 23], "uint8"], ["TENSOR", [160, 160, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 17, 23, "uint8"], [160, 160, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.9159847894913088e-05], 0, 2.2691211700439453, 1579984745.9958465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 23, 17], "uint8"], ["TENSOR", [160, 160, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 23, 17, "uint8"], [160, 160, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[1.9269106446513264e-05], 0, 2.417293071746826, 1579985404.664787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 17, 23], "uint8"], ["TENSOR", [192, 160, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 17, 23, "uint8"], [192, 160, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 40]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[2.1701749730065768e-05], 0, 2.369410991668701, 1579985980.5081313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 17, 23], "uint8"], ["TENSOR", [192, 192, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 17, 23, "uint8"], [192, 192, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[2.3938824175086438e-05], 0, 2.5772833824157715, 1579986333.5823674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 23, 17], "uint8"], ["TENSOR", [192, 192, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 23, 17, "uint8"], [192, 192, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[2.4922348938699268e-05], 0, 2.642707347869873, 1579986732.275036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 23, 17], "uint8"], ["TENSOR", [192, 192, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 23, 17, "uint8"], [192, 192, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[2.4922348938699268e-05], 0, 2.642707347869873, 1579986732.275036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 17, 23], "uint8"], ["TENSOR", [192, 192, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 17, 23, "uint8"], [192, 192, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[2.3938824175086438e-05], 0, 2.5772833824157715, 1579986333.5823674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 23, 17], "uint8"], ["TENSOR", [192, 192, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 23, 17, "uint8"], [192, 192, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[2.4922348938699268e-05], 0, 2.642707347869873, 1579986732.275036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 17, 23], "uint8"], ["TENSOR", [192, 192, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 17, 23, "uint8"], [192, 192, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[2.3938824175086438e-05], 0, 2.5772833824157715, 1579986333.5823674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 17, 17], "uint8"], ["TENSOR", [320, 192, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 17, 17, "uint8"], [320, 192, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 192]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[1.3006214278545801e-05], 0, 1.9259119033813477, 1579988212.8546464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 768, 17, 17], "uint8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 768, 17, 17, "uint8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[1.5684575738872404e-05], 0, 2.3947644233703613, 1579981468.6158621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 17, 23], "uint8"], ["TENSOR", [192, 192, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 17, 23, "uint8"], [192, 192, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[2.3938824175086438e-05], 0, 2.5772833824157715, 1579986333.5823674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 23, 17], "uint8"], ["TENSOR", [192, 192, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 23, 17, "uint8"], [192, 192, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[2.4922348938699268e-05], 0, 2.642707347869873, 1579986732.275036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 17, 17], "uint8"], ["TENSOR", [192, 192, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 17, 17, "uint8"], [192, 192, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[8.618908398534377e-06], 0, 3.368440866470337, 1579988592.7855313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1280, 8, 8], "uint8"], ["TENSOR", [320, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1280, 8, 8, "uint8"], [320, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.1032064175245158e-05], 0, 2.089111328125, 1579991133.93176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1280, 8, 8], "uint8"], ["TENSOR", [384, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1280, 8, 8, "uint8"], [384, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 699, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1280]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.0886159769679419e-05], 0, 3.492004156112671, 1579991335.2203922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 8, 10], "uint8"], ["TENSOR", [384, 384, 1, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 8, 10, "uint8"], [384, 384, 1, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[9.956163152663132e-06], 0, 3.4864134788513184, 1579993606.8231523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 10, 8], "uint8"], ["TENSOR", [384, 384, 3, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 10, 8, "uint8"], [384, 384, 3, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 689, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[1.0403265693381033e-05], 0, 2.3131024837493896, 1579995650.5405223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1280, 8, 8], "uint8"], ["TENSOR", [448, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1280, 8, 8, "uint8"], [448, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 640]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.3826645599503563e-05], 0, 1.9161686897277832, 1579997273.9933114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 448, 10, 10], "uint8"], ["TENSOR", [384, 448, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 448, 10, 10, "uint8"], [384, 448, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 514, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[2.769690241695748e-05], 0, 2.714918375015259, 1579999518.24284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 8, 10], "uint8"], ["TENSOR", [384, 384, 1, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 8, 10, "uint8"], [384, 384, 1, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 691, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[1.0252013340370198e-05], 0, 3.500164031982422, 1579994047.9132147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 10, 8], "uint8"], ["TENSOR", [384, 384, 3, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 10, 8, "uint8"], [384, 384, 3, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[1.0441873677274694e-05], 0, 2.0048329830169678, 1579996108.9137568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1280, 8, 8], "uint8"], ["TENSOR", [192, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1280, 8, 8, "uint8"], [192, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 640]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.863200575441e-06], 0, 1.7455782890319824, 1580001447.9649222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 8, 8], "uint8"], ["TENSOR", [320, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 8, 8, "uint8"], [320, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.5527439006078806e-05], 0, 2.3706705570220947, 1580002705.672444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 8, 8], "uint8"], ["TENSOR", [384, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 8, 8, "uint8"], [384, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.551594856784445e-05], 0, 2.0642218589782715, 1580003985.4191642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 8, 10], "uint8"], ["TENSOR", [384, 384, 1, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 8, 10, "uint8"], [384, 384, 1, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 691, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[1.0252013340370198e-05], 0, 3.500164031982422, 1579994047.9132147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 10, 8], "uint8"], ["TENSOR", [384, 384, 3, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 10, 8, "uint8"], [384, 384, 3, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[1.0441873677274694e-05], 0, 2.0048329830169678, 1579996108.9137568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 8, 8], "uint8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 8, 8, "uint8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.057520220800142e-05], 0, 2.4840126037597656, 1580005026.390982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 448, 10, 10], "uint8"], ["TENSOR", [384, 448, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 448, 10, 10, "uint8"], [384, 448, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[2.7728585466115932e-05], 0, 2.5312931537628174, 1580000423.7121162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 8, 10], "uint8"], ["TENSOR", [384, 384, 1, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 8, 10, "uint8"], [384, 384, 1, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[9.956163152663132e-06], 0, 3.4864134788513184, 1579993606.8231523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 10, 8], "uint8"], ["TENSOR", [384, 384, 3, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 10, 8, "uint8"], [384, 384, 3, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 689, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[1.0403265693381033e-05], 0, 2.3131024837493896, 1579995650.5405223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 8, 8], "uint8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 8, 8, "uint8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.367182853311567e-06], 0, 3.488662004470825, 1580007287.684963], "v": 0.1}
