INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_5/project_5_P1/project_5_P1.srcs/sources_1/new/bitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_5/project_5_P1/project_5_P1.srcs/sources_1/new/fourBitAddSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitAddSub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_5/project_5_P1/project_5_P1.srcs/sim_1/new/fourBitRCASim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitRCASim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_5/project_5_P1/project_5_P1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
