#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000ffbd20 .scope module, "RegisterFile" "RegisterFile" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "SrcReg1"
    .port_info 3 /INPUT 4 "SrcReg2"
    .port_info 4 /INPUT 4 "DstReg"
    .port_info 5 /INPUT 1 "WriteReg"
    .port_info 6 /INPUT 16 "DstData"
    .port_info 7 /INOUT 16 "SrcData1"
    .port_info 8 /INOUT 16 "SrcData2"
o0000000002ed49d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000000000308d070_0 .net "DstData", 15 0, o0000000002ed49d8;  0 drivers
o0000000002ff0dc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000000000308b1d0_0 .net "DstReg", 3 0, o0000000002ff0dc8;  0 drivers
v000000000308b3b0_0 .net "RWL1", 15 0, L_000000000308e6f0;  1 drivers
v000000000308c350_0 .net "RWL2", 15 0, L_0000000003090590;  1 drivers
o0000000002ed4978 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0000000002e88800 .island tran;
p0000000002ed4978 .port I0000000002e88800, o0000000002ed4978;
v000000000308d250_0 .net8 "SrcData1", 15 0, p0000000002ed4978;  0 drivers, strength-aware
o0000000002ed49a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0000000002e89040 .island tran;
p0000000002ed49a8 .port I0000000002e89040, o0000000002ed49a8;
v000000000308bb30_0 .net8 "SrcData2", 15 0, p0000000002ed49a8;  0 drivers, strength-aware
o0000000002fed618 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000000000308b130_0 .net "SrcReg1", 3 0, o0000000002fed618;  0 drivers
o0000000002fef1d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000000000308cc10_0 .net "SrcReg2", 3 0, o0000000002fef1d8;  0 drivers
v000000000308c490_0 .net "WWL", 15 0, L_0000000003092610;  1 drivers
o0000000002ff0e28 .functor BUFZ 1, C4<z>; HiZ drive
v000000000308b770_0 .net "WriteReg", 0 0, o0000000002ff0e28;  0 drivers
o0000000002ed0088 .functor BUFZ 1, C4<z>; HiZ drive
v000000000308d2f0_0 .net "clk", 0 0, o0000000002ed0088;  0 drivers
o0000000002ed0118 .functor BUFZ 1, C4<z>; HiZ drive
v000000000308cf30_0 .net "rst", 0 0, o0000000002ed0118;  0 drivers
L_0000000003095590 .part L_0000000003092610, 0, 1;
L_0000000003096e90 .part L_000000000308e6f0, 0, 1;
L_0000000003097110 .part L_0000000003090590, 0, 1;
L_00000000030986f0 .part L_0000000003092610, 1, 1;
L_0000000003098830 .part L_000000000308e6f0, 1, 1;
L_00000000030988d0 .part L_0000000003090590, 1, 1;
L_000000000309ce30 .part L_0000000003092610, 2, 1;
L_000000000309ea50 .part L_000000000308e6f0, 2, 1;
L_000000000309cf70 .part L_0000000003090590, 2, 1;
L_00000000030a0a30 .part L_0000000003092610, 3, 1;
L_000000000309f1d0 .part L_000000000308e6f0, 3, 1;
L_00000000030a12f0 .part L_0000000003090590, 3, 1;
L_00000000030a30f0 .part L_0000000003092610, 4, 1;
L_00000000030a2830 .part L_000000000308e6f0, 4, 1;
L_00000000030a2dd0 .part L_0000000003090590, 4, 1;
L_00000000030a6930 .part L_0000000003092610, 5, 1;
L_00000000030a8cd0 .part L_000000000308e6f0, 5, 1;
L_00000000030a8870 .part L_0000000003090590, 5, 1;
L_00000000030a99f0 .part L_0000000003092610, 6, 1;
L_00000000030a7fb0 .part L_000000000308e6f0, 6, 1;
L_00000000030ab250 .part L_0000000003090590, 6, 1;
L_00000000030abc50 .part L_0000000003092610, 7, 1;
L_00000000030ad230 .part L_000000000308e6f0, 7, 1;
L_00000000030acb50 .part L_0000000003090590, 7, 1;
L_00000000030aeef0 .part L_0000000003092610, 8, 1;
L_00000000030af530 .part L_000000000308e6f0, 8, 1;
L_00000000030afdf0 .part L_0000000003090590, 8, 1;
L_00000000030b4170 .part L_0000000003092610, 9, 1;
L_00000000030b3b30 .part L_000000000308e6f0, 9, 1;
L_00000000030b5110 .part L_0000000003090590, 9, 1;
L_00000000030b6650 .part L_0000000003092610, 10, 1;
L_00000000030b7870 .part L_000000000308e6f0, 10, 1;
L_00000000030b7af0 .part L_0000000003090590, 10, 1;
L_00000000030b8310 .part L_0000000003092610, 11, 1;
L_00000000030ba1b0 .part L_000000000308e6f0, 11, 1;
L_00000000030b9710 .part L_0000000003090590, 11, 1;
L_0000000003195000 .part L_0000000003092610, 12, 1;
L_0000000003195780 .part L_000000000308e6f0, 12, 1;
L_0000000003194c40 .part L_0000000003090590, 12, 1;
L_0000000003198b60 .part L_0000000003092610, 13, 1;
L_0000000003198fc0 .part L_000000000308e6f0, 13, 1;
L_00000000031987a0 .part L_0000000003090590, 13, 1;
L_000000000319bd60 .part L_0000000003092610, 14, 1;
L_000000000319b180 .part L_000000000308e6f0, 14, 1;
L_000000000319b4a0 .part L_0000000003090590, 14, 1;
L_000000000319c940 .part L_0000000003092610, 15, 1;
L_000000000319c9e0 .part L_000000000308e6f0, 15, 1;
L_000000000319f1e0 .part L_0000000003090590, 15, 1;
S_0000000001018b10 .scope module, "R0" "Register" 2 11, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002cf3a40_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002cf39a0_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002cf58e0_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002cf5f20_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  1 drivers
v0000000002cf5200_0 .net "ReadEnable2", 0 0, L_0000000003097110;  1 drivers
v0000000002cf5c00_0 .net "WriteReg", 0 0, L_0000000003095590;  1 drivers
v0000000002cf52a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cf55c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030930b0 .part o0000000002ed49d8, 0, 1;
L_0000000003094410 .part o0000000002ed49d8, 1, 1;
L_0000000003093a10 .part o0000000002ed49d8, 2, 1;
L_0000000003094730 .part o0000000002ed49d8, 3, 1;
L_0000000003094cd0 .part o0000000002ed49d8, 4, 1;
L_0000000003093ab0 .part o0000000002ed49d8, 5, 1;
L_0000000003094550 .part o0000000002ed49d8, 6, 1;
L_0000000003094af0 .part o0000000002ed49d8, 7, 1;
L_0000000003092750 .part o0000000002ed49d8, 8, 1;
L_0000000003096c10 .part o0000000002ed49d8, 9, 1;
L_0000000003094ff0 .part o0000000002ed49d8, 10, 1;
L_0000000003097430 .part o0000000002ed49d8, 11, 1;
L_0000000003096990 .part o0000000002ed49d8, 12, 1;
L_00000000030965d0 .part o0000000002ed49d8, 13, 1;
L_0000000003095130 .part o0000000002ed49d8, 14, 1;
L_0000000003096670 .part o0000000002ed49d8, 15, 1;
p0000000002ed0298 .port I0000000002e88800, L_00000000030949b0;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ed0298;
p0000000002ed02c8 .port I0000000002e89040, L_0000000003093330;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ed02c8;
p0000000002ed0778 .port I0000000002e88800, L_0000000003094050;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002ed0778;
p0000000002ed07a8 .port I0000000002e89040, L_0000000003092890;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002ed07a8;
p0000000002ed26f8 .port I0000000002e88800, L_0000000003093150;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002ed26f8;
p0000000002ed2728 .port I0000000002e89040, L_0000000003094b90;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002ed2728;
p0000000002ed2b78 .port I0000000002e88800, L_0000000003092f70;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002ed2b78;
p0000000002ed2ba8 .port I0000000002e89040, L_00000000030938d0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002ed2ba8;
p0000000002ed2ff8 .port I0000000002e88800, L_0000000003093650;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002ed2ff8;
p0000000002ed3028 .port I0000000002e89040, L_00000000030936f0;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002ed3028;
p0000000002ed3478 .port I0000000002e88800, L_00000000030947d0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002ed3478;
p0000000002ed34a8 .port I0000000002e89040, L_0000000003092b10;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002ed34a8;
p0000000002ed38f8 .port I0000000002e88800, L_0000000003094a50;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002ed38f8;
p0000000002ed3928 .port I0000000002e89040, L_00000000030944b0;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002ed3928;
p0000000002ed3d78 .port I0000000002e88800, L_0000000003093c90;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002ed3d78;
p0000000002ed3da8 .port I0000000002e89040, L_0000000003092cf0;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002ed3da8;
p0000000002ed41f8 .port I0000000002e88800, L_0000000003094d70;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002ed41f8;
p0000000002ed4228 .port I0000000002e89040, L_00000000030926b0;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002ed4228;
p0000000002ed4678 .port I0000000002e88800, L_0000000003092c50;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002ed4678;
p0000000002ed46a8 .port I0000000002e89040, L_0000000003096030;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002ed46a8;
p0000000002ed0bf8 .port I0000000002e88800, L_0000000003095bd0;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002ed0bf8;
p0000000002ed0c28 .port I0000000002e89040, L_0000000003097070;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002ed0c28;
p0000000002ed1078 .port I0000000002e88800, L_0000000003095c70;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002ed1078;
p0000000002ed10a8 .port I0000000002e89040, L_0000000003096530;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002ed10a8;
p0000000002ed14f8 .port I0000000002e88800, L_0000000003095db0;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002ed14f8;
p0000000002ed1528 .port I0000000002e89040, L_0000000003096b70;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002ed1528;
p0000000002ed1978 .port I0000000002e88800, L_0000000003095090;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002ed1978;
p0000000002ed19a8 .port I0000000002e89040, L_0000000003097250;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002ed19a8;
p0000000002ed1df8 .port I0000000002e88800, L_0000000003097390;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002ed1df8;
p0000000002ed1e28 .port I0000000002e89040, L_00000000030953b0;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002ed1e28;
p0000000002ed2278 .port I0000000002e88800, L_00000000030974d0;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002ed2278;
p0000000002ed22a8 .port I0000000002e89040, L_0000000003096490;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002ed22a8;
S_0000000001018c90 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e4e810_0 .net8 "Bitline1", 0 0, p0000000002ed0298;  1 drivers, strength-aware
v0000000002e4cb50_0 .net8 "Bitline2", 0 0, p0000000002ed02c8;  1 drivers, strength-aware
v0000000002e4deb0_0 .net "D", 0 0, L_00000000030930b0;  1 drivers
v0000000002e4e3b0_0 .net "Q", 0 0, v0000000002e4d870_0;  1 drivers
v0000000002e4dc30_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e4c150_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e4cd30_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed0358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4d0f0_0 name=_s0
o0000000002ed0388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4c5b0_0 name=_s10
v0000000002e4df50_0 .net *"_s12", 0 0, L_0000000003093e70;  1 drivers
o0000000002ed03e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4c470_0 name=_s2
v0000000002e4e270_0 .net *"_s4", 0 0, L_0000000003094690;  1 drivers
o0000000002ed0448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4c650_0 name=_s8
v0000000002e4e310_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e4d190_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003094690 .functor MUXZ 1, o0000000002ed03e8, v0000000002e4d870_0, L_0000000003096e90, C4<>;
L_00000000030949b0 .functor MUXZ 1, L_0000000003094690, o0000000002ed0358, o0000000002ed0088, C4<>;
L_0000000003093e70 .functor MUXZ 1, o0000000002ed0388, v0000000002e4d870_0, L_0000000003097110, C4<>;
L_0000000003093330 .functor MUXZ 1, L_0000000003093e70, o0000000002ed0448, o0000000002ed0088, C4<>;
S_000000000100cbf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000001018c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e4c790_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e4d730_0 .net "d", 0 0, L_00000000030930b0;  alias, 1 drivers
v0000000002e4e770_0 .net "q", 0 0, v0000000002e4d870_0;  alias, 1 drivers
v0000000002e4e090_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e4d870_0 .var "state", 0 0;
v0000000002e4dcd0_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
E_0000000002e88f80 .event posedge, v0000000002e4c790_0;
S_000000000100cd70 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e4d9b0_0 .net8 "Bitline1", 0 0, p0000000002ed0778;  1 drivers, strength-aware
v0000000002e4e590_0 .net8 "Bitline2", 0 0, p0000000002ed07a8;  1 drivers, strength-aware
v0000000002e4c0b0_0 .net "D", 0 0, L_0000000003094410;  1 drivers
v0000000002e4d690_0 .net "Q", 0 0, v0000000002e4d410_0;  1 drivers
v0000000002e50890_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e50cf0_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e4f490_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed07d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4fc10_0 name=_s0
o0000000002ed0808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e50390_0 name=_s10
v0000000002e4ea90_0 .net *"_s12", 0 0, L_0000000003093bf0;  1 drivers
o0000000002ed0868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4f710_0 name=_s2
v0000000002e50b10_0 .net *"_s4", 0 0, L_0000000003094230;  1 drivers
o0000000002ed08c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e509d0_0 name=_s8
v0000000002e50430_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e4ebd0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003094230 .functor MUXZ 1, o0000000002ed0868, v0000000002e4d410_0, L_0000000003096e90, C4<>;
L_0000000003094050 .functor MUXZ 1, L_0000000003094230, o0000000002ed07d8, o0000000002ed0088, C4<>;
L_0000000003093bf0 .functor MUXZ 1, o0000000002ed0808, v0000000002e4d410_0, L_0000000003097110, C4<>;
L_0000000003092890 .functor MUXZ 1, L_0000000003093bf0, o0000000002ed08c8, o0000000002ed0088, C4<>;
S_0000000001007210 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000100cd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e4ce70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e4cf10_0 .net "d", 0 0, L_0000000003094410;  alias, 1 drivers
v0000000002e4e4f0_0 .net "q", 0 0, v0000000002e4d410_0;  alias, 1 drivers
v0000000002e4e450_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e4d410_0 .var "state", 0 0;
v0000000002e4d5f0_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000001007390 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e4e8b0_0 .net8 "Bitline1", 0 0, p0000000002ed0bf8;  1 drivers, strength-aware
v0000000002e4e950_0 .net8 "Bitline2", 0 0, p0000000002ed0c28;  1 drivers, strength-aware
v0000000002e4ff30_0 .net "D", 0 0, L_0000000003094ff0;  1 drivers
v0000000002e4eef0_0 .net "Q", 0 0, v0000000002e50570_0;  1 drivers
v0000000002e4ef90_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e50110_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e4f0d0_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed0c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4f7b0_0 name=_s0
o0000000002ed0c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4f850_0 name=_s10
v0000000002e4f8f0_0 .net *"_s12", 0 0, L_0000000003096df0;  1 drivers
o0000000002ed0ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4fb70_0 name=_s2
v0000000002e4fcb0_0 .net *"_s4", 0 0, L_0000000003096170;  1 drivers
o0000000002ed0d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4ffd0_0 name=_s8
v0000000002e511f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e51ab0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003096170 .functor MUXZ 1, o0000000002ed0ce8, v0000000002e50570_0, L_0000000003096e90, C4<>;
L_0000000003095bd0 .functor MUXZ 1, L_0000000003096170, o0000000002ed0c58, o0000000002ed0088, C4<>;
L_0000000003096df0 .functor MUXZ 1, o0000000002ed0c88, v0000000002e50570_0, L_0000000003097110, C4<>;
L_0000000003097070 .functor MUXZ 1, L_0000000003096df0, o0000000002ed0d48, o0000000002ed0088, C4<>;
S_0000000001126680 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000001007390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e4f170_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e50e30_0 .net "d", 0 0, L_0000000003094ff0;  alias, 1 drivers
v0000000002e51010_0 .net "q", 0 0, v0000000002e50570_0;  alias, 1 drivers
v0000000002e4edb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e50570_0 .var "state", 0 0;
v0000000002e4ee50_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000001126800 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e51830_0 .net8 "Bitline1", 0 0, p0000000002ed1078;  1 drivers, strength-aware
v0000000002e51bf0_0 .net8 "Bitline2", 0 0, p0000000002ed10a8;  1 drivers, strength-aware
v0000000002e51dd0_0 .net "D", 0 0, L_0000000003097430;  1 drivers
v0000000002e51650_0 .net "Q", 0 0, v0000000002e51510_0;  1 drivers
v0000000002e515b0_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e518d0_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e51330_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed10d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e510b0_0 name=_s0
o0000000002ed1108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e516f0_0 name=_s10
v0000000002e51970_0 .net *"_s12", 0 0, L_00000000030958b0;  1 drivers
o0000000002ed1168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e51f10_0 name=_s2
v0000000002e51a10_0 .net *"_s4", 0 0, L_0000000003096210;  1 drivers
o0000000002ed11c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e51b50_0 name=_s8
v0000000002e51c90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e51d30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003096210 .functor MUXZ 1, o0000000002ed1168, v0000000002e51510_0, L_0000000003096e90, C4<>;
L_0000000003095c70 .functor MUXZ 1, L_0000000003096210, o0000000002ed10d8, o0000000002ed0088, C4<>;
L_00000000030958b0 .functor MUXZ 1, o0000000002ed1108, v0000000002e51510_0, L_0000000003097110, C4<>;
L_0000000003096530 .functor MUXZ 1, L_00000000030958b0, o0000000002ed11c8, o0000000002ed0088, C4<>;
S_0000000002eb80b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000001126800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e51470_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e513d0_0 .net "d", 0 0, L_0000000003097430;  alias, 1 drivers
v0000000002e51150_0 .net "q", 0 0, v0000000002e51510_0;  alias, 1 drivers
v0000000002e51790_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e51510_0 .var "state", 0 0;
v0000000002e51e70_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb8230 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e42790_0 .net8 "Bitline1", 0 0, p0000000002ed14f8;  1 drivers, strength-aware
v0000000002e420b0_0 .net8 "Bitline2", 0 0, p0000000002ed1528;  1 drivers, strength-aware
v0000000002e43f50_0 .net "D", 0 0, L_0000000003096990;  1 drivers
v0000000002e43a50_0 .net "Q", 0 0, v0000000002e43cd0_0;  1 drivers
v0000000002e430f0_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e42830_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e43190_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed1558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e43870_0 name=_s0
o0000000002ed1588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e437d0_0 name=_s10
v0000000002e439b0_0 .net *"_s12", 0 0, L_0000000003096cb0;  1 drivers
o0000000002ed15e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e43eb0_0 name=_s2
v0000000002e428d0_0 .net *"_s4", 0 0, L_0000000003095450;  1 drivers
o0000000002ed1648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e42510_0 name=_s8
v0000000002e43c30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e43230_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003095450 .functor MUXZ 1, o0000000002ed15e8, v0000000002e43cd0_0, L_0000000003096e90, C4<>;
L_0000000003095db0 .functor MUXZ 1, L_0000000003095450, o0000000002ed1558, o0000000002ed0088, C4<>;
L_0000000003096cb0 .functor MUXZ 1, o0000000002ed1588, v0000000002e43cd0_0, L_0000000003097110, C4<>;
L_0000000003096b70 .functor MUXZ 1, L_0000000003096cb0, o0000000002ed1648, o0000000002ed0088, C4<>;
S_0000000002eb83b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e43d70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e443b0_0 .net "d", 0 0, L_0000000003096990;  alias, 1 drivers
v0000000002e426f0_0 .net "q", 0 0, v0000000002e43cd0_0;  alias, 1 drivers
v0000000002e43910_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e43cd0_0 .var "state", 0 0;
v0000000002e43e10_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb8640 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e44450_0 .net8 "Bitline1", 0 0, p0000000002ed1978;  1 drivers, strength-aware
v0000000002e44770_0 .net8 "Bitline2", 0 0, p0000000002ed19a8;  1 drivers, strength-aware
v0000000002e44810_0 .net "D", 0 0, L_00000000030965d0;  1 drivers
v0000000002e42150_0 .net "Q", 0 0, v0000000002e446d0_0;  1 drivers
v0000000002e43ff0_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e43af0_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e425b0_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed19d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e42650_0 name=_s0
o0000000002ed1a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e421f0_0 name=_s10
v0000000002e43410_0 .net *"_s12", 0 0, L_0000000003096d50;  1 drivers
o0000000002ed1a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e43b90_0 name=_s2
v0000000002e435f0_0 .net *"_s4", 0 0, L_00000000030954f0;  1 drivers
o0000000002ed1ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e43690_0 name=_s8
v0000000002e43730_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e44310_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030954f0 .functor MUXZ 1, o0000000002ed1a68, v0000000002e446d0_0, L_0000000003096e90, C4<>;
L_0000000003095090 .functor MUXZ 1, L_00000000030954f0, o0000000002ed19d8, o0000000002ed0088, C4<>;
L_0000000003096d50 .functor MUXZ 1, o0000000002ed1a08, v0000000002e446d0_0, L_0000000003097110, C4<>;
L_0000000003097250 .functor MUXZ 1, L_0000000003096d50, o0000000002ed1ac8, o0000000002ed0088, C4<>;
S_0000000002eb87c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e42bf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e42dd0_0 .net "d", 0 0, L_00000000030965d0;  alias, 1 drivers
v0000000002e42970_0 .net "q", 0 0, v0000000002e446d0_0;  alias, 1 drivers
v0000000002e444f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e446d0_0 .var "state", 0 0;
v0000000002e44630_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb8940 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e42c90_0 .net8 "Bitline1", 0 0, p0000000002ed1df8;  1 drivers, strength-aware
v0000000002e42330_0 .net8 "Bitline2", 0 0, p0000000002ed1e28;  1 drivers, strength-aware
v0000000002e423d0_0 .net "D", 0 0, L_0000000003095130;  1 drivers
v0000000002e434b0_0 .net "Q", 0 0, v0000000002e42e70_0;  1 drivers
v0000000002e432d0_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e42470_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e441d0_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed1e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e42a10_0 name=_s0
o0000000002ed1e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e44270_0 name=_s10
v0000000002e42ab0_0 .net *"_s12", 0 0, L_0000000003096a30;  1 drivers
o0000000002ed1ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e42b50_0 name=_s2
v0000000002e42d30_0 .net *"_s4", 0 0, L_00000000030972f0;  1 drivers
o0000000002ed1f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e42fb0_0 name=_s8
v0000000002e43050_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e43550_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030972f0 .functor MUXZ 1, o0000000002ed1ee8, v0000000002e42e70_0, L_0000000003096e90, C4<>;
L_0000000003097390 .functor MUXZ 1, L_00000000030972f0, o0000000002ed1e58, o0000000002ed0088, C4<>;
L_0000000003096a30 .functor MUXZ 1, o0000000002ed1e88, v0000000002e42e70_0, L_0000000003097110, C4<>;
L_00000000030953b0 .functor MUXZ 1, L_0000000003096a30, o0000000002ed1f48, o0000000002ed0088, C4<>;
S_0000000002eb8ac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb8940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e44090_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e42f10_0 .net "d", 0 0, L_0000000003095130;  alias, 1 drivers
v0000000002e44590_0 .net "q", 0 0, v0000000002e42e70_0;  alias, 1 drivers
v0000000002e42290_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e42e70_0 .var "state", 0 0;
v0000000002e44130_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb8c40 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e466b0_0 .net8 "Bitline1", 0 0, p0000000002ed2278;  1 drivers, strength-aware
v0000000002e450d0_0 .net8 "Bitline2", 0 0, p0000000002ed22a8;  1 drivers, strength-aware
v0000000002e44d10_0 .net "D", 0 0, L_0000000003096670;  1 drivers
v0000000002e44f90_0 .net "Q", 0 0, v0000000002e467f0_0;  1 drivers
v0000000002e44db0_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e44e50_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e46390_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed22d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e45210_0 name=_s0
o0000000002ed2308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e45530_0 name=_s10
v0000000002e46750_0 .net *"_s12", 0 0, L_0000000003094eb0;  1 drivers
o0000000002ed2368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e44ef0_0 name=_s2
v0000000002e45850_0 .net *"_s4", 0 0, L_0000000003095d10;  1 drivers
o0000000002ed23c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e453f0_0 name=_s8
v0000000002e45d50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e46570_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003095d10 .functor MUXZ 1, o0000000002ed2368, v0000000002e467f0_0, L_0000000003096e90, C4<>;
L_00000000030974d0 .functor MUXZ 1, L_0000000003095d10, o0000000002ed22d8, o0000000002ed0088, C4<>;
L_0000000003094eb0 .functor MUXZ 1, o0000000002ed2308, v0000000002e467f0_0, L_0000000003097110, C4<>;
L_0000000003096490 .functor MUXZ 1, L_0000000003094eb0, o0000000002ed23c8, o0000000002ed0088, C4<>;
S_0000000002eb9710 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb8c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e43370_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e45df0_0 .net "d", 0 0, L_0000000003096670;  alias, 1 drivers
v0000000002e46e30_0 .net "q", 0 0, v0000000002e467f0_0;  alias, 1 drivers
v0000000002e464d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e467f0_0 .var "state", 0 0;
v0000000002e46ed0_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb9b90 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e45170_0 .net8 "Bitline1", 0 0, p0000000002ed26f8;  1 drivers, strength-aware
v0000000002e46890_0 .net8 "Bitline2", 0 0, p0000000002ed2728;  1 drivers, strength-aware
v0000000002e45b70_0 .net "D", 0 0, L_0000000003093a10;  1 drivers
v0000000002e455d0_0 .net "Q", 0 0, v0000000002e449f0_0;  1 drivers
v0000000002e469d0_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e452b0_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e46a70_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed2758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e46930_0 name=_s0
o0000000002ed2788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e44b30_0 name=_s10
v0000000002e45f30_0 .net *"_s12", 0 0, L_0000000003093290;  1 drivers
o0000000002ed27e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e44bd0_0 name=_s2
v0000000002e46f70_0 .net *"_s4", 0 0, L_0000000003092e30;  1 drivers
o0000000002ed2848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e45cb0_0 name=_s8
v0000000002e46b10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e45c10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003092e30 .functor MUXZ 1, o0000000002ed27e8, v0000000002e449f0_0, L_0000000003096e90, C4<>;
L_0000000003093150 .functor MUXZ 1, L_0000000003092e30, o0000000002ed2758, o0000000002ed0088, C4<>;
L_0000000003093290 .functor MUXZ 1, o0000000002ed2788, v0000000002e449f0_0, L_0000000003097110, C4<>;
L_0000000003094b90 .functor MUXZ 1, L_0000000003093290, o0000000002ed2848, o0000000002ed0088, C4<>;
S_0000000002eb9410 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb9b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e448b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e45670_0 .net "d", 0 0, L_0000000003093a10;  alias, 1 drivers
v0000000002e45710_0 .net "q", 0 0, v0000000002e449f0_0;  alias, 1 drivers
v0000000002e45030_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e449f0_0 .var "state", 0 0;
v0000000002e44a90_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb9590 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e46430_0 .net8 "Bitline1", 0 0, p0000000002ed2b78;  1 drivers, strength-aware
v0000000002e44950_0 .net8 "Bitline2", 0 0, p0000000002ed2ba8;  1 drivers, strength-aware
v0000000002e44c70_0 .net "D", 0 0, L_0000000003094730;  1 drivers
v0000000002e45350_0 .net "Q", 0 0, v0000000002e46110_0;  1 drivers
v0000000002e45490_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e457b0_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e46610_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed2bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e458f0_0 name=_s0
o0000000002ed2c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e46070_0 name=_s10
v0000000002e45990_0 .net *"_s12", 0 0, L_00000000030927f0;  1 drivers
o0000000002ed2c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e461b0_0 name=_s2
v0000000002e45a30_0 .net *"_s4", 0 0, L_0000000003093b50;  1 drivers
o0000000002ed2cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e45ad0_0 name=_s8
v0000000002e45e90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e45fd0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003093b50 .functor MUXZ 1, o0000000002ed2c68, v0000000002e46110_0, L_0000000003096e90, C4<>;
L_0000000003092f70 .functor MUXZ 1, L_0000000003093b50, o0000000002ed2bd8, o0000000002ed0088, C4<>;
L_00000000030927f0 .functor MUXZ 1, o0000000002ed2c08, v0000000002e46110_0, L_0000000003097110, C4<>;
L_00000000030938d0 .functor MUXZ 1, L_00000000030927f0, o0000000002ed2cc8, o0000000002ed0088, C4<>;
S_0000000002eb9890 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb9590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e46bb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e47010_0 .net "d", 0 0, L_0000000003094730;  alias, 1 drivers
v0000000002e46c50_0 .net "q", 0 0, v0000000002e46110_0;  alias, 1 drivers
v0000000002e46cf0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e46110_0 .var "state", 0 0;
v0000000002e46d90_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb9110 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e48eb0_0 .net8 "Bitline1", 0 0, p0000000002ed2ff8;  1 drivers, strength-aware
v0000000002e49630_0 .net8 "Bitline2", 0 0, p0000000002ed3028;  1 drivers, strength-aware
v0000000002e48870_0 .net "D", 0 0, L_0000000003094cd0;  1 drivers
v0000000002e49450_0 .net "Q", 0 0, v0000000002e494f0_0;  1 drivers
v0000000002e48cd0_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e48e10_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e489b0_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed3058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e47510_0 name=_s0
o0000000002ed3088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e48730_0 name=_s10
v0000000002e47a10_0 .net *"_s12", 0 0, L_00000000030942d0;  1 drivers
o0000000002ed30e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e47fb0_0 name=_s2
v0000000002e48910_0 .net *"_s4", 0 0, L_0000000003093010;  1 drivers
o0000000002ed3148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e47470_0 name=_s8
v0000000002e48a50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e48af0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003093010 .functor MUXZ 1, o0000000002ed30e8, v0000000002e494f0_0, L_0000000003096e90, C4<>;
L_0000000003093650 .functor MUXZ 1, L_0000000003093010, o0000000002ed3058, o0000000002ed0088, C4<>;
L_00000000030942d0 .functor MUXZ 1, o0000000002ed3088, v0000000002e494f0_0, L_0000000003097110, C4<>;
L_00000000030936f0 .functor MUXZ 1, L_00000000030942d0, o0000000002ed3148, o0000000002ed0088, C4<>;
S_0000000002eb8e10 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb9110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e462f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e46250_0 .net "d", 0 0, L_0000000003094cd0;  alias, 1 drivers
v0000000002e487d0_0 .net "q", 0 0, v0000000002e494f0_0;  alias, 1 drivers
v0000000002e48230_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e494f0_0 .var "state", 0 0;
v0000000002e49130_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb9a10 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e475b0_0 .net8 "Bitline1", 0 0, p0000000002ed3478;  1 drivers, strength-aware
v0000000002e48b90_0 .net8 "Bitline2", 0 0, p0000000002ed34a8;  1 drivers, strength-aware
v0000000002e478d0_0 .net "D", 0 0, L_0000000003093ab0;  1 drivers
v0000000002e491d0_0 .net "Q", 0 0, v0000000002e47f10_0;  1 drivers
v0000000002e49090_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e48c30_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e476f0_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed34d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e48d70_0 name=_s0
o0000000002ed3508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e49310_0 name=_s10
v0000000002e47ab0_0 .net *"_s12", 0 0, L_0000000003093970;  1 drivers
o0000000002ed3568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e473d0_0 name=_s2
v0000000002e48370_0 .net *"_s4", 0 0, L_00000000030929d0;  1 drivers
o0000000002ed35c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e485f0_0 name=_s8
v0000000002e496d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e482d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030929d0 .functor MUXZ 1, o0000000002ed3568, v0000000002e47f10_0, L_0000000003096e90, C4<>;
L_00000000030947d0 .functor MUXZ 1, L_00000000030929d0, o0000000002ed34d8, o0000000002ed0088, C4<>;
L_0000000003093970 .functor MUXZ 1, o0000000002ed3508, v0000000002e47f10_0, L_0000000003097110, C4<>;
L_0000000003092b10 .functor MUXZ 1, L_0000000003093970, o0000000002ed35c8, o0000000002ed0088, C4<>;
S_0000000002eb8f90 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb9a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e48050_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e49590_0 .net "d", 0 0, L_0000000003093ab0;  alias, 1 drivers
v0000000002e48f50_0 .net "q", 0 0, v0000000002e47f10_0;  alias, 1 drivers
v0000000002e48ff0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e47f10_0 .var "state", 0 0;
v0000000002e471f0_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb9290 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e47d30_0 .net8 "Bitline1", 0 0, p0000000002ed38f8;  1 drivers, strength-aware
v0000000002e470b0_0 .net8 "Bitline2", 0 0, p0000000002ed3928;  1 drivers, strength-aware
v0000000002e493b0_0 .net "D", 0 0, L_0000000003094550;  1 drivers
v0000000002e47650_0 .net "Q", 0 0, v0000000002e49810_0;  1 drivers
v0000000002e47150_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e480f0_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e47330_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed3958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e47790_0 name=_s0
o0000000002ed3988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e47830_0 name=_s10
v0000000002e47970_0 .net *"_s12", 0 0, L_0000000003093830;  1 drivers
o0000000002ed39e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e47b50_0 name=_s2
v0000000002e47bf0_0 .net *"_s4", 0 0, L_0000000003093790;  1 drivers
o0000000002ed3a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e47c90_0 name=_s8
v0000000002e47dd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e48190_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003093790 .functor MUXZ 1, o0000000002ed39e8, v0000000002e49810_0, L_0000000003096e90, C4<>;
L_0000000003094a50 .functor MUXZ 1, L_0000000003093790, o0000000002ed3958, o0000000002ed0088, C4<>;
L_0000000003093830 .functor MUXZ 1, o0000000002ed3988, v0000000002e49810_0, L_0000000003097110, C4<>;
L_00000000030944b0 .functor MUXZ 1, L_0000000003093830, o0000000002ed3a48, o0000000002ed0088, C4<>;
S_0000000002eba8a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb9290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e49770_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e47290_0 .net "d", 0 0, L_0000000003094550;  alias, 1 drivers
v0000000002e49270_0 .net "q", 0 0, v0000000002e49810_0;  alias, 1 drivers
v0000000002e47e70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e49810_0 .var "state", 0 0;
v0000000002e484b0_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002ebad20 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e4aa30_0 .net8 "Bitline1", 0 0, p0000000002ed3d78;  1 drivers, strength-aware
v0000000002e4b110_0 .net8 "Bitline2", 0 0, p0000000002ed3da8;  1 drivers, strength-aware
v0000000002e49e50_0 .net "D", 0 0, L_0000000003094af0;  1 drivers
v0000000002e4b390_0 .net "Q", 0 0, v0000000002e49db0_0;  1 drivers
v0000000002e49a90_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e4b430_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002e49f90_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed3dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4acb0_0 name=_s0
o0000000002ed3e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e49b30_0 name=_s10
v0000000002e4a2b0_0 .net *"_s12", 0 0, L_0000000003093d30;  1 drivers
o0000000002ed3e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4b570_0 name=_s2
v0000000002e4b610_0 .net *"_s4", 0 0, L_0000000003094190;  1 drivers
o0000000002ed3ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e4be30_0 name=_s8
v0000000002e4b750_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e4a350_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003094190 .functor MUXZ 1, o0000000002ed3e68, v0000000002e49db0_0, L_0000000003096e90, C4<>;
L_0000000003093c90 .functor MUXZ 1, L_0000000003094190, o0000000002ed3dd8, o0000000002ed0088, C4<>;
L_0000000003093d30 .functor MUXZ 1, o0000000002ed3e08, v0000000002e49db0_0, L_0000000003097110, C4<>;
L_0000000003092cf0 .functor MUXZ 1, L_0000000003093d30, o0000000002ed3ec8, o0000000002ed0088, C4<>;
S_0000000002ebb920 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e48410_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e48550_0 .net "d", 0 0, L_0000000003094af0;  alias, 1 drivers
v0000000002e48690_0 .net "q", 0 0, v0000000002e49db0_0;  alias, 1 drivers
v0000000002e4b2f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e49db0_0 .var "state", 0 0;
v0000000002e4af30_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002eb9e20 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e4a710_0 .net8 "Bitline1", 0 0, p0000000002ed41f8;  1 drivers, strength-aware
v0000000002e4ba70_0 .net8 "Bitline2", 0 0, p0000000002ed4228;  1 drivers, strength-aware
v0000000002e4bf70_0 .net "D", 0 0, L_0000000003092750;  1 drivers
v0000000002e4c010_0 .net "Q", 0 0, v0000000002e4b930_0;  1 drivers
v0000000002e498b0_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002e49950_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002cf3d60_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed4258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf2960_0 name=_s0
o0000000002ed4288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf3040_0 name=_s10
v0000000002cf3720_0 .net *"_s12", 0 0, L_00000000030940f0;  1 drivers
o0000000002ed42e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf3ae0_0 name=_s2
v0000000002cf3860_0 .net *"_s4", 0 0, L_0000000003093dd0;  1 drivers
o0000000002ed4348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf4ee0_0 name=_s8
v0000000002cf4120_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cf41c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003093dd0 .functor MUXZ 1, o0000000002ed42e8, v0000000002e4b930_0, L_0000000003096e90, C4<>;
L_0000000003094d70 .functor MUXZ 1, L_0000000003093dd0, o0000000002ed4258, o0000000002ed0088, C4<>;
L_00000000030940f0 .functor MUXZ 1, o0000000002ed4288, v0000000002e4b930_0, L_0000000003097110, C4<>;
L_00000000030926b0 .functor MUXZ 1, L_00000000030940f0, o0000000002ed4348, o0000000002ed0088, C4<>;
S_0000000002eba420 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eb9e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e4a3f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002e4adf0_0 .net "d", 0 0, L_0000000003092750;  alias, 1 drivers
v0000000002e4b7f0_0 .net "q", 0 0, v0000000002e4b930_0;  alias, 1 drivers
v0000000002e4a490_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002e4b930_0 .var "state", 0 0;
v0000000002e4bed0_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002ebb4a0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000001018b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cf4580_0 .net8 "Bitline1", 0 0, p0000000002ed4678;  1 drivers, strength-aware
v0000000002cf4a80_0 .net8 "Bitline2", 0 0, p0000000002ed46a8;  1 drivers, strength-aware
v0000000002cf4b20_0 .net "D", 0 0, L_0000000003096c10;  1 drivers
v0000000002cf4bc0_0 .net "Q", 0 0, v0000000002cf44e0_0;  1 drivers
v0000000002cf2a00_0 .net "ReadEnable1", 0 0, L_0000000003096e90;  alias, 1 drivers
v0000000002cf30e0_0 .net "ReadEnable2", 0 0, L_0000000003097110;  alias, 1 drivers
v0000000002cf3400_0 .net "WriteEnable", 0 0, L_0000000003095590;  alias, 1 drivers
o0000000002ed46d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf2b40_0 name=_s0
o0000000002ed4708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf2dc0_0 name=_s10
v0000000002cf4c60_0 .net *"_s12", 0 0, L_00000000030959f0;  1 drivers
o0000000002ed4768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf2e60_0 name=_s2
v0000000002cf4d00_0 .net *"_s4", 0 0, L_0000000003092930;  1 drivers
o0000000002ed47c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf35e0_0 name=_s8
v0000000002cf37c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cf3900_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003092930 .functor MUXZ 1, o0000000002ed4768, v0000000002cf44e0_0, L_0000000003096e90, C4<>;
L_0000000003092c50 .functor MUXZ 1, L_0000000003092930, o0000000002ed46d8, o0000000002ed0088, C4<>;
L_00000000030959f0 .functor MUXZ 1, o0000000002ed4708, v0000000002cf44e0_0, L_0000000003097110, C4<>;
L_0000000003096030 .functor MUXZ 1, L_00000000030959f0, o0000000002ed47c8, o0000000002ed0088, C4<>;
S_0000000002eba720 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebb4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cf2f00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cf4760_0 .net "d", 0 0, L_0000000003096c10;  alias, 1 drivers
v0000000002cf3ea0_0 .net "q", 0 0, v0000000002cf44e0_0;  alias, 1 drivers
v0000000002cf4300_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002cf44e0_0 .var "state", 0 0;
v0000000002cf48a0_0 .net "wen", 0 0, L_0000000003095590;  alias, 1 drivers
S_0000000002ebb020 .scope module, "R1" "Register" 2 20, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002df16b0_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002df1390_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002df1890_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002df1930_0 .net "ReadEnable1", 0 0, L_0000000003098830;  1 drivers
v0000000002defef0_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  1 drivers
v0000000002df1110_0 .net "WriteReg", 0 0, L_00000000030986f0;  1 drivers
v0000000002df14d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df1ed0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003095950 .part o0000000002ed49d8, 0, 1;
L_0000000003095310 .part o0000000002ed49d8, 1, 1;
L_0000000003096710 .part o0000000002ed49d8, 2, 1;
L_0000000003096350 .part o0000000002ed49d8, 3, 1;
L_0000000003096850 .part o0000000002ed49d8, 4, 1;
L_0000000003099370 .part o0000000002ed49d8, 5, 1;
L_00000000030995f0 .part o0000000002ed49d8, 6, 1;
L_0000000003099050 .part o0000000002ed49d8, 7, 1;
L_0000000003098ab0 .part o0000000002ed49d8, 8, 1;
L_0000000003097930 .part o0000000002ed49d8, 9, 1;
L_0000000003098d30 .part o0000000002ed49d8, 10, 1;
L_0000000003098510 .part o0000000002ed49d8, 11, 1;
L_0000000003098fb0 .part o0000000002ed49d8, 12, 1;
L_0000000003098790 .part o0000000002ed49d8, 13, 1;
L_00000000030997d0 .part o0000000002ed49d8, 14, 1;
L_00000000030985b0 .part o0000000002ed49d8, 15, 1;
p0000000002ed4d38 .port I0000000002e88800, L_00000000030951d0;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ed4d38;
p0000000002ed4d68 .port I0000000002e89040, L_00000000030956d0;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ed4d68;
p0000000002ed5218 .port I0000000002e88800, L_0000000003095f90;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002ed5218;
p0000000002ed5248 .port I0000000002e89040, L_0000000003095e50;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002ed5248;
p0000000002ed7198 .port I0000000002e88800, L_0000000003095ef0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002ed7198;
p0000000002ed71c8 .port I0000000002e89040, L_0000000003095810;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002ed71c8;
p0000000002ed7618 .port I0000000002e88800, L_0000000003095b30;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002ed7618;
p0000000002ed7648 .port I0000000002e89040, L_00000000030960d0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002ed7648;
p0000000002ed7a98 .port I0000000002e88800, L_0000000003096f30;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002ed7a98;
p0000000002ed7ac8 .port I0000000002e89040, L_0000000003096fd0;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002ed7ac8;
p0000000002ed7f18 .port I0000000002e88800, L_00000000030971b0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002ed7f18;
p0000000002ed7f48 .port I0000000002e89040, L_00000000030994b0;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002ed7f48;
p0000000002ed8398 .port I0000000002e88800, L_0000000003097610;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002ed8398;
p0000000002ed83c8 .port I0000000002e89040, L_0000000003098c90;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002ed83c8;
p0000000002ed8818 .port I0000000002e88800, L_0000000003099d70;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002ed8818;
p0000000002ed8848 .port I0000000002e89040, L_0000000003098330;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002ed8848;
p0000000002ed8c98 .port I0000000002e88800, L_00000000030979d0;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002ed8c98;
p0000000002ed8cc8 .port I0000000002e89040, L_0000000003099730;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002ed8cc8;
p0000000002ed9118 .port I0000000002e88800, L_0000000003097a70;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002ed9118;
p0000000002ed9148 .port I0000000002e89040, L_0000000003098010;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002ed9148;
p0000000002ed5698 .port I0000000002e88800, L_0000000003097d90;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002ed5698;
p0000000002ed56c8 .port I0000000002e89040, L_0000000003099af0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002ed56c8;
p0000000002ed5b18 .port I0000000002e88800, L_0000000003097bb0;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002ed5b18;
p0000000002ed5b48 .port I0000000002e89040, L_0000000003098470;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002ed5b48;
p0000000002ed5f98 .port I0000000002e88800, L_0000000003097c50;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002ed5f98;
p0000000002ed5fc8 .port I0000000002e89040, L_0000000003099b90;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002ed5fc8;
p0000000002ed6418 .port I0000000002e88800, L_00000000030990f0;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002ed6418;
p0000000002ed6448 .port I0000000002e89040, L_00000000030981f0;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002ed6448;
p0000000002ed6898 .port I0000000002e88800, L_0000000003099410;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002ed6898;
p0000000002ed68c8 .port I0000000002e89040, L_00000000030983d0;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002ed68c8;
p0000000002ed6d18 .port I0000000002e88800, L_0000000003098e70;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002ed6d18;
p0000000002ed6d48 .port I0000000002e89040, L_0000000003097750;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002ed6d48;
S_0000000002ebaea0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ce7b00_0 .net8 "Bitline1", 0 0, p0000000002ed4d38;  1 drivers, strength-aware
v0000000002ce8500_0 .net8 "Bitline2", 0 0, p0000000002ed4d68;  1 drivers, strength-aware
v0000000002ce7f60_0 .net "D", 0 0, L_0000000003095950;  1 drivers
v0000000002ce8140_0 .net "Q", 0 0, v0000000002cf5660_0;  1 drivers
v0000000002ce83c0_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002ce86e0_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002ce6fc0_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed4df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce67a0_0 name=_s0
o0000000002ed4e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce6700_0 name=_s10
v0000000002ce7d80_0 .net *"_s12", 0 0, L_00000000030962b0;  1 drivers
o0000000002ed4e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce7560_0 name=_s2
v0000000002ce81e0_0 .net *"_s4", 0 0, L_0000000003095630;  1 drivers
o0000000002ed4ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce6980_0 name=_s8
v0000000002ce7060_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002ce8460_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003095630 .functor MUXZ 1, o0000000002ed4e88, v0000000002cf5660_0, L_0000000003098830, C4<>;
L_00000000030951d0 .functor MUXZ 1, L_0000000003095630, o0000000002ed4df8, o0000000002ed0088, C4<>;
L_00000000030962b0 .functor MUXZ 1, o0000000002ed4e28, v0000000002cf5660_0, L_00000000030988d0, C4<>;
L_00000000030956d0 .functor MUXZ 1, L_00000000030962b0, o0000000002ed4ee8, o0000000002ed0088, C4<>;
S_0000000002ebb1a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebaea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cf5700_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cf5ca0_0 .net "d", 0 0, L_0000000003095950;  alias, 1 drivers
v0000000002cf5d40_0 .net "q", 0 0, v0000000002cf5660_0;  alias, 1 drivers
v0000000002cf5340_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002cf5660_0 .var "state", 0 0;
v0000000002cf5980_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebb320 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ce6340_0 .net8 "Bitline1", 0 0, p0000000002ed5218;  1 drivers, strength-aware
v0000000002ce7e20_0 .net8 "Bitline2", 0 0, p0000000002ed5248;  1 drivers, strength-aware
v0000000002ce77e0_0 .net "D", 0 0, L_0000000003095310;  1 drivers
v0000000002ce7880_0 .net "Q", 0 0, v0000000002ce7600_0;  1 drivers
v0000000002ce8640_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002ce7c40_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002ce6ac0_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed5278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce7ce0_0 name=_s0
o0000000002ed52a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce60c0_0 name=_s10
v0000000002ce63e0_0 .net *"_s12", 0 0, L_0000000003095a90;  1 drivers
o0000000002ed5308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce6520_0 name=_s2
v0000000002ce65c0_0 .net *"_s4", 0 0, L_0000000003095270;  1 drivers
o0000000002ed5368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ceaa80_0 name=_s8
v0000000002ceac60_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002ceada0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003095270 .functor MUXZ 1, o0000000002ed5308, v0000000002ce7600_0, L_0000000003098830, C4<>;
L_0000000003095f90 .functor MUXZ 1, L_0000000003095270, o0000000002ed5278, o0000000002ed0088, C4<>;
L_0000000003095a90 .functor MUXZ 1, o0000000002ed52a8, v0000000002ce7600_0, L_00000000030988d0, C4<>;
L_0000000003095e50 .functor MUXZ 1, L_0000000003095a90, o0000000002ed5368, o0000000002ed0088, C4<>;
S_0000000002ebaa20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebb320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ce6480_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002ce8780_0 .net "d", 0 0, L_0000000003095310;  alias, 1 drivers
v0000000002ce6a20_0 .net "q", 0 0, v0000000002ce7600_0;  alias, 1 drivers
v0000000002ce7420_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002ce7600_0 .var "state", 0 0;
v0000000002ce7740_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002eba120 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cea080_0 .net8 "Bitline1", 0 0, p0000000002ed5698;  1 drivers, strength-aware
v0000000002ceaf80_0 .net8 "Bitline2", 0 0, p0000000002ed56c8;  1 drivers, strength-aware
v0000000002ce8fa0_0 .net "D", 0 0, L_0000000003098d30;  1 drivers
v0000000002ce8d20_0 .net "Q", 0 0, v0000000002ceaee0_0;  1 drivers
v0000000002ceb020_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002ce8b40_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002ce9f40_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed56f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cea1c0_0 name=_s0
o0000000002ed5728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce90e0_0 name=_s10
v0000000002ce8c80_0 .net *"_s12", 0 0, L_0000000003097e30;  1 drivers
o0000000002ed5788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce8dc0_0 name=_s2
v0000000002ce9400_0 .net *"_s4", 0 0, L_0000000003099a50;  1 drivers
o0000000002ed57e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ce8f00_0 name=_s8
v0000000002ce94a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002ce9220_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003099a50 .functor MUXZ 1, o0000000002ed5788, v0000000002ceaee0_0, L_0000000003098830, C4<>;
L_0000000003097d90 .functor MUXZ 1, L_0000000003099a50, o0000000002ed56f8, o0000000002ed0088, C4<>;
L_0000000003097e30 .functor MUXZ 1, o0000000002ed5728, v0000000002ceaee0_0, L_00000000030988d0, C4<>;
L_0000000003099af0 .functor MUXZ 1, L_0000000003097e30, o0000000002ed57e8, o0000000002ed0088, C4<>;
S_0000000002ebb620 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eba120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cea620_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cea760_0 .net "d", 0 0, L_0000000003098d30;  alias, 1 drivers
v0000000002ceae40_0 .net "q", 0 0, v0000000002ceaee0_0;  alias, 1 drivers
v0000000002ce8960_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002ceaee0_0 .var "state", 0 0;
v0000000002ce9900_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebb7a0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cecce0_0 .net8 "Bitline1", 0 0, p0000000002ed5b18;  1 drivers, strength-aware
v0000000002cec100_0 .net8 "Bitline2", 0 0, p0000000002ed5b48;  1 drivers, strength-aware
v0000000002cec9c0_0 .net "D", 0 0, L_0000000003098510;  1 drivers
v0000000002ceb840_0 .net "Q", 0 0, v0000000002ce9a40_0;  1 drivers
v0000000002cecec0_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002ced320_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002ceb8e0_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed5b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ceb520_0 name=_s0
o0000000002ed5ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cebe80_0 name=_s10
v0000000002ceb660_0 .net *"_s12", 0 0, L_0000000003099690;  1 drivers
o0000000002ed5c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cecba0_0 name=_s2
v0000000002ceb980_0 .net *"_s4", 0 0, L_0000000003097b10;  1 drivers
o0000000002ed5c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ced280_0 name=_s8
v0000000002ceb700_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002ceca60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003097b10 .functor MUXZ 1, o0000000002ed5c08, v0000000002ce9a40_0, L_0000000003098830, C4<>;
L_0000000003097bb0 .functor MUXZ 1, L_0000000003097b10, o0000000002ed5b78, o0000000002ed0088, C4<>;
L_0000000003099690 .functor MUXZ 1, o0000000002ed5ba8, v0000000002ce9a40_0, L_00000000030988d0, C4<>;
L_0000000003098470 .functor MUXZ 1, L_0000000003099690, o0000000002ed5c68, o0000000002ed0088, C4<>;
S_0000000002ebbaa0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebb7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ce9360_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002ce9540_0 .net "d", 0 0, L_0000000003098510;  alias, 1 drivers
v0000000002ce95e0_0 .net "q", 0 0, v0000000002ce9a40_0;  alias, 1 drivers
v0000000002ce9720_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002ce9a40_0 .var "state", 0 0;
v0000000002ce9ae0_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebbc20 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cec4c0_0 .net8 "Bitline1", 0 0, p0000000002ed5f98;  1 drivers, strength-aware
v0000000002cec560_0 .net8 "Bitline2", 0 0, p0000000002ed5fc8;  1 drivers, strength-aware
v0000000002cec600_0 .net "D", 0 0, L_0000000003098fb0;  1 drivers
v0000000002cece20_0 .net "Q", 0 0, v0000000002ced000_0;  1 drivers
v0000000002cec740_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002cecb00_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002cecc40_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed5ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ced6e0_0 name=_s0
o0000000002ed6028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cecf60_0 name=_s10
v0000000002ced780_0 .net *"_s12", 0 0, L_0000000003098dd0;  1 drivers
o0000000002ed6088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ced820_0 name=_s2
v0000000002ceeae0_0 .net *"_s4", 0 0, L_0000000003098b50;  1 drivers
o0000000002ed60e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cee2c0_0 name=_s8
v0000000002cef3a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cee4a0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003098b50 .functor MUXZ 1, o0000000002ed6088, v0000000002ced000_0, L_0000000003098830, C4<>;
L_0000000003097c50 .functor MUXZ 1, L_0000000003098b50, o0000000002ed5ff8, o0000000002ed0088, C4<>;
L_0000000003098dd0 .functor MUXZ 1, o0000000002ed6028, v0000000002ced000_0, L_00000000030988d0, C4<>;
L_0000000003099b90 .functor MUXZ 1, L_0000000003098dd0, o0000000002ed60e8, o0000000002ed0088, C4<>;
S_0000000002eb9fa0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebbc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cec1a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cec240_0 .net "d", 0 0, L_0000000003098fb0;  alias, 1 drivers
v0000000002ceb7a0_0 .net "q", 0 0, v0000000002ced000_0;  alias, 1 drivers
v0000000002cec420_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002ced000_0 .var "state", 0 0;
v0000000002ced640_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002eba2a0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ceeb80_0 .net8 "Bitline1", 0 0, p0000000002ed6418;  1 drivers, strength-aware
v0000000002ceddc0_0 .net8 "Bitline2", 0 0, p0000000002ed6448;  1 drivers, strength-aware
v0000000002cefc60_0 .net "D", 0 0, L_0000000003098790;  1 drivers
v0000000002cefd00_0 .net "Q", 0 0, v0000000002cef8a0_0;  1 drivers
v0000000002cef6c0_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002cefda0_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002cedfa0_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed6478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ceed60_0 name=_s0
o0000000002ed64a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cee5e0_0 name=_s10
v0000000002cefe40_0 .net *"_s12", 0 0, L_0000000003098650;  1 drivers
o0000000002ed6508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cef4e0_0 name=_s2
v0000000002cee180_0 .net *"_s4", 0 0, L_0000000003099cd0;  1 drivers
o0000000002ed6568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cedf00_0 name=_s8
v0000000002cee720_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cefee0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003099cd0 .functor MUXZ 1, o0000000002ed6508, v0000000002cef8a0_0, L_0000000003098830, C4<>;
L_00000000030990f0 .functor MUXZ 1, L_0000000003099cd0, o0000000002ed6478, o0000000002ed0088, C4<>;
L_0000000003098650 .functor MUXZ 1, o0000000002ed64a8, v0000000002cef8a0_0, L_00000000030988d0, C4<>;
L_00000000030981f0 .functor MUXZ 1, L_0000000003098650, o0000000002ed6568, o0000000002ed0088, C4<>;
S_0000000002eba5a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eba2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cee540_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cef440_0 .net "d", 0 0, L_0000000003098790;  alias, 1 drivers
v0000000002ced8c0_0 .net "q", 0 0, v0000000002cef8a0_0;  alias, 1 drivers
v0000000002cedb40_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002cef8a0_0 .var "state", 0 0;
v0000000002cef260_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebaba0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ceef40_0 .net8 "Bitline1", 0 0, p0000000002ed6898;  1 drivers, strength-aware
v0000000002cef120_0 .net8 "Bitline2", 0 0, p0000000002ed68c8;  1 drivers, strength-aware
v0000000002cf1060_0 .net "D", 0 0, L_00000000030997d0;  1 drivers
v0000000002cf1880_0 .net "Q", 0 0, v0000000002ceda00_0;  1 drivers
v0000000002cf02a0_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002cf16a0_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002cf0ac0_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed68f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf1c40_0 name=_s0
o0000000002ed6928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf21e0_0 name=_s10
v0000000002cf0480_0 .net *"_s12", 0 0, L_0000000003098bf0;  1 drivers
o0000000002ed6988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf1ce0_0 name=_s2
v0000000002cf07a0_0 .net *"_s4", 0 0, L_0000000003099230;  1 drivers
o0000000002ed69e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf1d80_0 name=_s8
v0000000002cf1e20_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cf1100_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003099230 .functor MUXZ 1, o0000000002ed6988, v0000000002ceda00_0, L_0000000003098830, C4<>;
L_0000000003099410 .functor MUXZ 1, L_0000000003099230, o0000000002ed68f8, o0000000002ed0088, C4<>;
L_0000000003098bf0 .functor MUXZ 1, o0000000002ed6928, v0000000002ceda00_0, L_00000000030988d0, C4<>;
L_00000000030983d0 .functor MUXZ 1, L_0000000003098bf0, o0000000002ed69e8, o0000000002ed0088, C4<>;
S_0000000002ebca60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebaba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cef620_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cee7c0_0 .net "d", 0 0, L_00000000030997d0;  alias, 1 drivers
v0000000002ceff80_0 .net "q", 0 0, v0000000002ceda00_0;  alias, 1 drivers
v0000000002ceee00_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002ceda00_0 .var "state", 0 0;
v0000000002ceeea0_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebe6e0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cf0ca0_0 .net8 "Bitline1", 0 0, p0000000002ed6d18;  1 drivers, strength-aware
v0000000002cf23c0_0 .net8 "Bitline2", 0 0, p0000000002ed6d48;  1 drivers, strength-aware
v0000000002cf0f20_0 .net "D", 0 0, L_00000000030985b0;  1 drivers
v0000000002cf2460_0 .net "Q", 0 0, v0000000002cf2320_0;  1 drivers
v0000000002cf2820_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002cf0840_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002cf1240_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed6d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf08e0_0 name=_s0
o0000000002ed6da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf1420_0 name=_s10
v0000000002cf12e0_0 .net *"_s12", 0 0, L_0000000003098f10;  1 drivers
o0000000002ed6e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cf1380_0 name=_s2
v0000000002df23d0_0 .net *"_s4", 0 0, L_00000000030976b0;  1 drivers
o0000000002ed6e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df26f0_0 name=_s8
v0000000002df2a10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df4590_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030976b0 .functor MUXZ 1, o0000000002ed6e08, v0000000002cf2320_0, L_0000000003098830, C4<>;
L_0000000003098e70 .functor MUXZ 1, L_00000000030976b0, o0000000002ed6d78, o0000000002ed0088, C4<>;
L_0000000003098f10 .functor MUXZ 1, o0000000002ed6da8, v0000000002cf2320_0, L_00000000030988d0, C4<>;
L_0000000003097750 .functor MUXZ 1, L_0000000003098f10, o0000000002ed6e68, o0000000002ed0088, C4<>;
S_0000000002ebcee0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebe6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cf05c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002cf0520_0 .net "d", 0 0, L_00000000030985b0;  alias, 1 drivers
v0000000002cf20a0_0 .net "q", 0 0, v0000000002cf2320_0;  alias, 1 drivers
v0000000002cf2280_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002cf2320_0 .var "state", 0 0;
v0000000002cf0660_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebd060 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df2b50_0 .net8 "Bitline1", 0 0, p0000000002ed7198;  1 drivers, strength-aware
v0000000002df3d70_0 .net8 "Bitline2", 0 0, p0000000002ed71c8;  1 drivers, strength-aware
v0000000002df2650_0 .net "D", 0 0, L_0000000003096710;  1 drivers
v0000000002df37d0_0 .net "Q", 0 0, v0000000002df25b0_0;  1 drivers
v0000000002df3910_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002df2bf0_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002df2e70_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed71f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3cd0_0 name=_s0
o0000000002ed7228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df2f10_0 name=_s10
v0000000002df2fb0_0 .net *"_s12", 0 0, L_0000000003095770;  1 drivers
o0000000002ed7288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3050_0 name=_s2
v0000000002df3230_0 .net *"_s4", 0 0, L_0000000003096ad0;  1 drivers
o0000000002ed72e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3a50_0 name=_s8
v0000000002df3370_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df3eb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003096ad0 .functor MUXZ 1, o0000000002ed7288, v0000000002df25b0_0, L_0000000003098830, C4<>;
L_0000000003095ef0 .functor MUXZ 1, L_0000000003096ad0, o0000000002ed71f8, o0000000002ed0088, C4<>;
L_0000000003095770 .functor MUXZ 1, o0000000002ed7228, v0000000002df25b0_0, L_00000000030988d0, C4<>;
L_0000000003095810 .functor MUXZ 1, L_0000000003095770, o0000000002ed72e8, o0000000002ed0088, C4<>;
S_0000000002ebe3e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebd060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df30f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df2510_0 .net "d", 0 0, L_0000000003096710;  alias, 1 drivers
v0000000002df43b0_0 .net "q", 0 0, v0000000002df25b0_0;  alias, 1 drivers
v0000000002df4630_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002df25b0_0 .var "state", 0 0;
v0000000002df4810_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebe560 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df3870_0 .net8 "Bitline1", 0 0, p0000000002ed7618;  1 drivers, strength-aware
v0000000002df3b90_0 .net8 "Bitline2", 0 0, p0000000002ed7648;  1 drivers, strength-aware
v0000000002df5d50_0 .net "D", 0 0, L_0000000003096350;  1 drivers
v0000000002df55d0_0 .net "Q", 0 0, v0000000002df3af0_0;  1 drivers
v0000000002df6cf0_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002df5850_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002df6930_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed7678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df6ed0_0 name=_s0
o0000000002ed76a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df6750_0 name=_s10
v0000000002df5030_0 .net *"_s12", 0 0, L_0000000003094e10;  1 drivers
o0000000002ed7708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df49f0_0 name=_s2
v0000000002df4bd0_0 .net *"_s4", 0 0, L_0000000003097570;  1 drivers
o0000000002ed7768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df4d10_0 name=_s8
v0000000002df6610_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df64d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003097570 .functor MUXZ 1, o0000000002ed7708, v0000000002df3af0_0, L_0000000003098830, C4<>;
L_0000000003095b30 .functor MUXZ 1, L_0000000003097570, o0000000002ed7678, o0000000002ed0088, C4<>;
L_0000000003094e10 .functor MUXZ 1, o0000000002ed76a8, v0000000002df3af0_0, L_00000000030988d0, C4<>;
L_00000000030960d0 .functor MUXZ 1, L_0000000003094e10, o0000000002ed7768, o0000000002ed0088, C4<>;
S_0000000002ebe260 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebe560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df34b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df3550_0 .net "d", 0 0, L_0000000003096350;  alias, 1 drivers
v0000000002df35f0_0 .net "q", 0 0, v0000000002df3af0_0;  alias, 1 drivers
v0000000002df3690_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002df3af0_0 .var "state", 0 0;
v0000000002df3730_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebd4e0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df6a70_0 .net8 "Bitline1", 0 0, p0000000002ed7a98;  1 drivers, strength-aware
v0000000002df5670_0 .net8 "Bitline2", 0 0, p0000000002ed7ac8;  1 drivers, strength-aware
v0000000002df6bb0_0 .net "D", 0 0, L_0000000003096850;  1 drivers
v0000000002df5710_0 .net "Q", 0 0, v0000000002df6890_0;  1 drivers
v0000000002df58f0_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002df5990_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002df5b70_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed7af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df5c10_0 name=_s0
o0000000002ed7b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df5f30_0 name=_s10
v0000000002df6070_0 .net *"_s12", 0 0, L_00000000030967b0;  1 drivers
o0000000002ed7b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df6110_0 name=_s2
v0000000002df6c50_0 .net *"_s4", 0 0, L_00000000030963f0;  1 drivers
o0000000002ed7be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df6d90_0 name=_s8
v0000000002df7ab0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df7470_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030963f0 .functor MUXZ 1, o0000000002ed7b88, v0000000002df6890_0, L_0000000003098830, C4<>;
L_0000000003096f30 .functor MUXZ 1, L_00000000030963f0, o0000000002ed7af8, o0000000002ed0088, C4<>;
L_00000000030967b0 .functor MUXZ 1, o0000000002ed7b28, v0000000002df6890_0, L_00000000030988d0, C4<>;
L_0000000003096fd0 .functor MUXZ 1, L_00000000030967b0, o0000000002ed7be8, o0000000002ed0088, C4<>;
S_0000000002ebdc60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebd4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df52b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df66b0_0 .net "d", 0 0, L_0000000003096850;  alias, 1 drivers
v0000000002df67f0_0 .net "q", 0 0, v0000000002df6890_0;  alias, 1 drivers
v0000000002df4ef0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002df6890_0 .var "state", 0 0;
v0000000002df5df0_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebe860 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df7830_0 .net8 "Bitline1", 0 0, p0000000002ed7f18;  1 drivers, strength-aware
v0000000002df7bf0_0 .net8 "Bitline2", 0 0, p0000000002ed7f48;  1 drivers, strength-aware
v0000000002df7650_0 .net "D", 0 0, L_0000000003099370;  1 drivers
v0000000002df7510_0 .net "Q", 0 0, v0000000002df7c90_0;  1 drivers
v0000000002de8f10_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002dea810_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002de8510_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed7f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de99b0_0 name=_s0
o0000000002ed7fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de9c30_0 name=_s10
v0000000002de8a10_0 .net *"_s12", 0 0, L_0000000003094f50;  1 drivers
o0000000002ed8008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de97d0_0 name=_s2
v0000000002de9410_0 .net *"_s4", 0 0, L_00000000030968f0;  1 drivers
o0000000002ed8068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de8c90_0 name=_s8
v0000000002dea4f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002de9cd0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030968f0 .functor MUXZ 1, o0000000002ed8008, v0000000002df7c90_0, L_0000000003098830, C4<>;
L_00000000030971b0 .functor MUXZ 1, L_00000000030968f0, o0000000002ed7f78, o0000000002ed0088, C4<>;
L_0000000003094f50 .functor MUXZ 1, o0000000002ed7fa8, v0000000002df7c90_0, L_00000000030988d0, C4<>;
L_00000000030994b0 .functor MUXZ 1, L_0000000003094f50, o0000000002ed8068, o0000000002ed0088, C4<>;
S_0000000002ebdae0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebe860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df76f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df7790_0 .net "d", 0 0, L_0000000003099370;  alias, 1 drivers
v0000000002df7290_0 .net "q", 0 0, v0000000002df7c90_0;  alias, 1 drivers
v0000000002df71f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002df7c90_0 .var "state", 0 0;
v0000000002df7150_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebe0e0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de81f0_0 .net8 "Bitline1", 0 0, p0000000002ed8398;  1 drivers, strength-aware
v0000000002de9050_0 .net8 "Bitline2", 0 0, p0000000002ed83c8;  1 drivers, strength-aware
v0000000002dea1d0_0 .net "D", 0 0, L_00000000030995f0;  1 drivers
v0000000002de86f0_0 .net "Q", 0 0, v0000000002de80b0_0;  1 drivers
v0000000002de8ab0_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002de88d0_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002de8d30_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed83f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dea270_0 name=_s0
o0000000002ed8428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de8150_0 name=_s10
v0000000002de8470_0 .net *"_s12", 0 0, L_0000000003099550;  1 drivers
o0000000002ed8488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de9190_0 name=_s2
v0000000002de9230_0 .net *"_s4", 0 0, L_0000000003097cf0;  1 drivers
o0000000002ed84e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de92d0_0 name=_s8
v0000000002deb350_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002debd50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003097cf0 .functor MUXZ 1, o0000000002ed8488, v0000000002de80b0_0, L_0000000003098830, C4<>;
L_0000000003097610 .functor MUXZ 1, L_0000000003097cf0, o0000000002ed83f8, o0000000002ed0088, C4<>;
L_0000000003099550 .functor MUXZ 1, o0000000002ed8428, v0000000002de80b0_0, L_00000000030988d0, C4<>;
L_0000000003098c90 .functor MUXZ 1, L_0000000003099550, o0000000002ed84e8, o0000000002ed0088, C4<>;
S_0000000002ebdf60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebe0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de8830_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002de9d70_0 .net "d", 0 0, L_00000000030995f0;  alias, 1 drivers
v0000000002dea090_0 .net "q", 0 0, v0000000002de80b0_0;  alias, 1 drivers
v0000000002dea6d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002de80b0_0 .var "state", 0 0;
v0000000002de9f50_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebd1e0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002deae50_0 .net8 "Bitline1", 0 0, p0000000002ed8818;  1 drivers, strength-aware
v0000000002dec890_0 .net8 "Bitline2", 0 0, p0000000002ed8848;  1 drivers, strength-aware
v0000000002debe90_0 .net "D", 0 0, L_0000000003099050;  1 drivers
v0000000002deb530_0 .net "Q", 0 0, v0000000002dece30_0;  1 drivers
v0000000002dec9d0_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002deb0d0_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002deca70_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed8878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dec750_0 name=_s0
o0000000002ed88a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dec1b0_0 name=_s10
v0000000002dec390_0 .net *"_s12", 0 0, L_0000000003097ed0;  1 drivers
o0000000002ed8908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dec930_0 name=_s2
v0000000002decc50_0 .net *"_s4", 0 0, L_0000000003098150;  1 drivers
o0000000002ed8968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deb210_0 name=_s8
v0000000002dec570_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002ded010_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003098150 .functor MUXZ 1, o0000000002ed8908, v0000000002dece30_0, L_0000000003098830, C4<>;
L_0000000003099d70 .functor MUXZ 1, L_0000000003098150, o0000000002ed8878, o0000000002ed0088, C4<>;
L_0000000003097ed0 .functor MUXZ 1, o0000000002ed88a8, v0000000002dece30_0, L_00000000030988d0, C4<>;
L_0000000003098330 .functor MUXZ 1, L_0000000003097ed0, o0000000002ed8968, o0000000002ed0088, C4<>;
S_0000000002ebcbe0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebd1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002deb710_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002dea950_0 .net "d", 0 0, L_0000000003099050;  alias, 1 drivers
v0000000002deaf90_0 .net "q", 0 0, v0000000002dece30_0;  alias, 1 drivers
v0000000002deb030_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002dece30_0 .var "state", 0 0;
v0000000002debfd0_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebd360 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002deb3f0_0 .net8 "Bitline1", 0 0, p0000000002ed8c98;  1 drivers, strength-aware
v0000000002deb7b0_0 .net8 "Bitline2", 0 0, p0000000002ed8cc8;  1 drivers, strength-aware
v0000000002deb850_0 .net "D", 0 0, L_0000000003098ab0;  1 drivers
v0000000002deba30_0 .net "Q", 0 0, v0000000002deab30_0;  1 drivers
v0000000002ded470_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002dee9b0_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002ded650_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed8cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dedf10_0 name=_s0
o0000000002ed8d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002def590_0 name=_s10
v0000000002dede70_0 .net *"_s12", 0 0, L_0000000003099910;  1 drivers
o0000000002ed8d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deeb90_0 name=_s2
v0000000002deddd0_0 .net *"_s4", 0 0, L_0000000003098290;  1 drivers
o0000000002ed8de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ded8d0_0 name=_s8
v0000000002def6d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002ded150_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003098290 .functor MUXZ 1, o0000000002ed8d88, v0000000002deab30_0, L_0000000003098830, C4<>;
L_00000000030979d0 .functor MUXZ 1, L_0000000003098290, o0000000002ed8cf8, o0000000002ed0088, C4<>;
L_0000000003099910 .functor MUXZ 1, o0000000002ed8d28, v0000000002deab30_0, L_00000000030988d0, C4<>;
L_0000000003099730 .functor MUXZ 1, L_0000000003099910, o0000000002ed8de8, o0000000002ed0088, C4<>;
S_0000000002ebcd60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebd360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dea8b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002deb990_0 .net "d", 0 0, L_0000000003098ab0;  alias, 1 drivers
v0000000002deb2b0_0 .net "q", 0 0, v0000000002deab30_0;  alias, 1 drivers
v0000000002deaa90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002deab30_0 .var "state", 0 0;
v0000000002deb5d0_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebdde0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002ebb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ded790_0 .net8 "Bitline1", 0 0, p0000000002ed9118;  1 drivers, strength-aware
v0000000002ded290_0 .net8 "Bitline2", 0 0, p0000000002ed9148;  1 drivers, strength-aware
v0000000002ded330_0 .net "D", 0 0, L_0000000003097930;  1 drivers
v0000000002dee4b0_0 .net "Q", 0 0, v0000000002dee370_0;  1 drivers
v0000000002deda10_0 .net "ReadEnable1", 0 0, L_0000000003098830;  alias, 1 drivers
v0000000002dee550_0 .net "ReadEnable2", 0 0, L_00000000030988d0;  alias, 1 drivers
v0000000002dedd30_0 .net "WriteEnable", 0 0, L_00000000030986f0;  alias, 1 drivers
o0000000002ed9178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dee910_0 name=_s0
o0000000002ed91a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deec30_0 name=_s10
v0000000002deed70_0 .net *"_s12", 0 0, L_0000000003097f70;  1 drivers
o0000000002ed9208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002def130_0 name=_s2
v0000000002def270_0 .net *"_s4", 0 0, L_00000000030980b0;  1 drivers
o0000000002ed9268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002def3b0_0 name=_s8
v0000000002df0cb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df1250_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030980b0 .functor MUXZ 1, o0000000002ed9208, v0000000002dee370_0, L_0000000003098830, C4<>;
L_0000000003097a70 .functor MUXZ 1, L_00000000030980b0, o0000000002ed9178, o0000000002ed0088, C4<>;
L_0000000003097f70 .functor MUXZ 1, o0000000002ed91a8, v0000000002dee370_0, L_00000000030988d0, C4<>;
L_0000000003098010 .functor MUXZ 1, L_0000000003097f70, o0000000002ed9268, o0000000002ed0088, C4<>;
S_0000000002ebd660 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebdde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ded1f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002deeff0_0 .net "d", 0 0, L_0000000003097930;  alias, 1 drivers
v0000000002ded6f0_0 .net "q", 0 0, v0000000002dee370_0;  alias, 1 drivers
v0000000002dedb50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002dee370_0 .var "state", 0 0;
v0000000002dee730_0 .net "wen", 0 0, L_00000000030986f0;  alias, 1 drivers
S_0000000002ebd7e0 .scope module, "R10" "Register" 2 101, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002be05d0_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002be16b0_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002bdf4f0_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002be11b0_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  1 drivers
v0000000002bdf310_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  1 drivers
v0000000002bdfef0_0 .net "WriteReg", 0 0, L_00000000030b6650;  1 drivers
v0000000002be0030_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002bdf3b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b2e10 .part o0000000002ed49d8, 0, 1;
L_00000000030b3090 .part o0000000002ed49d8, 1, 1;
L_00000000030b4cb0 .part o0000000002ed49d8, 2, 1;
L_00000000030b34f0 .part o0000000002ed49d8, 3, 1;
L_00000000030b3d10 .part o0000000002ed49d8, 4, 1;
L_00000000030b4a30 .part o0000000002ed49d8, 5, 1;
L_00000000030b4b70 .part o0000000002ed49d8, 6, 1;
L_00000000030b3450 .part o0000000002ed49d8, 7, 1;
L_00000000030b3270 .part o0000000002ed49d8, 8, 1;
L_00000000030b6010 .part o0000000002ed49d8, 9, 1;
L_00000000030b7910 .part o0000000002ed49d8, 10, 1;
L_00000000030b74b0 .part o0000000002ed49d8, 11, 1;
L_00000000030b5610 .part o0000000002ed49d8, 12, 1;
L_00000000030b59d0 .part o0000000002ed49d8, 13, 1;
L_00000000030b6790 .part o0000000002ed49d8, 14, 1;
L_00000000030b7730 .part o0000000002ed49d8, 15, 1;
p0000000002ed9748 .port I0000000002e88800, L_00000000030b3db0;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ed9748;
p0000000002ed9778 .port I0000000002e89040, L_00000000030b4850;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ed9778;
p0000000002ed9c28 .port I0000000002e88800, L_00000000030b4990;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002ed9c28;
p0000000002ed9c58 .port I0000000002e89040, L_00000000030b42b0;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002ed9c58;
p0000000002edbba8 .port I0000000002e88800, L_00000000030b4710;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002edbba8;
p0000000002edbbd8 .port I0000000002e89040, L_00000000030b4030;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002edbbd8;
p0000000002edc028 .port I0000000002e88800, L_00000000030b4350;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002edc028;
p0000000002edc058 .port I0000000002e89040, L_00000000030b52f0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002edc058;
p0000000002edc4a8 .port I0000000002e88800, L_00000000030b3630;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002edc4a8;
p0000000002edc4d8 .port I0000000002e89040, L_00000000030b39f0;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002edc4d8;
p0000000002edc928 .port I0000000002e88800, L_00000000030b3a90;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002edc928;
p0000000002edc958 .port I0000000002e89040, L_00000000030b3c70;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002edc958;
p0000000002edcda8 .port I0000000002e88800, L_00000000030b4210;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002edcda8;
p0000000002edcdd8 .port I0000000002e89040, L_00000000030b4670;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002edcdd8;
p0000000002edd228 .port I0000000002e88800, L_00000000030b4df0;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002edd228;
p0000000002edd258 .port I0000000002e89040, L_00000000030b54d0;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002edd258;
p0000000002edd6a8 .port I0000000002e88800, L_00000000030b31d0;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002edd6a8;
p0000000002edd6d8 .port I0000000002e89040, L_00000000030b5250;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002edd6d8;
p0000000002eddb28 .port I0000000002e88800, L_00000000030b3770;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002eddb28;
p0000000002eddb58 .port I0000000002e89040, L_00000000030b3f90;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002eddb58;
p0000000002eda0a8 .port I0000000002e88800, L_00000000030b7690;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002eda0a8;
p0000000002eda0d8 .port I0000000002e89040, L_00000000030b65b0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002eda0d8;
p0000000002eda528 .port I0000000002e88800, L_00000000030b77d0;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002eda528;
p0000000002eda558 .port I0000000002e89040, L_00000000030b66f0;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002eda558;
p0000000002eda9a8 .port I0000000002e88800, L_00000000030b5c50;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002eda9a8;
p0000000002eda9d8 .port I0000000002e89040, L_00000000030b75f0;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002eda9d8;
p0000000002edae28 .port I0000000002e88800, L_00000000030b7a50;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002edae28;
p0000000002edae58 .port I0000000002e89040, L_00000000030b6fb0;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002edae58;
p0000000002edb2a8 .port I0000000002e88800, L_00000000030b5a70;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002edb2a8;
p0000000002edb2d8 .port I0000000002e89040, L_00000000030b63d0;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002edb2d8;
p0000000002edb728 .port I0000000002e88800, L_00000000030b57f0;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002edb728;
p0000000002edb758 .port I0000000002e89040, L_00000000030b7190;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002edb758;
S_0000000002ebd960 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df1c50_0 .net8 "Bitline1", 0 0, p0000000002ed9748;  1 drivers, strength-aware
v0000000002df1d90_0 .net8 "Bitline2", 0 0, p0000000002ed9778;  1 drivers, strength-aware
v0000000002df00d0_0 .net "D", 0 0, L_00000000030b2e10;  1 drivers
v0000000002df0030_0 .net "Q", 0 0, v0000000002df1b10_0;  1 drivers
v0000000002df1f70_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002df0f30_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002df05d0_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002ed9808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0850_0 name=_s0
o0000000002ed9838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0210_0 name=_s10
v0000000002df2010_0 .net *"_s12", 0 0, L_00000000030b5570;  1 drivers
o0000000002ed9898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002def8b0_0 name=_s2
v0000000002defd10_0 .net *"_s4", 0 0, L_00000000030b5430;  1 drivers
o0000000002ed98f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002defe50_0 name=_s8
v0000000002df0ad0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df0d50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b5430 .functor MUXZ 1, o0000000002ed9898, v0000000002df1b10_0, L_00000000030b7870, C4<>;
L_00000000030b3db0 .functor MUXZ 1, L_00000000030b5430, o0000000002ed9808, o0000000002ed0088, C4<>;
L_00000000030b5570 .functor MUXZ 1, o0000000002ed9838, v0000000002df1b10_0, L_00000000030b7af0, C4<>;
L_00000000030b4850 .functor MUXZ 1, L_00000000030b5570, o0000000002ed98f8, o0000000002ed0088, C4<>;
S_0000000002ec7da0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebd960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df1610_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002df11b0_0 .net "d", 0 0, L_00000000030b2e10;  alias, 1 drivers
v0000000002df19d0_0 .net "q", 0 0, v0000000002df1b10_0;  alias, 1 drivers
v0000000002defc70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002df1b10_0 .var "state", 0 0;
v0000000002deff90_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec8e20 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d5cd60_0 .net8 "Bitline1", 0 0, p0000000002ed9c28;  1 drivers, strength-aware
v0000000002d5c040_0 .net8 "Bitline2", 0 0, p0000000002ed9c58;  1 drivers, strength-aware
v0000000002d5d940_0 .net "D", 0 0, L_00000000030b3090;  1 drivers
v0000000002d5d120_0 .net "Q", 0 0, v0000000002d5c2c0_0;  1 drivers
v0000000002d5df80_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d5db20_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d5c0e0_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002ed9c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5c180_0 name=_s0
o0000000002ed9cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5dc60_0 name=_s10
v0000000002d5bd20_0 .net *"_s12", 0 0, L_00000000030b3bd0;  1 drivers
o0000000002ed9d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5c360_0 name=_s2
v0000000002d5c4a0_0 .net *"_s4", 0 0, L_00000000030b2eb0;  1 drivers
o0000000002ed9d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5c720_0 name=_s8
v0000000002d5c7c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d5d080_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b2eb0 .functor MUXZ 1, o0000000002ed9d18, v0000000002d5c2c0_0, L_00000000030b7870, C4<>;
L_00000000030b4990 .functor MUXZ 1, L_00000000030b2eb0, o0000000002ed9c88, o0000000002ed0088, C4<>;
L_00000000030b3bd0 .functor MUXZ 1, o0000000002ed9cb8, v0000000002d5c2c0_0, L_00000000030b7af0, C4<>;
L_00000000030b42b0 .functor MUXZ 1, L_00000000030b3bd0, o0000000002ed9d78, o0000000002ed0088, C4<>;
S_0000000002ec9720 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df0e90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d5d800_0 .net "d", 0 0, L_00000000030b3090;  alias, 1 drivers
v0000000002d5cea0_0 .net "q", 0 0, v0000000002d5c2c0_0;  alias, 1 drivers
v0000000002d5cfe0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d5c2c0_0 .var "state", 0 0;
v0000000002d5bb40_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec8520 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d5ca40_0 .net8 "Bitline1", 0 0, p0000000002eda0a8;  1 drivers, strength-aware
v0000000002d5bbe0_0 .net8 "Bitline2", 0 0, p0000000002eda0d8;  1 drivers, strength-aware
v0000000002d5bc80_0 .net "D", 0 0, L_00000000030b7910;  1 drivers
v0000000002d5bdc0_0 .net "Q", 0 0, v0000000002d5de40_0;  1 drivers
v0000000002d5be60_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d5e3e0_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d5f1a0_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002eda108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d60780_0 name=_s0
o0000000002eda138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5f4c0_0 name=_s10
v0000000002d5f420_0 .net *"_s12", 0 0, L_00000000030b6510;  1 drivers
o0000000002eda198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5ed40_0 name=_s2
v0000000002d5e0c0_0 .net *"_s4", 0 0, L_00000000030b7d70;  1 drivers
o0000000002eda1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d60000_0 name=_s8
v0000000002d5f740_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d60140_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b7d70 .functor MUXZ 1, o0000000002eda198, v0000000002d5de40_0, L_00000000030b7870, C4<>;
L_00000000030b7690 .functor MUXZ 1, L_00000000030b7d70, o0000000002eda108, o0000000002ed0088, C4<>;
L_00000000030b6510 .functor MUXZ 1, o0000000002eda138, v0000000002d5de40_0, L_00000000030b7af0, C4<>;
L_00000000030b65b0 .functor MUXZ 1, L_00000000030b6510, o0000000002eda1f8, o0000000002ed0088, C4<>;
S_0000000002ec7aa0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec8520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d5ccc0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d5d1c0_0 .net "d", 0 0, L_00000000030b7910;  alias, 1 drivers
v0000000002d5c9a0_0 .net "q", 0 0, v0000000002d5de40_0;  alias, 1 drivers
v0000000002d5d300_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d5de40_0 .var "state", 0 0;
v0000000002d5b8c0_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec9120 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d5fd80_0 .net8 "Bitline1", 0 0, p0000000002eda528;  1 drivers, strength-aware
v0000000002d5f240_0 .net8 "Bitline2", 0 0, p0000000002eda558;  1 drivers, strength-aware
v0000000002d5f880_0 .net "D", 0 0, L_00000000030b74b0;  1 drivers
v0000000002d60640_0 .net "Q", 0 0, v0000000002d605a0_0;  1 drivers
v0000000002d5e160_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d5f560_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d5e340_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002eda588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5e700_0 name=_s0
o0000000002eda5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5e200_0 name=_s10
v0000000002d5f7e0_0 .net *"_s12", 0 0, L_00000000030b79b0;  1 drivers
o0000000002eda618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5f2e0_0 name=_s2
v0000000002d5e2a0_0 .net *"_s4", 0 0, L_00000000030b6ab0;  1 drivers
o0000000002eda678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5e840_0 name=_s8
v0000000002d5f9c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d5e980_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b6ab0 .functor MUXZ 1, o0000000002eda618, v0000000002d605a0_0, L_00000000030b7870, C4<>;
L_00000000030b77d0 .functor MUXZ 1, L_00000000030b6ab0, o0000000002eda588, o0000000002ed0088, C4<>;
L_00000000030b79b0 .functor MUXZ 1, o0000000002eda5b8, v0000000002d605a0_0, L_00000000030b7af0, C4<>;
L_00000000030b66f0 .functor MUXZ 1, L_00000000030b79b0, o0000000002eda678, o0000000002ed0088, C4<>;
S_0000000002ec7f20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d5fc40_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d5ede0_0 .net "d", 0 0, L_00000000030b74b0;  alias, 1 drivers
v0000000002d60280_0 .net "q", 0 0, v0000000002d605a0_0;  alias, 1 drivers
v0000000002d603c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d605a0_0 .var "state", 0 0;
v0000000002d5e7a0_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec7c20 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d62d00_0 .net8 "Bitline1", 0 0, p0000000002eda9a8;  1 drivers, strength-aware
v0000000002d61c20_0 .net8 "Bitline2", 0 0, p0000000002eda9d8;  1 drivers, strength-aware
v0000000002d623a0_0 .net "D", 0 0, L_00000000030b5610;  1 drivers
v0000000002d62120_0 .net "Q", 0 0, v0000000002d62f80_0;  1 drivers
v0000000002d60c80_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d621c0_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d60b40_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edaa08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d62940_0 name=_s0
o0000000002edaa38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d62260_0 name=_s10
v0000000002d62300_0 .net *"_s12", 0 0, L_00000000030b5f70;  1 drivers
o0000000002edaa98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d60fa0_0 name=_s2
v0000000002d62440_0 .net *"_s4", 0 0, L_00000000030b7550;  1 drivers
o0000000002edaaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d62800_0 name=_s8
v0000000002d62ee0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d628a0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b7550 .functor MUXZ 1, o0000000002edaa98, v0000000002d62f80_0, L_00000000030b7870, C4<>;
L_00000000030b5c50 .functor MUXZ 1, L_00000000030b7550, o0000000002edaa08, o0000000002ed0088, C4<>;
L_00000000030b5f70 .functor MUXZ 1, o0000000002edaa38, v0000000002d62f80_0, L_00000000030b7af0, C4<>;
L_00000000030b75f0 .functor MUXZ 1, L_00000000030b5f70, o0000000002edaaf8, o0000000002ed0088, C4<>;
S_0000000002ec80a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec7c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d5ea20_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d62e40_0 .net "d", 0 0, L_00000000030b5610;  alias, 1 drivers
v0000000002d61fe0_0 .net "q", 0 0, v0000000002d62f80_0;  alias, 1 drivers
v0000000002d62c60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d62f80_0 .var "state", 0 0;
v0000000002d626c0_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec8220 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d614a0_0 .net8 "Bitline1", 0 0, p0000000002edae28;  1 drivers, strength-aware
v0000000002d615e0_0 .net8 "Bitline2", 0 0, p0000000002edae58;  1 drivers, strength-aware
v0000000002d61b80_0 .net "D", 0 0, L_00000000030b59d0;  1 drivers
v0000000002d61a40_0 .net "Q", 0 0, v0000000002d60dc0_0;  1 drivers
v0000000002d63660_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d63700_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d63a20_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edae88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d63de0_0 name=_s0
o0000000002edaeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d63f20_0 name=_s10
v0000000002d630c0_0 .net *"_s12", 0 0, L_00000000030b6e70;  1 drivers
o0000000002edaf18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d63840_0 name=_s2
v0000000002d63200_0 .net *"_s4", 0 0, L_00000000030b5750;  1 drivers
o0000000002edaf78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d632a0_0 name=_s8
v0000000002d63340_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d63520_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b5750 .functor MUXZ 1, o0000000002edaf18, v0000000002d60dc0_0, L_00000000030b7870, C4<>;
L_00000000030b7a50 .functor MUXZ 1, L_00000000030b5750, o0000000002edae88, o0000000002ed0088, C4<>;
L_00000000030b6e70 .functor MUXZ 1, o0000000002edaeb8, v0000000002d60dc0_0, L_00000000030b7af0, C4<>;
L_00000000030b6fb0 .functor MUXZ 1, L_00000000030b6e70, o0000000002edaf78, o0000000002ed0088, C4<>;
S_0000000002ec8820 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec8220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d62bc0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d63020_0 .net "d", 0 0, L_00000000030b59d0;  alias, 1 drivers
v0000000002d608c0_0 .net "q", 0 0, v0000000002d60dc0_0;  alias, 1 drivers
v0000000002d60a00_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d60dc0_0 .var "state", 0 0;
v0000000002d61360_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec95a0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d55740_0 .net8 "Bitline1", 0 0, p0000000002edb2a8;  1 drivers, strength-aware
v0000000002d56780_0 .net8 "Bitline2", 0 0, p0000000002edb2d8;  1 drivers, strength-aware
v0000000002d560a0_0 .net "D", 0 0, L_00000000030b6790;  1 drivers
v0000000002d566e0_0 .net "Q", 0 0, v0000000002d54ca0_0;  1 drivers
v0000000002d55ce0_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d56140_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d56000_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edb308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d54520_0 name=_s0
o0000000002edb338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d54d40_0 name=_s10
v0000000002d54f20_0 .net *"_s12", 0 0, L_00000000030b68d0;  1 drivers
o0000000002edb398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d56820_0 name=_s2
v0000000002d54340_0 .net *"_s4", 0 0, L_00000000030b6290;  1 drivers
o0000000002edb3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d54fc0_0 name=_s8
v0000000002d54660_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d54700_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b6290 .functor MUXZ 1, o0000000002edb398, v0000000002d54ca0_0, L_00000000030b7870, C4<>;
L_00000000030b5a70 .functor MUXZ 1, L_00000000030b6290, o0000000002edb308, o0000000002ed0088, C4<>;
L_00000000030b68d0 .functor MUXZ 1, o0000000002edb338, v0000000002d54ca0_0, L_00000000030b7af0, C4<>;
L_00000000030b63d0 .functor MUXZ 1, L_00000000030b68d0, o0000000002edb3f8, o0000000002ed0088, C4<>;
S_0000000002ec83a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec95a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d635c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d542a0_0 .net "d", 0 0, L_00000000030b6790;  alias, 1 drivers
v0000000002d55f60_0 .net "q", 0 0, v0000000002d54ca0_0;  alias, 1 drivers
v0000000002d55560_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d54ca0_0 .var "state", 0 0;
v0000000002d55b00_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec98a0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d55920_0 .net8 "Bitline1", 0 0, p0000000002edb728;  1 drivers, strength-aware
v0000000002d55100_0 .net8 "Bitline2", 0 0, p0000000002edb758;  1 drivers, strength-aware
v0000000002d551a0_0 .net "D", 0 0, L_00000000030b7730;  1 drivers
v0000000002d552e0_0 .net "Q", 0 0, v0000000002d548e0_0;  1 drivers
v0000000002d55380_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d556a0_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d58ee0_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edb788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d56a00_0 name=_s0
o0000000002edb7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d58da0_0 name=_s10
v0000000002d57220_0 .net *"_s12", 0 0, L_00000000030b6470;  1 drivers
o0000000002edb818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d584e0_0 name=_s2
v0000000002d56b40_0 .net *"_s4", 0 0, L_00000000030b7050;  1 drivers
o0000000002edb878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d58580_0 name=_s8
v0000000002d58260_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d56d20_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b7050 .functor MUXZ 1, o0000000002edb818, v0000000002d548e0_0, L_00000000030b7870, C4<>;
L_00000000030b57f0 .functor MUXZ 1, L_00000000030b7050, o0000000002edb788, o0000000002ed0088, C4<>;
L_00000000030b6470 .functor MUXZ 1, o0000000002edb7b8, v0000000002d548e0_0, L_00000000030b7af0, C4<>;
L_00000000030b7190 .functor MUXZ 1, L_00000000030b6470, o0000000002edb878, o0000000002ed0088, C4<>;
S_0000000002ec86a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec98a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d547a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d55ba0_0 .net "d", 0 0, L_00000000030b7730;  alias, 1 drivers
v0000000002d54840_0 .net "q", 0 0, v0000000002d548e0_0;  alias, 1 drivers
v0000000002d559c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d548e0_0 .var "state", 0 0;
v0000000002d55060_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec89a0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d568c0_0 .net8 "Bitline1", 0 0, p0000000002edbba8;  1 drivers, strength-aware
v0000000002d58bc0_0 .net8 "Bitline2", 0 0, p0000000002edbbd8;  1 drivers, strength-aware
v0000000002d574a0_0 .net "D", 0 0, L_00000000030b4cb0;  1 drivers
v0000000002d56e60_0 .net "Q", 0 0, v0000000002d57d60_0;  1 drivers
v0000000002d575e0_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d57680_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d57720_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edbc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d577c0_0 name=_s0
o0000000002edbc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d57860_0 name=_s10
v0000000002d57900_0 .net *"_s12", 0 0, L_00000000030b3130;  1 drivers
o0000000002edbc98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d579a0_0 name=_s2
v0000000002d57ae0_0 .net *"_s4", 0 0, L_00000000030b43f0;  1 drivers
o0000000002edbcf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d57fe0_0 name=_s8
v0000000002d57c20_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d57ea0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b43f0 .functor MUXZ 1, o0000000002edbc98, v0000000002d57d60_0, L_00000000030b7870, C4<>;
L_00000000030b4710 .functor MUXZ 1, L_00000000030b43f0, o0000000002edbc08, o0000000002ed0088, C4<>;
L_00000000030b3130 .functor MUXZ 1, o0000000002edbc38, v0000000002d57d60_0, L_00000000030b7af0, C4<>;
L_00000000030b4030 .functor MUXZ 1, L_00000000030b3130, o0000000002edbcf8, o0000000002ed0088, C4<>;
S_0000000002ec8b20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec89a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d58940_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d58b20_0 .net "d", 0 0, L_00000000030b4cb0;  alias, 1 drivers
v0000000002d57cc0_0 .net "q", 0 0, v0000000002d57d60_0;  alias, 1 drivers
v0000000002d56be0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d57d60_0 .var "state", 0 0;
v0000000002d570e0_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec9420 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d59840_0 .net8 "Bitline1", 0 0, p0000000002edc028;  1 drivers, strength-aware
v0000000002d593e0_0 .net8 "Bitline2", 0 0, p0000000002edc058;  1 drivers, strength-aware
v0000000002d5b000_0 .net "D", 0 0, L_00000000030b34f0;  1 drivers
v0000000002d5a2e0_0 .net "Q", 0 0, v0000000002d5b5a0_0;  1 drivers
v0000000002d59660_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002d5a600_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002d5b0a0_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edc088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5ac40_0 name=_s0
o0000000002edc0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5ab00_0 name=_s10
v0000000002d5b1e0_0 .net *"_s12", 0 0, L_00000000030b47b0;  1 drivers
o0000000002edc118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5b280_0 name=_s2
v0000000002d5b3c0_0 .net *"_s4", 0 0, L_00000000030b45d0;  1 drivers
o0000000002edc178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d5b460_0 name=_s8
v0000000002d5a9c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d59700_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b45d0 .functor MUXZ 1, o0000000002edc118, v0000000002d5b5a0_0, L_00000000030b7870, C4<>;
L_00000000030b4350 .functor MUXZ 1, L_00000000030b45d0, o0000000002edc088, o0000000002ed0088, C4<>;
L_00000000030b47b0 .functor MUXZ 1, o0000000002edc0b8, v0000000002d5b5a0_0, L_00000000030b7af0, C4<>;
L_00000000030b52f0 .functor MUXZ 1, L_00000000030b47b0, o0000000002edc178, o0000000002ed0088, C4<>;
S_0000000002ec8ca0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d57f40_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d59520_0 .net "d", 0 0, L_00000000030b34f0;  alias, 1 drivers
v0000000002d592a0_0 .net "q", 0 0, v0000000002d5b5a0_0;  alias, 1 drivers
v0000000002d59200_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d5b5a0_0 .var "state", 0 0;
v0000000002d5a240_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec8fa0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d59ca0_0 .net8 "Bitline1", 0 0, p0000000002edc4a8;  1 drivers, strength-aware
v0000000002d5ace0_0 .net8 "Bitline2", 0 0, p0000000002edc4d8;  1 drivers, strength-aware
v0000000002d5ad80_0 .net "D", 0 0, L_00000000030b3d10;  1 drivers
v0000000002d59de0_0 .net "Q", 0 0, v0000000002d59980_0;  1 drivers
v0000000002d5a880_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002c197f0_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002c18df0_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edc508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c19890_0 name=_s0
o0000000002edc538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c19f70_0 name=_s10
v0000000002c185d0_0 .net *"_s12", 0 0, L_00000000030b3950;  1 drivers
o0000000002edc598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c18e90_0 name=_s2
v0000000002c18670_0 .net *"_s4", 0 0, L_00000000030b4fd0;  1 drivers
o0000000002edc5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c18cb0_0 name=_s8
v0000000002c19d90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c18710_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b4fd0 .functor MUXZ 1, o0000000002edc598, v0000000002d59980_0, L_00000000030b7870, C4<>;
L_00000000030b3630 .functor MUXZ 1, L_00000000030b4fd0, o0000000002edc508, o0000000002ed0088, C4<>;
L_00000000030b3950 .functor MUXZ 1, o0000000002edc538, v0000000002d59980_0, L_00000000030b7af0, C4<>;
L_00000000030b39f0 .functor MUXZ 1, L_00000000030b3950, o0000000002edc5f8, o0000000002ed0088, C4<>;
S_0000000002ec92a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec8fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d5a740_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002d5b6e0_0 .net "d", 0 0, L_00000000030b3d10;  alias, 1 drivers
v0000000002d5b640_0 .net "q", 0 0, v0000000002d59980_0;  alias, 1 drivers
v0000000002d5b780_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002d59980_0 .var "state", 0 0;
v0000000002d59ac0_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002eca3b0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c18850_0 .net8 "Bitline1", 0 0, p0000000002edc928;  1 drivers, strength-aware
v0000000002c19c50_0 .net8 "Bitline2", 0 0, p0000000002edc958;  1 drivers, strength-aware
v0000000002c18fd0_0 .net "D", 0 0, L_00000000030b4a30;  1 drivers
v0000000002c1a3d0_0 .net "Q", 0 0, v0000000002c18990_0;  1 drivers
v0000000002c19110_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002c188f0_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002c1a830_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edc988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c191b0_0 name=_s0
o0000000002edc9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c19930_0 name=_s10
v0000000002c18ad0_0 .net *"_s12", 0 0, L_00000000030b3e50;  1 drivers
o0000000002edca18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c19a70_0 name=_s2
v0000000002c18d50_0 .net *"_s4", 0 0, L_00000000030b51b0;  1 drivers
o0000000002edca78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c19cf0_0 name=_s8
v0000000002c1a510_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c1a8d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b51b0 .functor MUXZ 1, o0000000002edca18, v0000000002c18990_0, L_00000000030b7870, C4<>;
L_00000000030b3a90 .functor MUXZ 1, L_00000000030b51b0, o0000000002edc988, o0000000002ed0088, C4<>;
L_00000000030b3e50 .functor MUXZ 1, o0000000002edc9b8, v0000000002c18990_0, L_00000000030b7af0, C4<>;
L_00000000030b3c70 .functor MUXZ 1, L_00000000030b3e50, o0000000002edca78, o0000000002ed0088, C4<>;
S_0000000002ecb130 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c1a790_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c187b0_0 .net "d", 0 0, L_00000000030b4a30;  alias, 1 drivers
v0000000002c196b0_0 .net "q", 0 0, v0000000002c18990_0;  alias, 1 drivers
v0000000002c19e30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c18990_0 .var "state", 0 0;
v0000000002c1a330_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ec9f30 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c1af10_0 .net8 "Bitline1", 0 0, p0000000002edcda8;  1 drivers, strength-aware
v0000000002c14cf0_0 .net8 "Bitline2", 0 0, p0000000002edcdd8;  1 drivers, strength-aware
v0000000002c15510_0 .net "D", 0 0, L_00000000030b4b70;  1 drivers
v0000000002c141b0_0 .net "Q", 0 0, v0000000002c1ac90_0;  1 drivers
v0000000002c13fd0_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002c150b0_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002c13d50_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edce08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c13f30_0 name=_s0
o0000000002edce38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c151f0_0 name=_s10
v0000000002c156f0_0 .net *"_s12", 0 0, L_00000000030b4ad0;  1 drivers
o0000000002edce98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c13df0_0 name=_s2
v0000000002c135d0_0 .net *"_s4", 0 0, L_00000000030b4d50;  1 drivers
o0000000002edcef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c138f0_0 name=_s8
v0000000002c14bb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c14070_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b4d50 .functor MUXZ 1, o0000000002edce98, v0000000002c1ac90_0, L_00000000030b7870, C4<>;
L_00000000030b4210 .functor MUXZ 1, L_00000000030b4d50, o0000000002edce08, o0000000002ed0088, C4<>;
L_00000000030b4ad0 .functor MUXZ 1, o0000000002edce38, v0000000002c1ac90_0, L_00000000030b7af0, C4<>;
L_00000000030b4670 .functor MUXZ 1, L_00000000030b4ad0, o0000000002edcef8, o0000000002ed0088, C4<>;
S_0000000002ecab30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c1aa10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c1ad30_0 .net "d", 0 0, L_00000000030b4b70;  alias, 1 drivers
v0000000002c1b370_0 .net "q", 0 0, v0000000002c1ac90_0;  alias, 1 drivers
v0000000002c1b0f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c1ac90_0 .var "state", 0 0;
v0000000002c1add0_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002eca9b0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c14250_0 .net8 "Bitline1", 0 0, p0000000002edd228;  1 drivers, strength-aware
v0000000002c158d0_0 .net8 "Bitline2", 0 0, p0000000002edd258;  1 drivers, strength-aware
v0000000002c15a10_0 .net "D", 0 0, L_00000000030b3450;  1 drivers
v0000000002c15b50_0 .net "Q", 0 0, v0000000002c15790_0;  1 drivers
v0000000002c144d0_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002c153d0_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002c14610_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edd288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c146b0_0 name=_s0
o0000000002edd2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c14750_0 name=_s10
v0000000002c147f0_0 .net *"_s12", 0 0, L_00000000030b36d0;  1 drivers
o0000000002edd318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c14890_0 name=_s2
v0000000002c14930_0 .net *"_s4", 0 0, L_00000000030b3ef0;  1 drivers
o0000000002edd378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c14d90_0 name=_s8
v0000000002c17090_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c16730_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b3ef0 .functor MUXZ 1, o0000000002edd318, v0000000002c15790_0, L_00000000030b7870, C4<>;
L_00000000030b4df0 .functor MUXZ 1, L_00000000030b3ef0, o0000000002edd288, o0000000002ed0088, C4<>;
L_00000000030b36d0 .functor MUXZ 1, o0000000002edd2b8, v0000000002c15790_0, L_00000000030b7af0, C4<>;
L_00000000030b54d0 .functor MUXZ 1, L_00000000030b36d0, o0000000002edd378, o0000000002ed0088, C4<>;
S_0000000002ecafb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c14a70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c13e90_0 .net "d", 0 0, L_00000000030b3450;  alias, 1 drivers
v0000000002c15290_0 .net "q", 0 0, v0000000002c15790_0;  alias, 1 drivers
v0000000002c14110_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c15790_0 .var "state", 0 0;
v0000000002c14c50_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ecacb0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c16410_0 .net8 "Bitline1", 0 0, p0000000002edd6a8;  1 drivers, strength-aware
v0000000002c16f50_0 .net8 "Bitline2", 0 0, p0000000002edd6d8;  1 drivers, strength-aware
v0000000002c16050_0 .net "D", 0 0, L_00000000030b3270;  1 drivers
v0000000002c16a50_0 .net "Q", 0 0, v0000000002c17810_0;  1 drivers
v0000000002c16370_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002c164b0_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002c16870_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002edd708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c169b0_0 name=_s0
o0000000002edd738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c17950_0 name=_s10
v0000000002c17d10_0 .net *"_s12", 0 0, L_00000000030b4f30;  1 drivers
o0000000002edd798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c17130_0 name=_s2
v0000000002c17450_0 .net *"_s4", 0 0, L_00000000030b4e90;  1 drivers
o0000000002edd7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c17270_0 name=_s8
v0000000002c17630_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c176d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b4e90 .functor MUXZ 1, o0000000002edd798, v0000000002c17810_0, L_00000000030b7870, C4<>;
L_00000000030b31d0 .functor MUXZ 1, L_00000000030b4e90, o0000000002edd708, o0000000002ed0088, C4<>;
L_00000000030b4f30 .functor MUXZ 1, o0000000002edd738, v0000000002c17810_0, L_00000000030b7af0, C4<>;
L_00000000030b5250 .functor MUXZ 1, L_00000000030b4f30, o0000000002edd7f8, o0000000002ed0088, C4<>;
S_0000000002ec9c30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecacb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c15c90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c15f10_0 .net "d", 0 0, L_00000000030b3270;  alias, 1 drivers
v0000000002c179f0_0 .net "q", 0 0, v0000000002c17810_0;  alias, 1 drivers
v0000000002c173b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c17810_0 .var "state", 0 0;
v0000000002c18170_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ecb8b0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002ebd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c183f0_0 .net8 "Bitline1", 0 0, p0000000002eddb28;  1 drivers, strength-aware
v0000000002be6cf0_0 .net8 "Bitline2", 0 0, p0000000002eddb58;  1 drivers, strength-aware
v0000000002be6930_0 .net "D", 0 0, L_00000000030b6010;  1 drivers
v0000000002be6e30_0 .net "Q", 0 0, v0000000002c17db0_0;  1 drivers
v0000000002be6ed0_0 .net "ReadEnable1", 0 0, L_00000000030b7870;  alias, 1 drivers
v0000000002be6890_0 .net "ReadEnable2", 0 0, L_00000000030b7af0;  alias, 1 drivers
v0000000002bdfb30_0 .net "WriteEnable", 0 0, L_00000000030b6650;  alias, 1 drivers
o0000000002eddb88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bdfd10_0 name=_s0
o0000000002eddbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bdf090_0 name=_s10
v0000000002be00d0_0 .net *"_s12", 0 0, L_00000000030b3810;  1 drivers
o0000000002eddc18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bdfbd0_0 name=_s2
v0000000002be0d50_0 .net *"_s4", 0 0, L_00000000030b3310;  1 drivers
o0000000002eddc78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be0fd0_0 name=_s8
v0000000002be14d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002be1070_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b3310 .functor MUXZ 1, o0000000002eddc18, v0000000002c17db0_0, L_00000000030b7870, C4<>;
L_00000000030b3770 .functor MUXZ 1, L_00000000030b3310, o0000000002eddb88, o0000000002ed0088, C4<>;
L_00000000030b3810 .functor MUXZ 1, o0000000002eddbb8, v0000000002c17db0_0, L_00000000030b7af0, C4<>;
L_00000000030b3f90 .functor MUXZ 1, L_00000000030b3810, o0000000002eddc78, o0000000002ed0088, C4<>;
S_0000000002ecae30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecb8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c178b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c17a90_0 .net "d", 0 0, L_00000000030b6010;  alias, 1 drivers
v0000000002c17bd0_0 .net "q", 0 0, v0000000002c17db0_0;  alias, 1 drivers
v0000000002c15d30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c17db0_0 .var "state", 0 0;
v0000000002c18210_0 .net "wen", 0 0, L_00000000030b6650;  alias, 1 drivers
S_0000000002ecb2b0 .scope module, "R11" "Register" 2 110, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002b85230_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002b85a50_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002b852d0_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002b85410_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  1 drivers
v0000000002b85370_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  1 drivers
v0000000002b855f0_0 .net "WriteReg", 0 0, L_00000000030b8310;  1 drivers
v0000000002b85870_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b85690_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b7cd0 .part o0000000002ed49d8, 0, 1;
L_00000000030b5930 .part o0000000002ed49d8, 1, 1;
L_00000000030b5b10 .part o0000000002ed49d8, 2, 1;
L_00000000030b5d90 .part o0000000002ed49d8, 3, 1;
L_00000000030b61f0 .part o0000000002ed49d8, 4, 1;
L_00000000030b7410 .part o0000000002ed49d8, 5, 1;
L_00000000030b9c10 .part o0000000002ed49d8, 6, 1;
L_00000000030b8950 .part o0000000002ed49d8, 7, 1;
L_00000000030b97b0 .part o0000000002ed49d8, 8, 1;
L_00000000030b8db0 .part o0000000002ed49d8, 9, 1;
L_00000000030ba570 .part o0000000002ed49d8, 10, 1;
L_00000000030b9990 .part o0000000002ed49d8, 11, 1;
L_00000000030b8ef0 .part o0000000002ed49d8, 12, 1;
L_00000000030ba070 .part o0000000002ed49d8, 13, 1;
L_00000000030b9e90 .part o0000000002ed49d8, 14, 1;
L_00000000030ba430 .part o0000000002ed49d8, 15, 1;
p0000000002ede158 .port I0000000002e88800, L_00000000030b7b90;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ede158;
p0000000002ede188 .port I0000000002e89040, L_00000000030b6830;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ede188;
p0000000002ede638 .port I0000000002e88800, L_00000000030b6c90;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002ede638;
p0000000002ede668 .port I0000000002e89040, L_00000000030b70f0;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002ede668;
p0000000002ee05b8 .port I0000000002e88800, L_00000000030b5cf0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002ee05b8;
p0000000002ee05e8 .port I0000000002e89040, L_00000000030b6a10;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002ee05e8;
p0000000002ee0a38 .port I0000000002e88800, L_00000000030b6d30;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002ee0a38;
p0000000002ee0a68 .port I0000000002e89040, L_00000000030b5ed0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002ee0a68;
p0000000002ee0eb8 .port I0000000002e88800, L_00000000030b7370;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002ee0eb8;
p0000000002ee0ee8 .port I0000000002e89040, L_00000000030b5e30;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002ee0ee8;
p0000000002ee1338 .port I0000000002e88800, L_00000000030b6dd0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002ee1338;
p0000000002ee1368 .port I0000000002e89040, L_00000000030b72d0;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002ee1368;
p0000000002ee17b8 .port I0000000002e88800, L_00000000030b7f50;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002ee17b8;
p0000000002ee17e8 .port I0000000002e89040, L_00000000030b9490;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002ee17e8;
p0000000002ee1c38 .port I0000000002e88800, L_00000000030b9530;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002ee1c38;
p0000000002ee1c68 .port I0000000002e89040, L_00000000030b88b0;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002ee1c68;
p0000000002ee20b8 .port I0000000002e88800, L_00000000030b8c70;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002ee20b8;
p0000000002ee20e8 .port I0000000002e89040, L_00000000030ba250;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002ee20e8;
p0000000002ee2538 .port I0000000002e88800, L_00000000030b9cb0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002ee2538;
p0000000002ee2568 .port I0000000002e89040, L_00000000030b8d10;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002ee2568;
p0000000002edeab8 .port I0000000002e88800, L_00000000030b9ad0;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002edeab8;
p0000000002edeae8 .port I0000000002e89040, L_00000000030b9350;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002edeae8;
p0000000002edef38 .port I0000000002e88800, L_00000000030b9d50;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002edef38;
p0000000002edef68 .port I0000000002e89040, L_00000000030b9f30;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002edef68;
p0000000002edf3b8 .port I0000000002e88800, L_00000000030b8630;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002edf3b8;
p0000000002edf3e8 .port I0000000002e89040, L_00000000030b8b30;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002edf3e8;
p0000000002edf838 .port I0000000002e88800, L_00000000030b86d0;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002edf838;
p0000000002edf868 .port I0000000002e89040, L_00000000030b8130;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002edf868;
p0000000002edfcb8 .port I0000000002e88800, L_00000000030b9a30;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002edfcb8;
p0000000002edfce8 .port I0000000002e89040, L_00000000030b8450;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002edfce8;
p0000000002ee0138 .port I0000000002e88800, L_00000000030b8810;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002ee0138;
p0000000002ee0168 .port I0000000002e89040, L_00000000030b8090;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002ee0168;
S_0000000002eca530 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002be1750_0 .net8 "Bitline1", 0 0, p0000000002ede158;  1 drivers, strength-aware
v0000000002bdf6d0_0 .net8 "Bitline2", 0 0, p0000000002ede188;  1 drivers, strength-aware
v0000000002bdf770_0 .net "D", 0 0, L_00000000030b7cd0;  1 drivers
v0000000002bdf810_0 .net "Q", 0 0, v0000000002be0210_0;  1 drivers
v0000000002be0df0_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002bdf950_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002be0490_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ede218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be0670_0 name=_s0
o0000000002ede248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be0710_0 name=_s10
v0000000002be0e90_0 .net *"_s12", 0 0, L_00000000030b7c30;  1 drivers
o0000000002ede2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be23d0_0 name=_s2
v0000000002be1c50_0 .net *"_s4", 0 0, L_00000000030b6b50;  1 drivers
o0000000002ede308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be1d90_0 name=_s8
v0000000002be2010_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002be2fb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b6b50 .functor MUXZ 1, o0000000002ede2a8, v0000000002be0210_0, L_00000000030ba1b0, C4<>;
L_00000000030b7b90 .functor MUXZ 1, L_00000000030b6b50, o0000000002ede218, o0000000002ed0088, C4<>;
L_00000000030b7c30 .functor MUXZ 1, o0000000002ede248, v0000000002be0210_0, L_00000000030b9710, C4<>;
L_00000000030b6830 .functor MUXZ 1, L_00000000030b7c30, o0000000002ede308, o0000000002ed0088, C4<>;
S_0000000002ecb430 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002be0a30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002bdfdb0_0 .net "d", 0 0, L_00000000030b7cd0;  alias, 1 drivers
v0000000002bdf590_0 .net "q", 0 0, v0000000002be0210_0;  alias, 1 drivers
v0000000002be0f30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002be0210_0 .var "state", 0 0;
v0000000002bdff90_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002eca0b0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002be2470_0 .net8 "Bitline1", 0 0, p0000000002ede638;  1 drivers, strength-aware
v0000000002be3f50_0 .net8 "Bitline2", 0 0, p0000000002ede668;  1 drivers, strength-aware
v0000000002be3ff0_0 .net "D", 0 0, L_00000000030b5930;  1 drivers
v0000000002be37d0_0 .net "Q", 0 0, v0000000002be3c30_0;  1 drivers
v0000000002be3cd0_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002be2330_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002be1890_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ede698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be35f0_0 name=_s0
o0000000002ede6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be1bb0_0 name=_s10
v0000000002be3910_0 .net *"_s12", 0 0, L_00000000030b5890;  1 drivers
o0000000002ede728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be2510_0 name=_s2
v0000000002be39b0_0 .net *"_s4", 0 0, L_00000000030b56b0;  1 drivers
o0000000002ede788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be2bf0_0 name=_s8
v0000000002be28d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002be2970_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b56b0 .functor MUXZ 1, o0000000002ede728, v0000000002be3c30_0, L_00000000030ba1b0, C4<>;
L_00000000030b6c90 .functor MUXZ 1, L_00000000030b56b0, o0000000002ede698, o0000000002ed0088, C4<>;
L_00000000030b5890 .functor MUXZ 1, o0000000002ede6c8, v0000000002be3c30_0, L_00000000030b9710, C4<>;
L_00000000030b70f0 .functor MUXZ 1, L_00000000030b5890, o0000000002ede788, o0000000002ed0088, C4<>;
S_0000000002ecb5b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002be3050_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002be2290_0 .net "d", 0 0, L_00000000030b5930;  alias, 1 drivers
v0000000002be3410_0 .net "q", 0 0, v0000000002be3c30_0;  alias, 1 drivers
v0000000002be1b10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002be3c30_0 .var "state", 0 0;
v0000000002be34b0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecb730 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002be48b0_0 .net8 "Bitline1", 0 0, p0000000002edeab8;  1 drivers, strength-aware
v0000000002be4810_0 .net8 "Bitline2", 0 0, p0000000002edeae8;  1 drivers, strength-aware
v0000000002be49f0_0 .net "D", 0 0, L_00000000030ba570;  1 drivers
v0000000002be4a90_0 .net "Q", 0 0, v0000000002be6570_0;  1 drivers
v0000000002be5cb0_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002be4bd0_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002be5530_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002edeb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be6110_0 name=_s0
o0000000002edeb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be4d10_0 name=_s10
v0000000002be4db0_0 .net *"_s12", 0 0, L_00000000030b89f0;  1 drivers
o0000000002edeba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be5d50_0 name=_s2
v0000000002be6430_0 .net *"_s4", 0 0, L_00000000030b8e50;  1 drivers
o0000000002edec08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be6750_0 name=_s8
v0000000002be5710_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002be61b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b8e50 .functor MUXZ 1, o0000000002edeba8, v0000000002be6570_0, L_00000000030ba1b0, C4<>;
L_00000000030b9ad0 .functor MUXZ 1, L_00000000030b8e50, o0000000002edeb18, o0000000002ed0088, C4<>;
L_00000000030b89f0 .functor MUXZ 1, o0000000002edeb48, v0000000002be6570_0, L_00000000030b9710, C4<>;
L_00000000030b9350 .functor MUXZ 1, L_00000000030b89f0, o0000000002edec08, o0000000002ed0088, C4<>;
S_0000000002ec9ab0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecb730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002be3a50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002be2a10_0 .net "d", 0 0, L_00000000030ba570;  alias, 1 drivers
v0000000002be2b50_0 .net "q", 0 0, v0000000002be6570_0;  alias, 1 drivers
v0000000002be2d30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002be6570_0 .var "state", 0 0;
v0000000002be5e90_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ec9db0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002be50d0_0 .net8 "Bitline1", 0 0, p0000000002edef38;  1 drivers, strength-aware
v0000000002be5170_0 .net8 "Bitline2", 0 0, p0000000002edef68;  1 drivers, strength-aware
v0000000002be5350_0 .net "D", 0 0, L_00000000030b9990;  1 drivers
v0000000002be5850_0 .net "Q", 0 0, v0000000002be4130_0;  1 drivers
v0000000002be53f0_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002be5670_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002be5490_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002edef98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be5990_0 name=_s0
o0000000002edefc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002be55d0_0 name=_s10
v0000000002c76870_0 .net *"_s12", 0 0, L_00000000030b9670;  1 drivers
o0000000002edf028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c76f50_0 name=_s2
v0000000002c76d70_0 .net *"_s4", 0 0, L_00000000030b7ff0;  1 drivers
o0000000002edf088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c76b90_0 name=_s8
v0000000002c76eb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c71550_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b7ff0 .functor MUXZ 1, o0000000002edf028, v0000000002be4130_0, L_00000000030ba1b0, C4<>;
L_00000000030b9d50 .functor MUXZ 1, L_00000000030b7ff0, o0000000002edef98, o0000000002ed0088, C4<>;
L_00000000030b9670 .functor MUXZ 1, o0000000002edefc8, v0000000002be4130_0, L_00000000030b9710, C4<>;
L_00000000030b9f30 .functor MUXZ 1, L_00000000030b9670, o0000000002edf088, o0000000002ed0088, C4<>;
S_0000000002eca230 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002be62f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002be4ef0_0 .net "d", 0 0, L_00000000030b9990;  alias, 1 drivers
v0000000002be4090_0 .net "q", 0 0, v0000000002be4130_0;  alias, 1 drivers
v0000000002be4f90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002be4130_0 .var "state", 0 0;
v0000000002be4270_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002eca6b0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c6fb10_0 .net8 "Bitline1", 0 0, p0000000002edf3b8;  1 drivers, strength-aware
v0000000002c6f110_0 .net8 "Bitline2", 0 0, p0000000002edf3e8;  1 drivers, strength-aware
v0000000002c708d0_0 .net "D", 0 0, L_00000000030b8ef0;  1 drivers
v0000000002c6fbb0_0 .net "Q", 0 0, v0000000002c6f070_0;  1 drivers
v0000000002c70650_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c6f2f0_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c70970_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002edf418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c70c90_0 name=_s0
o0000000002edf448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c6f390_0 name=_s10
v0000000002c6f4d0_0 .net *"_s12", 0 0, L_00000000030b8a90;  1 drivers
o0000000002edf4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c6fe30_0 name=_s2
v0000000002c70290_0 .net *"_s4", 0 0, L_00000000030b9fd0;  1 drivers
o0000000002edf508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c70010_0 name=_s8
v0000000002c715f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c714b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b9fd0 .functor MUXZ 1, o0000000002edf4a8, v0000000002c6f070_0, L_00000000030ba1b0, C4<>;
L_00000000030b8630 .functor MUXZ 1, L_00000000030b9fd0, o0000000002edf418, o0000000002ed0088, C4<>;
L_00000000030b8a90 .functor MUXZ 1, o0000000002edf448, v0000000002c6f070_0, L_00000000030b9710, C4<>;
L_00000000030b8b30 .functor MUXZ 1, L_00000000030b8a90, o0000000002edf508, o0000000002ed0088, C4<>;
S_0000000002eca830 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c6f6b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c70bf0_0 .net "d", 0 0, L_00000000030b8ef0;  alias, 1 drivers
v0000000002c6fa70_0 .net "q", 0 0, v0000000002c6f070_0;  alias, 1 drivers
v0000000002c710f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c6f070_0 .var "state", 0 0;
v0000000002c70790_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecbf40 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c701f0_0 .net8 "Bitline1", 0 0, p0000000002edf838;  1 drivers, strength-aware
v0000000002c70330_0 .net8 "Bitline2", 0 0, p0000000002edf868;  1 drivers, strength-aware
v0000000002c703d0_0 .net "D", 0 0, L_00000000030ba070;  1 drivers
v0000000002c70510_0 .net "Q", 0 0, v0000000002c70dd0_0;  1 drivers
v0000000002c706f0_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c73b70_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c71cd0_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002edf898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c71910_0 name=_s0
o0000000002edf8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c719b0_0 name=_s10
v0000000002c72450_0 .net *"_s12", 0 0, L_00000000030b93f0;  1 drivers
o0000000002edf928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c73030_0 name=_s2
v0000000002c73670_0 .net *"_s4", 0 0, L_00000000030b83b0;  1 drivers
o0000000002edf988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c71f50_0 name=_s8
v0000000002c71eb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c721d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b83b0 .functor MUXZ 1, o0000000002edf928, v0000000002c70dd0_0, L_00000000030ba1b0, C4<>;
L_00000000030b86d0 .functor MUXZ 1, L_00000000030b83b0, o0000000002edf898, o0000000002ed0088, C4<>;
L_00000000030b93f0 .functor MUXZ 1, o0000000002edf8c8, v0000000002c70dd0_0, L_00000000030b9710, C4<>;
L_00000000030b8130 .functor MUXZ 1, L_00000000030b93f0, o0000000002edf988, o0000000002ed0088, C4<>;
S_0000000002ecc840 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecbf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c6f750_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c6fcf0_0 .net "d", 0 0, L_00000000030ba070;  alias, 1 drivers
v0000000002c6fd90_0 .net "q", 0 0, v0000000002c70dd0_0;  alias, 1 drivers
v0000000002c6ff70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c70dd0_0 .var "state", 0 0;
v0000000002c700b0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecc0c0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c73990_0 .net8 "Bitline1", 0 0, p0000000002edfcb8;  1 drivers, strength-aware
v0000000002c71af0_0 .net8 "Bitline2", 0 0, p0000000002edfce8;  1 drivers, strength-aware
v0000000002c73d50_0 .net "D", 0 0, L_00000000030b9e90;  1 drivers
v0000000002c71ff0_0 .net "Q", 0 0, v0000000002c73cb0_0;  1 drivers
v0000000002c72270_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c72310_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c724f0_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002edfd18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c726d0_0 name=_s0
o0000000002edfd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c72ef0_0 name=_s10
v0000000002c72770_0 .net *"_s12", 0 0, L_00000000030b8770;  1 drivers
o0000000002edfda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c72950_0 name=_s2
v0000000002c72bd0_0 .net *"_s4", 0 0, L_00000000030ba110;  1 drivers
o0000000002edfe08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c72c70_0 name=_s8
v0000000002c72d10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c72db0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ba110 .functor MUXZ 1, o0000000002edfda8, v0000000002c73cb0_0, L_00000000030ba1b0, C4<>;
L_00000000030b9a30 .functor MUXZ 1, L_00000000030ba110, o0000000002edfd18, o0000000002ed0088, C4<>;
L_00000000030b8770 .functor MUXZ 1, o0000000002edfd48, v0000000002c73cb0_0, L_00000000030b9710, C4<>;
L_00000000030b8450 .functor MUXZ 1, L_00000000030b8770, o0000000002edfe08, o0000000002ed0088, C4<>;
S_0000000002ecbc40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecc0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c733f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c73490_0 .net "d", 0 0, L_00000000030b9e90;  alias, 1 drivers
v0000000002c735d0_0 .net "q", 0 0, v0000000002c73cb0_0;  alias, 1 drivers
v0000000002c729f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c73cb0_0 .var "state", 0 0;
v0000000002c738f0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002eccb40 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c74570_0 .net8 "Bitline1", 0 0, p0000000002ee0138;  1 drivers, strength-aware
v0000000002c75d30_0 .net8 "Bitline2", 0 0, p0000000002ee0168;  1 drivers, strength-aware
v0000000002c74890_0 .net "D", 0 0, L_00000000030ba430;  1 drivers
v0000000002c760f0_0 .net "Q", 0 0, v0000000002c74f70_0;  1 drivers
v0000000002c76190_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c75790_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c74750_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee0198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c75830_0 name=_s0
o0000000002ee01c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c75010_0 name=_s10
v0000000002c744d0_0 .net *"_s12", 0 0, L_00000000030b9030;  1 drivers
o0000000002ee0228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c74d90_0 name=_s2
v0000000002c753d0_0 .net *"_s4", 0 0, L_00000000030b8f90;  1 drivers
o0000000002ee0288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c75ab0_0 name=_s8
v0000000002c74250_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c751f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b8f90 .functor MUXZ 1, o0000000002ee0228, v0000000002c74f70_0, L_00000000030ba1b0, C4<>;
L_00000000030b8810 .functor MUXZ 1, L_00000000030b8f90, o0000000002ee0198, o0000000002ed0088, C4<>;
L_00000000030b9030 .functor MUXZ 1, o0000000002ee01c8, v0000000002c74f70_0, L_00000000030b9710, C4<>;
L_00000000030b8090 .functor MUXZ 1, L_00000000030b9030, o0000000002ee0288, o0000000002ed0088, C4<>;
S_0000000002ecccc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eccb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c72e50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c76730_0 .net "d", 0 0, L_00000000030ba430;  alias, 1 drivers
v0000000002c75e70_0 .net "q", 0 0, v0000000002c74f70_0;  alias, 1 drivers
v0000000002c75fb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c74f70_0 .var "state", 0 0;
v0000000002c741b0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecd740 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c75510_0 .net8 "Bitline1", 0 0, p0000000002ee05b8;  1 drivers, strength-aware
v0000000002c749d0_0 .net8 "Bitline2", 0 0, p0000000002ee05e8;  1 drivers, strength-aware
v0000000002c74a70_0 .net "D", 0 0, L_00000000030b5b10;  1 drivers
v0000000002c74bb0_0 .net "Q", 0 0, v0000000002c75290_0;  1 drivers
v0000000002c3b670_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c3b710_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c3a310_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee0618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3b030_0 name=_s0
o0000000002ee0648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3bf30_0 name=_s10
v0000000002c39d70_0 .net *"_s12", 0 0, L_00000000030b6970;  1 drivers
o0000000002ee06a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3b8f0_0 name=_s2
v0000000002c39e10_0 .net *"_s4", 0 0, L_00000000030b60b0;  1 drivers
o0000000002ee0708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c39eb0_0 name=_s8
v0000000002c3b990_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c3bcb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b60b0 .functor MUXZ 1, o0000000002ee06a8, v0000000002c75290_0, L_00000000030ba1b0, C4<>;
L_00000000030b5cf0 .functor MUXZ 1, L_00000000030b60b0, o0000000002ee0618, o0000000002ed0088, C4<>;
L_00000000030b6970 .functor MUXZ 1, o0000000002ee0648, v0000000002c75290_0, L_00000000030b9710, C4<>;
L_00000000030b6a10 .functor MUXZ 1, L_00000000030b6970, o0000000002ee0708, o0000000002ed0088, C4<>;
S_0000000002ecc9c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecd740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c74930_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c742f0_0 .net "d", 0 0, L_00000000030b5b10;  alias, 1 drivers
v0000000002c762d0_0 .net "q", 0 0, v0000000002c75290_0;  alias, 1 drivers
v0000000002c74e30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c75290_0 .var "state", 0 0;
v0000000002c74610_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecc540 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c39870_0 .net8 "Bitline1", 0 0, p0000000002ee0a38;  1 drivers, strength-aware
v0000000002c3a4f0_0 .net8 "Bitline2", 0 0, p0000000002ee0a68;  1 drivers, strength-aware
v0000000002c399b0_0 .net "D", 0 0, L_00000000030b5d90;  1 drivers
v0000000002c3abd0_0 .net "Q", 0 0, v0000000002c3a450_0;  1 drivers
v0000000002c3ad10_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c3aa90_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c39a50_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee0a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3a590_0 name=_s0
o0000000002ee0ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3a630_0 name=_s10
v0000000002c3a6d0_0 .net *"_s12", 0 0, L_00000000030b5bb0;  1 drivers
o0000000002ee0b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3ab30_0 name=_s2
v0000000002c3adb0_0 .net *"_s4", 0 0, L_00000000030b6150;  1 drivers
o0000000002ee0b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3ae50_0 name=_s8
v0000000002c3dfb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c3c750_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b6150 .functor MUXZ 1, o0000000002ee0b28, v0000000002c3a450_0, L_00000000030ba1b0, C4<>;
L_00000000030b6d30 .functor MUXZ 1, L_00000000030b6150, o0000000002ee0a98, o0000000002ed0088, C4<>;
L_00000000030b5bb0 .functor MUXZ 1, o0000000002ee0ac8, v0000000002c3a450_0, L_00000000030b9710, C4<>;
L_00000000030b5ed0 .functor MUXZ 1, L_00000000030b5bb0, o0000000002ee0b88, o0000000002ed0088, C4<>;
S_0000000002ecc3c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecc540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c3ba30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c39910_0 .net "d", 0 0, L_00000000030b5d90;  alias, 1 drivers
v0000000002c3bdf0_0 .net "q", 0 0, v0000000002c3a450_0;  alias, 1 drivers
v0000000002c3a130_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c3a450_0 .var "state", 0 0;
v0000000002c3bad0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecd140 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c3cb10_0 .net8 "Bitline1", 0 0, p0000000002ee0eb8;  1 drivers, strength-aware
v0000000002c3d6f0_0 .net8 "Bitline2", 0 0, p0000000002ee0ee8;  1 drivers, strength-aware
v0000000002c3d010_0 .net "D", 0 0, L_00000000030b61f0;  1 drivers
v0000000002c3cc50_0 .net "Q", 0 0, v0000000002c3ca70_0;  1 drivers
v0000000002c3c430_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c3ccf0_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c3da10_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee0f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3d0b0_0 name=_s0
o0000000002ee0f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3d650_0 name=_s10
v0000000002c3e7d0_0 .net *"_s12", 0 0, L_00000000030b7230;  1 drivers
o0000000002ee0fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3e050_0 name=_s2
v0000000002c3d150_0 .net *"_s4", 0 0, L_00000000030b6bf0;  1 drivers
o0000000002ee1008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3d1f0_0 name=_s8
v0000000002c3d290_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c3d470_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b6bf0 .functor MUXZ 1, o0000000002ee0fa8, v0000000002c3ca70_0, L_00000000030ba1b0, C4<>;
L_00000000030b7370 .functor MUXZ 1, L_00000000030b6bf0, o0000000002ee0f18, o0000000002ed0088, C4<>;
L_00000000030b7230 .functor MUXZ 1, o0000000002ee0f48, v0000000002c3ca70_0, L_00000000030b9710, C4<>;
L_00000000030b5e30 .functor MUXZ 1, L_00000000030b7230, o0000000002ee1008, o0000000002ed0088, C4<>;
S_0000000002ecc240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c3c390_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c3c6b0_0 .net "d", 0 0, L_00000000030b61f0;  alias, 1 drivers
v0000000002c3c930_0 .net "q", 0 0, v0000000002c3ca70_0;  alias, 1 drivers
v0000000002c3c9d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c3ca70_0 .var "state", 0 0;
v0000000002c3dd30_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecd8c0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c3e550_0 .net8 "Bitline1", 0 0, p0000000002ee1338;  1 drivers, strength-aware
v0000000002c3e5f0_0 .net8 "Bitline2", 0 0, p0000000002ee1368;  1 drivers, strength-aware
v0000000002c3e9b0_0 .net "D", 0 0, L_00000000030b7410;  1 drivers
v0000000002c3ea50_0 .net "Q", 0 0, v0000000002c3e410_0;  1 drivers
v0000000002c3eb90_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c3ec30_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c3ed70_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee1398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c3ee10_0 name=_s0
o0000000002ee13c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c39190_0 name=_s10
v0000000002c394b0_0 .net *"_s12", 0 0, L_00000000030b6f10;  1 drivers
o0000000002ee1428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c38b50_0 name=_s2
v0000000002c397d0_0 .net *"_s4", 0 0, L_00000000030b6330;  1 drivers
o0000000002ee1488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c37390_0 name=_s8
v0000000002c39550_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c38a10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b6330 .functor MUXZ 1, o0000000002ee1428, v0000000002c3e410_0, L_00000000030ba1b0, C4<>;
L_00000000030b6dd0 .functor MUXZ 1, L_00000000030b6330, o0000000002ee1398, o0000000002ed0088, C4<>;
L_00000000030b6f10 .functor MUXZ 1, o0000000002ee13c8, v0000000002c3e410_0, L_00000000030b9710, C4<>;
L_00000000030b72d0 .functor MUXZ 1, L_00000000030b6f10, o0000000002ee1488, o0000000002ed0088, C4<>;
S_0000000002ecd2c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecd8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c3d510_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c3e190_0 .net "d", 0 0, L_00000000030b7410;  alias, 1 drivers
v0000000002c3dab0_0 .net "q", 0 0, v0000000002c3e410_0;  alias, 1 drivers
v0000000002c3dbf0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c3e410_0 .var "state", 0 0;
v0000000002c3e4b0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecbdc0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c379d0_0 .net8 "Bitline1", 0 0, p0000000002ee17b8;  1 drivers, strength-aware
v0000000002c383d0_0 .net8 "Bitline2", 0 0, p0000000002ee17e8;  1 drivers, strength-aware
v0000000002c38c90_0 .net "D", 0 0, L_00000000030b9c10;  1 drivers
v0000000002c385b0_0 .net "Q", 0 0, v0000000002c371b0_0;  1 drivers
v0000000002c37a70_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002c37b10_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002c388d0_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee1818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c38970_0 name=_s0
o0000000002ee1848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c38d30_0 name=_s10
v0000000002c38ab0_0 .net *"_s12", 0 0, L_00000000030ba390;  1 drivers
o0000000002ee18a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c386f0_0 name=_s2
v0000000002c37cf0_0 .net *"_s4", 0 0, L_00000000030b8bd0;  1 drivers
o0000000002ee1908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c37d90_0 name=_s8
v0000000002c37ed0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c37f70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b8bd0 .functor MUXZ 1, o0000000002ee18a8, v0000000002c371b0_0, L_00000000030ba1b0, C4<>;
L_00000000030b7f50 .functor MUXZ 1, L_00000000030b8bd0, o0000000002ee1818, o0000000002ed0088, C4<>;
L_00000000030ba390 .functor MUXZ 1, o0000000002ee1848, v0000000002c371b0_0, L_00000000030b9710, C4<>;
L_00000000030b9490 .functor MUXZ 1, L_00000000030ba390, o0000000002ee1908, o0000000002ed0088, C4<>;
S_0000000002ecd440 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecbdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c37070_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c37750_0 .net "d", 0 0, L_00000000030b9c10;  alias, 1 drivers
v0000000002c38830_0 .net "q", 0 0, v0000000002c371b0_0;  alias, 1 drivers
v0000000002c395f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002c371b0_0 .var "state", 0 0;
v0000000002c38fb0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecc6c0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b60b50_0 .net8 "Bitline1", 0 0, p0000000002ee1c38;  1 drivers, strength-aware
v0000000002b60470_0 .net8 "Bitline2", 0 0, p0000000002ee1c68;  1 drivers, strength-aware
v0000000002b61410_0 .net "D", 0 0, L_00000000030b8950;  1 drivers
v0000000002b60bf0_0 .net "Q", 0 0, v0000000002b60330_0;  1 drivers
v0000000002b610f0_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002b60d30_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002b60510_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee1c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b614b0_0 name=_s0
o0000000002ee1cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b60970_0 name=_s10
v0000000002b61870_0 .net *"_s12", 0 0, L_00000000030b98f0;  1 drivers
o0000000002ee1d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b60650_0 name=_s2
v0000000002b61550_0 .net *"_s4", 0 0, L_00000000030b9850;  1 drivers
o0000000002ee1d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b60fb0_0 name=_s8
v0000000002b60790_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b61690_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b9850 .functor MUXZ 1, o0000000002ee1d28, v0000000002b60330_0, L_00000000030ba1b0, C4<>;
L_00000000030b9530 .functor MUXZ 1, L_00000000030b9850, o0000000002ee1c98, o0000000002ed0088, C4<>;
L_00000000030b98f0 .functor MUXZ 1, o0000000002ee1cc8, v0000000002b60330_0, L_00000000030b9710, C4<>;
L_00000000030b88b0 .functor MUXZ 1, L_00000000030b98f0, o0000000002ee1d88, o0000000002ed0088, C4<>;
S_0000000002ecce40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecc6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c38010_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002c39050_0 .net "d", 0 0, L_00000000030b8950;  alias, 1 drivers
v0000000002c38150_0 .net "q", 0 0, v0000000002b60330_0;  alias, 1 drivers
v0000000002c38510_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b60330_0 .var "state", 0 0;
v0000000002b612d0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecbac0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b5f1b0_0 .net8 "Bitline1", 0 0, p0000000002ee20b8;  1 drivers, strength-aware
v0000000002b5f6b0_0 .net8 "Bitline2", 0 0, p0000000002ee20e8;  1 drivers, strength-aware
v0000000002b5f4d0_0 .net "D", 0 0, L_00000000030b97b0;  1 drivers
v0000000002b60290_0 .net "Q", 0 0, v0000000002b5e490_0;  1 drivers
v0000000002b5fe30_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002b5e170_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002b5f750_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee2118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5ff70_0 name=_s0
o0000000002ee2148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b600b0_0 name=_s10
v0000000002b5ead0_0 .net *"_s12", 0 0, L_00000000030b95d0;  1 drivers
o0000000002ee21a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5dc70_0 name=_s2
v0000000002b5e5d0_0 .net *"_s4", 0 0, L_00000000030b8590;  1 drivers
o0000000002ee2208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5f930_0 name=_s8
v0000000002b60010_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b60150_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b8590 .functor MUXZ 1, o0000000002ee21a8, v0000000002b5e490_0, L_00000000030ba1b0, C4<>;
L_00000000030b8c70 .functor MUXZ 1, L_00000000030b8590, o0000000002ee2118, o0000000002ed0088, C4<>;
L_00000000030b95d0 .functor MUXZ 1, o0000000002ee2148, v0000000002b5e490_0, L_00000000030b9710, C4<>;
L_00000000030ba250 .functor MUXZ 1, L_00000000030b95d0, o0000000002ee2208, o0000000002ed0088, C4<>;
S_0000000002eccfc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecbac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b617d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b5db30_0 .net "d", 0 0, L_00000000030b97b0;  alias, 1 drivers
v0000000002b5fa70_0 .net "q", 0 0, v0000000002b5e490_0;  alias, 1 drivers
v0000000002b5e990_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b5e490_0 .var "state", 0 0;
v0000000002b5fcf0_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002ecd5c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002ecb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b5e0d0_0 .net8 "Bitline1", 0 0, p0000000002ee2538;  1 drivers, strength-aware
v0000000002b5e210_0 .net8 "Bitline2", 0 0, p0000000002ee2568;  1 drivers, strength-aware
v0000000002b5e710_0 .net "D", 0 0, L_00000000030b8db0;  1 drivers
v0000000002b5e350_0 .net "Q", 0 0, v0000000002b5def0_0;  1 drivers
v0000000002b5ec10_0 .net "ReadEnable1", 0 0, L_00000000030ba1b0;  alias, 1 drivers
v0000000002b5edf0_0 .net "ReadEnable2", 0 0, L_00000000030b9710;  alias, 1 drivers
v0000000002b5ee90_0 .net "WriteEnable", 0 0, L_00000000030b8310;  alias, 1 drivers
o0000000002ee2598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b848d0_0 name=_s0
o0000000002ee25c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b84a10_0 name=_s10
v0000000002b84c90_0 .net *"_s12", 0 0, L_00000000030b84f0;  1 drivers
o0000000002ee2628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b850f0_0 name=_s2
v0000000002b84d30_0 .net *"_s4", 0 0, L_00000000030b9b70;  1 drivers
o0000000002ee2688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b84e70_0 name=_s8
v0000000002b84f10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b84fb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b9b70 .functor MUXZ 1, o0000000002ee2628, v0000000002b5def0_0, L_00000000030ba1b0, C4<>;
L_00000000030b9cb0 .functor MUXZ 1, L_00000000030b9b70, o0000000002ee2598, o0000000002ed0088, C4<>;
L_00000000030b84f0 .functor MUXZ 1, o0000000002ee25c8, v0000000002b5def0_0, L_00000000030b9710, C4<>;
L_00000000030b8d10 .functor MUXZ 1, L_00000000030b84f0, o0000000002ee2688, o0000000002ed0088, C4<>;
S_0000000002f24e70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecd5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b5ddb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b5f7f0_0 .net "d", 0 0, L_00000000030b8db0;  alias, 1 drivers
v0000000002b5e530_0 .net "q", 0 0, v0000000002b5def0_0;  alias, 1 drivers
v0000000002b5eb70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b5def0_0 .var "state", 0 0;
v0000000002b5e030_0 .net "wen", 0 0, L_00000000030b8310;  alias, 1 drivers
S_0000000002f234f0 .scope module, "R12" "Register" 2 119, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002f2d7d0_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002f2f490_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002f2deb0_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002f2f210_0 .net "ReadEnable1", 0 0, L_0000000003195780;  1 drivers
v0000000002f2df50_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  1 drivers
v0000000002f2f670_0 .net "WriteReg", 0 0, L_0000000003195000;  1 drivers
v0000000002f2e1d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f2d370_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ba4d0 .part o0000000002ed49d8, 0, 1;
L_00000000030b8270 .part o0000000002ed49d8, 1, 1;
L_00000000030baa70 .part o0000000002ed49d8, 2, 1;
L_00000000030ba7f0 .part o0000000002ed49d8, 3, 1;
L_00000000030bcc30 .part o0000000002ed49d8, 4, 1;
L_00000000030bc910 .part o0000000002ed49d8, 5, 1;
L_00000000030bc690 .part o0000000002ed49d8, 6, 1;
L_00000000030bc7d0 .part o0000000002ed49d8, 7, 1;
L_00000000030bca50 .part o0000000002ed49d8, 8, 1;
L_00000000030bbe70 .part o0000000002ed49d8, 9, 1;
L_00000000030bc190 .part o0000000002ed49d8, 10, 1;
L_00000000030bb3d0 .part o0000000002ed49d8, 11, 1;
L_00000000030ba750 .part o0000000002ed49d8, 12, 1;
L_00000000030bbab0 .part o0000000002ed49d8, 13, 1;
L_00000000030bab10 .part o0000000002ed49d8, 14, 1;
L_0000000003197080 .part o0000000002ed49d8, 15, 1;
p0000000002ee2b68 .port I0000000002e88800, L_00000000030b9170;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ee2b68;
p0000000002ee2b98 .port I0000000002e89040, L_00000000030ba2f0;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ee2b98;
p0000000002ee3048 .port I0000000002e88800, L_00000000030b7e10;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002ee3048;
p0000000002ee3078 .port I0000000002e89040, L_00000000030b81d0;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002ee3078;
p0000000002ee4fc8 .port I0000000002e88800, L_00000000030bcaf0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002ee4fc8;
p0000000002ee4ff8 .port I0000000002e89040, L_00000000030bbf10;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002ee4ff8;
p0000000002ee5448 .port I0000000002e88800, L_00000000030bc370;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002ee5448;
p0000000002ee5478 .port I0000000002e89040, L_00000000030bc410;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002ee5478;
p0000000002ee58c8 .port I0000000002e88800, L_00000000030bb470;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002ee58c8;
p0000000002ee58f8 .port I0000000002e89040, L_00000000030bbd30;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002ee58f8;
p0000000002ee5d48 .port I0000000002e88800, L_00000000030bacf0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002ee5d48;
p0000000002ee5d78 .port I0000000002e89040, L_00000000030ba930;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002ee5d78;
p0000000002ee61c8 .port I0000000002e88800, L_00000000030bc230;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002ee61c8;
p0000000002ee61f8 .port I0000000002e89040, L_00000000030bae30;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002ee61f8;
p0000000002ee6648 .port I0000000002e88800, L_00000000030bb1f0;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002ee6648;
p0000000002ee6678 .port I0000000002e89040, L_00000000030bc550;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002ee6678;
p0000000002ee6ac8 .port I0000000002e88800, L_00000000030baed0;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002ee6ac8;
p0000000002ee6af8 .port I0000000002e89040, L_00000000030bb330;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002ee6af8;
p0000000002ee6f48 .port I0000000002e88800, L_00000000030bc4b0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002ee6f48;
p0000000002ee6f78 .port I0000000002e89040, L_00000000030bc5f0;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002ee6f78;
p0000000002ee34c8 .port I0000000002e88800, L_00000000030ba610;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002ee34c8;
p0000000002ee34f8 .port I0000000002e89040, L_00000000030bccd0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002ee34f8;
p0000000002ee3948 .port I0000000002e88800, L_00000000030bb010;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002ee3948;
p0000000002ee3978 .port I0000000002e89040, L_00000000030bc050;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002ee3978;
p0000000002ee3dc8 .port I0000000002e88800, L_00000000030bc0f0;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002ee3dc8;
p0000000002ee3df8 .port I0000000002e89040, L_00000000030bb650;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002ee3df8;
p0000000002ee4248 .port I0000000002e88800, L_00000000030bb830;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002ee4248;
p0000000002ee4278 .port I0000000002e89040, L_00000000030bb8d0;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002ee4278;
p0000000002ee46c8 .port I0000000002e88800, L_00000000030bb970;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002ee46c8;
p0000000002ee46f8 .port I0000000002e89040, L_00000000030ba890;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002ee46f8;
p0000000002ee4b48 .port I0000000002e88800, L_0000000003196180;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002ee4b48;
p0000000002ee4b78 .port I0000000002e89040, L_0000000003196fe0;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002ee4b78;
S_0000000002f23c70 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b84150_0 .net8 "Bitline1", 0 0, p0000000002ee2b68;  1 drivers, strength-aware
v0000000002b82710_0 .net8 "Bitline2", 0 0, p0000000002ee2b98;  1 drivers, strength-aware
v0000000002b83890_0 .net "D", 0 0, L_00000000030ba4d0;  1 drivers
v0000000002b82e90_0 .net "Q", 0 0, v0000000002b82670_0;  1 drivers
v0000000002b82cb0_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002b82990_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002b82d50_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee2c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b82f30_0 name=_s0
o0000000002ee2c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b834d0_0 name=_s10
v0000000002b846f0_0 .net *"_s12", 0 0, L_00000000030b9df0;  1 drivers
o0000000002ee2cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b83bb0_0 name=_s2
v0000000002b81f90_0 .net *"_s4", 0 0, L_00000000030b90d0;  1 drivers
o0000000002ee2d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b82fd0_0 name=_s8
v0000000002b83070_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b831b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b90d0 .functor MUXZ 1, o0000000002ee2cb8, v0000000002b82670_0, L_0000000003195780, C4<>;
L_00000000030b9170 .functor MUXZ 1, L_00000000030b90d0, o0000000002ee2c28, o0000000002ed0088, C4<>;
L_00000000030b9df0 .functor MUXZ 1, o0000000002ee2c58, v0000000002b82670_0, L_0000000003194c40, C4<>;
L_00000000030ba2f0 .functor MUXZ 1, L_00000000030b9df0, o0000000002ee2d18, o0000000002ed0088, C4<>;
S_0000000002f246f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f23c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b85730_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b85b90_0 .net "d", 0 0, L_00000000030ba4d0;  alias, 1 drivers
v0000000002b845b0_0 .net "q", 0 0, v0000000002b82670_0;  alias, 1 drivers
v0000000002b82210_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b82670_0 .var "state", 0 0;
v0000000002b825d0_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f24cf0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b84290_0 .net8 "Bitline1", 0 0, p0000000002ee3048;  1 drivers, strength-aware
v0000000002b83c50_0 .net8 "Bitline2", 0 0, p0000000002ee3078;  1 drivers, strength-aware
v0000000002b83f70_0 .net "D", 0 0, L_00000000030b8270;  1 drivers
v0000000002b84330_0 .net "Q", 0 0, v0000000002b83570_0;  1 drivers
v0000000002b843d0_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002b84470_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002b508b0_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee30a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4f2d0_0 name=_s0
o0000000002ee30d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b50450_0 name=_s10
v0000000002b4f870_0 .net *"_s12", 0 0, L_00000000030b7eb0;  1 drivers
o0000000002ee3138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b506d0_0 name=_s2
v0000000002b4f370_0 .net *"_s4", 0 0, L_00000000030b9210;  1 drivers
o0000000002ee3198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4f550_0 name=_s8
v0000000002b4faf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b4fb90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b9210 .functor MUXZ 1, o0000000002ee3138, v0000000002b83570_0, L_0000000003195780, C4<>;
L_00000000030b7e10 .functor MUXZ 1, L_00000000030b9210, o0000000002ee30a8, o0000000002ed0088, C4<>;
L_00000000030b7eb0 .functor MUXZ 1, o0000000002ee30d8, v0000000002b83570_0, L_0000000003194c40, C4<>;
L_00000000030b81d0 .functor MUXZ 1, L_00000000030b7eb0, o0000000002ee3198, o0000000002ed0088, C4<>;
S_0000000002f231f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f24cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b841f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b83e30_0 .net "d", 0 0, L_00000000030b8270;  alias, 1 drivers
v0000000002b83390_0 .net "q", 0 0, v0000000002b83570_0;  alias, 1 drivers
v0000000002b83430_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b83570_0 .var "state", 0 0;
v0000000002b83b10_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f24870 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b50590_0 .net8 "Bitline1", 0 0, p0000000002ee34c8;  1 drivers, strength-aware
v0000000002b4ca30_0 .net8 "Bitline2", 0 0, p0000000002ee34f8;  1 drivers, strength-aware
v0000000002b4da70_0 .net "D", 0 0, L_00000000030bc190;  1 drivers
v0000000002b4dc50_0 .net "Q", 0 0, v0000000002b50130_0;  1 drivers
v0000000002b4d070_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002b4d110_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002b4efb0_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee3528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4cc10_0 name=_s0
o0000000002ee3558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4e8d0_0 name=_s10
v0000000002b4f0f0_0 .net *"_s12", 0 0, L_00000000030bbc90;  1 drivers
o0000000002ee35b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4ded0_0 name=_s2
v0000000002b4e510_0 .net *"_s4", 0 0, L_00000000030baf70;  1 drivers
o0000000002ee3618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4d4d0_0 name=_s8
v0000000002b4eb50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b4cb70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030baf70 .functor MUXZ 1, o0000000002ee35b8, v0000000002b50130_0, L_0000000003195780, C4<>;
L_00000000030ba610 .functor MUXZ 1, L_00000000030baf70, o0000000002ee3528, o0000000002ed0088, C4<>;
L_00000000030bbc90 .functor MUXZ 1, o0000000002ee3558, v0000000002b50130_0, L_0000000003194c40, C4<>;
L_00000000030bccd0 .functor MUXZ 1, L_00000000030bbc90, o0000000002ee3618, o0000000002ed0088, C4<>;
S_0000000002f237f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f24870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b4fd70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b4f410_0 .net "d", 0 0, L_00000000030bc190;  alias, 1 drivers
v0000000002b4feb0_0 .net "q", 0 0, v0000000002b50130_0;  alias, 1 drivers
v0000000002b50090_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b50130_0 .var "state", 0 0;
v0000000002b501d0_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f243f0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b4cf30_0 .net8 "Bitline1", 0 0, p0000000002ee3948;  1 drivers, strength-aware
v0000000002b4d610_0 .net8 "Bitline2", 0 0, p0000000002ee3978;  1 drivers, strength-aware
v0000000002b4d6b0_0 .net "D", 0 0, L_00000000030bb3d0;  1 drivers
v0000000002b4dcf0_0 .net "Q", 0 0, v0000000002b4d750_0;  1 drivers
v0000000002b4dd90_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002b4e6f0_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002b4e010_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee39a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4e0b0_0 name=_s0
o0000000002ee39d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4e290_0 name=_s10
v0000000002b4ea10_0 .net *"_s12", 0 0, L_00000000030bbdd0;  1 drivers
o0000000002ee3a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4e330_0 name=_s2
v0000000002b4e3d0_0 .net *"_s4", 0 0, L_00000000030bbfb0;  1 drivers
o0000000002ee3a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b335e0_0 name=_s8
v0000000002b32780_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b33180_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bbfb0 .functor MUXZ 1, o0000000002ee3a38, v0000000002b4d750_0, L_0000000003195780, C4<>;
L_00000000030bb010 .functor MUXZ 1, L_00000000030bbfb0, o0000000002ee39a8, o0000000002ed0088, C4<>;
L_00000000030bbdd0 .functor MUXZ 1, o0000000002ee39d8, v0000000002b4d750_0, L_0000000003194c40, C4<>;
L_00000000030bc050 .functor MUXZ 1, L_00000000030bbdd0, o0000000002ee3a98, o0000000002ed0088, C4<>;
S_0000000002f249f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f243f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b4d1b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b4edd0_0 .net "d", 0 0, L_00000000030bb3d0;  alias, 1 drivers
v0000000002b4f050_0 .net "q", 0 0, v0000000002b4d750_0;  alias, 1 drivers
v0000000002b4ce90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b4d750_0 .var "state", 0 0;
v0000000002b4f190_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f23af0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b32aa0_0 .net8 "Bitline1", 0 0, p0000000002ee3dc8;  1 drivers, strength-aware
v0000000002b32c80_0 .net8 "Bitline2", 0 0, p0000000002ee3df8;  1 drivers, strength-aware
v0000000002b32dc0_0 .net "D", 0 0, L_00000000030ba750;  1 drivers
v0000000002b33220_0 .net "Q", 0 0, v0000000002b328c0_0;  1 drivers
v0000000002b32fa0_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002b332c0_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002b33680_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee3e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b33720_0 name=_s0
o0000000002ee3e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b31d80_0 name=_s10
v0000000002b30020_0 .net *"_s12", 0 0, L_00000000030bb510;  1 drivers
o0000000002ee3eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b302a0_0 name=_s2
v0000000002b31920_0 .net *"_s4", 0 0, L_00000000030bb290;  1 drivers
o0000000002ee3f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b31a60_0 name=_s8
v0000000002b31b00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b2fbc0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bb290 .functor MUXZ 1, o0000000002ee3eb8, v0000000002b328c0_0, L_0000000003195780, C4<>;
L_00000000030bc0f0 .functor MUXZ 1, L_00000000030bb290, o0000000002ee3e28, o0000000002ed0088, C4<>;
L_00000000030bb510 .functor MUXZ 1, o0000000002ee3e58, v0000000002b328c0_0, L_0000000003194c40, C4<>;
L_00000000030bb650 .functor MUXZ 1, L_00000000030bb510, o0000000002ee3f18, o0000000002ed0088, C4<>;
S_0000000002f24270 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f23af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b32b40_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b32460_0 .net "d", 0 0, L_00000000030ba750;  alias, 1 drivers
v0000000002b32500_0 .net "q", 0 0, v0000000002b328c0_0;  alias, 1 drivers
v0000000002b32820_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b328c0_0 .var "state", 0 0;
v0000000002b32960_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f24b70 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002acb150_0 .net8 "Bitline1", 0 0, p0000000002ee4248;  1 drivers, strength-aware
v0000000002acb1f0_0 .net8 "Bitline2", 0 0, p0000000002ee4278;  1 drivers, strength-aware
v0000000002acda90_0 .net "D", 0 0, L_00000000030bbab0;  1 drivers
v0000000002ace490_0 .net "Q", 0 0, v0000000002b30d40_0;  1 drivers
v0000000002ac1a20_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002ac74a0_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f46690_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee42a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f47d10_0 name=_s0
o0000000002ee42d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f479f0_0 name=_s10
v0000000002f47770_0 .net *"_s12", 0 0, L_00000000030bcd70;  1 drivers
o0000000002ee4338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f47450_0 name=_s2
v0000000002f46c30_0 .net *"_s4", 0 0, L_00000000030bb6f0;  1 drivers
o0000000002ee4398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f483f0_0 name=_s8
v0000000002f46230_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f464b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bb6f0 .functor MUXZ 1, o0000000002ee4338, v0000000002b30d40_0, L_0000000003195780, C4<>;
L_00000000030bb830 .functor MUXZ 1, L_00000000030bb6f0, o0000000002ee42a8, o0000000002ed0088, C4<>;
L_00000000030bcd70 .functor MUXZ 1, o0000000002ee42d8, v0000000002b30d40_0, L_0000000003194c40, C4<>;
L_00000000030bb8d0 .functor MUXZ 1, L_00000000030bcd70, o0000000002ee4398, o0000000002ed0088, C4<>;
S_0000000002f23370 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f24b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b303e0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002b305c0_0 .net "d", 0 0, L_00000000030bbab0;  alias, 1 drivers
v0000000002b31ba0_0 .net "q", 0 0, v0000000002b30d40_0;  alias, 1 drivers
v0000000002b31c40_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002b30d40_0 .var "state", 0 0;
v0000000002acbd30_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f23070 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f46eb0_0 .net8 "Bitline1", 0 0, p0000000002ee46c8;  1 drivers, strength-aware
v0000000002f47a90_0 .net8 "Bitline2", 0 0, p0000000002ee46f8;  1 drivers, strength-aware
v0000000002f46550_0 .net "D", 0 0, L_00000000030bab10;  1 drivers
v0000000002f47db0_0 .net "Q", 0 0, v0000000002f47ef0_0;  1 drivers
v0000000002f46d70_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f48170_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f48850_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee4728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f48030_0 name=_s0
o0000000002ee4758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f46730_0 name=_s10
v0000000002f46ff0_0 .net *"_s12", 0 0, L_00000000030bbb50;  1 drivers
o0000000002ee47b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f46b90_0 name=_s2
v0000000002f482b0_0 .net *"_s4", 0 0, L_00000000030ba6b0;  1 drivers
o0000000002ee4818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f46e10_0 name=_s8
v0000000002f47630_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f47810_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ba6b0 .functor MUXZ 1, o0000000002ee47b8, v0000000002f47ef0_0, L_0000000003195780, C4<>;
L_00000000030bb970 .functor MUXZ 1, L_00000000030ba6b0, o0000000002ee4728, o0000000002ed0088, C4<>;
L_00000000030bbb50 .functor MUXZ 1, o0000000002ee4758, v0000000002f47ef0_0, L_0000000003194c40, C4<>;
L_00000000030ba890 .functor MUXZ 1, L_00000000030bbb50, o0000000002ee4818, o0000000002ed0088, C4<>;
S_0000000002f23670 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f23070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f47c70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f47130_0 .net "d", 0 0, L_00000000030bab10;  alias, 1 drivers
v0000000002f46cd0_0 .net "q", 0 0, v0000000002f47ef0_0;  alias, 1 drivers
v0000000002f476d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f47ef0_0 .var "state", 0 0;
v0000000002f47f90_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f23df0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f480d0_0 .net8 "Bitline1", 0 0, p0000000002ee4b48;  1 drivers, strength-aware
v0000000002f471d0_0 .net8 "Bitline2", 0 0, p0000000002ee4b78;  1 drivers, strength-aware
v0000000002f46f50_0 .net "D", 0 0, L_0000000003197080;  1 drivers
v0000000002f460f0_0 .net "Q", 0 0, v0000000002f478b0_0;  1 drivers
v0000000002f48210_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f47270_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f47090_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee4ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f473b0_0 name=_s0
o0000000002ee4bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f474f0_0 name=_s10
v0000000002f48350_0 .net *"_s12", 0 0, L_0000000003196c20;  1 drivers
o0000000002ee4c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f48530_0 name=_s2
v0000000002f47950_0 .net *"_s4", 0 0, L_0000000003196720;  1 drivers
o0000000002ee4c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f47590_0 name=_s8
v0000000002f485d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f48490_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003196720 .functor MUXZ 1, o0000000002ee4c38, v0000000002f478b0_0, L_0000000003195780, C4<>;
L_0000000003196180 .functor MUXZ 1, L_0000000003196720, o0000000002ee4ba8, o0000000002ed0088, C4<>;
L_0000000003196c20 .functor MUXZ 1, o0000000002ee4bd8, v0000000002f478b0_0, L_0000000003194c40, C4<>;
L_0000000003196fe0 .functor MUXZ 1, L_0000000003196c20, o0000000002ee4c98, o0000000002ed0088, C4<>;
S_0000000002f23970 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f23df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f47310_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f467d0_0 .net "d", 0 0, L_0000000003197080;  alias, 1 drivers
v0000000002f46870_0 .net "q", 0 0, v0000000002f478b0_0;  alias, 1 drivers
v0000000002f462d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f478b0_0 .var "state", 0 0;
v0000000002f46410_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f23f70 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f46190_0 .net8 "Bitline1", 0 0, p0000000002ee4fc8;  1 drivers, strength-aware
v0000000002f47bd0_0 .net8 "Bitline2", 0 0, p0000000002ee4ff8;  1 drivers, strength-aware
v0000000002f46370_0 .net "D", 0 0, L_00000000030baa70;  1 drivers
v0000000002f465f0_0 .net "Q", 0 0, v0000000002f48710_0;  1 drivers
v0000000002f46910_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f469b0_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f46a50_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee5028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f48fd0_0 name=_s0
o0000000002ee5058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f488f0_0 name=_s10
v0000000002f4a510_0 .net *"_s12", 0 0, L_00000000030babb0;  1 drivers
o0000000002ee50b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f49b10_0 name=_s2
v0000000002f4a650_0 .net *"_s4", 0 0, L_00000000030b92b0;  1 drivers
o0000000002ee5118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4a6f0_0 name=_s8
v0000000002f49070_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f49cf0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b92b0 .functor MUXZ 1, o0000000002ee50b8, v0000000002f48710_0, L_0000000003195780, C4<>;
L_00000000030bcaf0 .functor MUXZ 1, L_00000000030b92b0, o0000000002ee5028, o0000000002ed0088, C4<>;
L_00000000030babb0 .functor MUXZ 1, o0000000002ee5058, v0000000002f48710_0, L_0000000003194c40, C4<>;
L_00000000030bbf10 .functor MUXZ 1, L_00000000030babb0, o0000000002ee5118, o0000000002ed0088, C4<>;
S_0000000002f240f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f23f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f47b30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f46af0_0 .net "d", 0 0, L_00000000030baa70;  alias, 1 drivers
v0000000002f47e50_0 .net "q", 0 0, v0000000002f48710_0;  alias, 1 drivers
v0000000002f48670_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f48710_0 .var "state", 0 0;
v0000000002f487b0_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f24570 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f4ab50_0 .net8 "Bitline1", 0 0, p0000000002ee5448;  1 drivers, strength-aware
v0000000002f49250_0 .net8 "Bitline2", 0 0, p0000000002ee5478;  1 drivers, strength-aware
v0000000002f4add0_0 .net "D", 0 0, L_00000000030ba7f0;  1 drivers
v0000000002f4a790_0 .net "Q", 0 0, v0000000002f49a70_0;  1 drivers
v0000000002f48e90_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f4a830_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f4a8d0_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee54a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4a1f0_0 name=_s0
o0000000002ee54d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4a970_0 name=_s10
v0000000002f49c50_0 .net *"_s12", 0 0, L_00000000030bb0b0;  1 drivers
o0000000002ee5538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f49570_0 name=_s2
v0000000002f4abf0_0 .net *"_s4", 0 0, L_00000000030bc870;  1 drivers
o0000000002ee5598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f48a30_0 name=_s8
v0000000002f492f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f4a0b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bc870 .functor MUXZ 1, o0000000002ee5538, v0000000002f49a70_0, L_0000000003195780, C4<>;
L_00000000030bc370 .functor MUXZ 1, L_00000000030bc870, o0000000002ee54a8, o0000000002ed0088, C4<>;
L_00000000030bb0b0 .functor MUXZ 1, o0000000002ee54d8, v0000000002f49a70_0, L_0000000003194c40, C4<>;
L_00000000030bc410 .functor MUXZ 1, L_00000000030bb0b0, o0000000002ee5598, o0000000002ed0088, C4<>;
S_0000000002f4e120 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f24570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f49f70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f49430_0 .net "d", 0 0, L_00000000030ba7f0;  alias, 1 drivers
v0000000002f49d90_0 .net "q", 0 0, v0000000002f49a70_0;  alias, 1 drivers
v0000000002f494d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f49a70_0 .var "state", 0 0;
v0000000002f49890_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f4dfa0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f4a290_0 .net8 "Bitline1", 0 0, p0000000002ee58c8;  1 drivers, strength-aware
v0000000002f48d50_0 .net8 "Bitline2", 0 0, p0000000002ee58f8;  1 drivers, strength-aware
v0000000002f4a5b0_0 .net "D", 0 0, L_00000000030bcc30;  1 drivers
v0000000002f49e30_0 .net "Q", 0 0, v0000000002f4aa10_0;  1 drivers
v0000000002f4b050_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f48df0_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f4a010_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee5928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f48f30_0 name=_s0
o0000000002ee5958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f49930_0 name=_s10
v0000000002f49390_0 .net *"_s12", 0 0, L_00000000030bb150;  1 drivers
o0000000002ee59b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4aab0_0 name=_s2
v0000000002f496b0_0 .net *"_s4", 0 0, L_00000000030bba10;  1 drivers
o0000000002ee5a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4a150_0 name=_s8
v0000000002f497f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f4af10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bba10 .functor MUXZ 1, o0000000002ee59b8, v0000000002f4aa10_0, L_0000000003195780, C4<>;
L_00000000030bb470 .functor MUXZ 1, L_00000000030bba10, o0000000002ee5928, o0000000002ed0088, C4<>;
L_00000000030bb150 .functor MUXZ 1, o0000000002ee5958, v0000000002f4aa10_0, L_0000000003194c40, C4<>;
L_00000000030bbd30 .functor MUXZ 1, L_00000000030bb150, o0000000002ee5a18, o0000000002ed0088, C4<>;
S_0000000002f4ed20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4dfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f4ad30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f49610_0 .net "d", 0 0, L_00000000030bcc30;  alias, 1 drivers
v0000000002f49ed0_0 .net "q", 0 0, v0000000002f4aa10_0;  alias, 1 drivers
v0000000002f491b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f4aa10_0 .var "state", 0 0;
v0000000002f49110_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f4d0a0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f49bb0_0 .net8 "Bitline1", 0 0, p0000000002ee5d48;  1 drivers, strength-aware
v0000000002f4a330_0 .net8 "Bitline2", 0 0, p0000000002ee5d78;  1 drivers, strength-aware
v0000000002f48990_0 .net "D", 0 0, L_00000000030bc910;  1 drivers
v0000000002f4ae70_0 .net "Q", 0 0, v0000000002f48c10_0;  1 drivers
v0000000002f4a3d0_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f4a470_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f48b70_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee5da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f48cb0_0 name=_s0
o0000000002ee5dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4cd10_0 name=_s10
v0000000002f4c770_0 .net *"_s12", 0 0, L_00000000030bbbf0;  1 drivers
o0000000002ee5e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4bb90_0 name=_s2
v0000000002f4ca90_0 .net *"_s4", 0 0, L_00000000030bac50;  1 drivers
o0000000002ee5e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4cb30_0 name=_s8
v0000000002f4baf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f4b870_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bac50 .functor MUXZ 1, o0000000002ee5e38, v0000000002f48c10_0, L_0000000003195780, C4<>;
L_00000000030bacf0 .functor MUXZ 1, L_00000000030bac50, o0000000002ee5da8, o0000000002ed0088, C4<>;
L_00000000030bbbf0 .functor MUXZ 1, o0000000002ee5dd8, v0000000002f48c10_0, L_0000000003194c40, C4<>;
L_00000000030ba930 .functor MUXZ 1, L_00000000030bbbf0, o0000000002ee5e98, o0000000002ed0088, C4<>;
S_0000000002f4de20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4d0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f499d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f49750_0 .net "d", 0 0, L_00000000030bc910;  alias, 1 drivers
v0000000002f48ad0_0 .net "q", 0 0, v0000000002f48c10_0;  alias, 1 drivers
v0000000002f4ac90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f48c10_0 .var "state", 0 0;
v0000000002f4afb0_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f4e2a0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f4b910_0 .net8 "Bitline1", 0 0, p0000000002ee61c8;  1 drivers, strength-aware
v0000000002f4c810_0 .net8 "Bitline2", 0 0, p0000000002ee61f8;  1 drivers, strength-aware
v0000000002f4cc70_0 .net "D", 0 0, L_00000000030bc690;  1 drivers
v0000000002f4b9b0_0 .net "Q", 0 0, v0000000002f4cdb0_0;  1 drivers
v0000000002f4cbd0_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f4b0f0_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f4b4b0_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee6228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4b550_0 name=_s0
o0000000002ee6258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4ce50_0 name=_s10
v0000000002f4ba50_0 .net *"_s12", 0 0, L_00000000030bad90;  1 drivers
o0000000002ee62b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4bc30_0 name=_s2
v0000000002f4c9f0_0 .net *"_s4", 0 0, L_00000000030bc730;  1 drivers
o0000000002ee6318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4b370_0 name=_s8
v0000000002f4c630_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f4c8b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bc730 .functor MUXZ 1, o0000000002ee62b8, v0000000002f4cdb0_0, L_0000000003195780, C4<>;
L_00000000030bc230 .functor MUXZ 1, L_00000000030bc730, o0000000002ee6228, o0000000002ed0088, C4<>;
L_00000000030bad90 .functor MUXZ 1, o0000000002ee6258, v0000000002f4cdb0_0, L_0000000003194c40, C4<>;
L_00000000030bae30 .functor MUXZ 1, L_00000000030bad90, o0000000002ee6318, o0000000002ed0088, C4<>;
S_0000000002f4e5a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f4cef0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f4c950_0 .net "d", 0 0, L_00000000030bc690;  alias, 1 drivers
v0000000002f4c270_0 .net "q", 0 0, v0000000002f4cdb0_0;  alias, 1 drivers
v0000000002f4c6d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f4cdb0_0 .var "state", 0 0;
v0000000002f4b2d0_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f4e720 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f4be10_0 .net8 "Bitline1", 0 0, p0000000002ee6648;  1 drivers, strength-aware
v0000000002f4b230_0 .net8 "Bitline2", 0 0, p0000000002ee6678;  1 drivers, strength-aware
v0000000002f4b410_0 .net "D", 0 0, L_00000000030bc7d0;  1 drivers
v0000000002f4b5f0_0 .net "Q", 0 0, v0000000002f4bd70_0;  1 drivers
v0000000002f4b690_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f4beb0_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f4bf50_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee66a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4b730_0 name=_s0
o0000000002ee66d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4b7d0_0 name=_s10
v0000000002f4bff0_0 .net *"_s12", 0 0, L_00000000030bc2d0;  1 drivers
o0000000002ee6738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4c090_0 name=_s2
v0000000002f4c3b0_0 .net *"_s4", 0 0, L_00000000030bb790;  1 drivers
o0000000002ee6798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f4c130_0 name=_s8
v0000000002f4c590_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f4c450_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bb790 .functor MUXZ 1, o0000000002ee6738, v0000000002f4bd70_0, L_0000000003195780, C4<>;
L_00000000030bb1f0 .functor MUXZ 1, L_00000000030bb790, o0000000002ee66a8, o0000000002ed0088, C4<>;
L_00000000030bc2d0 .functor MUXZ 1, o0000000002ee66d8, v0000000002f4bd70_0, L_0000000003194c40, C4<>;
L_00000000030bc550 .functor MUXZ 1, L_00000000030bc2d0, o0000000002ee6798, o0000000002ed0088, C4<>;
S_0000000002f4d520 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4e720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f4c310_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f4c1d0_0 .net "d", 0 0, L_00000000030bc7d0;  alias, 1 drivers
v0000000002f4bcd0_0 .net "q", 0 0, v0000000002f4bd70_0;  alias, 1 drivers
v0000000002f4cf90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f4bd70_0 .var "state", 0 0;
v0000000002f4b190_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f4d6a0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f2d5f0_0 .net8 "Bitline1", 0 0, p0000000002ee6ac8;  1 drivers, strength-aware
v0000000002f2edb0_0 .net8 "Bitline2", 0 0, p0000000002ee6af8;  1 drivers, strength-aware
v0000000002f2e590_0 .net "D", 0 0, L_00000000030bca50;  1 drivers
v0000000002f2ef90_0 .net "Q", 0 0, v0000000002f2d910_0;  1 drivers
v0000000002f2e810_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f2e770_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f2db90_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee6b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2e090_0 name=_s0
o0000000002ee6b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2dc30_0 name=_s10
v0000000002f2f2b0_0 .net *"_s12", 0 0, L_00000000030bc9b0;  1 drivers
o0000000002ee6bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2dcd0_0 name=_s2
v0000000002f2e630_0 .net *"_s4", 0 0, L_00000000030bb5b0;  1 drivers
o0000000002ee6c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2dff0_0 name=_s8
v0000000002f2e950_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f2ed10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030bb5b0 .functor MUXZ 1, o0000000002ee6bb8, v0000000002f2d910_0, L_0000000003195780, C4<>;
L_00000000030baed0 .functor MUXZ 1, L_00000000030bb5b0, o0000000002ee6b28, o0000000002ed0088, C4<>;
L_00000000030bc9b0 .functor MUXZ 1, o0000000002ee6b58, v0000000002f2d910_0, L_0000000003194c40, C4<>;
L_00000000030bb330 .functor MUXZ 1, L_00000000030bc9b0, o0000000002ee6c18, o0000000002ed0088, C4<>;
S_0000000002f4eea0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4d6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f4c4f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f2e6d0_0 .net "d", 0 0, L_00000000030bca50;  alias, 1 drivers
v0000000002f2d9b0_0 .net "q", 0 0, v0000000002f2d910_0;  alias, 1 drivers
v0000000002f2f350_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f2d910_0 .var "state", 0 0;
v0000000002f2d550_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f4dca0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f234f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f2da50_0 .net8 "Bitline1", 0 0, p0000000002ee6f48;  1 drivers, strength-aware
v0000000002f2f5d0_0 .net8 "Bitline2", 0 0, p0000000002ee6f78;  1 drivers, strength-aware
v0000000002f2f030_0 .net "D", 0 0, L_00000000030bbe70;  1 drivers
v0000000002f2ee50_0 .net "Q", 0 0, v0000000002f2e130_0;  1 drivers
v0000000002f2eef0_0 .net "ReadEnable1", 0 0, L_0000000003195780;  alias, 1 drivers
v0000000002f2d690_0 .net "ReadEnable2", 0 0, L_0000000003194c40;  alias, 1 drivers
v0000000002f2d730_0 .net "WriteEnable", 0 0, L_0000000003195000;  alias, 1 drivers
o0000000002ee6fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2f0d0_0 name=_s0
o0000000002ee6fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2f530_0 name=_s10
v0000000002f2de10_0 .net *"_s12", 0 0, L_00000000030bcb90;  1 drivers
o0000000002ee7038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2f3f0_0 name=_s2
v0000000002f2d230_0 .net *"_s4", 0 0, L_00000000030ba9d0;  1 drivers
o0000000002ee7098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2daf0_0 name=_s8
v0000000002f2d2d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f2f170_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ba9d0 .functor MUXZ 1, o0000000002ee7038, v0000000002f2e130_0, L_0000000003195780, C4<>;
L_00000000030bc4b0 .functor MUXZ 1, L_00000000030ba9d0, o0000000002ee6fa8, o0000000002ed0088, C4<>;
L_00000000030bcb90 .functor MUXZ 1, o0000000002ee6fd8, v0000000002f2e130_0, L_0000000003194c40, C4<>;
L_00000000030bc5f0 .functor MUXZ 1, L_00000000030bcb90, o0000000002ee7098, o0000000002ed0088, C4<>;
S_0000000002f4d820 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4dca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f2e8b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f2e9f0_0 .net "d", 0 0, L_00000000030bbe70;  alias, 1 drivers
v0000000002f2dd70_0 .net "q", 0 0, v0000000002f2e130_0;  alias, 1 drivers
v0000000002f2f710_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f2e130_0 .var "state", 0 0;
v0000000002f2d190_0 .net "wen", 0 0, L_0000000003195000;  alias, 1 drivers
S_0000000002f4e8a0 .scope module, "R13" "Register" 2 128, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002f3d950_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002f3e170_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002f3ce10_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002f3e7b0_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  1 drivers
v0000000002f3c7d0_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  1 drivers
v0000000002f3c0f0_0 .net "WriteReg", 0 0, L_0000000003198b60;  1 drivers
v0000000002f3de50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3c370_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003197120 .part o0000000002ed49d8, 0, 1;
L_00000000031962c0 .part o0000000002ed49d8, 1, 1;
L_0000000003195b40 .part o0000000002ed49d8, 2, 1;
L_0000000003196900 .part o0000000002ed49d8, 3, 1;
L_00000000031956e0 .part o0000000002ed49d8, 4, 1;
L_0000000003196b80 .part o0000000002ed49d8, 5, 1;
L_00000000031969a0 .part o0000000002ed49d8, 6, 1;
L_0000000003196e00 .part o0000000002ed49d8, 7, 1;
L_0000000003196ea0 .part o0000000002ed49d8, 8, 1;
L_0000000003194e20 .part o0000000002ed49d8, 9, 1;
L_00000000031964a0 .part o0000000002ed49d8, 10, 1;
L_0000000003197260 .part o0000000002ed49d8, 11, 1;
L_0000000003198700 .part o0000000002ed49d8, 12, 1;
L_0000000003199600 .part o0000000002ed49d8, 13, 1;
L_0000000003199420 .part o0000000002ed49d8, 14, 1;
L_00000000031979e0 .part o0000000002ed49d8, 15, 1;
p0000000002ee7578 .port I0000000002e88800, L_0000000003195820;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ee7578;
p0000000002ee75a8 .port I0000000002e89040, L_00000000031960e0;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ee75a8;
p0000000002ee7a58 .port I0000000002e88800, L_0000000003195500;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002ee7a58;
p0000000002ee7a88 .port I0000000002e89040, L_00000000031958c0;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002ee7a88;
p0000000002ee99d8 .port I0000000002e88800, L_00000000031949c0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002ee99d8;
p0000000002ee9a08 .port I0000000002e89040, L_0000000003195e60;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002ee9a08;
p0000000002ee9e58 .port I0000000002e88800, L_00000000031967c0;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002ee9e58;
p0000000002ee9e88 .port I0000000002e89040, L_00000000031965e0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002ee9e88;
p0000000002eea2d8 .port I0000000002e88800, L_0000000003196220;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002eea2d8;
p0000000002eea308 .port I0000000002e89040, L_0000000003196a40;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002eea308;
p0000000002eea758 .port I0000000002e88800, L_0000000003195640;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002eea758;
p0000000002eea788 .port I0000000002e89040, L_00000000031951e0;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002eea788;
p0000000002eeabd8 .port I0000000002e88800, L_0000000003195f00;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002eeabd8;
p0000000002eeac08 .port I0000000002e89040, L_0000000003196d60;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002eeac08;
p0000000002eeb058 .port I0000000002e88800, L_00000000031950a0;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002eeb058;
p0000000002eeb088 .port I0000000002e89040, L_0000000003194d80;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002eeb088;
p0000000002eeb4d8 .port I0000000002e88800, L_0000000003195320;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002eeb4d8;
p0000000002eeb508 .port I0000000002e89040, L_00000000031953c0;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002eeb508;
p0000000002eeb958 .port I0000000002e88800, L_0000000003195be0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002eeb958;
p0000000002eeb988 .port I0000000002e89040, L_0000000003196400;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002eeb988;
p0000000002ee7ed8 .port I0000000002e88800, L_0000000003195c80;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002ee7ed8;
p0000000002ee7f08 .port I0000000002e89040, L_0000000003196040;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002ee7f08;
p0000000002ee8358 .port I0000000002e88800, L_0000000003197300;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002ee8358;
p0000000002ee8388 .port I0000000002e89040, L_0000000003197940;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002ee8388;
p0000000002ee87d8 .port I0000000002e88800, L_0000000003197760;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002ee87d8;
p0000000002ee8808 .port I0000000002e89040, L_00000000031996a0;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002ee8808;
p0000000002ee8c58 .port I0000000002e88800, L_0000000003198480;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002ee8c58;
p0000000002ee8c88 .port I0000000002e89040, L_0000000003197800;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002ee8c88;
p0000000002ee90d8 .port I0000000002e88800, L_00000000031978a0;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002ee90d8;
p0000000002ee9108 .port I0000000002e89040, L_0000000003198020;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002ee9108;
p0000000002ee9558 .port I0000000002e88800, L_00000000031988e0;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002ee9558;
p0000000002ee9588 .port I0000000002e89040, L_0000000003197a80;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002ee9588;
S_0000000002f4db20 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f2f850_0 .net8 "Bitline1", 0 0, p0000000002ee7578;  1 drivers, strength-aware
v0000000002f2d0f0_0 .net8 "Bitline2", 0 0, p0000000002ee75a8;  1 drivers, strength-aware
v0000000002f2e450_0 .net "D", 0 0, L_0000000003197120;  1 drivers
v0000000002f2e4f0_0 .net "Q", 0 0, v0000000002f2ea90_0;  1 drivers
v0000000002f2eb30_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f2ebd0_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f2ec70_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee7638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2d410_0 name=_s0
o0000000002ee7668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2d4b0_0 name=_s10
v0000000002f2fc10_0 .net *"_s12", 0 0, L_0000000003195460;  1 drivers
o0000000002ee76c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f31fb0_0 name=_s2
v0000000002f30d90_0 .net *"_s4", 0 0, L_0000000003195dc0;  1 drivers
o0000000002ee7728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f31330_0 name=_s8
v0000000002f30250_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f30570_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003195dc0 .functor MUXZ 1, o0000000002ee76c8, v0000000002f2ea90_0, L_0000000003198fc0, C4<>;
L_0000000003195820 .functor MUXZ 1, L_0000000003195dc0, o0000000002ee7638, o0000000002ed0088, C4<>;
L_0000000003195460 .functor MUXZ 1, o0000000002ee7668, v0000000002f2ea90_0, L_00000000031987a0, C4<>;
L_00000000031960e0 .functor MUXZ 1, L_0000000003195460, o0000000002ee7728, o0000000002ed0088, C4<>;
S_0000000002f4d9a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f2e270_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f2f7b0_0 .net "d", 0 0, L_0000000003197120;  alias, 1 drivers
v0000000002f2d870_0 .net "q", 0 0, v0000000002f2ea90_0;  alias, 1 drivers
v0000000002f2e310_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f2ea90_0 .var "state", 0 0;
v0000000002f2e3b0_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f4e420 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f31650_0 .net8 "Bitline1", 0 0, p0000000002ee7a58;  1 drivers, strength-aware
v0000000002f31bf0_0 .net8 "Bitline2", 0 0, p0000000002ee7a88;  1 drivers, strength-aware
v0000000002f30430_0 .net "D", 0 0, L_00000000031962c0;  1 drivers
v0000000002f2fcb0_0 .net "Q", 0 0, v0000000002f31510_0;  1 drivers
v0000000002f2fd50_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f315b0_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f32050_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee7ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f30b10_0 name=_s0
o0000000002ee7ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f316f0_0 name=_s10
v0000000002f2f8f0_0 .net *"_s12", 0 0, L_0000000003195a00;  1 drivers
o0000000002ee7b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f30cf0_0 name=_s2
v0000000002f302f0_0 .net *"_s4", 0 0, L_0000000003196cc0;  1 drivers
o0000000002ee7ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f30930_0 name=_s8
v0000000002f30e30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f311f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003196cc0 .functor MUXZ 1, o0000000002ee7b48, v0000000002f31510_0, L_0000000003198fc0, C4<>;
L_0000000003195500 .functor MUXZ 1, L_0000000003196cc0, o0000000002ee7ab8, o0000000002ed0088, C4<>;
L_0000000003195a00 .functor MUXZ 1, o0000000002ee7ae8, v0000000002f31510_0, L_00000000031987a0, C4<>;
L_00000000031958c0 .functor MUXZ 1, L_0000000003195a00, o0000000002ee7ba8, o0000000002ed0088, C4<>;
S_0000000002f4ea20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f318d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f2ff30_0 .net "d", 0 0, L_00000000031962c0;  alias, 1 drivers
v0000000002f31150_0 .net "q", 0 0, v0000000002f31510_0;  alias, 1 drivers
v0000000002f31970_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f31510_0 .var "state", 0 0;
v0000000002f31b50_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f4eba0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f30a70_0 .net8 "Bitline1", 0 0, p0000000002ee7ed8;  1 drivers, strength-aware
v0000000002f30890_0 .net8 "Bitline2", 0 0, p0000000002ee7f08;  1 drivers, strength-aware
v0000000002f2f990_0 .net "D", 0 0, L_00000000031964a0;  1 drivers
v0000000002f31dd0_0 .net "Q", 0 0, v0000000002f2fdf0_0;  1 drivers
v0000000002f31790_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f2fe90_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f31e70_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee7f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f31830_0 name=_s0
o0000000002ee7f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f30390_0 name=_s10
v0000000002f31a10_0 .net *"_s12", 0 0, L_0000000003195d20;  1 drivers
o0000000002ee7fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2ffd0_0 name=_s2
v0000000002f31f10_0 .net *"_s4", 0 0, L_0000000003194ec0;  1 drivers
o0000000002ee8028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f304d0_0 name=_s8
v0000000002f307f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f31ab0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003194ec0 .functor MUXZ 1, o0000000002ee7fc8, v0000000002f2fdf0_0, L_0000000003198fc0, C4<>;
L_0000000003195c80 .functor MUXZ 1, L_0000000003194ec0, o0000000002ee7f38, o0000000002ed0088, C4<>;
L_0000000003195d20 .functor MUXZ 1, o0000000002ee7f68, v0000000002f2fdf0_0, L_00000000031987a0, C4<>;
L_0000000003196040 .functor MUXZ 1, L_0000000003195d20, o0000000002ee8028, o0000000002ed0088, C4<>;
S_0000000002f4d220 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4eba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f31290_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f309d0_0 .net "d", 0 0, L_00000000031964a0;  alias, 1 drivers
v0000000002f313d0_0 .net "q", 0 0, v0000000002f2fdf0_0;  alias, 1 drivers
v0000000002f30bb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f2fdf0_0 .var "state", 0 0;
v0000000002f31470_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f4d3a0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f2fa30_0 .net8 "Bitline1", 0 0, p0000000002ee8358;  1 drivers, strength-aware
v0000000002f306b0_0 .net8 "Bitline2", 0 0, p0000000002ee8388;  1 drivers, strength-aware
v0000000002f2fad0_0 .net "D", 0 0, L_0000000003197260;  1 drivers
v0000000002f30110_0 .net "Q", 0 0, v0000000002f31c90_0;  1 drivers
v0000000002f30750_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f301b0_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f30ed0_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee83b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f30f70_0 name=_s0
o0000000002ee83e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f2fb70_0 name=_s10
v0000000002f310b0_0 .net *"_s12", 0 0, L_00000000031976c0;  1 drivers
o0000000002ee8448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f32ff0_0 name=_s2
v0000000002f32b90_0 .net *"_s4", 0 0, L_0000000003196540;  1 drivers
o0000000002ee84a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f342b0_0 name=_s8
v0000000002f32c30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f333b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003196540 .functor MUXZ 1, o0000000002ee8448, v0000000002f31c90_0, L_0000000003198fc0, C4<>;
L_0000000003197300 .functor MUXZ 1, L_0000000003196540, o0000000002ee83b8, o0000000002ed0088, C4<>;
L_00000000031976c0 .functor MUXZ 1, o0000000002ee83e8, v0000000002f31c90_0, L_00000000031987a0, C4<>;
L_0000000003197940 .functor MUXZ 1, L_00000000031976c0, o0000000002ee84a8, o0000000002ed0088, C4<>;
S_0000000002f50130 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4d3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f30070_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f31010_0 .net "d", 0 0, L_0000000003197260;  alias, 1 drivers
v0000000002f30c50_0 .net "q", 0 0, v0000000002f31c90_0;  alias, 1 drivers
v0000000002f30610_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f31c90_0 .var "state", 0 0;
v0000000002f31d30_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f4f3b0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f34170_0 .net8 "Bitline1", 0 0, p0000000002ee87d8;  1 drivers, strength-aware
v0000000002f34210_0 .net8 "Bitline2", 0 0, p0000000002ee8808;  1 drivers, strength-aware
v0000000002f32d70_0 .net "D", 0 0, L_0000000003198700;  1 drivers
v0000000002f331d0_0 .net "Q", 0 0, v0000000002f34530_0;  1 drivers
v0000000002f320f0_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f33f90_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f33a90_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee8838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f325f0_0 name=_s0
o0000000002ee8868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f33bd0_0 name=_s10
v0000000002f32e10_0 .net *"_s12", 0 0, L_0000000003199920;  1 drivers
o0000000002ee88c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f34850_0 name=_s2
v0000000002f33810_0 .net *"_s4", 0 0, L_00000000031985c0;  1 drivers
o0000000002ee8928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f32cd0_0 name=_s8
v0000000002f33db0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f32eb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000031985c0 .functor MUXZ 1, o0000000002ee88c8, v0000000002f34530_0, L_0000000003198fc0, C4<>;
L_0000000003197760 .functor MUXZ 1, L_00000000031985c0, o0000000002ee8838, o0000000002ed0088, C4<>;
L_0000000003199920 .functor MUXZ 1, o0000000002ee8868, v0000000002f34530_0, L_00000000031987a0, C4<>;
L_00000000031996a0 .functor MUXZ 1, L_0000000003199920, o0000000002ee8928, o0000000002ed0088, C4<>;
S_0000000002f4f530 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f33090_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f33310_0 .net "d", 0 0, L_0000000003198700;  alias, 1 drivers
v0000000002f33130_0 .net "q", 0 0, v0000000002f34530_0;  alias, 1 drivers
v0000000002f345d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f34530_0 .var "state", 0 0;
v0000000002f338b0_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f502b0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f32370_0 .net8 "Bitline1", 0 0, p0000000002ee8c58;  1 drivers, strength-aware
v0000000002f33e50_0 .net8 "Bitline2", 0 0, p0000000002ee8c88;  1 drivers, strength-aware
v0000000002f33590_0 .net "D", 0 0, L_0000000003199600;  1 drivers
v0000000002f34350_0 .net "Q", 0 0, v0000000002f33270_0;  1 drivers
v0000000002f34030_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f33b30_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f33630_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee8cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f336d0_0 name=_s0
o0000000002ee8ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f33770_0 name=_s10
v0000000002f343f0_0 .net *"_s12", 0 0, L_00000000031992e0;  1 drivers
o0000000002ee8d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f33ef0_0 name=_s2
v0000000002f33c70_0 .net *"_s4", 0 0, L_00000000031973a0;  1 drivers
o0000000002ee8da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f32af0_0 name=_s8
v0000000002f340d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f347b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000031973a0 .functor MUXZ 1, o0000000002ee8d48, v0000000002f33270_0, L_0000000003198fc0, C4<>;
L_0000000003198480 .functor MUXZ 1, L_00000000031973a0, o0000000002ee8cb8, o0000000002ed0088, C4<>;
L_00000000031992e0 .functor MUXZ 1, o0000000002ee8ce8, v0000000002f33270_0, L_00000000031987a0, C4<>;
L_0000000003197800 .functor MUXZ 1, L_00000000031992e0, o0000000002ee8da8, o0000000002ed0088, C4<>;
S_0000000002f50eb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f502b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f33450_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f322d0_0 .net "d", 0 0, L_0000000003199600;  alias, 1 drivers
v0000000002f32190_0 .net "q", 0 0, v0000000002f33270_0;  alias, 1 drivers
v0000000002f32f50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f33270_0 .var "state", 0 0;
v0000000002f334f0_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f50a30 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f32410_0 .net8 "Bitline1", 0 0, p0000000002ee90d8;  1 drivers, strength-aware
v0000000002f32a50_0 .net8 "Bitline2", 0 0, p0000000002ee9108;  1 drivers, strength-aware
v0000000002f34670_0 .net "D", 0 0, L_0000000003199420;  1 drivers
v0000000002f34710_0 .net "Q", 0 0, v0000000002f339f0_0;  1 drivers
v0000000002f32550_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f32690_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f32730_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee9138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f327d0_0 name=_s0
o0000000002ee9168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f32870_0 name=_s10
v0000000002f32910_0 .net *"_s12", 0 0, L_0000000003197f80;  1 drivers
o0000000002ee91c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f329b0_0 name=_s2
v0000000002f35390_0 .net *"_s4", 0 0, L_0000000003197c60;  1 drivers
o0000000002ee9228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f36a10_0 name=_s8
v0000000002f35430_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f36010_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003197c60 .functor MUXZ 1, o0000000002ee91c8, v0000000002f339f0_0, L_0000000003198fc0, C4<>;
L_00000000031978a0 .functor MUXZ 1, L_0000000003197c60, o0000000002ee9138, o0000000002ed0088, C4<>;
L_0000000003197f80 .functor MUXZ 1, o0000000002ee9168, v0000000002f339f0_0, L_00000000031987a0, C4<>;
L_0000000003198020 .functor MUXZ 1, L_0000000003197f80, o0000000002ee9228, o0000000002ed0088, C4<>;
S_0000000002f50bb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f50a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f33950_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f32230_0 .net "d", 0 0, L_0000000003199420;  alias, 1 drivers
v0000000002f34490_0 .net "q", 0 0, v0000000002f339f0_0;  alias, 1 drivers
v0000000002f33d10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f339f0_0 .var "state", 0 0;
v0000000002f324b0_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f50d30 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f35c50_0 .net8 "Bitline1", 0 0, p0000000002ee9558;  1 drivers, strength-aware
v0000000002f35570_0 .net8 "Bitline2", 0 0, p0000000002ee9588;  1 drivers, strength-aware
v0000000002f36bf0_0 .net "D", 0 0, L_00000000031979e0;  1 drivers
v0000000002f34a30_0 .net "Q", 0 0, v0000000002f36510_0;  1 drivers
v0000000002f35ed0_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f360b0_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f366f0_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee95b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f34990_0 name=_s0
o0000000002ee95e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f36290_0 name=_s10
v0000000002f34b70_0 .net *"_s12", 0 0, L_00000000031997e0;  1 drivers
o0000000002ee9648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f36650_0 name=_s2
v0000000002f36150_0 .net *"_s4", 0 0, L_0000000003197d00;  1 drivers
o0000000002ee96a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f35930_0 name=_s8
v0000000002f35610_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f36c90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003197d00 .functor MUXZ 1, o0000000002ee9648, v0000000002f36510_0, L_0000000003198fc0, C4<>;
L_00000000031988e0 .functor MUXZ 1, L_0000000003197d00, o0000000002ee95b8, o0000000002ed0088, C4<>;
L_00000000031997e0 .functor MUXZ 1, o0000000002ee95e8, v0000000002f36510_0, L_00000000031987a0, C4<>;
L_0000000003197a80 .functor MUXZ 1, L_00000000031997e0, o0000000002ee96a8, o0000000002ed0088, C4<>;
S_0000000002f508b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f50d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f35250_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f354d0_0 .net "d", 0 0, L_00000000031979e0;  alias, 1 drivers
v0000000002f34e90_0 .net "q", 0 0, v0000000002f36510_0;  alias, 1 drivers
v0000000002f34f30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f36510_0 .var "state", 0 0;
v0000000002f361f0_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f4f0b0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f35cf0_0 .net8 "Bitline1", 0 0, p0000000002ee99d8;  1 drivers, strength-aware
v0000000002f36830_0 .net8 "Bitline2", 0 0, p0000000002ee9a08;  1 drivers, strength-aware
v0000000002f36d30_0 .net "D", 0 0, L_0000000003195b40;  1 drivers
v0000000002f35890_0 .net "Q", 0 0, v0000000002f35bb0_0;  1 drivers
v0000000002f35b10_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f34fd0_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f359d0_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee9a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f36b50_0 name=_s0
o0000000002ee9a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f36dd0_0 name=_s10
v0000000002f36790_0 .net *"_s12", 0 0, L_0000000003196860;  1 drivers
o0000000002ee9ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f357f0_0 name=_s2
v0000000002f36970_0 .net *"_s4", 0 0, L_0000000003195140;  1 drivers
o0000000002ee9b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f36e70_0 name=_s8
v0000000002f35a70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f352f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003195140 .functor MUXZ 1, o0000000002ee9ac8, v0000000002f35bb0_0, L_0000000003198fc0, C4<>;
L_00000000031949c0 .functor MUXZ 1, L_0000000003195140, o0000000002ee9a38, o0000000002ed0088, C4<>;
L_0000000003196860 .functor MUXZ 1, o0000000002ee9a68, v0000000002f35bb0_0, L_00000000031987a0, C4<>;
L_0000000003195e60 .functor MUXZ 1, L_0000000003196860, o0000000002ee9b28, o0000000002ed0088, C4<>;
S_0000000002f4f6b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4f0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f365b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f356b0_0 .net "d", 0 0, L_0000000003195b40;  alias, 1 drivers
v0000000002f36ab0_0 .net "q", 0 0, v0000000002f35bb0_0;  alias, 1 drivers
v0000000002f35750_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f35bb0_0 .var "state", 0 0;
v0000000002f35e30_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f50430 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f35d90_0 .net8 "Bitline1", 0 0, p0000000002ee9e58;  1 drivers, strength-aware
v0000000002f348f0_0 .net8 "Bitline2", 0 0, p0000000002ee9e88;  1 drivers, strength-aware
v0000000002f34ad0_0 .net "D", 0 0, L_0000000003196900;  1 drivers
v0000000002f35f70_0 .net "Q", 0 0, v0000000002f37050_0;  1 drivers
v0000000002f34cb0_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f34d50_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f34df0_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002ee9eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f35070_0 name=_s0
o0000000002ee9ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f35110_0 name=_s10
v0000000002f363d0_0 .net *"_s12", 0 0, L_00000000031955a0;  1 drivers
o0000000002ee9f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f36470_0 name=_s2
v0000000002f351b0_0 .net *"_s4", 0 0, L_0000000003194a60;  1 drivers
o0000000002ee9fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f37370_0 name=_s8
v0000000002f38bd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f38c70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003194a60 .functor MUXZ 1, o0000000002ee9f48, v0000000002f37050_0, L_0000000003198fc0, C4<>;
L_00000000031967c0 .functor MUXZ 1, L_0000000003194a60, o0000000002ee9eb8, o0000000002ed0088, C4<>;
L_00000000031955a0 .functor MUXZ 1, o0000000002ee9ee8, v0000000002f37050_0, L_00000000031987a0, C4<>;
L_00000000031965e0 .functor MUXZ 1, L_00000000031955a0, o0000000002ee9fa8, o0000000002ed0088, C4<>;
S_0000000002f505b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f50430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f36fb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f368d0_0 .net "d", 0 0, L_0000000003196900;  alias, 1 drivers
v0000000002f36330_0 .net "q", 0 0, v0000000002f37050_0;  alias, 1 drivers
v0000000002f36f10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f37050_0 .var "state", 0 0;
v0000000002f34c10_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f50730 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f37a50_0 .net8 "Bitline1", 0 0, p0000000002eea2d8;  1 drivers, strength-aware
v0000000002f395d0_0 .net8 "Bitline2", 0 0, p0000000002eea308;  1 drivers, strength-aware
v0000000002f38f90_0 .net "D", 0 0, L_00000000031956e0;  1 drivers
v0000000002f38d10_0 .net "Q", 0 0, v0000000002f38090_0;  1 drivers
v0000000002f38e50_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f37550_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f375f0_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002eea338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f390d0_0 name=_s0
o0000000002eea368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f39530_0 name=_s10
v0000000002f37c30_0 .net *"_s12", 0 0, L_0000000003195280;  1 drivers
o0000000002eea3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f393f0_0 name=_s2
v0000000002f37230_0 .net *"_s4", 0 0, L_0000000003195960;  1 drivers
o0000000002eea428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f37af0_0 name=_s8
v0000000002f372d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f39030_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003195960 .functor MUXZ 1, o0000000002eea3c8, v0000000002f38090_0, L_0000000003198fc0, C4<>;
L_0000000003196220 .functor MUXZ 1, L_0000000003195960, o0000000002eea338, o0000000002ed0088, C4<>;
L_0000000003195280 .functor MUXZ 1, o0000000002eea368, v0000000002f38090_0, L_00000000031987a0, C4<>;
L_0000000003196a40 .functor MUXZ 1, L_0000000003195280, o0000000002eea428, o0000000002ed0088, C4<>;
S_0000000002f4f830 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f50730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f38810_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f38590_0 .net "d", 0 0, L_00000000031956e0;  alias, 1 drivers
v0000000002f37cd0_0 .net "q", 0 0, v0000000002f38090_0;  alias, 1 drivers
v0000000002f39710_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f38090_0 .var "state", 0 0;
v0000000002f37190_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f4f9b0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f37730_0 .net8 "Bitline1", 0 0, p0000000002eea758;  1 drivers, strength-aware
v0000000002f38db0_0 .net8 "Bitline2", 0 0, p0000000002eea788;  1 drivers, strength-aware
v0000000002f38630_0 .net "D", 0 0, L_0000000003196b80;  1 drivers
v0000000002f39170_0 .net "Q", 0 0, v0000000002f37910_0;  1 drivers
v0000000002f388b0_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f377d0_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f38130_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002eea7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f392b0_0 name=_s0
o0000000002eea7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f39670_0 name=_s10
v0000000002f38ef0_0 .net *"_s12", 0 0, L_0000000003194f60;  1 drivers
o0000000002eea848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f37eb0_0 name=_s2
v0000000002f39210_0 .net *"_s4", 0 0, L_0000000003194b00;  1 drivers
o0000000002eea8a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f397b0_0 name=_s8
v0000000002f37d70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f37b90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003194b00 .functor MUXZ 1, o0000000002eea848, v0000000002f37910_0, L_0000000003198fc0, C4<>;
L_0000000003195640 .functor MUXZ 1, L_0000000003194b00, o0000000002eea7b8, o0000000002ed0088, C4<>;
L_0000000003194f60 .functor MUXZ 1, o0000000002eea7e8, v0000000002f37910_0, L_00000000031987a0, C4<>;
L_00000000031951e0 .functor MUXZ 1, L_0000000003194f60, o0000000002eea8a8, o0000000002ed0088, C4<>;
S_0000000002f4f230 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4f9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f39490_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f386d0_0 .net "d", 0 0, L_0000000003196b80;  alias, 1 drivers
v0000000002f379b0_0 .net "q", 0 0, v0000000002f37910_0;  alias, 1 drivers
v0000000002f39350_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f37910_0 .var "state", 0 0;
v0000000002f37690_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f4fb30 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f37e10_0 .net8 "Bitline1", 0 0, p0000000002eeabd8;  1 drivers, strength-aware
v0000000002f37f50_0 .net8 "Bitline2", 0 0, p0000000002eeac08;  1 drivers, strength-aware
v0000000002f37ff0_0 .net "D", 0 0, L_00000000031969a0;  1 drivers
v0000000002f381d0_0 .net "Q", 0 0, v0000000002f374b0_0;  1 drivers
v0000000002f38270_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f38310_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f383b0_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002eeac38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f38450_0 name=_s0
o0000000002eeac68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f384f0_0 name=_s10
v0000000002f38770_0 .net *"_s12", 0 0, L_0000000003194ce0;  1 drivers
o0000000002eeacc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f389f0_0 name=_s2
v0000000002f38a90_0 .net *"_s4", 0 0, L_0000000003196ae0;  1 drivers
o0000000002eead28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f38b30_0 name=_s8
v0000000002f3b3d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3b470_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003196ae0 .functor MUXZ 1, o0000000002eeacc8, v0000000002f374b0_0, L_0000000003198fc0, C4<>;
L_0000000003195f00 .functor MUXZ 1, L_0000000003196ae0, o0000000002eeac38, o0000000002ed0088, C4<>;
L_0000000003194ce0 .functor MUXZ 1, o0000000002eeac68, v0000000002f374b0_0, L_00000000031987a0, C4<>;
L_0000000003196d60 .functor MUXZ 1, L_0000000003194ce0, o0000000002eead28, o0000000002ed0088, C4<>;
S_0000000002f4fcb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4fb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f39850_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f370f0_0 .net "d", 0 0, L_00000000031969a0;  alias, 1 drivers
v0000000002f38950_0 .net "q", 0 0, v0000000002f374b0_0;  alias, 1 drivers
v0000000002f37410_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f374b0_0 .var "state", 0 0;
v0000000002f37870_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f4fe30 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3a250_0 .net8 "Bitline1", 0 0, p0000000002eeb058;  1 drivers, strength-aware
v0000000002f3bdd0_0 .net8 "Bitline2", 0 0, p0000000002eeb088;  1 drivers, strength-aware
v0000000002f3b790_0 .net "D", 0 0, L_0000000003196e00;  1 drivers
v0000000002f3b510_0 .net "Q", 0 0, v0000000002f3a890_0;  1 drivers
v0000000002f3b650_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f39d50_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f39df0_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002eeb0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3b8d0_0 name=_s0
o0000000002eeb0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3bd30_0 name=_s10
v0000000002f3a430_0 .net *"_s12", 0 0, L_0000000003196680;  1 drivers
o0000000002eeb148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3bbf0_0 name=_s2
v0000000002f39a30_0 .net *"_s4", 0 0, L_0000000003195aa0;  1 drivers
o0000000002eeb1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3a2f0_0 name=_s8
v0000000002f39ad0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3b830_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003195aa0 .functor MUXZ 1, o0000000002eeb148, v0000000002f3a890_0, L_0000000003198fc0, C4<>;
L_00000000031950a0 .functor MUXZ 1, L_0000000003195aa0, o0000000002eeb0b8, o0000000002ed0088, C4<>;
L_0000000003196680 .functor MUXZ 1, o0000000002eeb0e8, v0000000002f3a890_0, L_00000000031987a0, C4<>;
L_0000000003194d80 .functor MUXZ 1, L_0000000003196680, o0000000002eeb1a8, o0000000002ed0088, C4<>;
S_0000000002f4ffb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f4fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f3b010_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3ad90_0 .net "d", 0 0, L_0000000003196e00;  alias, 1 drivers
v0000000002f3a4d0_0 .net "q", 0 0, v0000000002f3a890_0;  alias, 1 drivers
v0000000002f3bf10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3a890_0 .var "state", 0 0;
v0000000002f39990_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f52a40 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3a390_0 .net8 "Bitline1", 0 0, p0000000002eeb4d8;  1 drivers, strength-aware
v0000000002f3a570_0 .net8 "Bitline2", 0 0, p0000000002eeb508;  1 drivers, strength-aware
v0000000002f3c050_0 .net "D", 0 0, L_0000000003196ea0;  1 drivers
v0000000002f3b0b0_0 .net "Q", 0 0, v0000000002f3bfb0_0;  1 drivers
v0000000002f3af70_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f3a930_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f3a7f0_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002eeb538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3b5b0_0 name=_s0
o0000000002eeb568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f39e90_0 name=_s10
v0000000002f3b150_0 .net *"_s12", 0 0, L_0000000003194ba0;  1 drivers
o0000000002eeb5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3a610_0 name=_s2
v0000000002f398f0_0 .net *"_s4", 0 0, L_0000000003195fa0;  1 drivers
o0000000002eeb628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3aa70_0 name=_s8
v0000000002f39cb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3ac50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003195fa0 .functor MUXZ 1, o0000000002eeb5c8, v0000000002f3bfb0_0, L_0000000003198fc0, C4<>;
L_0000000003195320 .functor MUXZ 1, L_0000000003195fa0, o0000000002eeb538, o0000000002ed0088, C4<>;
L_0000000003194ba0 .functor MUXZ 1, o0000000002eeb568, v0000000002f3bfb0_0, L_00000000031987a0, C4<>;
L_00000000031953c0 .functor MUXZ 1, L_0000000003194ba0, o0000000002eeb628, o0000000002ed0088, C4<>;
S_0000000002f549c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f52a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f3aed0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3a070_0 .net "d", 0 0, L_0000000003196ea0;  alias, 1 drivers
v0000000002f3a750_0 .net "q", 0 0, v0000000002f3bfb0_0;  alias, 1 drivers
v0000000002f39b70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3bfb0_0 .var "state", 0 0;
v0000000002f39c10_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f510c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f4e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3bab0_0 .net8 "Bitline1", 0 0, p0000000002eeb958;  1 drivers, strength-aware
v0000000002f3bb50_0 .net8 "Bitline2", 0 0, p0000000002eeb988;  1 drivers, strength-aware
v0000000002f3b6f0_0 .net "D", 0 0, L_0000000003194e20;  1 drivers
v0000000002f3a9d0_0 .net "Q", 0 0, v0000000002f3b970_0;  1 drivers
v0000000002f39fd0_0 .net "ReadEnable1", 0 0, L_0000000003198fc0;  alias, 1 drivers
v0000000002f3ae30_0 .net "ReadEnable2", 0 0, L_00000000031987a0;  alias, 1 drivers
v0000000002f3bc90_0 .net "WriteEnable", 0 0, L_0000000003198b60;  alias, 1 drivers
o0000000002eeb9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3a110_0 name=_s0
o0000000002eeb9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3ab10_0 name=_s10
v0000000002f3a1b0_0 .net *"_s12", 0 0, L_0000000003196f40;  1 drivers
o0000000002eeba48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3abb0_0 name=_s2
v0000000002f3acf0_0 .net *"_s4", 0 0, L_0000000003196360;  1 drivers
o0000000002eebaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3b330_0 name=_s8
v0000000002f3b290_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3d770_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003196360 .functor MUXZ 1, o0000000002eeba48, v0000000002f3b970_0, L_0000000003198fc0, C4<>;
L_0000000003195be0 .functor MUXZ 1, L_0000000003196360, o0000000002eeb9b8, o0000000002ed0088, C4<>;
L_0000000003196f40 .functor MUXZ 1, o0000000002eeb9e8, v0000000002f3b970_0, L_00000000031987a0, C4<>;
L_0000000003196400 .functor MUXZ 1, L_0000000003196f40, o0000000002eebaa8, o0000000002ed0088, C4<>;
S_0000000002f52bc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f510c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f39f30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3b1f0_0 .net "d", 0 0, L_0000000003194e20;  alias, 1 drivers
v0000000002f3a6b0_0 .net "q", 0 0, v0000000002f3b970_0;  alias, 1 drivers
v0000000002f3be70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3b970_0 .var "state", 0 0;
v0000000002f3ba10_0 .net "wen", 0 0, L_0000000003198b60;  alias, 1 drivers
S_0000000002f51840 .scope module, "R14" "Register" 2 137, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002f80ee0_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002f81fc0_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002f81840_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002f813e0_0 .net "ReadEnable1", 0 0, L_000000000319b180;  1 drivers
v0000000002f80b20_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  1 drivers
v0000000002f82060_0 .net "WriteReg", 0 0, L_000000000319bd60;  1 drivers
v0000000002f81520_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f81c00_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003199060 .part o0000000002ed49d8, 0, 1;
L_0000000003199100 .part o0000000002ed49d8, 1, 1;
L_0000000003197da0 .part o0000000002ed49d8, 2, 1;
L_0000000003198840 .part o0000000002ed49d8, 3, 1;
L_00000000031983e0 .part o0000000002ed49d8, 4, 1;
L_0000000003198a20 .part o0000000002ed49d8, 5, 1;
L_0000000003198f20 .part o0000000002ed49d8, 6, 1;
L_000000000319bf40 .part o0000000002ed49d8, 7, 1;
L_000000000319ac80 .part o0000000002ed49d8, 8, 1;
L_0000000003199f60 .part o0000000002ed49d8, 9, 1;
L_0000000003199c40 .part o0000000002ed49d8, 10, 1;
L_000000000319b5e0 .part o0000000002ed49d8, 11, 1;
L_000000000319c080 .part o0000000002ed49d8, 12, 1;
L_000000000319bae0 .part o0000000002ed49d8, 13, 1;
L_000000000319a5a0 .part o0000000002ed49d8, 14, 1;
L_000000000319a320 .part o0000000002ed49d8, 15, 1;
p0000000002eebf88 .port I0000000002e88800, L_00000000031994c0;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002eebf88;
p0000000002eebfb8 .port I0000000002e89040, L_0000000003199740;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002eebfb8;
p0000000002eec468 .port I0000000002e88800, L_0000000003198660;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002eec468;
p0000000002eec498 .port I0000000002e89040, L_0000000003199560;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002eec498;
p0000000002eee3e8 .port I0000000002e88800, L_00000000031980c0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002eee3e8;
p0000000002eee418 .port I0000000002e89040, L_0000000003198160;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002eee418;
p0000000002eee868 .port I0000000002e88800, L_0000000003197e40;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002eee868;
p0000000002eee898 .port I0000000002e89040, L_0000000003197ee0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002eee898;
p0000000002eeece8 .port I0000000002e88800, L_00000000031982a0;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002eeece8;
p0000000002eeed18 .port I0000000002e89040, L_0000000003198de0;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002eeed18;
p0000000002eef168 .port I0000000002e88800, L_0000000003197620;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002eef168;
p0000000002eef198 .port I0000000002e89040, L_0000000003198980;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002eef198;
p0000000002eef5e8 .port I0000000002e88800, L_0000000003198ac0;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002eef5e8;
p0000000002eef618 .port I0000000002e89040, L_0000000003198d40;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002eef618;
p0000000002eefa68 .port I0000000002e88800, L_0000000003199240;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002eefa68;
p0000000002eefa98 .port I0000000002e89040, L_000000000319b860;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002eefa98;
p0000000002eefee8 .port I0000000002e88800, L_000000000319b400;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002eefee8;
p0000000002eeff18 .port I0000000002e89040, L_000000000319b360;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002eeff18;
p0000000002ef0368 .port I0000000002e88800, L_000000000319b900;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002ef0368;
p0000000002ef0398 .port I0000000002e89040, L_000000000319a500;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002ef0398;
p0000000002eec8e8 .port I0000000002e88800, L_000000000319b040;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002eec8e8;
p0000000002eec918 .port I0000000002e89040, L_000000000319adc0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002eec918;
p0000000002eecd68 .port I0000000002e88800, L_000000000319b2c0;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002eecd68;
p0000000002eecd98 .port I0000000002e89040, L_000000000319a000;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002eecd98;
p0000000002eed1e8 .port I0000000002e88800, L_000000000319bc20;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002eed1e8;
p0000000002eed218 .port I0000000002e89040, L_000000000319a280;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002eed218;
p0000000002eed668 .port I0000000002e88800, L_0000000003199a60;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002eed668;
p0000000002eed698 .port I0000000002e89040, L_000000000319b540;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002eed698;
p0000000002eedae8 .port I0000000002e88800, L_000000000319afa0;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002eedae8;
p0000000002eedb18 .port I0000000002e89040, L_000000000319a6e0;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002eedb18;
p0000000002eedf68 .port I0000000002e88800, L_000000000319a640;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002eedf68;
p0000000002eedf98 .port I0000000002e89040, L_000000000319b0e0;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002eedf98;
S_0000000002f546c0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3d310_0 .net8 "Bitline1", 0 0, p0000000002eebf88;  1 drivers, strength-aware
v0000000002f3d810_0 .net8 "Bitline2", 0 0, p0000000002eebfb8;  1 drivers, strength-aware
v0000000002f3d8b0_0 .net "D", 0 0, L_0000000003199060;  1 drivers
v0000000002f3da90_0 .net "Q", 0 0, v0000000002f3def0_0;  1 drivers
v0000000002f3ccd0_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f3e710_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f3e210_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eec048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3c190_0 name=_s0
o0000000002eec078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3e5d0_0 name=_s10
v0000000002f3caf0_0 .net *"_s12", 0 0, L_0000000003197bc0;  1 drivers
o0000000002eec0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3e670_0 name=_s2
v0000000002f3e030_0 .net *"_s4", 0 0, L_0000000003197b20;  1 drivers
o0000000002eec138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3dd10_0 name=_s8
v0000000002f3db30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3c550_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003197b20 .functor MUXZ 1, o0000000002eec0d8, v0000000002f3def0_0, L_000000000319b180, C4<>;
L_00000000031994c0 .functor MUXZ 1, L_0000000003197b20, o0000000002eec048, o0000000002ed0088, C4<>;
L_0000000003197bc0 .functor MUXZ 1, o0000000002eec078, v0000000002f3def0_0, L_000000000319b4a0, C4<>;
L_0000000003199740 .functor MUXZ 1, L_0000000003197bc0, o0000000002eec138, o0000000002ed0088, C4<>;
S_0000000002f53f40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f546c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f3df90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3d4f0_0 .net "d", 0 0, L_0000000003199060;  alias, 1 drivers
v0000000002f3ca50_0 .net "q", 0 0, v0000000002f3def0_0;  alias, 1 drivers
v0000000002f3d130_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3def0_0 .var "state", 0 0;
v0000000002f3d9f0_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f52d40 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3cc30_0 .net8 "Bitline1", 0 0, p0000000002eec468;  1 drivers, strength-aware
v0000000002f3d6d0_0 .net8 "Bitline2", 0 0, p0000000002eec498;  1 drivers, strength-aware
v0000000002f3c9b0_0 .net "D", 0 0, L_0000000003199100;  1 drivers
v0000000002f3e350_0 .net "Q", 0 0, v0000000002f3ceb0_0;  1 drivers
v0000000002f3c410_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f3cf50_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f3c870_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eec4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3dbd0_0 name=_s0
o0000000002eec4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3c5f0_0 name=_s10
v0000000002f3c910_0 .net *"_s12", 0 0, L_0000000003197440;  1 drivers
o0000000002eec558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3e3f0_0 name=_s2
v0000000002f3c690_0 .net *"_s4", 0 0, L_0000000003199380;  1 drivers
o0000000002eec5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3dc70_0 name=_s8
v0000000002f3cff0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3ddb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003199380 .functor MUXZ 1, o0000000002eec558, v0000000002f3ceb0_0, L_000000000319b180, C4<>;
L_0000000003198660 .functor MUXZ 1, L_0000000003199380, o0000000002eec4c8, o0000000002ed0088, C4<>;
L_0000000003197440 .functor MUXZ 1, o0000000002eec4f8, v0000000002f3ceb0_0, L_000000000319b4a0, C4<>;
L_0000000003199560 .functor MUXZ 1, L_0000000003197440, o0000000002eec5b8, o0000000002ed0088, C4<>;
S_0000000002f513c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f52d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f3e0d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3e2b0_0 .net "d", 0 0, L_0000000003199100;  alias, 1 drivers
v0000000002f3e850_0 .net "q", 0 0, v0000000002f3ceb0_0;  alias, 1 drivers
v0000000002f3c230_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3ceb0_0 .var "state", 0 0;
v0000000002f3c2d0_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f522c0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3e490_0 .net8 "Bitline1", 0 0, p0000000002eec8e8;  1 drivers, strength-aware
v0000000002f3e530_0 .net8 "Bitline2", 0 0, p0000000002eec918;  1 drivers, strength-aware
v0000000002f3cb90_0 .net "D", 0 0, L_0000000003199c40;  1 drivers
v0000000002f3cd70_0 .net "Q", 0 0, v0000000002f3d1d0_0;  1 drivers
v0000000002f3d3b0_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f3d590_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f3d630_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eec948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f40510_0 name=_s0
o0000000002eec978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f401f0_0 name=_s10
v0000000002f3ff70_0 .net *"_s12", 0 0, L_000000000319be00;  1 drivers
o0000000002eec9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3fc50_0 name=_s2
v0000000002f3f430_0 .net *"_s4", 0 0, L_000000000319bb80;  1 drivers
o0000000002eeca38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f40bf0_0 name=_s8
v0000000002f3ea30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3ecb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319bb80 .functor MUXZ 1, o0000000002eec9d8, v0000000002f3d1d0_0, L_000000000319b180, C4<>;
L_000000000319b040 .functor MUXZ 1, L_000000000319bb80, o0000000002eec948, o0000000002ed0088, C4<>;
L_000000000319be00 .functor MUXZ 1, o0000000002eec978, v0000000002f3d1d0_0, L_000000000319b4a0, C4<>;
L_000000000319adc0 .functor MUXZ 1, L_000000000319be00, o0000000002eeca38, o0000000002ed0088, C4<>;
S_0000000002f54e40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f522c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f3d450_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3c4b0_0 .net "d", 0 0, L_0000000003199c40;  alias, 1 drivers
v0000000002f3c730_0 .net "q", 0 0, v0000000002f3d1d0_0;  alias, 1 drivers
v0000000002f3d090_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3d1d0_0 .var "state", 0 0;
v0000000002f3d270_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f53940 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3efd0_0 .net8 "Bitline1", 0 0, p0000000002eecd68;  1 drivers, strength-aware
v0000000002f3ef30_0 .net8 "Bitline2", 0 0, p0000000002eecd98;  1 drivers, strength-aware
v0000000002f3f250_0 .net "D", 0 0, L_000000000319b5e0;  1 drivers
v0000000002f3f570_0 .net "Q", 0 0, v0000000002f3f1b0_0;  1 drivers
v0000000002f40970_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f40790_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f3ed50_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eecdc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f40010_0 name=_s0
o0000000002eecdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3f390_0 name=_s10
v0000000002f3f4d0_0 .net *"_s12", 0 0, L_0000000003199e20;  1 drivers
o0000000002eece58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3e990_0 name=_s2
v0000000002f400b0_0 .net *"_s4", 0 0, L_000000000319b7c0;  1 drivers
o0000000002eeceb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3f610_0 name=_s8
v0000000002f40f10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3f7f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319b7c0 .functor MUXZ 1, o0000000002eece58, v0000000002f3f1b0_0, L_000000000319b180, C4<>;
L_000000000319b2c0 .functor MUXZ 1, L_000000000319b7c0, o0000000002eecdc8, o0000000002ed0088, C4<>;
L_0000000003199e20 .functor MUXZ 1, o0000000002eecdf8, v0000000002f3f1b0_0, L_000000000319b4a0, C4<>;
L_000000000319a000 .functor MUXZ 1, L_0000000003199e20, o0000000002eeceb8, o0000000002ed0088, C4<>;
S_0000000002f53040 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f53940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f3f930_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f40dd0_0 .net "d", 0 0, L_000000000319b5e0;  alias, 1 drivers
v0000000002f406f0_0 .net "q", 0 0, v0000000002f3f1b0_0;  alias, 1 drivers
v0000000002f3f070_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3f1b0_0 .var "state", 0 0;
v0000000002f40b50_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f51cc0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3f9d0_0 .net8 "Bitline1", 0 0, p0000000002eed1e8;  1 drivers, strength-aware
v0000000002f3f6b0_0 .net8 "Bitline2", 0 0, p0000000002eed218;  1 drivers, strength-aware
v0000000002f3e8f0_0 .net "D", 0 0, L_000000000319c080;  1 drivers
v0000000002f40830_0 .net "Q", 0 0, v0000000002f3ec10_0;  1 drivers
v0000000002f40150_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f3f750_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f41050_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eed248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f40e70_0 name=_s0
o0000000002eed278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f408d0_0 name=_s10
v0000000002f3fa70_0 .net *"_s12", 0 0, L_000000000319af00;  1 drivers
o0000000002eed2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3fb10_0 name=_s2
v0000000002f3f2f0_0 .net *"_s4", 0 0, L_000000000319b680;  1 drivers
o0000000002eed338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f3fbb0_0 name=_s8
v0000000002f3fcf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f40330_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319b680 .functor MUXZ 1, o0000000002eed2d8, v0000000002f3ec10_0, L_000000000319b180, C4<>;
L_000000000319bc20 .functor MUXZ 1, L_000000000319b680, o0000000002eed248, o0000000002ed0088, C4<>;
L_000000000319af00 .functor MUXZ 1, o0000000002eed278, v0000000002f3ec10_0, L_000000000319b4a0, C4<>;
L_000000000319a280 .functor MUXZ 1, L_000000000319af00, o0000000002eed338, o0000000002ed0088, C4<>;
S_0000000002f52ec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f51cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f3f890_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f3f110_0 .net "d", 0 0, L_000000000319c080;  alias, 1 drivers
v0000000002f3ead0_0 .net "q", 0 0, v0000000002f3ec10_0;  alias, 1 drivers
v0000000002f40650_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3ec10_0 .var "state", 0 0;
v0000000002f40fb0_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f543c0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f3fd90_0 .net8 "Bitline1", 0 0, p0000000002eed668;  1 drivers, strength-aware
v0000000002f3fe30_0 .net8 "Bitline2", 0 0, p0000000002eed698;  1 drivers, strength-aware
v0000000002f40ab0_0 .net "D", 0 0, L_000000000319bae0;  1 drivers
v0000000002f40d30_0 .net "Q", 0 0, v0000000002f3ee90_0;  1 drivers
v0000000002f3fed0_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f40290_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f40470_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eed6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f405b0_0 name=_s0
o0000000002eed6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f424f0_0 name=_s10
v0000000002f42bd0_0 .net *"_s12", 0 0, L_000000000319ba40;  1 drivers
o0000000002eed758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f42ef0_0 name=_s2
v0000000002f429f0_0 .net *"_s4", 0 0, L_000000000319b9a0;  1 drivers
o0000000002eed7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f42810_0 name=_s8
v0000000002f42770_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f41b90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319b9a0 .functor MUXZ 1, o0000000002eed758, v0000000002f3ee90_0, L_000000000319b180, C4<>;
L_0000000003199a60 .functor MUXZ 1, L_000000000319b9a0, o0000000002eed6c8, o0000000002ed0088, C4<>;
L_000000000319ba40 .functor MUXZ 1, o0000000002eed6f8, v0000000002f3ee90_0, L_000000000319b4a0, C4<>;
L_000000000319b540 .functor MUXZ 1, L_000000000319ba40, o0000000002eed7b8, o0000000002ed0088, C4<>;
S_0000000002f537c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f543c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f3edf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f40c90_0 .net "d", 0 0, L_000000000319bae0;  alias, 1 drivers
v0000000002f403d0_0 .net "q", 0 0, v0000000002f3ee90_0;  alias, 1 drivers
v0000000002f3eb70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f3ee90_0 .var "state", 0 0;
v0000000002f40a10_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f53640 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f42a90_0 .net8 "Bitline1", 0 0, p0000000002eedae8;  1 drivers, strength-aware
v0000000002f430d0_0 .net8 "Bitline2", 0 0, p0000000002eedb18;  1 drivers, strength-aware
v0000000002f43530_0 .net "D", 0 0, L_000000000319a5a0;  1 drivers
v0000000002f42450_0 .net "Q", 0 0, v0000000002f41c30_0;  1 drivers
v0000000002f41ff0_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f433f0_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f428b0_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eedb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f42630_0 name=_s0
o0000000002eedb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f426d0_0 name=_s10
v0000000002f41230_0 .net *"_s12", 0 0, L_000000000319b220;  1 drivers
o0000000002eedbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f42b30_0 name=_s2
v0000000002f42950_0 .net *"_s4", 0 0, L_000000000319bcc0;  1 drivers
o0000000002eedc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f41370_0 name=_s8
v0000000002f42c70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f41910_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319bcc0 .functor MUXZ 1, o0000000002eedbd8, v0000000002f41c30_0, L_000000000319b180, C4<>;
L_000000000319afa0 .functor MUXZ 1, L_000000000319bcc0, o0000000002eedb48, o0000000002ed0088, C4<>;
L_000000000319b220 .functor MUXZ 1, o0000000002eedb78, v0000000002f41c30_0, L_000000000319b4a0, C4<>;
L_000000000319a6e0 .functor MUXZ 1, L_000000000319b220, o0000000002eedc38, o0000000002ed0088, C4<>;
S_0000000002f54b40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f53640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f41190_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f42f90_0 .net "d", 0 0, L_000000000319a5a0;  alias, 1 drivers
v0000000002f42db0_0 .net "q", 0 0, v0000000002f41c30_0;  alias, 1 drivers
v0000000002f414b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f41c30_0 .var "state", 0 0;
v0000000002f41690_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f540c0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f41730_0 .net8 "Bitline1", 0 0, p0000000002eedf68;  1 drivers, strength-aware
v0000000002f42090_0 .net8 "Bitline2", 0 0, p0000000002eedf98;  1 drivers, strength-aware
v0000000002f41cd0_0 .net "D", 0 0, L_000000000319a320;  1 drivers
v0000000002f41410_0 .net "Q", 0 0, v0000000002f41a50_0;  1 drivers
v0000000002f41e10_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f41eb0_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f423b0_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eedfc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f41f50_0 name=_s0
o0000000002eedff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f43710_0 name=_s10
v0000000002f42e50_0 .net *"_s12", 0 0, L_000000000319bea0;  1 drivers
o0000000002eee058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f42590_0 name=_s2
v0000000002f43030_0 .net *"_s4", 0 0, L_0000000003199ba0;  1 drivers
o0000000002eee0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f435d0_0 name=_s8
v0000000002f42130_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f417d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003199ba0 .functor MUXZ 1, o0000000002eee058, v0000000002f41a50_0, L_000000000319b180, C4<>;
L_000000000319a640 .functor MUXZ 1, L_0000000003199ba0, o0000000002eedfc8, o0000000002ed0088, C4<>;
L_000000000319bea0 .functor MUXZ 1, o0000000002eedff8, v0000000002f41a50_0, L_000000000319b4a0, C4<>;
L_000000000319b0e0 .functor MUXZ 1, L_000000000319bea0, o0000000002eee0b8, o0000000002ed0088, C4<>;
S_0000000002f528c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f540c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f41550_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f412d0_0 .net "d", 0 0, L_000000000319a320;  alias, 1 drivers
v0000000002f415f0_0 .net "q", 0 0, v0000000002f41a50_0;  alias, 1 drivers
v0000000002f42d10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f41a50_0 .var "state", 0 0;
v0000000002f41d70_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f534c0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f42310_0 .net8 "Bitline1", 0 0, p0000000002eee3e8;  1 drivers, strength-aware
v0000000002f43170_0 .net8 "Bitline2", 0 0, p0000000002eee418;  1 drivers, strength-aware
v0000000002f43210_0 .net "D", 0 0, L_0000000003197da0;  1 drivers
v0000000002f432b0_0 .net "Q", 0 0, v0000000002f42270_0;  1 drivers
v0000000002f43350_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f43490_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f41af0_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eee448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f437b0_0 name=_s0
o0000000002eee478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f43850_0 name=_s10
v0000000002f45330_0 .net *"_s12", 0 0, L_0000000003199880;  1 drivers
o0000000002eee4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f442f0_0 name=_s2
v0000000002f455b0_0 .net *"_s4", 0 0, L_00000000031974e0;  1 drivers
o0000000002eee538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f458d0_0 name=_s8
v0000000002f45010_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f45a10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000031974e0 .functor MUXZ 1, o0000000002eee4d8, v0000000002f42270_0, L_000000000319b180, C4<>;
L_00000000031980c0 .functor MUXZ 1, L_00000000031974e0, o0000000002eee448, o0000000002ed0088, C4<>;
L_0000000003199880 .functor MUXZ 1, o0000000002eee478, v0000000002f42270_0, L_000000000319b4a0, C4<>;
L_0000000003198160 .functor MUXZ 1, L_0000000003199880, o0000000002eee538, o0000000002ed0088, C4<>;
S_0000000002f531c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f534c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f410f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f421d0_0 .net "d", 0 0, L_0000000003197da0;  alias, 1 drivers
v0000000002f41870_0 .net "q", 0 0, v0000000002f42270_0;  alias, 1 drivers
v0000000002f419b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f42270_0 .var "state", 0 0;
v0000000002f43670_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f51240 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f44430_0 .net8 "Bitline1", 0 0, p0000000002eee868;  1 drivers, strength-aware
v0000000002f45790_0 .net8 "Bitline2", 0 0, p0000000002eee898;  1 drivers, strength-aware
v0000000002f43b70_0 .net "D", 0 0, L_0000000003198840;  1 drivers
v0000000002f453d0_0 .net "Q", 0 0, v0000000002f43df0_0;  1 drivers
v0000000002f44930_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f43cb0_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f44e30_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eee8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f451f0_0 name=_s0
o0000000002eee8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f450b0_0 name=_s10
v0000000002f44390_0 .net *"_s12", 0 0, L_00000000031971c0;  1 drivers
o0000000002eee958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f45c90_0 name=_s2
v0000000002f444d0_0 .net *"_s4", 0 0, L_0000000003198200;  1 drivers
o0000000002eee9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f44d90_0 name=_s8
v0000000002f44570_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f44a70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003198200 .functor MUXZ 1, o0000000002eee958, v0000000002f43df0_0, L_000000000319b180, C4<>;
L_0000000003197e40 .functor MUXZ 1, L_0000000003198200, o0000000002eee8c8, o0000000002ed0088, C4<>;
L_00000000031971c0 .functor MUXZ 1, o0000000002eee8f8, v0000000002f43df0_0, L_000000000319b4a0, C4<>;
L_0000000003197ee0 .functor MUXZ 1, L_00000000031971c0, o0000000002eee9b8, o0000000002ed0088, C4<>;
S_0000000002f51540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f51240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f45bf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f45290_0 .net "d", 0 0, L_0000000003198840;  alias, 1 drivers
v0000000002f45ab0_0 .net "q", 0 0, v0000000002f43df0_0;  alias, 1 drivers
v0000000002f43d50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f43df0_0 .var "state", 0 0;
v0000000002f45b50_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f54cc0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f45dd0_0 .net8 "Bitline1", 0 0, p0000000002eeece8;  1 drivers, strength-aware
v0000000002f43a30_0 .net8 "Bitline2", 0 0, p0000000002eeed18;  1 drivers, strength-aware
v0000000002f44610_0 .net "D", 0 0, L_00000000031983e0;  1 drivers
v0000000002f43990_0 .net "Q", 0 0, v0000000002f45970_0;  1 drivers
v0000000002f44070_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f45e70_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f45470_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eeed48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f44f70_0 name=_s0
o0000000002eeed78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f43c10_0 name=_s10
v0000000002f44110_0 .net *"_s12", 0 0, L_0000000003198340;  1 drivers
o0000000002eeedd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f449d0_0 name=_s2
v0000000002f446b0_0 .net *"_s4", 0 0, L_0000000003197580;  1 drivers
o0000000002eeee38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f44ed0_0 name=_s8
v0000000002f441b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f456f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003197580 .functor MUXZ 1, o0000000002eeedd8, v0000000002f45970_0, L_000000000319b180, C4<>;
L_00000000031982a0 .functor MUXZ 1, L_0000000003197580, o0000000002eeed48, o0000000002ed0088, C4<>;
L_0000000003198340 .functor MUXZ 1, o0000000002eeed78, v0000000002f45970_0, L_000000000319b4a0, C4<>;
L_0000000003198de0 .functor MUXZ 1, L_0000000003198340, o0000000002eeee38, o0000000002ed0088, C4<>;
S_0000000002f51e40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f54cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f45830_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f43e90_0 .net "d", 0 0, L_00000000031983e0;  alias, 1 drivers
v0000000002f45650_0 .net "q", 0 0, v0000000002f45970_0;  alias, 1 drivers
v0000000002f43f30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f45970_0 .var "state", 0 0;
v0000000002f45d30_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f54240 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f44b10_0 .net8 "Bitline1", 0 0, p0000000002eef168;  1 drivers, strength-aware
v0000000002f45f10_0 .net8 "Bitline2", 0 0, p0000000002eef198;  1 drivers, strength-aware
v0000000002f44bb0_0 .net "D", 0 0, L_0000000003198a20;  1 drivers
v0000000002f45fb0_0 .net "Q", 0 0, v0000000002f44890_0;  1 drivers
v0000000002f43ad0_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f438f0_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f43fd0_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eef1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f44250_0 name=_s0
o0000000002eef1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f44c50_0 name=_s10
v0000000002f44cf0_0 .net *"_s12", 0 0, L_0000000003198520;  1 drivers
o0000000002eef258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7edc0_0 name=_s2
v0000000002f7e8c0_0 .net *"_s4", 0 0, L_0000000003198e80;  1 drivers
o0000000002eef2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7ee60_0 name=_s8
v0000000002f80580_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7f4a0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003198e80 .functor MUXZ 1, o0000000002eef258, v0000000002f44890_0, L_000000000319b180, C4<>;
L_0000000003197620 .functor MUXZ 1, L_0000000003198e80, o0000000002eef1c8, o0000000002ed0088, C4<>;
L_0000000003198520 .functor MUXZ 1, o0000000002eef1f8, v0000000002f44890_0, L_000000000319b4a0, C4<>;
L_0000000003198980 .functor MUXZ 1, L_0000000003198520, o0000000002eef2b8, o0000000002ed0088, C4<>;
S_0000000002f54540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f54240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f45150_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f46050_0 .net "d", 0 0, L_0000000003198a20;  alias, 1 drivers
v0000000002f45510_0 .net "q", 0 0, v0000000002f44890_0;  alias, 1 drivers
v0000000002f44750_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f44890_0 .var "state", 0 0;
v0000000002f447f0_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f51b40 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7ff40_0 .net8 "Bitline1", 0 0, p0000000002eef5e8;  1 drivers, strength-aware
v0000000002f7ffe0_0 .net8 "Bitline2", 0 0, p0000000002eef618;  1 drivers, strength-aware
v0000000002f7ea00_0 .net "D", 0 0, L_0000000003198f20;  1 drivers
v0000000002f7e5a0_0 .net "Q", 0 0, v0000000002f7e960_0;  1 drivers
v0000000002f7e320_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f7fae0_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f7e640_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eef648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7e780_0 name=_s0
o0000000002eef678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7eaa0_0 name=_s10
v0000000002f7f5e0_0 .net *"_s12", 0 0, L_0000000003198ca0;  1 drivers
o0000000002eef6d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f80080_0 name=_s2
v0000000002f7e820_0 .net *"_s4", 0 0, L_0000000003198c00;  1 drivers
o0000000002eef738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7f0e0_0 name=_s8
v0000000002f7ebe0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7ec80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003198c00 .functor MUXZ 1, o0000000002eef6d8, v0000000002f7e960_0, L_000000000319b180, C4<>;
L_0000000003198ac0 .functor MUXZ 1, L_0000000003198c00, o0000000002eef648, o0000000002ed0088, C4<>;
L_0000000003198ca0 .functor MUXZ 1, o0000000002eef678, v0000000002f7e960_0, L_000000000319b4a0, C4<>;
L_0000000003198d40 .functor MUXZ 1, L_0000000003198ca0, o0000000002eef738, o0000000002ed0088, C4<>;
S_0000000002f54840 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f51b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f806c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7f7c0_0 .net "d", 0 0, L_0000000003198f20;  alias, 1 drivers
v0000000002f7e3c0_0 .net "q", 0 0, v0000000002f7e960_0;  alias, 1 drivers
v0000000002f7f900_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f7e960_0 .var "state", 0 0;
v0000000002f7f180_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f53ac0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7f860_0 .net8 "Bitline1", 0 0, p0000000002eefa68;  1 drivers, strength-aware
v0000000002f7e460_0 .net8 "Bitline2", 0 0, p0000000002eefa98;  1 drivers, strength-aware
v0000000002f808a0_0 .net "D", 0 0, L_000000000319bf40;  1 drivers
v0000000002f7f680_0 .net "Q", 0 0, v0000000002f7e1e0_0;  1 drivers
v0000000002f801c0_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f7f2c0_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f7ef00_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eefac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7ed20_0 name=_s0
o0000000002eefaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f80260_0 name=_s10
v0000000002f80300_0 .net *"_s12", 0 0, L_000000000319aaa0;  1 drivers
o0000000002eefb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f80760_0 name=_s2
v0000000002f7e500_0 .net *"_s4", 0 0, L_00000000031991a0;  1 drivers
o0000000002eefbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7efa0_0 name=_s8
v0000000002f7f040_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7f360_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000031991a0 .functor MUXZ 1, o0000000002eefb58, v0000000002f7e1e0_0, L_000000000319b180, C4<>;
L_0000000003199240 .functor MUXZ 1, L_00000000031991a0, o0000000002eefac8, o0000000002ed0088, C4<>;
L_000000000319aaa0 .functor MUXZ 1, o0000000002eefaf8, v0000000002f7e1e0_0, L_000000000319b4a0, C4<>;
L_000000000319b860 .functor MUXZ 1, L_000000000319aaa0, o0000000002eefbb8, o0000000002ed0088, C4<>;
S_0000000002f53340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f53ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f80800_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f80120_0 .net "d", 0 0, L_000000000319bf40;  alias, 1 drivers
v0000000002f80620_0 .net "q", 0 0, v0000000002f7e1e0_0;  alias, 1 drivers
v0000000002f7f220_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f7e1e0_0 .var "state", 0 0;
v0000000002f7eb40_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f52140 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7f400_0 .net8 "Bitline1", 0 0, p0000000002eefee8;  1 drivers, strength-aware
v0000000002f7f540_0 .net8 "Bitline2", 0 0, p0000000002eeff18;  1 drivers, strength-aware
v0000000002f7f9a0_0 .net "D", 0 0, L_000000000319ac80;  1 drivers
v0000000002f7fa40_0 .net "Q", 0 0, v0000000002f80440_0;  1 drivers
v0000000002f7fb80_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f7fc20_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f7fcc0_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002eeff48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7fd60_0 name=_s0
o0000000002eeff78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7fe00_0 name=_s10
v0000000002f7fea0_0 .net *"_s12", 0 0, L_00000000031999c0;  1 drivers
o0000000002eeffd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f804e0_0 name=_s2
v0000000002f809e0_0 .net *"_s4", 0 0, L_0000000003199b00;  1 drivers
o0000000002ef0038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f82e20_0 name=_s8
v0000000002f81020_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f812a0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003199b00 .functor MUXZ 1, o0000000002eeffd8, v0000000002f80440_0, L_000000000319b180, C4<>;
L_000000000319b400 .functor MUXZ 1, L_0000000003199b00, o0000000002eeff48, o0000000002ed0088, C4<>;
L_00000000031999c0 .functor MUXZ 1, o0000000002eeff78, v0000000002f80440_0, L_000000000319b4a0, C4<>;
L_000000000319b360 .functor MUXZ 1, L_00000000031999c0, o0000000002ef0038, o0000000002ed0088, C4<>;
S_0000000002f51fc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f52140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7e140_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f803a0_0 .net "d", 0 0, L_000000000319ac80;  alias, 1 drivers
v0000000002f7f720_0 .net "q", 0 0, v0000000002f80440_0;  alias, 1 drivers
v0000000002f7e280_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f80440_0 .var "state", 0 0;
v0000000002f7e6e0_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f516c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f51840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f82ec0_0 .net8 "Bitline1", 0 0, p0000000002ef0368;  1 drivers, strength-aware
v0000000002f80940_0 .net8 "Bitline2", 0 0, p0000000002ef0398;  1 drivers, strength-aware
v0000000002f82d80_0 .net "D", 0 0, L_0000000003199f60;  1 drivers
v0000000002f81160_0 .net "Q", 0 0, v0000000002f80a80_0;  1 drivers
v0000000002f82ba0_0 .net "ReadEnable1", 0 0, L_000000000319b180;  alias, 1 drivers
v0000000002f82f60_0 .net "ReadEnable2", 0 0, L_000000000319b4a0;  alias, 1 drivers
v0000000002f83000_0 .net "WriteEnable", 0 0, L_000000000319bd60;  alias, 1 drivers
o0000000002ef03c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f81480_0 name=_s0
o0000000002ef03f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f81f20_0 name=_s10
v0000000002f82740_0 .net *"_s12", 0 0, L_000000000319a460;  1 drivers
o0000000002ef0458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f81200_0 name=_s2
v0000000002f80da0_0 .net *"_s4", 0 0, L_000000000319ad20;  1 drivers
o0000000002ef04b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f810c0_0 name=_s8
v0000000002f80f80_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f80e40_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319ad20 .functor MUXZ 1, o0000000002ef0458, v0000000002f80a80_0, L_000000000319b180, C4<>;
L_000000000319b900 .functor MUXZ 1, L_000000000319ad20, o0000000002ef03c8, o0000000002ed0088, C4<>;
L_000000000319a460 .functor MUXZ 1, o0000000002ef03f8, v0000000002f80a80_0, L_000000000319b4a0, C4<>;
L_000000000319a500 .functor MUXZ 1, L_000000000319a460, o0000000002ef04b8, o0000000002ed0088, C4<>;
S_0000000002f519c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f516c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f81ca0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f81d40_0 .net "d", 0 0, L_0000000003199f60;  alias, 1 drivers
v0000000002f82420_0 .net "q", 0 0, v0000000002f80a80_0;  alias, 1 drivers
v0000000002f81e80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f80a80_0 .var "state", 0 0;
v0000000002f81340_0 .net "wen", 0 0, L_000000000319bd60;  alias, 1 drivers
S_0000000002f53c40 .scope module, "R15" "Register" 2 146, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002f6cee0_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002f70900_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002f6ff00_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002f71620_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  1 drivers
v0000000002f70ae0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  1 drivers
v0000000002f6f820_0 .net "WriteReg", 0 0, L_000000000319c940;  1 drivers
v0000000002f6faa0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6fdc0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319a0a0 .part o0000000002ed49d8, 0, 1;
L_0000000003199ce0 .part o0000000002ed49d8, 1, 1;
L_000000000319a3c0 .part o0000000002ed49d8, 2, 1;
L_000000000319e420 .part o0000000002ed49d8, 3, 1;
L_000000000319e060 .part o0000000002ed49d8, 4, 1;
L_000000000319d980 .part o0000000002ed49d8, 5, 1;
L_000000000319e600 .part o0000000002ed49d8, 6, 1;
L_000000000319df20 .part o0000000002ed49d8, 7, 1;
L_000000000319d520 .part o0000000002ed49d8, 8, 1;
L_000000000319d2a0 .part o0000000002ed49d8, 9, 1;
L_000000000319cb20 .part o0000000002ed49d8, 10, 1;
L_000000000319cbc0 .part o0000000002ed49d8, 11, 1;
L_000000000319e100 .part o0000000002ed49d8, 12, 1;
L_000000000319e240 .part o0000000002ed49d8, 13, 1;
L_000000000319c580 .part o0000000002ed49d8, 14, 1;
L_000000000319c760 .part o0000000002ed49d8, 15, 1;
p0000000002ef0998 .port I0000000002e88800, L_000000000319bfe0;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ef0998;
p0000000002ef09c8 .port I0000000002e89040, L_000000000319a820;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ef09c8;
p0000000002ef0e78 .port I0000000002e88800, L_000000000319abe0;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002ef0e78;
p0000000002ef0ea8 .port I0000000002e89040, L_000000000319b720;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002ef0ea8;
p0000000002ef2df8 .port I0000000002e88800, L_0000000003199ec0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002ef2df8;
p0000000002ef2e28 .port I0000000002e89040, L_000000000319ab40;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002ef2e28;
p0000000002ef3278 .port I0000000002e88800, L_000000000319a960;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002ef3278;
p0000000002ef32a8 .port I0000000002e89040, L_000000000319d340;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002ef32a8;
p0000000002ef36f8 .port I0000000002e88800, L_000000000319ca80;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002ef36f8;
p0000000002ef3728 .port I0000000002e89040, L_000000000319ce40;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002ef3728;
p0000000002ef3b78 .port I0000000002e88800, L_000000000319dde0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002ef3b78;
p0000000002ef3ba8 .port I0000000002e89040, L_000000000319e920;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002ef3ba8;
p0000000002ef3ff8 .port I0000000002e88800, L_000000000319cd00;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002ef3ff8;
p0000000002ef4028 .port I0000000002e89040, L_000000000319e560;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002ef4028;
p0000000002ef4478 .port I0000000002e88800, L_000000000319d5c0;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002ef4478;
p0000000002ef44a8 .port I0000000002e89040, L_000000000319c260;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002ef44a8;
p0000000002ef48f8 .port I0000000002e88800, L_000000000319c3a0;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002ef48f8;
p0000000002ef4928 .port I0000000002e89040, L_000000000319c800;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002ef4928;
p0000000002ef4d78 .port I0000000002e88800, L_000000000319db60;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002ef4d78;
p0000000002ef4da8 .port I0000000002e89040, L_000000000319c8a0;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002ef4da8;
p0000000002ef12f8 .port I0000000002e88800, L_000000000319cc60;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002ef12f8;
p0000000002ef1328 .port I0000000002e89040, L_000000000319d0c0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002ef1328;
p0000000002ef1778 .port I0000000002e88800, L_000000000319d7a0;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002ef1778;
p0000000002ef17a8 .port I0000000002e89040, L_000000000319e880;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002ef17a8;
p0000000002ef1bf8 .port I0000000002e88800, L_000000000319dd40;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002ef1bf8;
p0000000002ef1c28 .port I0000000002e89040, L_000000000319dfc0;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002ef1c28;
p0000000002ef2078 .port I0000000002e88800, L_000000000319c1c0;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002ef2078;
p0000000002ef20a8 .port I0000000002e89040, L_000000000319c300;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002ef20a8;
p0000000002ef24f8 .port I0000000002e88800, L_000000000319e380;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002ef24f8;
p0000000002ef2528 .port I0000000002e89040, L_000000000319c4e0;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002ef2528;
p0000000002ef2978 .port I0000000002e88800, L_000000000319d200;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002ef2978;
p0000000002ef29a8 .port I0000000002e89040, L_000000000319c6c0;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002ef29a8;
S_0000000002f52440 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f81980_0 .net8 "Bitline1", 0 0, p0000000002ef0998;  1 drivers, strength-aware
v0000000002f81660_0 .net8 "Bitline2", 0 0, p0000000002ef09c8;  1 drivers, strength-aware
v0000000002f80bc0_0 .net "D", 0 0, L_000000000319a0a0;  1 drivers
v0000000002f827e0_0 .net "Q", 0 0, v0000000002f826a0_0;  1 drivers
v0000000002f82880_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f82380_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f824c0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef0a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f821a0_0 name=_s0
o0000000002ef0a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f80c60_0 name=_s10
v0000000002f817a0_0 .net *"_s12", 0 0, L_000000000319a780;  1 drivers
o0000000002ef0ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f82240_0 name=_s2
v0000000002f818e0_0 .net *"_s4", 0 0, L_000000000319ae60;  1 drivers
o0000000002ef0b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f822e0_0 name=_s8
v0000000002f81a20_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f80d00_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319ae60 .functor MUXZ 1, o0000000002ef0ae8, v0000000002f826a0_0, L_000000000319c9e0, C4<>;
L_000000000319bfe0 .functor MUXZ 1, L_000000000319ae60, o0000000002ef0a58, o0000000002ed0088, C4<>;
L_000000000319a780 .functor MUXZ 1, o0000000002ef0a88, v0000000002f826a0_0, L_000000000319f1e0, C4<>;
L_000000000319a820 .functor MUXZ 1, L_000000000319a780, o0000000002ef0b48, o0000000002ed0088, C4<>;
S_0000000002f53dc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f52440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f815c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f82b00_0 .net "d", 0 0, L_000000000319a0a0;  alias, 1 drivers
v0000000002f830a0_0 .net "q", 0 0, v0000000002f826a0_0;  alias, 1 drivers
v0000000002f82100_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f826a0_0 .var "state", 0 0;
v0000000002f81700_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f525c0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f82920_0 .net8 "Bitline1", 0 0, p0000000002ef0e78;  1 drivers, strength-aware
v0000000002f82a60_0 .net8 "Bitline2", 0 0, p0000000002ef0ea8;  1 drivers, strength-aware
v0000000002f82ce0_0 .net "D", 0 0, L_0000000003199ce0;  1 drivers
v0000000002f829c0_0 .net "Q", 0 0, v0000000002f81de0_0;  1 drivers
v0000000002f83820_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f845e0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f842c0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef0ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f849a0_0 name=_s0
o0000000002ef0f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f84cc0_0 name=_s10
v0000000002f84360_0 .net *"_s12", 0 0, L_000000000319a140;  1 drivers
o0000000002ef0f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f84720_0 name=_s2
v0000000002f847c0_0 .net *"_s4", 0 0, L_000000000319c120;  1 drivers
o0000000002ef0fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f84c20_0 name=_s8
v0000000002f84680_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f83640_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319c120 .functor MUXZ 1, o0000000002ef0f68, v0000000002f81de0_0, L_000000000319c9e0, C4<>;
L_000000000319abe0 .functor MUXZ 1, L_000000000319c120, o0000000002ef0ed8, o0000000002ed0088, C4<>;
L_000000000319a140 .functor MUXZ 1, o0000000002ef0f08, v0000000002f81de0_0, L_000000000319f1e0, C4<>;
L_000000000319b720 .functor MUXZ 1, L_000000000319a140, o0000000002ef0fc8, o0000000002ed0088, C4<>;
S_0000000002f52740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f525c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f82c40_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f81ac0_0 .net "d", 0 0, L_0000000003199ce0;  alias, 1 drivers
v0000000002f82560_0 .net "q", 0 0, v0000000002f81de0_0;  alias, 1 drivers
v0000000002f81b60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f81de0_0 .var "state", 0 0;
v0000000002f82600_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f90100 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f84400_0 .net8 "Bitline1", 0 0, p0000000002ef12f8;  1 drivers, strength-aware
v0000000002f844a0_0 .net8 "Bitline2", 0 0, p0000000002ef1328;  1 drivers, strength-aware
v0000000002f83500_0 .net "D", 0 0, L_000000000319cb20;  1 drivers
v0000000002f84540_0 .net "Q", 0 0, v0000000002f83460_0;  1 drivers
v0000000002f84ae0_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f84b80_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f83aa0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef1358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f83e60_0 name=_s0
o0000000002ef1388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f83d20_0 name=_s10
v0000000002f84ea0_0 .net *"_s12", 0 0, L_000000000319cda0;  1 drivers
o0000000002ef13e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f84d60_0 name=_s2
v0000000002f838c0_0 .net *"_s4", 0 0, L_000000000319d660;  1 drivers
o0000000002ef1448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f84e00_0 name=_s8
v0000000002f84f40_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f83960_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319d660 .functor MUXZ 1, o0000000002ef13e8, v0000000002f83460_0, L_000000000319c9e0, C4<>;
L_000000000319cc60 .functor MUXZ 1, L_000000000319d660, o0000000002ef1358, o0000000002ed0088, C4<>;
L_000000000319cda0 .functor MUXZ 1, o0000000002ef1388, v0000000002f83460_0, L_000000000319f1e0, C4<>;
L_000000000319d0c0 .functor MUXZ 1, L_000000000319cda0, o0000000002ef1448, o0000000002ed0088, C4<>;
S_0000000002f90580 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f90100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f84860_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f83a00_0 .net "d", 0 0, L_000000000319cb20;  alias, 1 drivers
v0000000002f84900_0 .net "q", 0 0, v0000000002f83460_0;  alias, 1 drivers
v0000000002f83320_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f83460_0 .var "state", 0 0;
v0000000002f84a40_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f90b80 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f835a0_0 .net8 "Bitline1", 0 0, p0000000002ef1778;  1 drivers, strength-aware
v0000000002f836e0_0 .net8 "Bitline2", 0 0, p0000000002ef17a8;  1 drivers, strength-aware
v0000000002f83780_0 .net "D", 0 0, L_000000000319cbc0;  1 drivers
v0000000002f83be0_0 .net "Q", 0 0, v0000000002f83280_0;  1 drivers
v0000000002f83c80_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f83dc0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f83f00_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef17d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f83fa0_0 name=_s0
o0000000002ef1808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f84040_0 name=_s10
v0000000002f840e0_0 .net *"_s12", 0 0, L_000000000319d020;  1 drivers
o0000000002ef1868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f84180_0 name=_s2
v0000000002f84220_0 .net *"_s4", 0 0, L_000000000319cf80;  1 drivers
o0000000002ef18c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66e00_0 name=_s8
v0000000002f665e0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f671c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319cf80 .functor MUXZ 1, o0000000002ef1868, v0000000002f83280_0, L_000000000319c9e0, C4<>;
L_000000000319d7a0 .functor MUXZ 1, L_000000000319cf80, o0000000002ef17d8, o0000000002ed0088, C4<>;
L_000000000319d020 .functor MUXZ 1, o0000000002ef1808, v0000000002f83280_0, L_000000000319f1e0, C4<>;
L_000000000319e880 .functor MUXZ 1, L_000000000319d020, o0000000002ef18c8, o0000000002ed0088, C4<>;
S_0000000002f8ef00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f90b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f84fe0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f831e0_0 .net "d", 0 0, L_000000000319cbc0;  alias, 1 drivers
v0000000002f83b40_0 .net "q", 0 0, v0000000002f83280_0;  alias, 1 drivers
v0000000002f83140_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f83280_0 .var "state", 0 0;
v0000000002f833c0_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8fe00 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f660e0_0 .net8 "Bitline1", 0 0, p0000000002ef1bf8;  1 drivers, strength-aware
v0000000002f65fa0_0 .net8 "Bitline2", 0 0, p0000000002ef1c28;  1 drivers, strength-aware
v0000000002f67300_0 .net "D", 0 0, L_000000000319e100;  1 drivers
v0000000002f67580_0 .net "Q", 0 0, v0000000002f65500_0;  1 drivers
v0000000002f667c0_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f65460_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f65f00_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef1c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f67800_0 name=_s0
o0000000002ef1c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66720_0 name=_s10
v0000000002f66180_0 .net *"_s12", 0 0, L_000000000319de80;  1 drivers
o0000000002ef1ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f65dc0_0 name=_s2
v0000000002f65140_0 .net *"_s4", 0 0, L_000000000319dca0;  1 drivers
o0000000002ef1d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66fe0_0 name=_s8
v0000000002f65780_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f655a0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319dca0 .functor MUXZ 1, o0000000002ef1ce8, v0000000002f65500_0, L_000000000319c9e0, C4<>;
L_000000000319dd40 .functor MUXZ 1, L_000000000319dca0, o0000000002ef1c58, o0000000002ed0088, C4<>;
L_000000000319de80 .functor MUXZ 1, o0000000002ef1c88, v0000000002f65500_0, L_000000000319f1e0, C4<>;
L_000000000319dfc0 .functor MUXZ 1, L_000000000319de80, o0000000002ef1d48, o0000000002ed0088, C4<>;
S_0000000002f90700 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8fe00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f65be0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f66680_0 .net "d", 0 0, L_000000000319e100;  alias, 1 drivers
v0000000002f67760_0 .net "q", 0 0, v0000000002f65500_0;  alias, 1 drivers
v0000000002f66d60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f65500_0 .var "state", 0 0;
v0000000002f65320_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8d700 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f678a0_0 .net8 "Bitline1", 0 0, p0000000002ef2078;  1 drivers, strength-aware
v0000000002f65820_0 .net8 "Bitline2", 0 0, p0000000002ef20a8;  1 drivers, strength-aware
v0000000002f66220_0 .net "D", 0 0, L_000000000319e240;  1 drivers
v0000000002f65280_0 .net "Q", 0 0, v0000000002f66900_0;  1 drivers
v0000000002f662c0_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f66360_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f673a0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef20d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f658c0_0 name=_s0
o0000000002ef2108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f653c0_0 name=_s10
v0000000002f65640_0 .net *"_s12", 0 0, L_000000000319e1a0;  1 drivers
o0000000002ef2168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f656e0_0 name=_s2
v0000000002f669a0_0 .net *"_s4", 0 0, L_000000000319d840;  1 drivers
o0000000002ef21c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66b80_0 name=_s8
v0000000002f65aa0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f65e60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319d840 .functor MUXZ 1, o0000000002ef2168, v0000000002f66900_0, L_000000000319c9e0, C4<>;
L_000000000319c1c0 .functor MUXZ 1, L_000000000319d840, o0000000002ef20d8, o0000000002ed0088, C4<>;
L_000000000319e1a0 .functor MUXZ 1, o0000000002ef2108, v0000000002f66900_0, L_000000000319f1e0, C4<>;
L_000000000319c300 .functor MUXZ 1, L_000000000319e1a0, o0000000002ef21c8, o0000000002ed0088, C4<>;
S_0000000002f8e180 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8d700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f65c80_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f651e0_0 .net "d", 0 0, L_000000000319e240;  alias, 1 drivers
v0000000002f66860_0 .net "q", 0 0, v0000000002f66900_0;  alias, 1 drivers
v0000000002f65d20_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f66900_0 .var "state", 0 0;
v0000000002f66040_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8de80 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f65960_0 .net8 "Bitline1", 0 0, p0000000002ef24f8;  1 drivers, strength-aware
v0000000002f664a0_0 .net8 "Bitline2", 0 0, p0000000002ef2528;  1 drivers, strength-aware
v0000000002f66cc0_0 .net "D", 0 0, L_000000000319c580;  1 drivers
v0000000002f66540_0 .net "Q", 0 0, v0000000002f674e0_0;  1 drivers
v0000000002f65a00_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f66ea0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f65b40_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef2558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66a40_0 name=_s0
o0000000002ef2588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66ae0_0 name=_s10
v0000000002f66f40_0 .net *"_s12", 0 0, L_000000000319c440;  1 drivers
o0000000002ef25e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f67080_0 name=_s2
v0000000002f66c20_0 .net *"_s4", 0 0, L_000000000319e2e0;  1 drivers
o0000000002ef2648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f67620_0 name=_s8
v0000000002f694c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f68980_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319e2e0 .functor MUXZ 1, o0000000002ef25e8, v0000000002f674e0_0, L_000000000319c9e0, C4<>;
L_000000000319e380 .functor MUXZ 1, L_000000000319e2e0, o0000000002ef2558, o0000000002ed0088, C4<>;
L_000000000319c440 .functor MUXZ 1, o0000000002ef2588, v0000000002f674e0_0, L_000000000319f1e0, C4<>;
L_000000000319c4e0 .functor MUXZ 1, L_000000000319c440, o0000000002ef2648, o0000000002ed0088, C4<>;
S_0000000002f8e000 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8de80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f67440_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f67120_0 .net "d", 0 0, L_000000000319c580;  alias, 1 drivers
v0000000002f67260_0 .net "q", 0 0, v0000000002f674e0_0;  alias, 1 drivers
v0000000002f676c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f674e0_0 .var "state", 0 0;
v0000000002f66400_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8f380 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f67d00_0 .net8 "Bitline1", 0 0, p0000000002ef2978;  1 drivers, strength-aware
v0000000002f696a0_0 .net8 "Bitline2", 0 0, p0000000002ef29a8;  1 drivers, strength-aware
v0000000002f682a0_0 .net "D", 0 0, L_000000000319c760;  1 drivers
v0000000002f69420_0 .net "Q", 0 0, v0000000002f699c0_0;  1 drivers
v0000000002f680c0_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f69f60_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f68700_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef29d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f687a0_0 name=_s0
o0000000002ef2a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f68ca0_0 name=_s10
v0000000002f68840_0 .net *"_s12", 0 0, L_000000000319c620;  1 drivers
o0000000002ef2a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f68fc0_0 name=_s2
v0000000002f67da0_0 .net *"_s4", 0 0, L_000000000319d160;  1 drivers
o0000000002ef2ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f69100_0 name=_s8
v0000000002f69880_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f68160_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319d160 .functor MUXZ 1, o0000000002ef2a68, v0000000002f699c0_0, L_000000000319c9e0, C4<>;
L_000000000319d200 .functor MUXZ 1, L_000000000319d160, o0000000002ef29d8, o0000000002ed0088, C4<>;
L_000000000319c620 .functor MUXZ 1, o0000000002ef2a08, v0000000002f699c0_0, L_000000000319f1e0, C4<>;
L_000000000319c6c0 .functor MUXZ 1, L_000000000319c620, o0000000002ef2ac8, o0000000002ed0088, C4<>;
S_0000000002f90400 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8f380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f68660_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f69060_0 .net "d", 0 0, L_000000000319c760;  alias, 1 drivers
v0000000002f68ac0_0 .net "q", 0 0, v0000000002f699c0_0;  alias, 1 drivers
v0000000002f688e0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f699c0_0 .var "state", 0 0;
v0000000002f69ec0_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8f500 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f69d80_0 .net8 "Bitline1", 0 0, p0000000002ef2df8;  1 drivers, strength-aware
v0000000002f69c40_0 .net8 "Bitline2", 0 0, p0000000002ef2e28;  1 drivers, strength-aware
v0000000002f69740_0 .net "D", 0 0, L_000000000319a3c0;  1 drivers
v0000000002f697e0_0 .net "Q", 0 0, v0000000002f6a000_0;  1 drivers
v0000000002f69ba0_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f67bc0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f6a0a0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef2e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f67e40_0 name=_s0
o0000000002ef2e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f68020_0 name=_s10
v0000000002f67ee0_0 .net *"_s12", 0 0, L_000000000319a1e0;  1 drivers
o0000000002ef2ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f69600_0 name=_s2
v0000000002f68de0_0 .net *"_s4", 0 0, L_0000000003199d80;  1 drivers
o0000000002ef2f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f69920_0 name=_s8
v0000000002f67f80_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f691a0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003199d80 .functor MUXZ 1, o0000000002ef2ee8, v0000000002f6a000_0, L_000000000319c9e0, C4<>;
L_0000000003199ec0 .functor MUXZ 1, L_0000000003199d80, o0000000002ef2e58, o0000000002ed0088, C4<>;
L_000000000319a1e0 .functor MUXZ 1, o0000000002ef2e88, v0000000002f6a000_0, L_000000000319f1e0, C4<>;
L_000000000319ab40 .functor MUXZ 1, L_000000000319a1e0, o0000000002ef2f48, o0000000002ed0088, C4<>;
S_0000000002f90a00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8f500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f68f20_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f68200_0 .net "d", 0 0, L_000000000319a3c0;  alias, 1 drivers
v0000000002f68a20_0 .net "q", 0 0, v0000000002f6a000_0;  alias, 1 drivers
v0000000002f67a80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f6a000_0 .var "state", 0 0;
v0000000002f67b20_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8e300 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f68c00_0 .net8 "Bitline1", 0 0, p0000000002ef3278;  1 drivers, strength-aware
v0000000002f69e20_0 .net8 "Bitline2", 0 0, p0000000002ef32a8;  1 drivers, strength-aware
v0000000002f692e0_0 .net "D", 0 0, L_000000000319e420;  1 drivers
v0000000002f67c60_0 .net "Q", 0 0, v0000000002f68340_0;  1 drivers
v0000000002f68e80_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f679e0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f69b00_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef32d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f69380_0 name=_s0
o0000000002ef3308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f69560_0 name=_s10
v0000000002f685c0_0 .net *"_s12", 0 0, L_000000000319aa00;  1 drivers
o0000000002ef3368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f683e0_0 name=_s2
v0000000002f69ce0_0 .net *"_s4", 0 0, L_000000000319a8c0;  1 drivers
o0000000002ef33c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f68480_0 name=_s8
v0000000002f68520_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6bb80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319a8c0 .functor MUXZ 1, o0000000002ef3368, v0000000002f68340_0, L_000000000319c9e0, C4<>;
L_000000000319a960 .functor MUXZ 1, L_000000000319a8c0, o0000000002ef32d8, o0000000002ed0088, C4<>;
L_000000000319aa00 .functor MUXZ 1, o0000000002ef3308, v0000000002f68340_0, L_000000000319f1e0, C4<>;
L_000000000319d340 .functor MUXZ 1, L_000000000319aa00, o0000000002ef33c8, o0000000002ed0088, C4<>;
S_0000000002f8e480 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8e300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f67940_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f69240_0 .net "d", 0 0, L_000000000319e420;  alias, 1 drivers
v0000000002f68d40_0 .net "q", 0 0, v0000000002f68340_0;  alias, 1 drivers
v0000000002f69a60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f68340_0 .var "state", 0 0;
v0000000002f68b60_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8f680 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6bea0_0 .net8 "Bitline1", 0 0, p0000000002ef36f8;  1 drivers, strength-aware
v0000000002f6c440_0 .net8 "Bitline2", 0 0, p0000000002ef3728;  1 drivers, strength-aware
v0000000002f6b360_0 .net "D", 0 0, L_000000000319e060;  1 drivers
v0000000002f6bf40_0 .net "Q", 0 0, v0000000002f6b2c0_0;  1 drivers
v0000000002f6ac80_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f6c8a0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f6bfe0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef3758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a820_0 name=_s0
o0000000002ef3788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a5a0_0 name=_s10
v0000000002f6b180_0 .net *"_s12", 0 0, L_000000000319dac0;  1 drivers
o0000000002ef37e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6b680_0 name=_s2
v0000000002f6b220_0 .net *"_s4", 0 0, L_000000000319d700;  1 drivers
o0000000002ef3848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6bc20_0 name=_s8
v0000000002f6b400_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6a500_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319d700 .functor MUXZ 1, o0000000002ef37e8, v0000000002f6b2c0_0, L_000000000319c9e0, C4<>;
L_000000000319ca80 .functor MUXZ 1, L_000000000319d700, o0000000002ef3758, o0000000002ed0088, C4<>;
L_000000000319dac0 .functor MUXZ 1, o0000000002ef3788, v0000000002f6b2c0_0, L_000000000319f1e0, C4<>;
L_000000000319ce40 .functor MUXZ 1, L_000000000319dac0, o0000000002ef3848, o0000000002ed0088, C4<>;
S_0000000002f90d00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6c3a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6c800_0 .net "d", 0 0, L_000000000319e060;  alias, 1 drivers
v0000000002f6abe0_0 .net "q", 0 0, v0000000002f6b2c0_0;  alias, 1 drivers
v0000000002f6bd60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f6b2c0_0 .var "state", 0 0;
v0000000002f6bcc0_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8e600 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6c760_0 .net8 "Bitline1", 0 0, p0000000002ef3b78;  1 drivers, strength-aware
v0000000002f6c6c0_0 .net8 "Bitline2", 0 0, p0000000002ef3ba8;  1 drivers, strength-aware
v0000000002f6ad20_0 .net "D", 0 0, L_000000000319d980;  1 drivers
v0000000002f6b040_0 .net "Q", 0 0, v0000000002f6c120_0;  1 drivers
v0000000002f6c580_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f6b720_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f6a280_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef3bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a640_0 name=_s0
o0000000002ef3c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6b900_0 name=_s10
v0000000002f6a8c0_0 .net *"_s12", 0 0, L_000000000319e4c0;  1 drivers
o0000000002ef3c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6ba40_0 name=_s2
v0000000002f6a960_0 .net *"_s4", 0 0, L_000000000319d3e0;  1 drivers
o0000000002ef3cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6b4a0_0 name=_s8
v0000000002f6be00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6adc0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319d3e0 .functor MUXZ 1, o0000000002ef3c68, v0000000002f6c120_0, L_000000000319c9e0, C4<>;
L_000000000319dde0 .functor MUXZ 1, L_000000000319d3e0, o0000000002ef3bd8, o0000000002ed0088, C4<>;
L_000000000319e4c0 .functor MUXZ 1, o0000000002ef3c08, v0000000002f6c120_0, L_000000000319f1e0, C4<>;
L_000000000319e920 .functor MUXZ 1, L_000000000319e4c0, o0000000002ef3cc8, o0000000002ed0088, C4<>;
S_0000000002f8e900 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8e600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6c080_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6c4e0_0 .net "d", 0 0, L_000000000319d980;  alias, 1 drivers
v0000000002f6aaa0_0 .net "q", 0 0, v0000000002f6c120_0;  alias, 1 drivers
v0000000002f6c620_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f6c120_0 .var "state", 0 0;
v0000000002f6ab40_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8ea80 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6a140_0 .net8 "Bitline1", 0 0, p0000000002ef3ff8;  1 drivers, strength-aware
v0000000002f6b540_0 .net8 "Bitline2", 0 0, p0000000002ef4028;  1 drivers, strength-aware
v0000000002f6c300_0 .net "D", 0 0, L_000000000319e600;  1 drivers
v0000000002f6b7c0_0 .net "Q", 0 0, v0000000002f6a780_0;  1 drivers
v0000000002f6af00_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f6afa0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f6b9a0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef4058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a1e0_0 name=_s0
o0000000002ef4088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6b0e0_0 name=_s10
v0000000002f6b860_0 .net *"_s12", 0 0, L_000000000319e6a0;  1 drivers
o0000000002ef40e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a3c0_0 name=_s2
v0000000002f6bae0_0 .net *"_s4", 0 0, L_000000000319dc00;  1 drivers
o0000000002ef4148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a320_0 name=_s8
v0000000002f6a460_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6b5e0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319dc00 .functor MUXZ 1, o0000000002ef40e8, v0000000002f6a780_0, L_000000000319c9e0, C4<>;
L_000000000319cd00 .functor MUXZ 1, L_000000000319dc00, o0000000002ef4058, o0000000002ed0088, C4<>;
L_000000000319e6a0 .functor MUXZ 1, o0000000002ef4088, v0000000002f6a780_0, L_000000000319f1e0, C4<>;
L_000000000319e560 .functor MUXZ 1, L_000000000319e6a0, o0000000002ef4148, o0000000002ed0088, C4<>;
S_0000000002f90e80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8ea80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6aa00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6a6e0_0 .net "d", 0 0, L_000000000319e600;  alias, 1 drivers
v0000000002f6c1c0_0 .net "q", 0 0, v0000000002f6a780_0;  alias, 1 drivers
v0000000002f6ae60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f6a780_0 .var "state", 0 0;
v0000000002f6c260_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8dd00 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6d3e0_0 .net8 "Bitline1", 0 0, p0000000002ef4478;  1 drivers, strength-aware
v0000000002f6c9e0_0 .net8 "Bitline2", 0 0, p0000000002ef44a8;  1 drivers, strength-aware
v0000000002f6e100_0 .net "D", 0 0, L_000000000319df20;  1 drivers
v0000000002f6d480_0 .net "Q", 0 0, v0000000002f6f0a0_0;  1 drivers
v0000000002f6de80_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f6d840_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f6ef60_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef44d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6dac0_0 name=_s0
o0000000002ef4508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6cd00_0 name=_s10
v0000000002f6e880_0 .net *"_s12", 0 0, L_000000000319da20;  1 drivers
o0000000002ef4568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6ed80_0 name=_s2
v0000000002f6d8e0_0 .net *"_s4", 0 0, L_000000000319d8e0;  1 drivers
o0000000002ef45c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d7a0_0 name=_s8
v0000000002f6eb00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6d020_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319d8e0 .functor MUXZ 1, o0000000002ef4568, v0000000002f6f0a0_0, L_000000000319c9e0, C4<>;
L_000000000319d5c0 .functor MUXZ 1, L_000000000319d8e0, o0000000002ef44d8, o0000000002ed0088, C4<>;
L_000000000319da20 .functor MUXZ 1, o0000000002ef4508, v0000000002f6f0a0_0, L_000000000319f1e0, C4<>;
L_000000000319c260 .functor MUXZ 1, L_000000000319da20, o0000000002ef45c8, o0000000002ed0088, C4<>;
S_0000000002f8e780 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8dd00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6cf80_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6e420_0 .net "d", 0 0, L_000000000319df20;  alias, 1 drivers
v0000000002f6d160_0 .net "q", 0 0, v0000000002f6f0a0_0;  alias, 1 drivers
v0000000002f6e9c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f6f0a0_0 .var "state", 0 0;
v0000000002f6e060_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8d100 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6f000_0 .net8 "Bitline1", 0 0, p0000000002ef48f8;  1 drivers, strength-aware
v0000000002f6e920_0 .net8 "Bitline2", 0 0, p0000000002ef4928;  1 drivers, strength-aware
v0000000002f6ea60_0 .net "D", 0 0, L_000000000319d520;  1 drivers
v0000000002f6eec0_0 .net "Q", 0 0, v0000000002f6e740_0;  1 drivers
v0000000002f6e560_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f6d660_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f6eba0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef4958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d520_0 name=_s0
o0000000002ef4988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d200_0 name=_s10
v0000000002f6e600_0 .net *"_s12", 0 0, L_000000000319d480;  1 drivers
o0000000002ef49e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d340_0 name=_s2
v0000000002f6e1a0_0 .net *"_s4", 0 0, L_000000000319cee0;  1 drivers
o0000000002ef4a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d5c0_0 name=_s8
v0000000002f6d700_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6db60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319cee0 .functor MUXZ 1, o0000000002ef49e8, v0000000002f6e740_0, L_000000000319c9e0, C4<>;
L_000000000319c3a0 .functor MUXZ 1, L_000000000319cee0, o0000000002ef4958, o0000000002ed0088, C4<>;
L_000000000319d480 .functor MUXZ 1, o0000000002ef4988, v0000000002f6e740_0, L_000000000319f1e0, C4<>;
L_000000000319c800 .functor MUXZ 1, L_000000000319d480, o0000000002ef4a48, o0000000002ed0088, C4<>;
S_0000000002f90280 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8d100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6d2a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6d980_0 .net "d", 0 0, L_000000000319d520;  alias, 1 drivers
v0000000002f6d0c0_0 .net "q", 0 0, v0000000002f6e740_0;  alias, 1 drivers
v0000000002f6da20_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f6e740_0 .var "state", 0 0;
v0000000002f6e380_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f90880 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f53c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6cda0_0 .net8 "Bitline1", 0 0, p0000000002ef4d78;  1 drivers, strength-aware
v0000000002f6dfc0_0 .net8 "Bitline2", 0 0, p0000000002ef4da8;  1 drivers, strength-aware
v0000000002f6dca0_0 .net "D", 0 0, L_000000000319d2a0;  1 drivers
v0000000002f6dd40_0 .net "Q", 0 0, v0000000002f6df20_0;  1 drivers
v0000000002f6ca80_0 .net "ReadEnable1", 0 0, L_000000000319c9e0;  alias, 1 drivers
v0000000002f6dde0_0 .net "ReadEnable2", 0 0, L_000000000319f1e0;  alias, 1 drivers
v0000000002f6e6a0_0 .net "WriteEnable", 0 0, L_000000000319c940;  alias, 1 drivers
o0000000002ef4dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6ec40_0 name=_s0
o0000000002ef4e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6ece0_0 name=_s10
v0000000002f6c940_0 .net *"_s12", 0 0, L_000000000319e7e0;  1 drivers
o0000000002ef4e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6ee20_0 name=_s2
v0000000002f6cb20_0 .net *"_s4", 0 0, L_000000000319e740;  1 drivers
o0000000002ef4ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6cbc0_0 name=_s8
v0000000002f6cc60_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6ce40_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000319e740 .functor MUXZ 1, o0000000002ef4e68, v0000000002f6df20_0, L_000000000319c9e0, C4<>;
L_000000000319db60 .functor MUXZ 1, L_000000000319e740, o0000000002ef4dd8, o0000000002ed0088, C4<>;
L_000000000319e7e0 .functor MUXZ 1, o0000000002ef4e08, v0000000002f6df20_0, L_000000000319f1e0, C4<>;
L_000000000319c8a0 .functor MUXZ 1, L_000000000319e7e0, o0000000002ef4ec8, o0000000002ed0088, C4<>;
S_0000000002f8f200 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f90880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6e4c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6e7e0_0 .net "d", 0 0, L_000000000319d2a0;  alias, 1 drivers
v0000000002f6e240_0 .net "q", 0 0, v0000000002f6df20_0;  alias, 1 drivers
v0000000002f6e2e0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f6df20_0 .var "state", 0 0;
v0000000002f6dc00_0 .net "wen", 0 0, L_000000000319c940;  alias, 1 drivers
S_0000000002f8f800 .scope module, "R2" "Register" 2 29, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002f7bd00_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002f7bee0_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002f7cf20_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002f7da60_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  1 drivers
v0000000002f7d380_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  1 drivers
v0000000002f7c660_0 .net "WriteReg", 0 0, L_000000000309ce30;  1 drivers
v0000000002f7ce80_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7d1a0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003099c30 .part o0000000002ed49d8, 0, 1;
L_000000000309b710 .part o0000000002ed49d8, 1, 1;
L_000000000309a130 .part o0000000002ed49d8, 2, 1;
L_000000000309b530 .part o0000000002ed49d8, 3, 1;
L_000000000309c390 .part o0000000002ed49d8, 4, 1;
L_000000000309c430 .part o0000000002ed49d8, 5, 1;
L_000000000309a630 .part o0000000002ed49d8, 6, 1;
L_000000000309a950 .part o0000000002ed49d8, 7, 1;
L_000000000309a1d0 .part o0000000002ed49d8, 8, 1;
L_000000000309b670 .part o0000000002ed49d8, 9, 1;
L_000000000309c570 .part o0000000002ed49d8, 10, 1;
L_000000000309b7b0 .part o0000000002ed49d8, 11, 1;
L_000000000309c1b0 .part o0000000002ed49d8, 12, 1;
L_0000000003099e10 .part o0000000002ed49d8, 13, 1;
L_000000000309eaf0 .part o0000000002ed49d8, 14, 1;
L_000000000309dc90 .part o0000000002ed49d8, 15, 1;
p0000000002ef53a8 .port I0000000002e88800, L_0000000003098970;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ef53a8;
p0000000002ef53d8 .port I0000000002e89040, L_00000000030992d0;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ef53d8;
p0000000002ef5888 .port I0000000002e88800, L_00000000030999b0;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002ef5888;
p0000000002ef58b8 .port I0000000002e89040, L_0000000003097890;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002ef58b8;
p0000000002ef7808 .port I0000000002e88800, L_000000000309b5d0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002ef7808;
p0000000002ef7838 .port I0000000002e89040, L_000000000309bf30;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002ef7838;
p0000000002ef7c88 .port I0000000002e88800, L_000000000309b8f0;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002ef7c88;
p0000000002ef7cb8 .port I0000000002e89040, L_000000000309a9f0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002ef7cb8;
p0000000002ef8108 .port I0000000002e88800, L_000000000309c250;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002ef8108;
p0000000002ef8138 .port I0000000002e89040, L_000000000309aa90;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002ef8138;
p0000000002ef8588 .port I0000000002e88800, L_000000000309b3f0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002ef8588;
p0000000002ef85b8 .port I0000000002e89040, L_000000000309bc10;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002ef85b8;
p0000000002ef8a08 .port I0000000002e88800, L_000000000309b170;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002ef8a08;
p0000000002ef8a38 .port I0000000002e89040, L_000000000309bcb0;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002ef8a38;
p0000000002ef8e88 .port I0000000002e88800, L_000000000309b210;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002ef8e88;
p0000000002ef8eb8 .port I0000000002e89040, L_000000000309a8b0;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002ef8eb8;
p0000000002ef9308 .port I0000000002e88800, L_000000000309a4f0;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002ef9308;
p0000000002ef9338 .port I0000000002e89040, L_000000000309a270;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002ef9338;
p0000000002ef9788 .port I0000000002e88800, L_000000000309bfd0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002ef9788;
p0000000002ef97b8 .port I0000000002e89040, L_000000000309bad0;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002ef97b8;
p0000000002ef5d08 .port I0000000002e88800, L_000000000309adb0;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002ef5d08;
p0000000002ef5d38 .port I0000000002e89040, L_000000000309af90;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002ef5d38;
p0000000002ef6188 .port I0000000002e88800, L_000000000309a310;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002ef6188;
p0000000002ef61b8 .port I0000000002e89040, L_000000000309c070;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002ef61b8;
p0000000002ef6608 .port I0000000002e88800, L_000000000309ba30;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002ef6608;
p0000000002ef6638 .port I0000000002e89040, L_000000000309b350;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002ef6638;
p0000000002ef6a88 .port I0000000002e88800, L_000000000309bb70;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002ef6a88;
p0000000002ef6ab8 .port I0000000002e89040, L_000000000309c2f0;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002ef6ab8;
p0000000002ef6f08 .port I0000000002e88800, L_0000000003099f50;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002ef6f08;
p0000000002ef6f38 .port I0000000002e89040, L_000000000309ed70;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002ef6f38;
p0000000002ef7388 .port I0000000002e88800, L_000000000309d1f0;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002ef7388;
p0000000002ef73b8 .port I0000000002e89040, L_000000000309c6b0;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002ef73b8;
S_0000000002f8ec00 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6fbe0_0 .net8 "Bitline1", 0 0, p0000000002ef53a8;  1 drivers, strength-aware
v0000000002f6f1e0_0 .net8 "Bitline2", 0 0, p0000000002ef53d8;  1 drivers, strength-aware
v0000000002f70860_0 .net "D", 0 0, L_0000000003099c30;  1 drivers
v0000000002f6fc80_0 .net "Q", 0 0, v0000000002f711c0_0;  1 drivers
v0000000002f70680_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f71760_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f709a0_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef5468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6f500_0 name=_s0
o0000000002ef5498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6f320_0 name=_s10
v0000000002f71580_0 .net *"_s12", 0 0, L_0000000003099190;  1 drivers
o0000000002ef54f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f700e0_0 name=_s2
v0000000002f6ffa0_0 .net *"_s4", 0 0, L_0000000003098a10;  1 drivers
o0000000002ef5558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f71300_0 name=_s8
v0000000002f716c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6f3c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003098a10 .functor MUXZ 1, o0000000002ef54f8, v0000000002f711c0_0, L_000000000309ea50, C4<>;
L_0000000003098970 .functor MUXZ 1, L_0000000003098a10, o0000000002ef5468, o0000000002ed0088, C4<>;
L_0000000003099190 .functor MUXZ 1, o0000000002ef5498, v0000000002f711c0_0, L_000000000309cf70, C4<>;
L_00000000030992d0 .functor MUXZ 1, L_0000000003099190, o0000000002ef5558, o0000000002ed0088, C4<>;
S_0000000002f8d880 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8ec00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6f640_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f6f5a0_0 .net "d", 0 0, L_0000000003099c30;  alias, 1 drivers
v0000000002f70e00_0 .net "q", 0 0, v0000000002f711c0_0;  alias, 1 drivers
v0000000002f705e0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f711c0_0 .var "state", 0 0;
v0000000002f6f6e0_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f8d280 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f70a40_0 .net8 "Bitline1", 0 0, p0000000002ef5888;  1 drivers, strength-aware
v0000000002f70d60_0 .net8 "Bitline2", 0 0, p0000000002ef58b8;  1 drivers, strength-aware
v0000000002f70ea0_0 .net "D", 0 0, L_000000000309b710;  1 drivers
v0000000002f713a0_0 .net "Q", 0 0, v0000000002f70c20_0;  1 drivers
v0000000002f71800_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f6fd20_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f70180_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef58e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f70fe0_0 name=_s0
o0000000002ef5918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6fb40_0 name=_s10
v0000000002f6fe60_0 .net *"_s12", 0 0, L_00000000030977f0;  1 drivers
o0000000002ef5978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f71080_0 name=_s2
v0000000002f70040_0 .net *"_s4", 0 0, L_0000000003099870;  1 drivers
o0000000002ef59d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f718a0_0 name=_s8
v0000000002f70220_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f71120_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003099870 .functor MUXZ 1, o0000000002ef5978, v0000000002f70c20_0, L_000000000309ea50, C4<>;
L_00000000030999b0 .functor MUXZ 1, L_0000000003099870, o0000000002ef58e8, o0000000002ed0088, C4<>;
L_00000000030977f0 .functor MUXZ 1, o0000000002ef5918, v0000000002f70c20_0, L_000000000309cf70, C4<>;
L_0000000003097890 .functor MUXZ 1, L_00000000030977f0, o0000000002ef59d8, o0000000002ed0088, C4<>;
S_0000000002f8ed80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8d280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6f140_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f71260_0 .net "d", 0 0, L_000000000309b710;  alias, 1 drivers
v0000000002f70f40_0 .net "q", 0 0, v0000000002f70c20_0;  alias, 1 drivers
v0000000002f70b80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f70c20_0 .var "state", 0 0;
v0000000002f707c0_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f8f080 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f70400_0 .net8 "Bitline1", 0 0, p0000000002ef5d08;  1 drivers, strength-aware
v0000000002f6f460_0 .net8 "Bitline2", 0 0, p0000000002ef5d38;  1 drivers, strength-aware
v0000000002f6f780_0 .net "D", 0 0, L_000000000309c570;  1 drivers
v0000000002f6f8c0_0 .net "Q", 0 0, v0000000002f6f280_0;  1 drivers
v0000000002f6f960_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f6fa00_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f704a0_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef5d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f70540_0 name=_s0
o0000000002ef5d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f70720_0 name=_s10
v0000000002f73f60_0 .net *"_s12", 0 0, L_000000000309ae50;  1 drivers
o0000000002ef5df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f73ec0_0 name=_s2
v0000000002f722a0_0 .net *"_s4", 0 0, L_000000000309b990;  1 drivers
o0000000002ef5e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f72840_0 name=_s8
v0000000002f72fc0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f72e80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309b990 .functor MUXZ 1, o0000000002ef5df8, v0000000002f6f280_0, L_000000000309ea50, C4<>;
L_000000000309adb0 .functor MUXZ 1, L_000000000309b990, o0000000002ef5d68, o0000000002ed0088, C4<>;
L_000000000309ae50 .functor MUXZ 1, o0000000002ef5d98, v0000000002f6f280_0, L_000000000309cf70, C4<>;
L_000000000309af90 .functor MUXZ 1, L_000000000309ae50, o0000000002ef5e58, o0000000002ed0088, C4<>;
S_0000000002f8da00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8f080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f70cc0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f71440_0 .net "d", 0 0, L_000000000309c570;  alias, 1 drivers
v0000000002f70360_0 .net "q", 0 0, v0000000002f6f280_0;  alias, 1 drivers
v0000000002f714e0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f6f280_0 .var "state", 0 0;
v0000000002f702c0_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f8fc80 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f737e0_0 .net8 "Bitline1", 0 0, p0000000002ef6188;  1 drivers, strength-aware
v0000000002f73600_0 .net8 "Bitline2", 0 0, p0000000002ef61b8;  1 drivers, strength-aware
v0000000002f71d00_0 .net "D", 0 0, L_000000000309b7b0;  1 drivers
v0000000002f736a0_0 .net "Q", 0 0, v0000000002f720c0_0;  1 drivers
v0000000002f73880_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f71ee0_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f725c0_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef61e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f73420_0 name=_s0
o0000000002ef6218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f73920_0 name=_s10
v0000000002f740a0_0 .net *"_s12", 0 0, L_000000000309c110;  1 drivers
o0000000002ef6278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f72340_0 name=_s2
v0000000002f728e0_0 .net *"_s4", 0 0, L_000000000309b030;  1 drivers
o0000000002ef62d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f731a0_0 name=_s8
v0000000002f71da0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f72f20_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309b030 .functor MUXZ 1, o0000000002ef6278, v0000000002f720c0_0, L_000000000309ea50, C4<>;
L_000000000309a310 .functor MUXZ 1, L_000000000309b030, o0000000002ef61e8, o0000000002ed0088, C4<>;
L_000000000309c110 .functor MUXZ 1, o0000000002ef6218, v0000000002f720c0_0, L_000000000309cf70, C4<>;
L_000000000309c070 .functor MUXZ 1, L_000000000309c110, o0000000002ef62d8, o0000000002ed0088, C4<>;
S_0000000002f8d400 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8fc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f73100_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f73e20_0 .net "d", 0 0, L_000000000309b7b0;  alias, 1 drivers
v0000000002f73d80_0 .net "q", 0 0, v0000000002f720c0_0;  alias, 1 drivers
v0000000002f73060_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f720c0_0 .var "state", 0 0;
v0000000002f74000_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f8f980 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f72020_0 .net8 "Bitline1", 0 0, p0000000002ef6608;  1 drivers, strength-aware
v0000000002f71f80_0 .net8 "Bitline2", 0 0, p0000000002ef6638;  1 drivers, strength-aware
v0000000002f723e0_0 .net "D", 0 0, L_000000000309c1b0;  1 drivers
v0000000002f72660_0 .net "Q", 0 0, v0000000002f72200_0;  1 drivers
v0000000002f739c0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f71e40_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f72480_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef6668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f73240_0 name=_s0
o0000000002ef6698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f72a20_0 name=_s10
v0000000002f72520_0 .net *"_s12", 0 0, L_000000000309b0d0;  1 drivers
o0000000002ef66f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f72700_0 name=_s2
v0000000002f72c00_0 .net *"_s4", 0 0, L_000000000309be90;  1 drivers
o0000000002ef6758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f732e0_0 name=_s8
v0000000002f719e0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f72ac0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309be90 .functor MUXZ 1, o0000000002ef66f8, v0000000002f72200_0, L_000000000309ea50, C4<>;
L_000000000309ba30 .functor MUXZ 1, L_000000000309be90, o0000000002ef6668, o0000000002ed0088, C4<>;
L_000000000309b0d0 .functor MUXZ 1, o0000000002ef6698, v0000000002f72200_0, L_000000000309cf70, C4<>;
L_000000000309b350 .functor MUXZ 1, L_000000000309b0d0, o0000000002ef6758, o0000000002ed0088, C4<>;
S_0000000002f8fb00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f72980_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f71940_0 .net "d", 0 0, L_000000000309c1b0;  alias, 1 drivers
v0000000002f73740_0 .net "q", 0 0, v0000000002f72200_0;  alias, 1 drivers
v0000000002f72160_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f72200_0 .var "state", 0 0;
v0000000002f73ba0_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f8d580 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f72b60_0 .net8 "Bitline1", 0 0, p0000000002ef6a88;  1 drivers, strength-aware
v0000000002f72ca0_0 .net8 "Bitline2", 0 0, p0000000002ef6ab8;  1 drivers, strength-aware
v0000000002f72d40_0 .net "D", 0 0, L_0000000003099e10;  1 drivers
v0000000002f72de0_0 .net "Q", 0 0, v0000000002f727a0_0;  1 drivers
v0000000002f734c0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f73560_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f73c40_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef6ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f73ce0_0 name=_s0
o0000000002ef6b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f71b20_0 name=_s10
v0000000002f71bc0_0 .net *"_s12", 0 0, L_000000000309bd50;  1 drivers
o0000000002ef6b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f75860_0 name=_s2
v0000000002f75d60_0 .net *"_s4", 0 0, L_0000000003099ff0;  1 drivers
o0000000002ef6bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f75e00_0 name=_s8
v0000000002f763a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f74c80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003099ff0 .functor MUXZ 1, o0000000002ef6b78, v0000000002f727a0_0, L_000000000309ea50, C4<>;
L_000000000309bb70 .functor MUXZ 1, L_0000000003099ff0, o0000000002ef6ae8, o0000000002ed0088, C4<>;
L_000000000309bd50 .functor MUXZ 1, o0000000002ef6b18, v0000000002f727a0_0, L_000000000309cf70, C4<>;
L_000000000309c2f0 .functor MUXZ 1, L_000000000309bd50, o0000000002ef6bd8, o0000000002ed0088, C4<>;
S_0000000002f8db80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8d580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f73b00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f71a80_0 .net "d", 0 0, L_0000000003099e10;  alias, 1 drivers
v0000000002f73380_0 .net "q", 0 0, v0000000002f727a0_0;  alias, 1 drivers
v0000000002f71c60_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f727a0_0 .var "state", 0 0;
v0000000002f73a60_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f8ff80 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f75180_0 .net8 "Bitline1", 0 0, p0000000002ef6f08;  1 drivers, strength-aware
v0000000002f75680_0 .net8 "Bitline2", 0 0, p0000000002ef6f38;  1 drivers, strength-aware
v0000000002f75220_0 .net "D", 0 0, L_000000000309eaf0;  1 drivers
v0000000002f75b80_0 .net "Q", 0 0, v0000000002f75f40_0;  1 drivers
v0000000002f74be0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f74500_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f76260_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef6f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f757c0_0 name=_s0
o0000000002ef6f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f75900_0 name=_s10
v0000000002f748c0_0 .net *"_s12", 0 0, L_000000000309a090;  1 drivers
o0000000002ef6ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76580_0 name=_s2
v0000000002f761c0_0 .net *"_s4", 0 0, L_0000000003099eb0;  1 drivers
o0000000002ef7058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f766c0_0 name=_s8
v0000000002f76440_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f75ea0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_0000000003099eb0 .functor MUXZ 1, o0000000002ef6ff8, v0000000002f75f40_0, L_000000000309ea50, C4<>;
L_0000000003099f50 .functor MUXZ 1, L_0000000003099eb0, o0000000002ef6f68, o0000000002ed0088, C4<>;
L_000000000309a090 .functor MUXZ 1, o0000000002ef6f98, v0000000002f75f40_0, L_000000000309cf70, C4<>;
L_000000000309ed70 .functor MUXZ 1, L_000000000309a090, o0000000002ef7058, o0000000002ed0088, C4<>;
S_0000000002f9b540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f8ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f74f00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f768a0_0 .net "d", 0 0, L_000000000309eaf0;  alias, 1 drivers
v0000000002f74aa0_0 .net "q", 0 0, v0000000002f75f40_0;  alias, 1 drivers
v0000000002f74d20_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f75f40_0 .var "state", 0 0;
v0000000002f74820_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f998c0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f74960_0 .net8 "Bitline1", 0 0, p0000000002ef7388;  1 drivers, strength-aware
v0000000002f75a40_0 .net8 "Bitline2", 0 0, p0000000002ef73b8;  1 drivers, strength-aware
v0000000002f74a00_0 .net "D", 0 0, L_000000000309dc90;  1 drivers
v0000000002f75540_0 .net "Q", 0 0, v0000000002f759a0_0;  1 drivers
v0000000002f74b40_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f76620_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f752c0_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef73e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76800_0 name=_s0
o0000000002ef7418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74140_0 name=_s10
v0000000002f74e60_0 .net *"_s12", 0 0, L_000000000309d830;  1 drivers
o0000000002ef7478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74fa0_0 name=_s2
v0000000002f74280_0 .net *"_s4", 0 0, L_000000000309df10;  1 drivers
o0000000002ef74d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f75040_0 name=_s8
v0000000002f75ae0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f74640_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309df10 .functor MUXZ 1, o0000000002ef7478, v0000000002f759a0_0, L_000000000309ea50, C4<>;
L_000000000309d1f0 .functor MUXZ 1, L_000000000309df10, o0000000002ef73e8, o0000000002ed0088, C4<>;
L_000000000309d830 .functor MUXZ 1, o0000000002ef7418, v0000000002f759a0_0, L_000000000309cf70, C4<>;
L_000000000309c6b0 .functor MUXZ 1, L_000000000309d830, o0000000002ef74d8, o0000000002ed0088, C4<>;
S_0000000002f99d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f998c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f76760_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f754a0_0 .net "d", 0 0, L_000000000309dc90;  alias, 1 drivers
v0000000002f74dc0_0 .net "q", 0 0, v0000000002f759a0_0;  alias, 1 drivers
v0000000002f764e0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f759a0_0 .var "state", 0 0;
v0000000002f745a0_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f9cec0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f74320_0 .net8 "Bitline1", 0 0, p0000000002ef7808;  1 drivers, strength-aware
v0000000002f75720_0 .net8 "Bitline2", 0 0, p0000000002ef7838;  1 drivers, strength-aware
v0000000002f75c20_0 .net "D", 0 0, L_000000000309a130;  1 drivers
v0000000002f743c0_0 .net "Q", 0 0, v0000000002f755e0_0;  1 drivers
v0000000002f75cc0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f75fe0_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f76300_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef7868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76080_0 name=_s0
o0000000002ef7898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74460_0 name=_s10
v0000000002f74780_0 .net *"_s12", 0 0, L_000000000309c4d0;  1 drivers
o0000000002ef78f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76120_0 name=_s2
v0000000002f78ba0_0 .net *"_s4", 0 0, L_000000000309a590;  1 drivers
o0000000002ef7958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f784c0_0 name=_s8
v0000000002f772a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f775c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309a590 .functor MUXZ 1, o0000000002ef78f8, v0000000002f755e0_0, L_000000000309ea50, C4<>;
L_000000000309b5d0 .functor MUXZ 1, L_000000000309a590, o0000000002ef7868, o0000000002ed0088, C4<>;
L_000000000309c4d0 .functor MUXZ 1, o0000000002ef7898, v0000000002f755e0_0, L_000000000309cf70, C4<>;
L_000000000309bf30 .functor MUXZ 1, L_000000000309c4d0, o0000000002ef7958, o0000000002ed0088, C4<>;
S_0000000002f9b3c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9cec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f750e0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f746e0_0 .net "d", 0 0, L_000000000309a130;  alias, 1 drivers
v0000000002f75360_0 .net "q", 0 0, v0000000002f755e0_0;  alias, 1 drivers
v0000000002f75400_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f755e0_0 .var "state", 0 0;
v0000000002f741e0_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f9b9c0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f786a0_0 .net8 "Bitline1", 0 0, p0000000002ef7c88;  1 drivers, strength-aware
v0000000002f77340_0 .net8 "Bitline2", 0 0, p0000000002ef7cb8;  1 drivers, strength-aware
v0000000002f781a0_0 .net "D", 0 0, L_000000000309b530;  1 drivers
v0000000002f78100_0 .net "Q", 0 0, v0000000002f76c60_0;  1 drivers
v0000000002f76bc0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f76d00_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f77700_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef7ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78b00_0 name=_s0
o0000000002ef7d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f787e0_0 name=_s10
v0000000002f77520_0 .net *"_s12", 0 0, L_000000000309abd0;  1 drivers
o0000000002ef7d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78880_0 name=_s2
v0000000002f76da0_0 .net *"_s4", 0 0, L_000000000309bdf0;  1 drivers
o0000000002ef7dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78420_0 name=_s8
v0000000002f78740_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f76e40_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309bdf0 .functor MUXZ 1, o0000000002ef7d78, v0000000002f76c60_0, L_000000000309ea50, C4<>;
L_000000000309b8f0 .functor MUXZ 1, L_000000000309bdf0, o0000000002ef7ce8, o0000000002ed0088, C4<>;
L_000000000309abd0 .functor MUXZ 1, o0000000002ef7d18, v0000000002f76c60_0, L_000000000309cf70, C4<>;
L_000000000309a9f0 .functor MUXZ 1, L_000000000309abd0, o0000000002ef7dd8, o0000000002ed0088, C4<>;
S_0000000002f9c140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9b9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f78920_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f78060_0 .net "d", 0 0, L_000000000309b530;  alias, 1 drivers
v0000000002f78560_0 .net "q", 0 0, v0000000002f76c60_0;  alias, 1 drivers
v0000000002f78600_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f76c60_0 .var "state", 0 0;
v0000000002f77480_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f9adc0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f79000_0 .net8 "Bitline1", 0 0, p0000000002ef8108;  1 drivers, strength-aware
v0000000002f789c0_0 .net8 "Bitline2", 0 0, p0000000002ef8138;  1 drivers, strength-aware
v0000000002f777a0_0 .net "D", 0 0, L_000000000309c390;  1 drivers
v0000000002f770c0_0 .net "Q", 0 0, v0000000002f769e0_0;  1 drivers
v0000000002f790a0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f77840_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f76940_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef8168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78d80_0 name=_s0
o0000000002ef8198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77ca0_0 name=_s10
v0000000002f78c40_0 .net *"_s12", 0 0, L_000000000309b850;  1 drivers
o0000000002ef81f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76a80_0 name=_s2
v0000000002f773e0_0 .net *"_s4", 0 0, L_000000000309a3b0;  1 drivers
o0000000002ef8258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76b20_0 name=_s8
v0000000002f782e0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f76ee0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309a3b0 .functor MUXZ 1, o0000000002ef81f8, v0000000002f769e0_0, L_000000000309ea50, C4<>;
L_000000000309c250 .functor MUXZ 1, L_000000000309a3b0, o0000000002ef8168, o0000000002ed0088, C4<>;
L_000000000309b850 .functor MUXZ 1, o0000000002ef8198, v0000000002f769e0_0, L_000000000309cf70, C4<>;
L_000000000309aa90 .functor MUXZ 1, L_000000000309b850, o0000000002ef8258, o0000000002ed0088, C4<>;
S_0000000002f9bb40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9adc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f78240_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f77660_0 .net "d", 0 0, L_000000000309c390;  alias, 1 drivers
v0000000002f78f60_0 .net "q", 0 0, v0000000002f769e0_0;  alias, 1 drivers
v0000000002f78ec0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f769e0_0 .var "state", 0 0;
v0000000002f78e20_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f9cbc0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f778e0_0 .net8 "Bitline1", 0 0, p0000000002ef8588;  1 drivers, strength-aware
v0000000002f77de0_0 .net8 "Bitline2", 0 0, p0000000002ef85b8;  1 drivers, strength-aware
v0000000002f77980_0 .net "D", 0 0, L_000000000309c430;  1 drivers
v0000000002f77a20_0 .net "Q", 0 0, v0000000002f77020_0;  1 drivers
v0000000002f77ac0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f77b60_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f77c00_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef85e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77d40_0 name=_s0
o0000000002ef8618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77e80_0 name=_s10
v0000000002f77f20_0 .net *"_s12", 0 0, L_000000000309ab30;  1 drivers
o0000000002ef8678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77fc0_0 name=_s2
v0000000002f78380_0 .net *"_s4", 0 0, L_000000000309a450;  1 drivers
o0000000002ef86d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7a9a0_0 name=_s8
v0000000002f7a4a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7b800_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309a450 .functor MUXZ 1, o0000000002ef8678, v0000000002f77020_0, L_000000000309ea50, C4<>;
L_000000000309b3f0 .functor MUXZ 1, L_000000000309a450, o0000000002ef85e8, o0000000002ed0088, C4<>;
L_000000000309ab30 .functor MUXZ 1, o0000000002ef8618, v0000000002f77020_0, L_000000000309cf70, C4<>;
L_000000000309bc10 .functor MUXZ 1, L_000000000309ab30, o0000000002ef86d8, o0000000002ed0088, C4<>;
S_0000000002f9ca40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9cbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f78a60_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f77200_0 .net "d", 0 0, L_000000000309c430;  alias, 1 drivers
v0000000002f78ce0_0 .net "q", 0 0, v0000000002f77020_0;  alias, 1 drivers
v0000000002f76f80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f77020_0 .var "state", 0 0;
v0000000002f77160_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f9af40 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f79140_0 .net8 "Bitline1", 0 0, p0000000002ef8a08;  1 drivers, strength-aware
v0000000002f7afe0_0 .net8 "Bitline2", 0 0, p0000000002ef8a38;  1 drivers, strength-aware
v0000000002f7a5e0_0 .net "D", 0 0, L_000000000309a630;  1 drivers
v0000000002f7a860_0 .net "Q", 0 0, v0000000002f7b3a0_0;  1 drivers
v0000000002f7a400_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f7a680_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f7a720_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef8a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7b760_0 name=_s0
o0000000002ef8a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7a2c0_0 name=_s10
v0000000002f7a540_0 .net *"_s12", 0 0, L_000000000309a770;  1 drivers
o0000000002ef8af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7b080_0 name=_s2
v0000000002f7b580_0 .net *"_s4", 0 0, L_000000000309b490;  1 drivers
o0000000002ef8b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7a0e0_0 name=_s8
v0000000002f79fa0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f79780_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309b490 .functor MUXZ 1, o0000000002ef8af8, v0000000002f7b3a0_0, L_000000000309ea50, C4<>;
L_000000000309b170 .functor MUXZ 1, L_000000000309b490, o0000000002ef8a68, o0000000002ed0088, C4<>;
L_000000000309a770 .functor MUXZ 1, o0000000002ef8a98, v0000000002f7b3a0_0, L_000000000309cf70, C4<>;
L_000000000309bcb0 .functor MUXZ 1, L_000000000309a770, o0000000002ef8b58, o0000000002ed0088, C4<>;
S_0000000002f9c5c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9af40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7a7c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7aea0_0 .net "d", 0 0, L_000000000309a630;  alias, 1 drivers
v0000000002f79f00_0 .net "q", 0 0, v0000000002f7b3a0_0;  alias, 1 drivers
v0000000002f7acc0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f7b3a0_0 .var "state", 0 0;
v0000000002f7ad60_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f995c0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7a900_0 .net8 "Bitline1", 0 0, p0000000002ef8e88;  1 drivers, strength-aware
v0000000002f7b8a0_0 .net8 "Bitline2", 0 0, p0000000002ef8eb8;  1 drivers, strength-aware
v0000000002f7b120_0 .net "D", 0 0, L_000000000309a950;  1 drivers
v0000000002f7b300_0 .net "Q", 0 0, v0000000002f7b260_0;  1 drivers
v0000000002f7b1c0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f7b440_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f7b4e0_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef8ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79460_0 name=_s0
o0000000002ef8f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79c80_0 name=_s10
v0000000002f79be0_0 .net *"_s12", 0 0, L_000000000309a6d0;  1 drivers
o0000000002ef8f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7b620_0 name=_s2
v0000000002f79aa0_0 .net *"_s4", 0 0, L_000000000309aef0;  1 drivers
o0000000002ef8fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7aa40_0 name=_s8
v0000000002f7aae0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7ab80_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309aef0 .functor MUXZ 1, o0000000002ef8f78, v0000000002f7b260_0, L_000000000309ea50, C4<>;
L_000000000309b210 .functor MUXZ 1, L_000000000309aef0, o0000000002ef8ee8, o0000000002ed0088, C4<>;
L_000000000309a6d0 .functor MUXZ 1, o0000000002ef8f18, v0000000002f7b260_0, L_000000000309cf70, C4<>;
L_000000000309a8b0 .functor MUXZ 1, L_000000000309a6d0, o0000000002ef8fd8, o0000000002ed0088, C4<>;
S_0000000002f9c740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f995c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7ae00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f79820_0 .net "d", 0 0, L_000000000309a950;  alias, 1 drivers
v0000000002f7a180_0 .net "q", 0 0, v0000000002f7b260_0;  alias, 1 drivers
v0000000002f798c0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f7b260_0 .var "state", 0 0;
v0000000002f7af40_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f9be40 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f79320_0 .net8 "Bitline1", 0 0, p0000000002ef9308;  1 drivers, strength-aware
v0000000002f793c0_0 .net8 "Bitline2", 0 0, p0000000002ef9338;  1 drivers, strength-aware
v0000000002f79500_0 .net "D", 0 0, L_000000000309a1d0;  1 drivers
v0000000002f7a360_0 .net "Q", 0 0, v0000000002f796e0_0;  1 drivers
v0000000002f79640_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f79960_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f79a00_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef9368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79b40_0 name=_s0
o0000000002ef9398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79d20_0 name=_s10
v0000000002f79dc0_0 .net *"_s12", 0 0, L_000000000309ac70;  1 drivers
o0000000002ef93f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79e60_0 name=_s2
v0000000002f7a040_0 .net *"_s4", 0 0, L_000000000309a810;  1 drivers
o0000000002ef9458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7a220_0 name=_s8
v0000000002f7c0c0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7d880_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309a810 .functor MUXZ 1, o0000000002ef93f8, v0000000002f796e0_0, L_000000000309ea50, C4<>;
L_000000000309a4f0 .functor MUXZ 1, L_000000000309a810, o0000000002ef9368, o0000000002ed0088, C4<>;
L_000000000309ac70 .functor MUXZ 1, o0000000002ef9398, v0000000002f796e0_0, L_000000000309cf70, C4<>;
L_000000000309a270 .functor MUXZ 1, L_000000000309ac70, o0000000002ef9458, o0000000002ed0088, C4<>;
S_0000000002f99140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f795a0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7ac20_0 .net "d", 0 0, L_000000000309a1d0;  alias, 1 drivers
v0000000002f7b6c0_0 .net "q", 0 0, v0000000002f796e0_0;  alias, 1 drivers
v0000000002f791e0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f796e0_0 .var "state", 0 0;
v0000000002f79280_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f9aac0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f8f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7de20_0 .net8 "Bitline1", 0 0, p0000000002ef9788;  1 drivers, strength-aware
v0000000002f7dc40_0 .net8 "Bitline2", 0 0, p0000000002ef97b8;  1 drivers, strength-aware
v0000000002f7d740_0 .net "D", 0 0, L_000000000309b670;  1 drivers
v0000000002f7d7e0_0 .net "Q", 0 0, v0000000002f7b940_0;  1 drivers
v0000000002f7dba0_0 .net "ReadEnable1", 0 0, L_000000000309ea50;  alias, 1 drivers
v0000000002f7ba80_0 .net "ReadEnable2", 0 0, L_000000000309cf70;  alias, 1 drivers
v0000000002f7df60_0 .net "WriteEnable", 0 0, L_000000000309ce30;  alias, 1 drivers
o0000000002ef97e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7bda0_0 name=_s0
o0000000002ef9818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7c020_0 name=_s10
v0000000002f7be40_0 .net *"_s12", 0 0, L_000000000309b2b0;  1 drivers
o0000000002ef9878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7d600_0 name=_s2
v0000000002f7cde0_0 .net *"_s4", 0 0, L_000000000309ad10;  1 drivers
o0000000002ef98d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7d920_0 name=_s8
v0000000002f7bf80_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7d060_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309ad10 .functor MUXZ 1, o0000000002ef9878, v0000000002f7b940_0, L_000000000309ea50, C4<>;
L_000000000309bfd0 .functor MUXZ 1, L_000000000309ad10, o0000000002ef97e8, o0000000002ed0088, C4<>;
L_000000000309b2b0 .functor MUXZ 1, o0000000002ef9818, v0000000002f7b940_0, L_000000000309cf70, C4<>;
L_000000000309bad0 .functor MUXZ 1, L_000000000309b2b0, o0000000002ef98d8, o0000000002ed0088, C4<>;
S_0000000002f9b6c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9aac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7d100_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7b9e0_0 .net "d", 0 0, L_000000000309b670;  alias, 1 drivers
v0000000002f7d2e0_0 .net "q", 0 0, v0000000002f7b940_0;  alias, 1 drivers
v0000000002f7cfc0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f7b940_0 .var "state", 0 0;
v0000000002f7dd80_0 .net "wen", 0 0, L_000000000309ce30;  alias, 1 drivers
S_0000000002f9cd40 .scope module, "R3" "Register" 2 38, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002facbb0_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002facf70_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002fae050_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002fac4d0_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  1 drivers
v0000000002fad010_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  1 drivers
v0000000002fad3d0_0 .net "WriteReg", 0 0, L_00000000030a0a30;  1 drivers
v0000000002fadfb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fac750_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309e7d0 .part o0000000002ed49d8, 0, 1;
L_000000000309eb90 .part o0000000002ed49d8, 1, 1;
L_000000000309d8d0 .part o0000000002ed49d8, 2, 1;
L_000000000309d150 .part o0000000002ed49d8, 3, 1;
L_000000000309d3d0 .part o0000000002ed49d8, 4, 1;
L_000000000309d470 .part o0000000002ed49d8, 5, 1;
L_000000000309e050 .part o0000000002ed49d8, 6, 1;
L_000000000309c610 .part o0000000002ed49d8, 7, 1;
L_000000000309e5f0 .part o0000000002ed49d8, 8, 1;
L_000000000309c9d0 .part o0000000002ed49d8, 9, 1;
L_000000000309f450 .part o0000000002ed49d8, 10, 1;
L_000000000309f8b0 .part o0000000002ed49d8, 11, 1;
L_00000000030a0cb0 .part o0000000002ed49d8, 12, 1;
L_000000000309f130 .part o0000000002ed49d8, 13, 1;
L_00000000030a14d0 .part o0000000002ed49d8, 14, 1;
L_000000000309eeb0 .part o0000000002ed49d8, 15, 1;
p0000000002ef9db8 .port I0000000002e88800, L_000000000309ced0;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002ef9db8;
p0000000002ef9de8 .port I0000000002e89040, L_000000000309d6f0;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002ef9de8;
p0000000002efa298 .port I0000000002e88800, L_000000000309d0b0;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002efa298;
p0000000002efa2c8 .port I0000000002e89040, L_000000000309dd30;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002efa2c8;
p0000000002efc218 .port I0000000002e88800, L_000000000309ecd0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002efc218;
p0000000002efc248 .port I0000000002e89040, L_000000000309e730;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002efc248;
p0000000002efc698 .port I0000000002e88800, L_000000000309d970;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002efc698;
p0000000002efc6c8 .port I0000000002e89040, L_000000000309e410;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002efc6c8;
p0000000002efcb18 .port I0000000002e88800, L_000000000309da10;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002efcb18;
p0000000002efcb48 .port I0000000002e89040, L_000000000309d330;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002efcb48;
p0000000002efcf98 .port I0000000002e88800, L_000000000309e9b0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002efcf98;
p0000000002efcfc8 .port I0000000002e89040, L_000000000309dfb0;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002efcfc8;
p0000000002efd418 .port I0000000002e88800, L_000000000309e910;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002efd418;
p0000000002efd448 .port I0000000002e89040, L_000000000309e2d0;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002efd448;
p0000000002efd898 .port I0000000002e88800, L_000000000309d5b0;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002efd898;
p0000000002efd8c8 .port I0000000002e89040, L_000000000309e230;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002efd8c8;
p0000000002efdd18 .port I0000000002e88800, L_000000000309e4b0;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002efdd18;
p0000000002efdd48 .port I0000000002e89040, L_000000000309e550;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002efdd48;
p0000000002efe198 .port I0000000002e88800, L_000000000309c7f0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002efe198;
p0000000002efe1c8 .port I0000000002e89040, L_000000000309c890;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002efe1c8;
p0000000002efa718 .port I0000000002e88800, L_000000000309cb10;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002efa718;
p0000000002efa748 .port I0000000002e89040, L_000000000309cc50;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002efa748;
p0000000002efab98 .port I0000000002e88800, L_000000000309fbd0;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002efab98;
p0000000002efabc8 .port I0000000002e89040, L_000000000309fc70;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002efabc8;
p0000000002efb018 .port I0000000002e88800, L_00000000030a1570;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002efb018;
p0000000002efb048 .port I0000000002e89040, L_000000000309fdb0;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002efb048;
p0000000002efb498 .port I0000000002e88800, L_00000000030a08f0;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002efb498;
p0000000002efb4c8 .port I0000000002e89040, L_00000000030a0f30;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002efb4c8;
p0000000002efb918 .port I0000000002e88800, L_00000000030a1390;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002efb918;
p0000000002efb948 .port I0000000002e89040, L_000000000309ef50;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002efb948;
p0000000002efbd98 .port I0000000002e88800, L_00000000030a1250;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002efbd98;
p0000000002efbdc8 .port I0000000002e89040, L_000000000309f9f0;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002efbdc8;
S_0000000002f9bfc0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7bb20_0 .net8 "Bitline1", 0 0, p0000000002ef9db8;  1 drivers, strength-aware
v0000000002f7c340_0 .net8 "Bitline2", 0 0, p0000000002ef9de8;  1 drivers, strength-aware
v0000000002f7bbc0_0 .net "D", 0 0, L_000000000309e7d0;  1 drivers
v0000000002f7d4c0_0 .net "Q", 0 0, v0000000002f7dec0_0;  1 drivers
v0000000002f7d240_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002f7c200_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002f7e000_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002ef9e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7d560_0 name=_s0
o0000000002ef9ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7dce0_0 name=_s10
v0000000002f7c480_0 .net *"_s12", 0 0, L_000000000309ccf0;  1 drivers
o0000000002ef9f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7d6a0_0 name=_s2
v0000000002f7c3e0_0 .net *"_s4", 0 0, L_000000000309cd90;  1 drivers
o0000000002ef9f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7e0a0_0 name=_s8
v0000000002f7bc60_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7c520_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309cd90 .functor MUXZ 1, o0000000002ef9f08, v0000000002f7dec0_0, L_000000000309f1d0, C4<>;
L_000000000309ced0 .functor MUXZ 1, L_000000000309cd90, o0000000002ef9e78, o0000000002ed0088, C4<>;
L_000000000309ccf0 .functor MUXZ 1, o0000000002ef9ea8, v0000000002f7dec0_0, L_00000000030a12f0, C4<>;
L_000000000309d6f0 .functor MUXZ 1, L_000000000309ccf0, o0000000002ef9f68, o0000000002ed0088, C4<>;
S_0000000002f992c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9bfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7c160_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7d420_0 .net "d", 0 0, L_000000000309e7d0;  alias, 1 drivers
v0000000002f7d9c0_0 .net "q", 0 0, v0000000002f7dec0_0;  alias, 1 drivers
v0000000002f7c700_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f7dec0_0 .var "state", 0 0;
v0000000002f7c2a0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9c2c0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7cac0_0 .net8 "Bitline1", 0 0, p0000000002efa298;  1 drivers, strength-aware
v0000000002f7ca20_0 .net8 "Bitline2", 0 0, p0000000002efa2c8;  1 drivers, strength-aware
v0000000002f7cb60_0 .net "D", 0 0, L_000000000309eb90;  1 drivers
v0000000002f7cc00_0 .net "Q", 0 0, v0000000002f7c840_0;  1 drivers
v0000000002f7cca0_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002f7cd40_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa3b50_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efa2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2f70_0 name=_s0
o0000000002efa328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa3970_0 name=_s10
v0000000002fa3f10_0 .net *"_s12", 0 0, L_000000000309c930;  1 drivers
o0000000002efa388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa3010_0 name=_s2
v0000000002fa3d30_0 .net *"_s4", 0 0, L_000000000309e870;  1 drivers
o0000000002efa3e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa3bf0_0 name=_s8
v0000000002fa2890_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa2b10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309e870 .functor MUXZ 1, o0000000002efa388, v0000000002f7c840_0, L_000000000309f1d0, C4<>;
L_000000000309d0b0 .functor MUXZ 1, L_000000000309e870, o0000000002efa2f8, o0000000002ed0088, C4<>;
L_000000000309c930 .functor MUXZ 1, o0000000002efa328, v0000000002f7c840_0, L_00000000030a12f0, C4<>;
L_000000000309dd30 .functor MUXZ 1, L_000000000309c930, o0000000002efa3e8, o0000000002ed0088, C4<>;
S_0000000002f99440 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9c2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7db00_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f7c8e0_0 .net "d", 0 0, L_000000000309eb90;  alias, 1 drivers
v0000000002f7c5c0_0 .net "q", 0 0, v0000000002f7c840_0;  alias, 1 drivers
v0000000002f7c7a0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f7c840_0 .var "state", 0 0;
v0000000002f7c980_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9a640 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa3dd0_0 .net8 "Bitline1", 0 0, p0000000002efa718;  1 drivers, strength-aware
v0000000002fa2ed0_0 .net8 "Bitline2", 0 0, p0000000002efa748;  1 drivers, strength-aware
v0000000002fa2930_0 .net "D", 0 0, L_000000000309f450;  1 drivers
v0000000002fa45f0_0 .net "Q", 0 0, v0000000002fa2750_0;  1 drivers
v0000000002fa3150_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa2250_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa4050_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efa778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa4690_0 name=_s0
o0000000002efa7a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa29d0_0 name=_s10
v0000000002fa4730_0 .net *"_s12", 0 0, L_000000000309cbb0;  1 drivers
o0000000002efa808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa40f0_0 name=_s2
v0000000002fa2e30_0 .net *"_s4", 0 0, L_000000000309ca70;  1 drivers
o0000000002efa868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2a70_0 name=_s8
v0000000002fa30b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa31f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309ca70 .functor MUXZ 1, o0000000002efa808, v0000000002fa2750_0, L_000000000309f1d0, C4<>;
L_000000000309cb10 .functor MUXZ 1, L_000000000309ca70, o0000000002efa778, o0000000002ed0088, C4<>;
L_000000000309cbb0 .functor MUXZ 1, o0000000002efa7a8, v0000000002fa2750_0, L_00000000030a12f0, C4<>;
L_000000000309cc50 .functor MUXZ 1, L_000000000309cbb0, o0000000002efa868, o0000000002ed0088, C4<>;
S_0000000002f99740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9a640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa2610_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa3c90_0 .net "d", 0 0, L_000000000309f450;  alias, 1 drivers
v0000000002fa3fb0_0 .net "q", 0 0, v0000000002fa2750_0;  alias, 1 drivers
v0000000002fa3ab0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa2750_0 .var "state", 0 0;
v0000000002fa44b0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9bcc0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa4550_0 .net8 "Bitline1", 0 0, p0000000002efab98;  1 drivers, strength-aware
v0000000002fa4230_0 .net8 "Bitline2", 0 0, p0000000002efabc8;  1 drivers, strength-aware
v0000000002fa42d0_0 .net "D", 0 0, L_000000000309f8b0;  1 drivers
v0000000002fa2c50_0 .net "Q", 0 0, v0000000002fa47d0_0;  1 drivers
v0000000002fa4870_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa3290_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa2390_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efabf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2cf0_0 name=_s0
o0000000002efac28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa27f0_0 name=_s10
v0000000002fa4370_0 .net *"_s12", 0 0, L_00000000030a1070;  1 drivers
o0000000002efac88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa3650_0 name=_s2
v0000000002fa4410_0 .net *"_s4", 0 0, L_000000000309eff0;  1 drivers
o0000000002eface8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2d90_0 name=_s8
v0000000002fa3330_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa33d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309eff0 .functor MUXZ 1, o0000000002efac88, v0000000002fa47d0_0, L_000000000309f1d0, C4<>;
L_000000000309fbd0 .functor MUXZ 1, L_000000000309eff0, o0000000002efabf8, o0000000002ed0088, C4<>;
L_00000000030a1070 .functor MUXZ 1, o0000000002efac28, v0000000002fa47d0_0, L_00000000030a12f0, C4<>;
L_000000000309fc70 .functor MUXZ 1, L_00000000030a1070, o0000000002eface8, o0000000002ed0088, C4<>;
S_0000000002f9c440 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9bcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa4190_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa3e70_0 .net "d", 0 0, L_000000000309f8b0;  alias, 1 drivers
v0000000002fa3830_0 .net "q", 0 0, v0000000002fa47d0_0;  alias, 1 drivers
v0000000002fa2430_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa47d0_0 .var "state", 0 0;
v0000000002fa2bb0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9b840 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa24d0_0 .net8 "Bitline1", 0 0, p0000000002efb018;  1 drivers, strength-aware
v0000000002fa21b0_0 .net8 "Bitline2", 0 0, p0000000002efb048;  1 drivers, strength-aware
v0000000002fa3790_0 .net "D", 0 0, L_00000000030a0cb0;  1 drivers
v0000000002fa22f0_0 .net "Q", 0 0, v0000000002fa35b0_0;  1 drivers
v0000000002fa26b0_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa38d0_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa3a10_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efb078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa5630_0 name=_s0
o0000000002efb0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa49b0_0 name=_s10
v0000000002fa59f0_0 .net *"_s12", 0 0, L_00000000030a1110;  1 drivers
o0000000002efb108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa5310_0 name=_s2
v0000000002fa63f0_0 .net *"_s4", 0 0, L_00000000030a1430;  1 drivers
o0000000002efb168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa68f0_0 name=_s8
v0000000002fa6cb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa6990_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a1430 .functor MUXZ 1, o0000000002efb108, v0000000002fa35b0_0, L_000000000309f1d0, C4<>;
L_00000000030a1570 .functor MUXZ 1, L_00000000030a1430, o0000000002efb078, o0000000002ed0088, C4<>;
L_00000000030a1110 .functor MUXZ 1, o0000000002efb0a8, v0000000002fa35b0_0, L_00000000030a12f0, C4<>;
L_000000000309fdb0 .functor MUXZ 1, L_00000000030a1110, o0000000002efb168, o0000000002ed0088, C4<>;
S_0000000002f9b0c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9b840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa2570_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa4910_0 .net "d", 0 0, L_00000000030a0cb0;  alias, 1 drivers
v0000000002fa3470_0 .net "q", 0 0, v0000000002fa35b0_0;  alias, 1 drivers
v0000000002fa3510_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa35b0_0 .var "state", 0 0;
v0000000002fa36f0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f99ec0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa4a50_0 .net8 "Bitline1", 0 0, p0000000002efb498;  1 drivers, strength-aware
v0000000002fa5770_0 .net8 "Bitline2", 0 0, p0000000002efb4c8;  1 drivers, strength-aware
v0000000002fa4f50_0 .net "D", 0 0, L_000000000309f130;  1 drivers
v0000000002fa6350_0 .net "Q", 0 0, v0000000002fa4d70_0;  1 drivers
v0000000002fa6850_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa6170_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa4b90_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efb4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa6030_0 name=_s0
o0000000002efb528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa4cd0_0 name=_s10
v0000000002fa6ad0_0 .net *"_s12", 0 0, L_000000000309ee10;  1 drivers
o0000000002efb588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa62b0_0 name=_s2
v0000000002fa6490_0 .net *"_s4", 0 0, L_00000000030a0990;  1 drivers
o0000000002efb5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa56d0_0 name=_s8
v0000000002fa4af0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa4ff0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a0990 .functor MUXZ 1, o0000000002efb588, v0000000002fa4d70_0, L_000000000309f1d0, C4<>;
L_00000000030a08f0 .functor MUXZ 1, L_00000000030a0990, o0000000002efb4f8, o0000000002ed0088, C4<>;
L_000000000309ee10 .functor MUXZ 1, o0000000002efb528, v0000000002fa4d70_0, L_00000000030a12f0, C4<>;
L_00000000030a0f30 .functor MUXZ 1, L_000000000309ee10, o0000000002efb5e8, o0000000002ed0088, C4<>;
S_0000000002f99a40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f99ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa5a90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa5b30_0 .net "d", 0 0, L_000000000309f130;  alias, 1 drivers
v0000000002fa6530_0 .net "q", 0 0, v0000000002fa4d70_0;  alias, 1 drivers
v0000000002fa5590_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa4d70_0 .var "state", 0 0;
v0000000002fa4c30_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9ac40 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa6710_0 .net8 "Bitline1", 0 0, p0000000002efb918;  1 drivers, strength-aware
v0000000002fa5ef0_0 .net8 "Bitline2", 0 0, p0000000002efb948;  1 drivers, strength-aware
v0000000002fa4e10_0 .net "D", 0 0, L_00000000030a14d0;  1 drivers
v0000000002fa4eb0_0 .net "Q", 0 0, v0000000002fa6c10_0;  1 drivers
v0000000002fa5090_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa6b70_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa7110_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efb978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa5bd0_0 name=_s0
o0000000002efb9a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa67b0_0 name=_s10
v0000000002fa5130_0 .net *"_s12", 0 0, L_00000000030a0350;  1 drivers
o0000000002efba08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa5db0_0 name=_s2
v0000000002fa53b0_0 .net *"_s4", 0 0, L_00000000030a0710;  1 drivers
o0000000002efba68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa5c70_0 name=_s8
v0000000002fa5f90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa6670_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a0710 .functor MUXZ 1, o0000000002efba08, v0000000002fa6c10_0, L_000000000309f1d0, C4<>;
L_00000000030a1390 .functor MUXZ 1, L_00000000030a0710, o0000000002efb978, o0000000002ed0088, C4<>;
L_00000000030a0350 .functor MUXZ 1, o0000000002efb9a8, v0000000002fa6c10_0, L_00000000030a12f0, C4<>;
L_000000000309ef50 .functor MUXZ 1, L_00000000030a0350, o0000000002efba68, o0000000002ed0088, C4<>;
S_0000000002f99bc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9ac40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa60d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa6210_0 .net "d", 0 0, L_00000000030a14d0;  alias, 1 drivers
v0000000002fa6a30_0 .net "q", 0 0, v0000000002fa6c10_0;  alias, 1 drivers
v0000000002fa5810_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa6c10_0 .var "state", 0 0;
v0000000002fa65d0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9a040 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa51d0_0 .net8 "Bitline1", 0 0, p0000000002efbd98;  1 drivers, strength-aware
v0000000002fa5270_0 .net8 "Bitline2", 0 0, p0000000002efbdc8;  1 drivers, strength-aware
v0000000002fa7070_0 .net "D", 0 0, L_000000000309eeb0;  1 drivers
v0000000002fa5450_0 .net "Q", 0 0, v0000000002fa6e90_0;  1 drivers
v0000000002fa5950_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa54f0_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa5d10_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efbdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa5e50_0 name=_s0
o0000000002efbe28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa80b0_0 name=_s10
v0000000002fa86f0_0 .net *"_s12", 0 0, L_00000000030a0850;  1 drivers
o0000000002efbe88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa8790_0 name=_s2
v0000000002fa8fb0_0 .net *"_s4", 0 0, L_00000000030a07b0;  1 drivers
o0000000002efbee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7930_0 name=_s8
v0000000002fa8ab0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa8830_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a07b0 .functor MUXZ 1, o0000000002efbe88, v0000000002fa6e90_0, L_000000000309f1d0, C4<>;
L_00000000030a1250 .functor MUXZ 1, L_00000000030a07b0, o0000000002efbdf8, o0000000002ed0088, C4<>;
L_00000000030a0850 .functor MUXZ 1, o0000000002efbe28, v0000000002fa6e90_0, L_00000000030a12f0, C4<>;
L_000000000309f9f0 .functor MUXZ 1, L_00000000030a0850, o0000000002efbee8, o0000000002ed0088, C4<>;
S_0000000002f9c8c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9a040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa58b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa6df0_0 .net "d", 0 0, L_000000000309eeb0;  alias, 1 drivers
v0000000002fa6d50_0 .net "q", 0 0, v0000000002fa6e90_0;  alias, 1 drivers
v0000000002fa6f30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa6e90_0 .var "state", 0 0;
v0000000002fa6fd0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9a1c0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa9230_0 .net8 "Bitline1", 0 0, p0000000002efc218;  1 drivers, strength-aware
v0000000002fa7610_0 .net8 "Bitline2", 0 0, p0000000002efc248;  1 drivers, strength-aware
v0000000002fa88d0_0 .net "D", 0 0, L_000000000309d8d0;  1 drivers
v0000000002fa8150_0 .net "Q", 0 0, v0000000002fa7890_0;  1 drivers
v0000000002fa7c50_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa7250_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa7d90_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efc278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa8970_0 name=_s0
o0000000002efc2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7cf0_0 name=_s10
v0000000002fa81f0_0 .net *"_s12", 0 0, L_000000000309e190;  1 drivers
o0000000002efc308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa8a10_0 name=_s2
v0000000002fa8510_0 .net *"_s4", 0 0, L_000000000309ddd0;  1 drivers
o0000000002efc368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa90f0_0 name=_s8
v0000000002fa7e30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa8290_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309ddd0 .functor MUXZ 1, o0000000002efc308, v0000000002fa7890_0, L_000000000309f1d0, C4<>;
L_000000000309ecd0 .functor MUXZ 1, L_000000000309ddd0, o0000000002efc278, o0000000002ed0088, C4<>;
L_000000000309e190 .functor MUXZ 1, o0000000002efc2a8, v0000000002fa7890_0, L_00000000030a12f0, C4<>;
L_000000000309e730 .functor MUXZ 1, L_000000000309e190, o0000000002efc368, o0000000002ed0088, C4<>;
S_0000000002f9a340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9a1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa9050_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa9410_0 .net "d", 0 0, L_000000000309d8d0;  alias, 1 drivers
v0000000002fa97d0_0 .net "q", 0 0, v0000000002fa7890_0;  alias, 1 drivers
v0000000002fa7390_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa7890_0 .var "state", 0 0;
v0000000002fa77f0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9a4c0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa8330_0 .net8 "Bitline1", 0 0, p0000000002efc698;  1 drivers, strength-aware
v0000000002fa8f10_0 .net8 "Bitline2", 0 0, p0000000002efc6c8;  1 drivers, strength-aware
v0000000002fa8bf0_0 .net "D", 0 0, L_000000000309d150;  1 drivers
v0000000002fa7570_0 .net "Q", 0 0, v0000000002fa8dd0_0;  1 drivers
v0000000002fa8c90_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa9690_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa74d0_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efc6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7f70_0 name=_s0
o0000000002efc728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa83d0_0 name=_s10
v0000000002fa8650_0 .net *"_s12", 0 0, L_000000000309d010;  1 drivers
o0000000002efc788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa9910_0 name=_s2
v0000000002fa85b0_0 .net *"_s4", 0 0, L_000000000309de70;  1 drivers
o0000000002efc7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7b10_0 name=_s8
v0000000002fa8470_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa9370_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309de70 .functor MUXZ 1, o0000000002efc788, v0000000002fa8dd0_0, L_000000000309f1d0, C4<>;
L_000000000309d970 .functor MUXZ 1, L_000000000309de70, o0000000002efc6f8, o0000000002ed0088, C4<>;
L_000000000309d010 .functor MUXZ 1, o0000000002efc728, v0000000002fa8dd0_0, L_00000000030a12f0, C4<>;
L_000000000309e410 .functor MUXZ 1, L_000000000309d010, o0000000002efc7e8, o0000000002ed0088, C4<>;
S_0000000002f9a7c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9a4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa9190_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa79d0_0 .net "d", 0 0, L_000000000309d150;  alias, 1 drivers
v0000000002fa8b50_0 .net "q", 0 0, v0000000002fa8dd0_0;  alias, 1 drivers
v0000000002fa92d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa8dd0_0 .var "state", 0 0;
v0000000002fa94b0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002f9b240 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa7ed0_0 .net8 "Bitline1", 0 0, p0000000002efcb18;  1 drivers, strength-aware
v0000000002fa7750_0 .net8 "Bitline2", 0 0, p0000000002efcb48;  1 drivers, strength-aware
v0000000002fa7bb0_0 .net "D", 0 0, L_000000000309d3d0;  1 drivers
v0000000002fa71b0_0 .net "Q", 0 0, v0000000002fa9730_0;  1 drivers
v0000000002fa72f0_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fa8010_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fa8e70_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efcb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7430_0 name=_s0
o0000000002efcba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa76b0_0 name=_s10
v0000000002fab490_0 .net *"_s12", 0 0, L_000000000309d290;  1 drivers
o0000000002efcc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faaef0_0 name=_s2
v0000000002faaf90_0 .net *"_s4", 0 0, L_000000000309d790;  1 drivers
o0000000002efcc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fab7b0_0 name=_s8
v0000000002faa130_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fab350_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309d790 .functor MUXZ 1, o0000000002efcc08, v0000000002fa9730_0, L_000000000309f1d0, C4<>;
L_000000000309da10 .functor MUXZ 1, L_000000000309d790, o0000000002efcb78, o0000000002ed0088, C4<>;
L_000000000309d290 .functor MUXZ 1, o0000000002efcba8, v0000000002fa9730_0, L_00000000030a12f0, C4<>;
L_000000000309d330 .functor MUXZ 1, L_000000000309d290, o0000000002efcc68, o0000000002ed0088, C4<>;
S_0000000002f9a940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f9b240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa8d30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa7a70_0 .net "d", 0 0, L_000000000309d3d0;  alias, 1 drivers
v0000000002fa95f0_0 .net "q", 0 0, v0000000002fa9730_0;  alias, 1 drivers
v0000000002fa9550_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa9730_0 .var "state", 0 0;
v0000000002fa9870_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002fbf260 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002faa310_0 .net8 "Bitline1", 0 0, p0000000002efcf98;  1 drivers, strength-aware
v0000000002faba30_0 .net8 "Bitline2", 0 0, p0000000002efcfc8;  1 drivers, strength-aware
v0000000002fa9eb0_0 .net "D", 0 0, L_000000000309d470;  1 drivers
v0000000002fab030_0 .net "Q", 0 0, v0000000002faa770_0;  1 drivers
v0000000002faa950_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fab670_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002faa450_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efcff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faa4f0_0 name=_s0
o0000000002efd028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fabb70_0 name=_s10
v0000000002faac70_0 .net *"_s12", 0 0, L_000000000309d650;  1 drivers
o0000000002efd088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fab0d0_0 name=_s2
v0000000002fabfd0_0 .net *"_s4", 0 0, L_000000000309dab0;  1 drivers
o0000000002efd0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fab5d0_0 name=_s8
v0000000002fac070_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa9b90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309dab0 .functor MUXZ 1, o0000000002efd088, v0000000002faa770_0, L_000000000309f1d0, C4<>;
L_000000000309e9b0 .functor MUXZ 1, L_000000000309dab0, o0000000002efcff8, o0000000002ed0088, C4<>;
L_000000000309d650 .functor MUXZ 1, o0000000002efd028, v0000000002faa770_0, L_00000000030a12f0, C4<>;
L_000000000309dfb0 .functor MUXZ 1, L_000000000309d650, o0000000002efd0e8, o0000000002ed0088, C4<>;
S_0000000002fc0760 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbf260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002faa1d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fab850_0 .net "d", 0 0, L_000000000309d470;  alias, 1 drivers
v0000000002faa270_0 .net "q", 0 0, v0000000002faa770_0;  alias, 1 drivers
v0000000002fa9e10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002faa770_0 .var "state", 0 0;
v0000000002fab3f0_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002fbeae0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa9ff0_0 .net8 "Bitline1", 0 0, p0000000002efd418;  1 drivers, strength-aware
v0000000002faa9f0_0 .net8 "Bitline2", 0 0, p0000000002efd448;  1 drivers, strength-aware
v0000000002fabcb0_0 .net "D", 0 0, L_000000000309e050;  1 drivers
v0000000002fab8f0_0 .net "Q", 0 0, v0000000002fab2b0_0;  1 drivers
v0000000002fab710_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002faa590_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fab990_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efd478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa99b0_0 name=_s0
o0000000002efd4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faadb0_0 name=_s10
v0000000002fabad0_0 .net *"_s12", 0 0, L_000000000309db50;  1 drivers
o0000000002efd508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fabd50_0 name=_s2
v0000000002fabdf0_0 .net *"_s4", 0 0, L_000000000309d510;  1 drivers
o0000000002efd568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fabe90_0 name=_s8
v0000000002fabf30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa9c30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309d510 .functor MUXZ 1, o0000000002efd508, v0000000002fab2b0_0, L_000000000309f1d0, C4<>;
L_000000000309e910 .functor MUXZ 1, L_000000000309d510, o0000000002efd478, o0000000002ed0088, C4<>;
L_000000000309db50 .functor MUXZ 1, o0000000002efd4a8, v0000000002fab2b0_0, L_00000000030a12f0, C4<>;
L_000000000309e2d0 .functor MUXZ 1, L_000000000309db50, o0000000002efd568, o0000000002ed0088, C4<>;
S_0000000002fc0160 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbeae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fab170_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa9cd0_0 .net "d", 0 0, L_000000000309e050;  alias, 1 drivers
v0000000002fac110_0 .net "q", 0 0, v0000000002fab2b0_0;  alias, 1 drivers
v0000000002fabc10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fab2b0_0 .var "state", 0 0;
v0000000002fab530_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002fbf560 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002faa3b0_0 .net8 "Bitline1", 0 0, p0000000002efd898;  1 drivers, strength-aware
v0000000002faa6d0_0 .net8 "Bitline2", 0 0, p0000000002efd8c8;  1 drivers, strength-aware
v0000000002faa810_0 .net "D", 0 0, L_000000000309c610;  1 drivers
v0000000002faad10_0 .net "Q", 0 0, v0000000002faa630_0;  1 drivers
v0000000002faa8b0_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002faaa90_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fab210_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efd8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faab30_0 name=_s0
o0000000002efd928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faabd0_0 name=_s10
v0000000002faae50_0 .net *"_s12", 0 0, L_000000000309dbf0;  1 drivers
o0000000002efd988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fadb50_0 name=_s2
v0000000002fad830_0 .net *"_s4", 0 0, L_000000000309e0f0;  1 drivers
o0000000002efd9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fac430_0 name=_s8
v0000000002fad970_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fac9d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309e0f0 .functor MUXZ 1, o0000000002efd988, v0000000002faa630_0, L_000000000309f1d0, C4<>;
L_000000000309d5b0 .functor MUXZ 1, L_000000000309e0f0, o0000000002efd8f8, o0000000002ed0088, C4<>;
L_000000000309dbf0 .functor MUXZ 1, o0000000002efd928, v0000000002faa630_0, L_00000000030a12f0, C4<>;
L_000000000309e230 .functor MUXZ 1, L_000000000309dbf0, o0000000002efd9e8, o0000000002ed0088, C4<>;
S_0000000002fc0a60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbf560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa9a50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa9af0_0 .net "d", 0 0, L_000000000309c610;  alias, 1 drivers
v0000000002fa9d70_0 .net "q", 0 0, v0000000002faa630_0;  alias, 1 drivers
v0000000002fa9f50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002faa630_0 .var "state", 0 0;
v0000000002faa090_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002fbffe0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fac7f0_0 .net8 "Bitline1", 0 0, p0000000002efdd18;  1 drivers, strength-aware
v0000000002fad150_0 .net8 "Bitline2", 0 0, p0000000002efdd48;  1 drivers, strength-aware
v0000000002facc50_0 .net "D", 0 0, L_000000000309e5f0;  1 drivers
v0000000002fac250_0 .net "Q", 0 0, v0000000002facb10_0;  1 drivers
v0000000002facd90_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002faccf0_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fad470_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efdd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faced0_0 name=_s0
o0000000002efdda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fae7d0_0 name=_s10
v0000000002fada10_0 .net *"_s12", 0 0, L_000000000309ec30;  1 drivers
o0000000002efde08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fad510_0 name=_s2
v0000000002fae0f0_0 .net *"_s4", 0 0, L_000000000309e370;  1 drivers
o0000000002efde68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fae5f0_0 name=_s8
v0000000002fad1f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fac2f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309e370 .functor MUXZ 1, o0000000002efde08, v0000000002facb10_0, L_000000000309f1d0, C4<>;
L_000000000309e4b0 .functor MUXZ 1, L_000000000309e370, o0000000002efdd78, o0000000002ed0088, C4<>;
L_000000000309ec30 .functor MUXZ 1, o0000000002efdda8, v0000000002facb10_0, L_00000000030a12f0, C4<>;
L_000000000309e550 .functor MUXZ 1, L_000000000309ec30, o0000000002efde68, o0000000002ed0088, C4<>;
S_0000000002fbe7e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fac610_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fac390_0 .net "d", 0 0, L_000000000309e5f0;  alias, 1 drivers
v0000000002fac6b0_0 .net "q", 0 0, v0000000002facb10_0;  alias, 1 drivers
v0000000002fadc90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002facb10_0 .var "state", 0 0;
v0000000002face30_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002fbf3e0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f9cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fae190_0 .net8 "Bitline1", 0 0, p0000000002efe198;  1 drivers, strength-aware
v0000000002fade70_0 .net8 "Bitline2", 0 0, p0000000002efe1c8;  1 drivers, strength-aware
v0000000002fae230_0 .net "D", 0 0, L_000000000309c9d0;  1 drivers
v0000000002fad8d0_0 .net "Q", 0 0, v0000000002fae2d0_0;  1 drivers
v0000000002fadab0_0 .net "ReadEnable1", 0 0, L_000000000309f1d0;  alias, 1 drivers
v0000000002fae730_0 .net "ReadEnable2", 0 0, L_00000000030a12f0;  alias, 1 drivers
v0000000002fae4b0_0 .net "WriteEnable", 0 0, L_00000000030a0a30;  alias, 1 drivers
o0000000002efe1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faddd0_0 name=_s0
o0000000002efe228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fae550_0 name=_s10
v0000000002fac930_0 .net *"_s12", 0 0, L_000000000309e690;  1 drivers
o0000000002efe288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fad330_0 name=_s2
v0000000002fadf10_0 .net *"_s4", 0 0, L_000000000309c750;  1 drivers
o0000000002efe2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fad6f0_0 name=_s8
v0000000002fac570_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fadd30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309c750 .functor MUXZ 1, o0000000002efe288, v0000000002fae2d0_0, L_000000000309f1d0, C4<>;
L_000000000309c7f0 .functor MUXZ 1, L_000000000309c750, o0000000002efe1f8, o0000000002ed0088, C4<>;
L_000000000309e690 .functor MUXZ 1, o0000000002efe228, v0000000002fae2d0_0, L_00000000030a12f0, C4<>;
L_000000000309c890 .functor MUXZ 1, L_000000000309e690, o0000000002efe2e8, o0000000002ed0088, C4<>;
S_0000000002fbe660 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbf3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fae410_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fadbf0_0 .net "d", 0 0, L_000000000309c9d0;  alias, 1 drivers
v0000000002fac890_0 .net "q", 0 0, v0000000002fae2d0_0;  alias, 1 drivers
v0000000002fad290_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fae2d0_0 .var "state", 0 0;
v0000000002fae370_0 .net "wen", 0 0, L_00000000030a0a30;  alias, 1 drivers
S_0000000002fbdbe0 .scope module, "R4" "Register" 2 47, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002fbc790_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000002fbbcf0_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000002fbb9d0_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000002fbcbf0_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  1 drivers
v0000000002fbc3d0_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  1 drivers
v0000000002fbba70_0 .net "WriteReg", 0 0, L_00000000030a30f0;  1 drivers
v0000000002fbc1f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fbc290_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a0c10 .part o0000000002ed49d8, 0, 1;
L_00000000030a0d50 .part o0000000002ed49d8, 1, 1;
L_000000000309f310 .part o0000000002ed49d8, 2, 1;
L_00000000030a0fd0 .part o0000000002ed49d8, 3, 1;
L_000000000309fe50 .part o0000000002ed49d8, 4, 1;
L_00000000030a0170 .part o0000000002ed49d8, 5, 1;
L_00000000030a0670 .part o0000000002ed49d8, 6, 1;
L_00000000030a3c30 .part o0000000002ed49d8, 7, 1;
L_00000000030a3cd0 .part o0000000002ed49d8, 8, 1;
L_00000000030a3d70 .part o0000000002ed49d8, 9, 1;
L_00000000030a1e30 .part o0000000002ed49d8, 10, 1;
L_00000000030a2290 .part o0000000002ed49d8, 11, 1;
L_00000000030a1930 .part o0000000002ed49d8, 12, 1;
L_00000000030a17f0 .part o0000000002ed49d8, 13, 1;
L_00000000030a2ab0 .part o0000000002ed49d8, 14, 1;
L_00000000030a1610 .part o0000000002ed49d8, 15, 1;
p0000000002efe7c8 .port I0000000002e88800, L_00000000030a0ad0;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002efe7c8;
p0000000002efe7f8 .port I0000000002e89040, L_00000000030a0030;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002efe7f8;
p0000000002efeca8 .port I0000000002e88800, L_00000000030a0b70;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002efeca8;
p0000000002efecd8 .port I0000000002e89040, L_000000000309f090;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002efecd8;
p0000000002fd3fc8 .port I0000000002e88800, L_000000000309fb30;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002fd3fc8;
p0000000002fd3ff8 .port I0000000002e89040, L_000000000309f950;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002fd3ff8;
p0000000002fd4448 .port I0000000002e88800, L_00000000030a0e90;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002fd4448;
p0000000002fd4478 .port I0000000002e89040, L_000000000309f3b0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002fd4478;
p0000000002fd48c8 .port I0000000002e88800, L_000000000309f4f0;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002fd48c8;
p0000000002fd48f8 .port I0000000002e89040, L_00000000030a00d0;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002fd48f8;
p0000000002fd4d48 .port I0000000002e88800, L_000000000309fef0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002fd4d48;
p0000000002fd4d78 .port I0000000002e89040, L_000000000309ff90;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002fd4d78;
p0000000002fd51c8 .port I0000000002e88800, L_00000000030a05d0;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002fd51c8;
p0000000002fd51f8 .port I0000000002e89040, L_00000000030a0530;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002fd51f8;
p0000000002fd5648 .port I0000000002e88800, L_00000000030a3b90;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002fd5648;
p0000000002fd5678 .port I0000000002e89040, L_00000000030a1750;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002fd5678;
p0000000002fd5ac8 .port I0000000002e88800, L_00000000030a1890;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002fd5ac8;
p0000000002fd5af8 .port I0000000002e89040, L_00000000030a21f0;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002fd5af8;
p0000000002fd5f48 .port I0000000002e88800, L_00000000030a2bf0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002fd5f48;
p0000000002fd5f78 .port I0000000002e89040, L_00000000030a3410;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002fd5f78;
p0000000002eff128 .port I0000000002e88800, L_00000000030a2970;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002eff128;
p0000000002eff158 .port I0000000002e89040, L_00000000030a34b0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002eff158;
p0000000002eff5a8 .port I0000000002e88800, L_00000000030a2a10;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002eff5a8;
p0000000002eff5d8 .port I0000000002e89040, L_00000000030a20b0;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002eff5d8;
p0000000002effa28 .port I0000000002e88800, L_00000000030a1c50;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002effa28;
p0000000002effa58 .port I0000000002e89040, L_00000000030a1a70;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002effa58;
p0000000002effea8 .port I0000000002e88800, L_00000000030a2470;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002effea8;
p0000000002effed8 .port I0000000002e89040, L_00000000030a2510;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002effed8;
p0000000002fd36c8 .port I0000000002e88800, L_00000000030a37d0;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002fd36c8;
p0000000002fd36f8 .port I0000000002e89040, L_00000000030a1b10;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002fd36f8;
p0000000002fd3b48 .port I0000000002e88800, L_00000000030a25b0;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002fd3b48;
p0000000002fd3b78 .port I0000000002e89040, L_00000000030a2d30;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002fd3b78;
S_0000000002fbf9e0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fad5b0_0 .net8 "Bitline1", 0 0, p0000000002efe7c8;  1 drivers, strength-aware
v0000000002fad650_0 .net8 "Bitline2", 0 0, p0000000002efe7f8;  1 drivers, strength-aware
v0000000002fad790_0 .net "D", 0 0, L_00000000030a0c10;  1 drivers
v0000000002fb0df0_0 .net "Q", 0 0, v0000000002faca70_0;  1 drivers
v0000000002faf310_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002faf8b0_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb0cb0_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002efe888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fafef0_0 name=_s0
o0000000002efe8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faff90_0 name=_s10
v0000000002faea50_0 .net *"_s12", 0 0, L_000000000309fa90;  1 drivers
o0000000002efe918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb0350_0 name=_s2
v0000000002fb0030_0 .net *"_s4", 0 0, L_00000000030a03f0;  1 drivers
o0000000002efe978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faec30_0 name=_s8
v0000000002fb0170_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002faf1d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a03f0 .functor MUXZ 1, o0000000002efe918, v0000000002faca70_0, L_00000000030a2830, C4<>;
L_00000000030a0ad0 .functor MUXZ 1, L_00000000030a03f0, o0000000002efe888, o0000000002ed0088, C4<>;
L_000000000309fa90 .functor MUXZ 1, o0000000002efe8b8, v0000000002faca70_0, L_00000000030a2dd0, C4<>;
L_00000000030a0030 .functor MUXZ 1, L_000000000309fa90, o0000000002efe978, o0000000002ed0088, C4<>;
S_0000000002fbf6e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbf9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fae870_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fae690_0 .net "d", 0 0, L_00000000030a0c10;  alias, 1 drivers
v0000000002fae910_0 .net "q", 0 0, v0000000002faca70_0;  alias, 1 drivers
v0000000002fac1b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002faca70_0 .var "state", 0 0;
v0000000002fad0b0_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fc02e0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002faf450_0 .net8 "Bitline1", 0 0, p0000000002efeca8;  1 drivers, strength-aware
v0000000002fb0710_0 .net8 "Bitline2", 0 0, p0000000002efecd8;  1 drivers, strength-aware
v0000000002faee10_0 .net "D", 0 0, L_00000000030a0d50;  1 drivers
v0000000002faf590_0 .net "Q", 0 0, v0000000002fb0670_0;  1 drivers
v0000000002faf4f0_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb00d0_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb0fd0_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002efed08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faf950_0 name=_s0
o0000000002efed38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb0210_0 name=_s10
v0000000002fb1070_0 .net *"_s12", 0 0, L_000000000309f590;  1 drivers
o0000000002efed98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faf130_0 name=_s2
v0000000002faf810_0 .net *"_s4", 0 0, L_000000000309f630;  1 drivers
o0000000002efedf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faeaf0_0 name=_s8
v0000000002faf9f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb03f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309f630 .functor MUXZ 1, o0000000002efed98, v0000000002fb0670_0, L_00000000030a2830, C4<>;
L_00000000030a0b70 .functor MUXZ 1, L_000000000309f630, o0000000002efed08, o0000000002ed0088, C4<>;
L_000000000309f590 .functor MUXZ 1, o0000000002efed38, v0000000002fb0670_0, L_00000000030a2dd0, C4<>;
L_000000000309f090 .functor MUXZ 1, L_000000000309f590, o0000000002efedf8, o0000000002ed0088, C4<>;
S_0000000002fc08e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fc02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002faf770_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002faf090_0 .net "d", 0 0, L_00000000030a0d50;  alias, 1 drivers
v0000000002faeff0_0 .net "q", 0 0, v0000000002fb0670_0;  alias, 1 drivers
v0000000002faf3b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb0670_0 .var "state", 0 0;
v0000000002fafe50_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbe960 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fafa90_0 .net8 "Bitline1", 0 0, p0000000002eff128;  1 drivers, strength-aware
v0000000002faeb90_0 .net8 "Bitline2", 0 0, p0000000002eff158;  1 drivers, strength-aware
v0000000002fafb30_0 .net "D", 0 0, L_00000000030a1e30;  1 drivers
v0000000002fb0490_0 .net "Q", 0 0, v0000000002faf6d0_0;  1 drivers
v0000000002fafbd0_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fafc70_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fafd10_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002eff188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fafdb0_0 name=_s0
o0000000002eff1b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb1110_0 name=_s10
v0000000002fb02b0_0 .net *"_s12", 0 0, L_00000000030a1f70;  1 drivers
o0000000002eff218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb0530_0 name=_s2
v0000000002fb05d0_0 .net *"_s4", 0 0, L_00000000030a2c90;  1 drivers
o0000000002eff278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002faecd0_0 name=_s8
v0000000002fb07b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb08f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a2c90 .functor MUXZ 1, o0000000002eff218, v0000000002faf6d0_0, L_00000000030a2830, C4<>;
L_00000000030a2970 .functor MUXZ 1, L_00000000030a2c90, o0000000002eff188, o0000000002ed0088, C4<>;
L_00000000030a1f70 .functor MUXZ 1, o0000000002eff1b8, v0000000002faf6d0_0, L_00000000030a2dd0, C4<>;
L_00000000030a34b0 .functor MUXZ 1, L_00000000030a1f70, o0000000002eff278, o0000000002ed0088, C4<>;
S_0000000002fc0be0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbe960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002faf270_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002faf630_0 .net "d", 0 0, L_00000000030a1e30;  alias, 1 drivers
v0000000002fae9b0_0 .net "q", 0 0, v0000000002faf6d0_0;  alias, 1 drivers
v0000000002fb0850_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002faf6d0_0 .var "state", 0 0;
v0000000002fb0c10_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbfce0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002faeeb0_0 .net8 "Bitline1", 0 0, p0000000002eff5a8;  1 drivers, strength-aware
v0000000002fb0e90_0 .net8 "Bitline2", 0 0, p0000000002eff5d8;  1 drivers, strength-aware
v0000000002fb0f30_0 .net "D", 0 0, L_00000000030a2290;  1 drivers
v0000000002faef50_0 .net "Q", 0 0, v0000000002fb0d50_0;  1 drivers
v0000000002fb21f0_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb11b0_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb17f0_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002eff608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb32d0_0 name=_s0
o0000000002eff638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb2b50_0 name=_s10
v0000000002fb2970_0 .net *"_s12", 0 0, L_00000000030a1d90;  1 drivers
o0000000002eff698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb2830_0 name=_s2
v0000000002fb3870_0 .net *"_s4", 0 0, L_00000000030a26f0;  1 drivers
o0000000002eff6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb3190_0 name=_s8
v0000000002fb3370_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb2a10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a26f0 .functor MUXZ 1, o0000000002eff698, v0000000002fb0d50_0, L_00000000030a2830, C4<>;
L_00000000030a2a10 .functor MUXZ 1, L_00000000030a26f0, o0000000002eff608, o0000000002ed0088, C4<>;
L_00000000030a1d90 .functor MUXZ 1, o0000000002eff638, v0000000002fb0d50_0, L_00000000030a2dd0, C4<>;
L_00000000030a20b0 .functor MUXZ 1, L_00000000030a1d90, o0000000002eff6f8, o0000000002ed0088, C4<>;
S_0000000002fbd460 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbfce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb0990_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb0a30_0 .net "d", 0 0, L_00000000030a2290;  alias, 1 drivers
v0000000002fb0ad0_0 .net "q", 0 0, v0000000002fb0d50_0;  alias, 1 drivers
v0000000002fb0b70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb0d50_0 .var "state", 0 0;
v0000000002faed70_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbfb60 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb3050_0 .net8 "Bitline1", 0 0, p0000000002effa28;  1 drivers, strength-aware
v0000000002fb1430_0 .net8 "Bitline2", 0 0, p0000000002effa58;  1 drivers, strength-aware
v0000000002fb2c90_0 .net "D", 0 0, L_00000000030a1930;  1 drivers
v0000000002fb2fb0_0 .net "Q", 0 0, v0000000002fb1f70_0;  1 drivers
v0000000002fb2790_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb1a70_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb34b0_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002effa88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb2010_0 name=_s0
o0000000002effab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb1930_0 name=_s10
v0000000002fb2bf0_0 .net *"_s12", 0 0, L_00000000030a1cf0;  1 drivers
o0000000002effb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb1ed0_0 name=_s2
v0000000002fb19d0_0 .net *"_s4", 0 0, L_00000000030a2010;  1 drivers
o0000000002effb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb35f0_0 name=_s8
v0000000002fb3230_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb3730_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a2010 .functor MUXZ 1, o0000000002effb18, v0000000002fb1f70_0, L_00000000030a2830, C4<>;
L_00000000030a1c50 .functor MUXZ 1, L_00000000030a2010, o0000000002effa88, o0000000002ed0088, C4<>;
L_00000000030a1cf0 .functor MUXZ 1, o0000000002effab8, v0000000002fb1f70_0, L_00000000030a2dd0, C4<>;
L_00000000030a1a70 .functor MUXZ 1, L_00000000030a1cf0, o0000000002effb78, o0000000002ed0088, C4<>;
S_0000000002fbfe60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbfb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb26f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb1d90_0 .net "d", 0 0, L_00000000030a1930;  alias, 1 drivers
v0000000002fb2ab0_0 .net "q", 0 0, v0000000002fb1f70_0;  alias, 1 drivers
v0000000002fb14d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb1f70_0 .var "state", 0 0;
v0000000002fb23d0_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbe1e0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb28d0_0 .net8 "Bitline1", 0 0, p0000000002effea8;  1 drivers, strength-aware
v0000000002fb3550_0 .net8 "Bitline2", 0 0, p0000000002effed8;  1 drivers, strength-aware
v0000000002fb1bb0_0 .net "D", 0 0, L_00000000030a17f0;  1 drivers
v0000000002fb2d30_0 .net "Q", 0 0, v0000000002fb1b10_0;  1 drivers
v0000000002fb1250_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb1570_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb3690_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002efff08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb25b0_0 name=_s0
o0000000002efff38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb37d0_0 name=_s10
v0000000002fb2650_0 .net *"_s12", 0 0, L_00000000030a3050;  1 drivers
o0000000002efff98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb3910_0 name=_s2
v0000000002fb12f0_0 .net *"_s4", 0 0, L_00000000030a23d0;  1 drivers
o0000000002effff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb2f10_0 name=_s8
v0000000002fb1390_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb1c50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a23d0 .functor MUXZ 1, o0000000002efff98, v0000000002fb1b10_0, L_00000000030a2830, C4<>;
L_00000000030a2470 .functor MUXZ 1, L_00000000030a23d0, o0000000002efff08, o0000000002ed0088, C4<>;
L_00000000030a3050 .functor MUXZ 1, o0000000002efff38, v0000000002fb1b10_0, L_00000000030a2dd0, C4<>;
L_00000000030a2510 .functor MUXZ 1, L_00000000030a3050, o0000000002effff8, o0000000002ed0088, C4<>;
S_0000000002fc0460 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbe1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb3410_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb30f0_0 .net "d", 0 0, L_00000000030a17f0;  alias, 1 drivers
v0000000002fb20b0_0 .net "q", 0 0, v0000000002fb1b10_0;  alias, 1 drivers
v0000000002fb2510_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb1b10_0 .var "state", 0 0;
v0000000002fb2150_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbdd60 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb2e70_0 .net8 "Bitline1", 0 0, p0000000002fd36c8;  1 drivers, strength-aware
v0000000002fb1e30_0 .net8 "Bitline2", 0 0, p0000000002fd36f8;  1 drivers, strength-aware
v0000000002fb2290_0 .net "D", 0 0, L_00000000030a2ab0;  1 drivers
v0000000002fb2330_0 .net "Q", 0 0, v0000000002fb2dd0_0;  1 drivers
v0000000002fb2470_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb5e90_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb5c10_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd3728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb5670_0 name=_s0
o0000000002fd3758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb3d70_0 name=_s10
v0000000002fb3f50_0 .net *"_s12", 0 0, L_00000000030a28d0;  1 drivers
o0000000002fd37b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb3ff0_0 name=_s2
v0000000002fb5ad0_0 .net *"_s4", 0 0, L_00000000030a19d0;  1 drivers
o0000000002fd3818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb5fd0_0 name=_s8
v0000000002fb5f30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb5df0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a19d0 .functor MUXZ 1, o0000000002fd37b8, v0000000002fb2dd0_0, L_00000000030a2830, C4<>;
L_00000000030a37d0 .functor MUXZ 1, L_00000000030a19d0, o0000000002fd3728, o0000000002ed0088, C4<>;
L_00000000030a28d0 .functor MUXZ 1, o0000000002fd3758, v0000000002fb2dd0_0, L_00000000030a2dd0, C4<>;
L_00000000030a1b10 .functor MUXZ 1, L_00000000030a28d0, o0000000002fd3818, o0000000002ed0088, C4<>;
S_0000000002fbf0e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbdd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb1610_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb16b0_0 .net "d", 0 0, L_00000000030a2ab0;  alias, 1 drivers
v0000000002fb1750_0 .net "q", 0 0, v0000000002fb2dd0_0;  alias, 1 drivers
v0000000002fb1890_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb2dd0_0 .var "state", 0 0;
v0000000002fb1cf0_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbd2e0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb5710_0 .net8 "Bitline1", 0 0, p0000000002fd3b48;  1 drivers, strength-aware
v0000000002fb4270_0 .net8 "Bitline2", 0 0, p0000000002fd3b78;  1 drivers, strength-aware
v0000000002fb5cb0_0 .net "D", 0 0, L_00000000030a1610;  1 drivers
v0000000002fb6070_0 .net "Q", 0 0, v0000000002fb5170_0;  1 drivers
v0000000002fb4770_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb4090_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb53f0_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd3ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb3eb0_0 name=_s0
o0000000002fd3bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb3c30_0 name=_s10
v0000000002fb55d0_0 .net *"_s12", 0 0, L_00000000030a2650;  1 drivers
o0000000002fd3c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb6110_0 name=_s2
v0000000002fb50d0_0 .net *"_s4", 0 0, L_00000000030a2790;  1 drivers
o0000000002fd3c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb48b0_0 name=_s8
v0000000002fb4450_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb3e10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a2790 .functor MUXZ 1, o0000000002fd3c38, v0000000002fb5170_0, L_00000000030a2830, C4<>;
L_00000000030a25b0 .functor MUXZ 1, L_00000000030a2790, o0000000002fd3ba8, o0000000002ed0088, C4<>;
L_00000000030a2650 .functor MUXZ 1, o0000000002fd3bd8, v0000000002fb5170_0, L_00000000030a2dd0, C4<>;
L_00000000030a2d30 .functor MUXZ 1, L_00000000030a2650, o0000000002fd3c98, o0000000002ed0088, C4<>;
S_0000000002fbf860 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb5350_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb52b0_0 .net "d", 0 0, L_00000000030a1610;  alias, 1 drivers
v0000000002fb4130_0 .net "q", 0 0, v0000000002fb5170_0;  alias, 1 drivers
v0000000002fb4d10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb5170_0 .var "state", 0 0;
v0000000002fb4f90_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fc0d60 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb3cd0_0 .net8 "Bitline1", 0 0, p0000000002fd3fc8;  1 drivers, strength-aware
v0000000002fb3a50_0 .net8 "Bitline2", 0 0, p0000000002fd3ff8;  1 drivers, strength-aware
v0000000002fb5d50_0 .net "D", 0 0, L_000000000309f310;  1 drivers
v0000000002fb5530_0 .net "Q", 0 0, v0000000002fb49f0_0;  1 drivers
v0000000002fb4310_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb4a90_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb3af0_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd4028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb43b0_0 name=_s0
o0000000002fd4058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb44f0_0 name=_s10
v0000000002fb4590_0 .net *"_s12", 0 0, L_000000000309f270;  1 drivers
o0000000002fd40b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb4b30_0 name=_s2
v0000000002fb4630_0 .net *"_s4", 0 0, L_000000000309fd10;  1 drivers
o0000000002fd4118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb5030_0 name=_s8
v0000000002fb5210_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb46d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309fd10 .functor MUXZ 1, o0000000002fd40b8, v0000000002fb49f0_0, L_00000000030a2830, C4<>;
L_000000000309fb30 .functor MUXZ 1, L_000000000309fd10, o0000000002fd4028, o0000000002ed0088, C4<>;
L_000000000309f270 .functor MUXZ 1, o0000000002fd4058, v0000000002fb49f0_0, L_00000000030a2dd0, C4<>;
L_000000000309f950 .functor MUXZ 1, L_000000000309f270, o0000000002fd4118, o0000000002ed0088, C4<>;
S_0000000002fc05e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fc0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb58f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb39b0_0 .net "d", 0 0, L_000000000309f310;  alias, 1 drivers
v0000000002fb4810_0 .net "q", 0 0, v0000000002fb49f0_0;  alias, 1 drivers
v0000000002fb41d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb49f0_0 .var "state", 0 0;
v0000000002fb4950_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fc0ee0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb4db0_0 .net8 "Bitline1", 0 0, p0000000002fd4448;  1 drivers, strength-aware
v0000000002fb4e50_0 .net8 "Bitline2", 0 0, p0000000002fd4478;  1 drivers, strength-aware
v0000000002fb57b0_0 .net "D", 0 0, L_00000000030a0fd0;  1 drivers
v0000000002fb4ef0_0 .net "Q", 0 0, v0000000002fb5490_0;  1 drivers
v0000000002fb5a30_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb5b70_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb6250_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd44a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb80f0_0 name=_s0
o0000000002fd44d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb8730_0 name=_s10
v0000000002fb6930_0 .net *"_s12", 0 0, L_00000000030a0490;  1 drivers
o0000000002fd4538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb7510_0 name=_s2
v0000000002fb8690_0 .net *"_s4", 0 0, L_00000000030a0df0;  1 drivers
o0000000002fd4598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb87d0_0 name=_s8
v0000000002fb7f10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb71f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a0df0 .functor MUXZ 1, o0000000002fd4538, v0000000002fb5490_0, L_00000000030a2830, C4<>;
L_00000000030a0e90 .functor MUXZ 1, L_00000000030a0df0, o0000000002fd44a8, o0000000002ed0088, C4<>;
L_00000000030a0490 .functor MUXZ 1, o0000000002fd44d8, v0000000002fb5490_0, L_00000000030a2dd0, C4<>;
L_000000000309f3b0 .functor MUXZ 1, L_00000000030a0490, o0000000002fd4598, o0000000002ed0088, C4<>;
S_0000000002fbd160 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fc0ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb4bd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb3b90_0 .net "d", 0 0, L_00000000030a0fd0;  alias, 1 drivers
v0000000002fb5850_0 .net "q", 0 0, v0000000002fb5490_0;  alias, 1 drivers
v0000000002fb4c70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb5490_0 .var "state", 0 0;
v0000000002fb5990_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbd5e0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb6610_0 .net8 "Bitline1", 0 0, p0000000002fd48c8;  1 drivers, strength-aware
v0000000002fb6d90_0 .net8 "Bitline2", 0 0, p0000000002fd48f8;  1 drivers, strength-aware
v0000000002fb7470_0 .net "D", 0 0, L_000000000309fe50;  1 drivers
v0000000002fb76f0_0 .net "Q", 0 0, v0000000002fb7c90_0;  1 drivers
v0000000002fb70b0_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb7330_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb7a10_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd4928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb7e70_0 name=_s0
o0000000002fd4958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb8870_0 name=_s10
v0000000002fb61b0_0 .net *"_s12", 0 0, L_000000000309f6d0;  1 drivers
o0000000002fd49b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb6f70_0 name=_s2
v0000000002fb6750_0 .net *"_s4", 0 0, L_00000000030a11b0;  1 drivers
o0000000002fd4a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb7b50_0 name=_s8
v0000000002fb66b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb7970_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a11b0 .functor MUXZ 1, o0000000002fd49b8, v0000000002fb7c90_0, L_00000000030a2830, C4<>;
L_000000000309f4f0 .functor MUXZ 1, L_00000000030a11b0, o0000000002fd4928, o0000000002ed0088, C4<>;
L_000000000309f6d0 .functor MUXZ 1, o0000000002fd4958, v0000000002fb7c90_0, L_00000000030a2dd0, C4<>;
L_00000000030a00d0 .functor MUXZ 1, L_000000000309f6d0, o0000000002fd4a18, o0000000002ed0088, C4<>;
S_0000000002fbe360 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbd5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb6430_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb6570_0 .net "d", 0 0, L_000000000309fe50;  alias, 1 drivers
v0000000002fb8410_0 .net "q", 0 0, v0000000002fb7c90_0;  alias, 1 drivers
v0000000002fb6b10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb7c90_0 .var "state", 0 0;
v0000000002fb7dd0_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbd760 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb8230_0 .net8 "Bitline1", 0 0, p0000000002fd4d48;  1 drivers, strength-aware
v0000000002fb78d0_0 .net8 "Bitline2", 0 0, p0000000002fd4d78;  1 drivers, strength-aware
v0000000002fb82d0_0 .net "D", 0 0, L_00000000030a0170;  1 drivers
v0000000002fb8370_0 .net "Q", 0 0, v0000000002fb7fb0_0;  1 drivers
v0000000002fb6ed0_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb6cf0_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb8910_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd4da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb7d30_0 name=_s0
o0000000002fd4dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb6390_0 name=_s10
v0000000002fb84b0_0 .net *"_s12", 0 0, L_000000000309f810;  1 drivers
o0000000002fd4e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb7790_0 name=_s2
v0000000002fb6890_0 .net *"_s4", 0 0, L_000000000309f770;  1 drivers
o0000000002fd4e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb64d0_0 name=_s8
v0000000002fb7010_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb8550_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_000000000309f770 .functor MUXZ 1, o0000000002fd4e38, v0000000002fb7fb0_0, L_00000000030a2830, C4<>;
L_000000000309fef0 .functor MUXZ 1, L_000000000309f770, o0000000002fd4da8, o0000000002ed0088, C4<>;
L_000000000309f810 .functor MUXZ 1, o0000000002fd4dd8, v0000000002fb7fb0_0, L_00000000030a2dd0, C4<>;
L_000000000309ff90 .functor MUXZ 1, L_000000000309f810, o0000000002fd4e98, o0000000002ed0088, C4<>;
S_0000000002fbd8e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbd760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb7290_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb62f0_0 .net "d", 0 0, L_00000000030a0170;  alias, 1 drivers
v0000000002fb8050_0 .net "q", 0 0, v0000000002fb7fb0_0;  alias, 1 drivers
v0000000002fb8190_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb7fb0_0 .var "state", 0 0;
v0000000002fb67f0_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbda60 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb7150_0 .net8 "Bitline1", 0 0, p0000000002fd51c8;  1 drivers, strength-aware
v0000000002fb73d0_0 .net8 "Bitline2", 0 0, p0000000002fd51f8;  1 drivers, strength-aware
v0000000002fb75b0_0 .net "D", 0 0, L_00000000030a0670;  1 drivers
v0000000002fb7650_0 .net "Q", 0 0, v0000000002fb6c50_0;  1 drivers
v0000000002fb7830_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb7ab0_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb7bf0_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd5228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb9450_0 name=_s0
o0000000002fd5258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb8a50_0 name=_s10
v0000000002fb94f0_0 .net *"_s12", 0 0, L_00000000030a02b0;  1 drivers
o0000000002fd52b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb9ef0_0 name=_s2
v0000000002fb98b0_0 .net *"_s4", 0 0, L_00000000030a0210;  1 drivers
o0000000002fd5318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fba210_0 name=_s8
v0000000002fb9d10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fbb070_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a0210 .functor MUXZ 1, o0000000002fd52b8, v0000000002fb6c50_0, L_00000000030a2830, C4<>;
L_00000000030a05d0 .functor MUXZ 1, L_00000000030a0210, o0000000002fd5228, o0000000002ed0088, C4<>;
L_00000000030a02b0 .functor MUXZ 1, o0000000002fd5258, v0000000002fb6c50_0, L_00000000030a2dd0, C4<>;
L_00000000030a0530 .functor MUXZ 1, L_00000000030a02b0, o0000000002fd5318, o0000000002ed0088, C4<>;
S_0000000002fbe4e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbda60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb85f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb6a70_0 .net "d", 0 0, L_00000000030a0670;  alias, 1 drivers
v0000000002fb69d0_0 .net "q", 0 0, v0000000002fb6c50_0;  alias, 1 drivers
v0000000002fb6bb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb6c50_0 .var "state", 0 0;
v0000000002fb6e30_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbec60 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb89b0_0 .net8 "Bitline1", 0 0, p0000000002fd5648;  1 drivers, strength-aware
v0000000002fba850_0 .net8 "Bitline2", 0 0, p0000000002fd5678;  1 drivers, strength-aware
v0000000002fba8f0_0 .net "D", 0 0, L_00000000030a3c30;  1 drivers
v0000000002fba170_0 .net "Q", 0 0, v0000000002fbac10_0;  1 drivers
v0000000002fba990_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fbaa30_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fba670_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd56a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbb110_0 name=_s0
o0000000002fd56d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbaad0_0 name=_s10
v0000000002fba2b0_0 .net *"_s12", 0 0, L_00000000030a2b50;  1 drivers
o0000000002fd5738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbab70_0 name=_s2
v0000000002fb96d0_0 .net *"_s4", 0 0, L_00000000030a2f10;  1 drivers
o0000000002fd5798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb8af0_0 name=_s8
v0000000002fb9590_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb8b90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a2f10 .functor MUXZ 1, o0000000002fd5738, v0000000002fbac10_0, L_00000000030a2830, C4<>;
L_00000000030a3b90 .functor MUXZ 1, L_00000000030a2f10, o0000000002fd56a8, o0000000002ed0088, C4<>;
L_00000000030a2b50 .functor MUXZ 1, o0000000002fd56d8, v0000000002fbac10_0, L_00000000030a2dd0, C4<>;
L_00000000030a1750 .functor MUXZ 1, L_00000000030a2b50, o0000000002fd5798, o0000000002ed0088, C4<>;
S_0000000002fbdee0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbec60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fba030_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fba710_0 .net "d", 0 0, L_00000000030a3c30;  alias, 1 drivers
v0000000002fb9770_0 .net "q", 0 0, v0000000002fbac10_0;  alias, 1 drivers
v0000000002fba530_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fbac10_0 .var "state", 0 0;
v0000000002fba5d0_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbede0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb9f90_0 .net8 "Bitline1", 0 0, p0000000002fd5ac8;  1 drivers, strength-aware
v0000000002fb9270_0 .net8 "Bitline2", 0 0, p0000000002fd5af8;  1 drivers, strength-aware
v0000000002fb9810_0 .net "D", 0 0, L_00000000030a3cd0;  1 drivers
v0000000002fb9130_0 .net "Q", 0 0, v0000000002fb9090_0;  1 drivers
v0000000002fbad50_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fba3f0_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb9950_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd5b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fba0d0_0 name=_s0
o0000000002fd5b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fba350_0 name=_s10
v0000000002fbadf0_0 .net *"_s12", 0 0, L_00000000030a2150;  1 drivers
o0000000002fd5bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbae90_0 name=_s2
v0000000002fbaf30_0 .net *"_s4", 0 0, L_00000000030a1ed0;  1 drivers
o0000000002fd5c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbafd0_0 name=_s8
v0000000002fb93b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb8d70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a1ed0 .functor MUXZ 1, o0000000002fd5bb8, v0000000002fb9090_0, L_00000000030a2830, C4<>;
L_00000000030a1890 .functor MUXZ 1, L_00000000030a1ed0, o0000000002fd5b28, o0000000002ed0088, C4<>;
L_00000000030a2150 .functor MUXZ 1, o0000000002fd5b58, v0000000002fb9090_0, L_00000000030a2dd0, C4<>;
L_00000000030a21f0 .functor MUXZ 1, L_00000000030a2150, o0000000002fd5c18, o0000000002ed0088, C4<>;
S_0000000002fbe060 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbede0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fb9bd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb9310_0 .net "d", 0 0, L_00000000030a3cd0;  alias, 1 drivers
v0000000002fb9630_0 .net "q", 0 0, v0000000002fb9090_0;  alias, 1 drivers
v0000000002fbacb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb9090_0 .var "state", 0 0;
v0000000002fb8e10_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_0000000002fbef60 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002fbdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fb8f50_0 .net8 "Bitline1", 0 0, p0000000002fd5f48;  1 drivers, strength-aware
v0000000002fb8ff0_0 .net8 "Bitline2", 0 0, p0000000002fd5f78;  1 drivers, strength-aware
v0000000002fb91d0_0 .net "D", 0 0, L_00000000030a3d70;  1 drivers
v0000000002fb9a90_0 .net "Q", 0 0, v0000000002fb99f0_0;  1 drivers
v0000000002fb9b30_0 .net "ReadEnable1", 0 0, L_00000000030a2830;  alias, 1 drivers
v0000000002fb9c70_0 .net "ReadEnable2", 0 0, L_00000000030a2dd0;  alias, 1 drivers
v0000000002fb9db0_0 .net "WriteEnable", 0 0, L_00000000030a30f0;  alias, 1 drivers
o0000000002fd5fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fb9e50_0 name=_s0
o0000000002fd5fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbb890_0 name=_s10
v0000000002fbb7f0_0 .net *"_s12", 0 0, L_00000000030a2330;  1 drivers
o0000000002fd6038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbb4d0_0 name=_s2
v0000000002fbb6b0_0 .net *"_s4", 0 0, L_00000000030a1bb0;  1 drivers
o0000000002fd6098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbb610_0 name=_s8
v0000000002fbbed0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fbb430_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a1bb0 .functor MUXZ 1, o0000000002fd6038, v0000000002fb99f0_0, L_00000000030a2830, C4<>;
L_00000000030a2bf0 .functor MUXZ 1, L_00000000030a1bb0, o0000000002fd5fa8, o0000000002ed0088, C4<>;
L_00000000030a2330 .functor MUXZ 1, o0000000002fd5fd8, v0000000002fb99f0_0, L_00000000030a2dd0, C4<>;
L_00000000030a3410 .functor MUXZ 1, L_00000000030a2330, o0000000002fd6098, o0000000002ed0088, C4<>;
S_000000000302e570 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002fbef60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fba7b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fb8c30_0 .net "d", 0 0, L_00000000030a3d70;  alias, 1 drivers
v0000000002fba490_0 .net "q", 0 0, v0000000002fb99f0_0;  alias, 1 drivers
v0000000002fb8cd0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fb99f0_0 .var "state", 0 0;
v0000000002fb8eb0_0 .net "wen", 0 0, L_00000000030a30f0;  alias, 1 drivers
S_000000000302d1f0 .scope module, "R5" "Register" 2 56, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v000000000302f950_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v00000000030307b0_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000003030fd0_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v000000000302f9f0_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  1 drivers
v00000000030308f0_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  1 drivers
v0000000003032830_0 .net "WriteReg", 0 0, L_00000000030a6930;  1 drivers
v00000000030343b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030337d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a3230 .part o0000000002ed49d8, 0, 1;
L_00000000030a3690 .part o0000000002ed49d8, 1, 1;
L_00000000030a3af0 .part o0000000002ed49d8, 2, 1;
L_00000000030a5990 .part o0000000002ed49d8, 3, 1;
L_00000000030a5530 .part o0000000002ed49d8, 4, 1;
L_00000000030a3f50 .part o0000000002ed49d8, 5, 1;
L_00000000030a5670 .part o0000000002ed49d8, 6, 1;
L_00000000030a49f0 .part o0000000002ed49d8, 7, 1;
L_00000000030a46d0 .part o0000000002ed49d8, 8, 1;
L_00000000030a3ff0 .part o0000000002ed49d8, 9, 1;
L_00000000030a4090 .part o0000000002ed49d8, 10, 1;
L_00000000030a5df0 .part o0000000002ed49d8, 11, 1;
L_00000000030a4db0 .part o0000000002ed49d8, 12, 1;
L_00000000030a5e90 .part o0000000002ed49d8, 13, 1;
L_00000000030a5030 .part o0000000002ed49d8, 14, 1;
L_00000000030a52b0 .part o0000000002ed49d8, 15, 1;
p0000000002fd6578 .port I0000000002e88800, L_00000000030a2e70;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002fd6578;
p0000000002fd65a8 .port I0000000002e89040, L_00000000030a3190;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002fd65a8;
p0000000002fd6a58 .port I0000000002e88800, L_00000000030a3370;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002fd6a58;
p0000000002fd6a88 .port I0000000002e89040, L_00000000030a35f0;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002fd6a88;
p0000000002fd89d8 .port I0000000002e88800, L_00000000030a3730;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002fd89d8;
p0000000002fd8a08 .port I0000000002e89040, L_00000000030a3a50;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002fd8a08;
p0000000002fd8e58 .port I0000000002e88800, L_00000000030a6250;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002fd8e58;
p0000000002fd8e88 .port I0000000002e89040, L_00000000030a6430;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002fd8e88;
p0000000002fd92d8 .port I0000000002e88800, L_00000000030a4630;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002fd92d8;
p0000000002fd9308 .port I0000000002e89040, L_00000000030a5ad0;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002fd9308;
p0000000002fd9758 .port I0000000002e88800, L_00000000030a6110;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002fd9758;
p0000000002fd9788 .port I0000000002e89040, L_00000000030a5350;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002fd9788;
p0000000002fd9bd8 .port I0000000002e88800, L_00000000030a57b0;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002fd9bd8;
p0000000002fd9c08 .port I0000000002e89040, L_00000000030a55d0;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002fd9c08;
p0000000002fda058 .port I0000000002e88800, L_00000000030a62f0;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002fda058;
p0000000002fda088 .port I0000000002e89040, L_00000000030a5710;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002fda088;
p0000000002fda4d8 .port I0000000002e88800, L_00000000030a5850;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002fda4d8;
p0000000002fda508 .port I0000000002e89040, L_00000000030a5a30;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002fda508;
p0000000002fda958 .port I0000000002e88800, L_00000000030a41d0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002fda958;
p0000000002fda988 .port I0000000002e89040, L_00000000030a4a90;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002fda988;
p0000000002fd6ed8 .port I0000000002e88800, L_00000000030a4f90;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002fd6ed8;
p0000000002fd6f08 .port I0000000002e89040, L_00000000030a4bd0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002fd6f08;
p0000000002fd7358 .port I0000000002e88800, L_00000000030a4d10;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002fd7358;
p0000000002fd7388 .port I0000000002e89040, L_00000000030a5c10;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002fd7388;
p0000000002fd77d8 .port I0000000002e88800, L_00000000030a4270;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002fd77d8;
p0000000002fd7808 .port I0000000002e89040, L_00000000030a4810;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002fd7808;
p0000000002fd7c58 .port I0000000002e88800, L_00000000030a4950;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002fd7c58;
p0000000002fd7c88 .port I0000000002e89040, L_00000000030a3e10;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002fd7c88;
p0000000002fd80d8 .port I0000000002e88800, L_00000000030a4450;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002fd80d8;
p0000000002fd8108 .port I0000000002e89040, L_00000000030a4ef0;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002fd8108;
p0000000002fd8558 .port I0000000002e88800, L_00000000030a50d0;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002fd8558;
p0000000002fd8588 .port I0000000002e89040, L_00000000030a5170;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002fd8588;
S_000000000302ecf0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fbbb10_0 .net8 "Bitline1", 0 0, p0000000002fd6578;  1 drivers, strength-aware
v0000000002fbb1b0_0 .net8 "Bitline2", 0 0, p0000000002fd65a8;  1 drivers, strength-aware
v0000000002fbca10_0 .net "D", 0 0, L_00000000030a3230;  1 drivers
v0000000002fbcab0_0 .net "Q", 0 0, v0000000002fbbd90_0;  1 drivers
v0000000002fbb750_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000002fbcc90_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000002fbcb50_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd6638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbbe30_0 name=_s0
o0000000002fd6668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbcd30_0 name=_s10
v0000000002fbcdd0_0 .net *"_s12", 0 0, L_00000000030a3910;  1 drivers
o0000000002fd66c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbce70_0 name=_s2
v0000000002fbb2f0_0 .net *"_s4", 0 0, L_00000000030a2fb0;  1 drivers
o0000000002fd6728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbbbb0_0 name=_s8
v0000000002fbb250_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fbcf10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a2fb0 .functor MUXZ 1, o0000000002fd66c8, v0000000002fbbd90_0, L_00000000030a8cd0, C4<>;
L_00000000030a2e70 .functor MUXZ 1, L_00000000030a2fb0, o0000000002fd6638, o0000000002ed0088, C4<>;
L_00000000030a3910 .functor MUXZ 1, o0000000002fd6668, v0000000002fbbd90_0, L_00000000030a8870, C4<>;
L_00000000030a3190 .functor MUXZ 1, L_00000000030a3910, o0000000002fd6728, o0000000002ed0088, C4<>;
S_000000000302d370 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302ecf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fbc970_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fbc470_0 .net "d", 0 0, L_00000000030a3230;  alias, 1 drivers
v0000000002fbc510_0 .net "q", 0 0, v0000000002fbbd90_0;  alias, 1 drivers
v0000000002fbbc50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fbbd90_0 .var "state", 0 0;
v0000000002fbc6f0_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302df70 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fbc150_0 .net8 "Bitline1", 0 0, p0000000002fd6a58;  1 drivers, strength-aware
v0000000002fbb390_0 .net8 "Bitline2", 0 0, p0000000002fd6a88;  1 drivers, strength-aware
v0000000002fbc330_0 .net "D", 0 0, L_00000000030a3690;  1 drivers
v0000000002fbc5b0_0 .net "Q", 0 0, v0000000002fbb570_0;  1 drivers
v0000000002fbb930_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000002fbc650_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000002fbc830_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd6ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fbc8d0_0 name=_s0
o0000000002fd6ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9f370_0 name=_s10
v0000000002f9e470_0 .net *"_s12", 0 0, L_00000000030a3550;  1 drivers
o0000000002fd6b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e6f0_0 name=_s2
v0000000002f9f7d0_0 .net *"_s4", 0 0, L_00000000030a32d0;  1 drivers
o0000000002fd6ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9edd0_0 name=_s8
v0000000002f9f870_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f9d390_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a32d0 .functor MUXZ 1, o0000000002fd6b48, v0000000002fbb570_0, L_00000000030a8cd0, C4<>;
L_00000000030a3370 .functor MUXZ 1, L_00000000030a32d0, o0000000002fd6ab8, o0000000002ed0088, C4<>;
L_00000000030a3550 .functor MUXZ 1, o0000000002fd6ae8, v0000000002fbb570_0, L_00000000030a8870, C4<>;
L_00000000030a35f0 .functor MUXZ 1, L_00000000030a3550, o0000000002fd6ba8, o0000000002ed0088, C4<>;
S_000000000302e0f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302df70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fbc010_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fbcfb0_0 .net "d", 0 0, L_00000000030a3690;  alias, 1 drivers
v0000000002fbd050_0 .net "q", 0 0, v0000000002fbb570_0;  alias, 1 drivers
v0000000002fbbf70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fbb570_0 .var "state", 0 0;
v0000000002fbc0b0_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302dc70 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f9f050_0 .net8 "Bitline1", 0 0, p0000000002fd6ed8;  1 drivers, strength-aware
v0000000002f9f0f0_0 .net8 "Bitline2", 0 0, p0000000002fd6f08;  1 drivers, strength-aware
v0000000002f9e970_0 .net "D", 0 0, L_00000000030a4090;  1 drivers
v0000000002f9e830_0 .net "Q", 0 0, v0000000002f9eb50_0;  1 drivers
v0000000002f9ee70_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000002f9f190_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000002f9d7f0_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd6f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e8d0_0 name=_s0
o0000000002fd6f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9efb0_0 name=_s10
v0000000002f9d4d0_0 .net *"_s12", 0 0, L_00000000030a4b30;  1 drivers
o0000000002fd6fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9dcf0_0 name=_s2
v0000000002f9d930_0 .net *"_s4", 0 0, L_00000000030a4130;  1 drivers
o0000000002fd7028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e1f0_0 name=_s8
v0000000002f9f230_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f9db10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a4130 .functor MUXZ 1, o0000000002fd6fc8, v0000000002f9eb50_0, L_00000000030a8cd0, C4<>;
L_00000000030a4f90 .functor MUXZ 1, L_00000000030a4130, o0000000002fd6f38, o0000000002ed0088, C4<>;
L_00000000030a4b30 .functor MUXZ 1, o0000000002fd6f68, v0000000002f9eb50_0, L_00000000030a8870, C4<>;
L_00000000030a4bd0 .functor MUXZ 1, L_00000000030a4b30, o0000000002fd7028, o0000000002ed0088, C4<>;
S_000000000302d4f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302dc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9ef10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f9df70_0 .net "d", 0 0, L_00000000030a4090;  alias, 1 drivers
v0000000002f9f2d0_0 .net "q", 0 0, v0000000002f9eb50_0;  alias, 1 drivers
v0000000002f9eab0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f9eb50_0 .var "state", 0 0;
v0000000002f9d890_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302d670 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f9f4b0_0 .net8 "Bitline1", 0 0, p0000000002fd7358;  1 drivers, strength-aware
v0000000002f9d430_0 .net8 "Bitline2", 0 0, p0000000002fd7388;  1 drivers, strength-aware
v0000000002f9f550_0 .net "D", 0 0, L_00000000030a5df0;  1 drivers
v0000000002f9de30_0 .net "Q", 0 0, v0000000002f9ec90_0;  1 drivers
v0000000002f9ded0_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000002f9ea10_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000002f9d9d0_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd73b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e010_0 name=_s0
o0000000002fd73e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9d1b0_0 name=_s10
v0000000002f9d250_0 .net *"_s12", 0 0, L_00000000030a5cb0;  1 drivers
o0000000002fd7448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9f690_0 name=_s2
v0000000002f9da70_0 .net *"_s4", 0 0, L_00000000030a5b70;  1 drivers
o0000000002fd74a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9dc50_0 name=_s8
v0000000002f9e150_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f9f5f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a5b70 .functor MUXZ 1, o0000000002fd7448, v0000000002f9ec90_0, L_00000000030a8cd0, C4<>;
L_00000000030a4d10 .functor MUXZ 1, L_00000000030a5b70, o0000000002fd73b8, o0000000002ed0088, C4<>;
L_00000000030a5cb0 .functor MUXZ 1, o0000000002fd73e8, v0000000002f9ec90_0, L_00000000030a8870, C4<>;
L_00000000030a5c10 .functor MUXZ 1, L_00000000030a5cb0, o0000000002fd74a8, o0000000002ed0088, C4<>;
S_000000000302ddf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302d670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9dd90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f9f910_0 .net "d", 0 0, L_00000000030a5df0;  alias, 1 drivers
v0000000002f9e5b0_0 .net "q", 0 0, v0000000002f9ec90_0;  alias, 1 drivers
v0000000002f9dbb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f9ec90_0 .var "state", 0 0;
v0000000002f9f410_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302d7f0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f9e330_0 .net8 "Bitline1", 0 0, p0000000002fd77d8;  1 drivers, strength-aware
v0000000002f9d6b0_0 .net8 "Bitline2", 0 0, p0000000002fd7808;  1 drivers, strength-aware
v0000000002f9ebf0_0 .net "D", 0 0, L_00000000030a4db0;  1 drivers
v0000000002f9ed30_0 .net "Q", 0 0, v0000000002f9d610_0;  1 drivers
v0000000002f9e3d0_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000002f9e510_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000002f9e650_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd7838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9d750_0 name=_s0
o0000000002fd7868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e790_0 name=_s10
v0000000002fa09f0_0 .net *"_s12", 0 0, L_00000000030a4770;  1 drivers
o0000000002fd78c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa0130_0 name=_s2
v0000000002fa0810_0 .net *"_s4", 0 0, L_00000000030a48b0;  1 drivers
o0000000002fd7928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9faf0_0 name=_s8
v0000000002fa0770_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f9fb90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a48b0 .functor MUXZ 1, o0000000002fd78c8, v0000000002f9d610_0, L_00000000030a8cd0, C4<>;
L_00000000030a4270 .functor MUXZ 1, L_00000000030a48b0, o0000000002fd7838, o0000000002ed0088, C4<>;
L_00000000030a4770 .functor MUXZ 1, o0000000002fd7868, v0000000002f9d610_0, L_00000000030a8870, C4<>;
L_00000000030a4810 .functor MUXZ 1, L_00000000030a4770, o0000000002fd7928, o0000000002ed0088, C4<>;
S_000000000302e870 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302d7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9f730_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f9d2f0_0 .net "d", 0 0, L_00000000030a4db0;  alias, 1 drivers
v0000000002f9e0b0_0 .net "q", 0 0, v0000000002f9d610_0;  alias, 1 drivers
v0000000002f9d570_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002f9d610_0 .var "state", 0 0;
v0000000002f9e290_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302e6f0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa0b30_0 .net8 "Bitline1", 0 0, p0000000002fd7c58;  1 drivers, strength-aware
v0000000002f9fd70_0 .net8 "Bitline2", 0 0, p0000000002fd7c88;  1 drivers, strength-aware
v0000000002f9fc30_0 .net "D", 0 0, L_00000000030a5e90;  1 drivers
v0000000002f9f9b0_0 .net "Q", 0 0, v0000000002fa0590_0;  1 drivers
v0000000002fa0950_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000002fa0a90_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000002f9fa50_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd7cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9ff50_0 name=_s0
o0000000002fd7ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa1350_0 name=_s10
v0000000002fa1170_0 .net *"_s12", 0 0, L_00000000030a4e50;  1 drivers
o0000000002fd7d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa1210_0 name=_s2
v0000000002fa0bd0_0 .net *"_s4", 0 0, L_00000000030a6570;  1 drivers
o0000000002fd7da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa1ad0_0 name=_s8
v0000000002fa12b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa13f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a6570 .functor MUXZ 1, o0000000002fd7d48, v0000000002fa0590_0, L_00000000030a8cd0, C4<>;
L_00000000030a4950 .functor MUXZ 1, L_00000000030a6570, o0000000002fd7cb8, o0000000002ed0088, C4<>;
L_00000000030a4e50 .functor MUXZ 1, o0000000002fd7ce8, v0000000002fa0590_0, L_00000000030a8870, C4<>;
L_00000000030a3e10 .functor MUXZ 1, L_00000000030a4e50, o0000000002fd7da8, o0000000002ed0088, C4<>;
S_000000000302d970 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302e6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa1b70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa08b0_0 .net "d", 0 0, L_00000000030a5e90;  alias, 1 drivers
v0000000002fa0450_0 .net "q", 0 0, v0000000002fa0590_0;  alias, 1 drivers
v0000000002fa1c10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa0590_0 .var "state", 0 0;
v0000000002fa0c70_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302e9f0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa04f0_0 .net8 "Bitline1", 0 0, p0000000002fd80d8;  1 drivers, strength-aware
v0000000002fa0090_0 .net8 "Bitline2", 0 0, p0000000002fd8108;  1 drivers, strength-aware
v0000000002fa0d10_0 .net "D", 0 0, L_00000000030a5030;  1 drivers
v0000000002fa1710_0 .net "Q", 0 0, v0000000002fa10d0_0;  1 drivers
v0000000002fa1530_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000002fa1490_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000002fa0630_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd8138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9fe10_0 name=_s0
o0000000002fd8168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9fcd0_0 name=_s10
v0000000002fa1d50_0 .net *"_s12", 0 0, L_00000000030a5fd0;  1 drivers
o0000000002fd81c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa1850_0 name=_s2
v0000000002fa0e50_0 .net *"_s4", 0 0, L_00000000030a43b0;  1 drivers
o0000000002fd8228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2110_0 name=_s8
v0000000002fa0db0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002f9feb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a43b0 .functor MUXZ 1, o0000000002fd81c8, v0000000002fa10d0_0, L_00000000030a8cd0, C4<>;
L_00000000030a4450 .functor MUXZ 1, L_00000000030a43b0, o0000000002fd8138, o0000000002ed0088, C4<>;
L_00000000030a5fd0 .functor MUXZ 1, o0000000002fd8168, v0000000002fa10d0_0, L_00000000030a8870, C4<>;
L_00000000030a4ef0 .functor MUXZ 1, L_00000000030a5fd0, o0000000002fd8228, o0000000002ed0088, C4<>;
S_000000000302eb70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa1990_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa18f0_0 .net "d", 0 0, L_00000000030a5030;  alias, 1 drivers
v0000000002fa1cb0_0 .net "q", 0 0, v0000000002fa10d0_0;  alias, 1 drivers
v0000000002f9fff0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa10d0_0 .var "state", 0 0;
v0000000002fa15d0_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302daf0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa0f90_0 .net8 "Bitline1", 0 0, p0000000002fd8558;  1 drivers, strength-aware
v0000000002fa2070_0 .net8 "Bitline2", 0 0, p0000000002fd8588;  1 drivers, strength-aware
v0000000002fa1f30_0 .net "D", 0 0, L_00000000030a52b0;  1 drivers
v0000000002fa1a30_0 .net "Q", 0 0, v0000000002fa0ef0_0;  1 drivers
v0000000002fa1e90_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000002fa0270_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000002fa0310_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd85b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa03b0_0 name=_s0
o0000000002fd85e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa17b0_0 name=_s10
v0000000002fa1030_0 .net *"_s12", 0 0, L_00000000030a61b0;  1 drivers
o0000000002fd8648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304b5b0_0 name=_s2
v000000000304ba10_0 .net *"_s4", 0 0, L_00000000030a6070;  1 drivers
o0000000002fd86a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304b010_0 name=_s8
v000000000304caf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304bab0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a6070 .functor MUXZ 1, o0000000002fd8648, v0000000002fa0ef0_0, L_00000000030a8cd0, C4<>;
L_00000000030a50d0 .functor MUXZ 1, L_00000000030a6070, o0000000002fd85b8, o0000000002ed0088, C4<>;
L_00000000030a61b0 .functor MUXZ 1, o0000000002fd85e8, v0000000002fa0ef0_0, L_00000000030a8870, C4<>;
L_00000000030a5170 .functor MUXZ 1, L_00000000030a61b0, o0000000002fd86a8, o0000000002ed0088, C4<>;
S_000000000302e270 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa1df0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000002fa1670_0 .net "d", 0 0, L_00000000030a52b0;  alias, 1 drivers
v0000000002fa06d0_0 .net "q", 0 0, v0000000002fa0ef0_0;  alias, 1 drivers
v0000000002fa01d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000002fa0ef0_0 .var "state", 0 0;
v0000000002fa1fd0_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302ee70 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000304b510_0 .net8 "Bitline1", 0 0, p0000000002fd89d8;  1 drivers, strength-aware
v000000000304b150_0 .net8 "Bitline2", 0 0, p0000000002fd8a08;  1 drivers, strength-aware
v000000000304b3d0_0 .net "D", 0 0, L_00000000030a3af0;  1 drivers
v000000000304b330_0 .net "Q", 0 0, v000000000304acf0_0;  1 drivers
v000000000304b0b0_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v000000000304ccd0_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v000000000304cf50_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd8a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304c0f0_0 name=_s0
o0000000002fd8a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304c7d0_0 name=_s10
v000000000304ceb0_0 .net *"_s12", 0 0, L_00000000030a3870;  1 drivers
o0000000002fd8ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304c9b0_0 name=_s2
v000000000304b1f0_0 .net *"_s4", 0 0, L_00000000030a39b0;  1 drivers
o0000000002fd8b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304b8d0_0 name=_s8
v000000000304bfb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304b790_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a39b0 .functor MUXZ 1, o0000000002fd8ac8, v000000000304acf0_0, L_00000000030a8cd0, C4<>;
L_00000000030a3730 .functor MUXZ 1, L_00000000030a39b0, o0000000002fd8a38, o0000000002ed0088, C4<>;
L_00000000030a3870 .functor MUXZ 1, o0000000002fd8a68, v000000000304acf0_0, L_00000000030a8870, C4<>;
L_00000000030a3a50 .functor MUXZ 1, L_00000000030a3870, o0000000002fd8b28, o0000000002ed0088, C4<>;
S_000000000302d070 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302ee70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000304af70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304c050_0 .net "d", 0 0, L_00000000030a3af0;  alias, 1 drivers
v000000000304d1d0_0 .net "q", 0 0, v000000000304acf0_0;  alias, 1 drivers
v000000000304d270_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000304acf0_0 .var "state", 0 0;
v000000000304bd30_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302e3f0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000304c870_0 .net8 "Bitline1", 0 0, p0000000002fd8e58;  1 drivers, strength-aware
v000000000304c730_0 .net8 "Bitline2", 0 0, p0000000002fd8e88;  1 drivers, strength-aware
v000000000304b650_0 .net "D", 0 0, L_00000000030a5990;  1 drivers
v000000000304bdd0_0 .net "Q", 0 0, v000000000304c4b0_0;  1 drivers
v000000000304ad90_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v000000000304ce10_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v000000000304cb90_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd8eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304b6f0_0 name=_s0
o0000000002fd8ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304c910_0 name=_s10
v000000000304c230_0 .net *"_s12", 0 0, L_00000000030a5f30;  1 drivers
o0000000002fd8f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304b830_0 name=_s2
v000000000304bb50_0 .net *"_s4", 0 0, L_00000000030a16b0;  1 drivers
o0000000002fd8fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304b970_0 name=_s8
v000000000304c370_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304ca50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a16b0 .functor MUXZ 1, o0000000002fd8f48, v000000000304c4b0_0, L_00000000030a8cd0, C4<>;
L_00000000030a6250 .functor MUXZ 1, L_00000000030a16b0, o0000000002fd8eb8, o0000000002ed0088, C4<>;
L_00000000030a5f30 .functor MUXZ 1, o0000000002fd8ee8, v000000000304c4b0_0, L_00000000030a8870, C4<>;
L_00000000030a6430 .functor MUXZ 1, L_00000000030a5f30, o0000000002fd8fa8, o0000000002ed0088, C4<>;
S_00000000030280f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302e3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000304bc90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304b290_0 .net "d", 0 0, L_00000000030a5990;  alias, 1 drivers
v000000000304c690_0 .net "q", 0 0, v000000000304c4b0_0;  alias, 1 drivers
v000000000304b470_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000304c4b0_0 .var "state", 0 0;
v000000000304c550_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302cbf0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000304cff0_0 .net8 "Bitline1", 0 0, p0000000002fd92d8;  1 drivers, strength-aware
v000000000304aed0_0 .net8 "Bitline2", 0 0, p0000000002fd9308;  1 drivers, strength-aware
v000000000304bf10_0 .net "D", 0 0, L_00000000030a5530;  1 drivers
v000000000304c410_0 .net "Q", 0 0, v000000000304be70_0;  1 drivers
v000000000304ae30_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v000000000304c5f0_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v000000000304c190_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd9338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304d090_0 name=_s0
o0000000002fd9368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304d130_0 name=_s10
v000000000304d3b0_0 .net *"_s12", 0 0, L_00000000030a5210;  1 drivers
o0000000002fd93c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304d450_0 name=_s2
v000000000304e3f0_0 .net *"_s4", 0 0, L_00000000030a4590;  1 drivers
o0000000002fd9428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304f1b0_0 name=_s8
v000000000304f250_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304d4f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a4590 .functor MUXZ 1, o0000000002fd93c8, v000000000304be70_0, L_00000000030a8cd0, C4<>;
L_00000000030a4630 .functor MUXZ 1, L_00000000030a4590, o0000000002fd9338, o0000000002ed0088, C4<>;
L_00000000030a5210 .functor MUXZ 1, o0000000002fd9368, v000000000304be70_0, L_00000000030a8870, C4<>;
L_00000000030a5ad0 .functor MUXZ 1, L_00000000030a5210, o0000000002fd9428, o0000000002ed0088, C4<>;
S_00000000030271f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302cbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000304cc30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304bbf0_0 .net "d", 0 0, L_00000000030a5530;  alias, 1 drivers
v000000000304d310_0 .net "q", 0 0, v000000000304be70_0;  alias, 1 drivers
v000000000304cd70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000304be70_0 .var "state", 0 0;
v000000000304c2d0_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302c2f0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000304ec10_0 .net8 "Bitline1", 0 0, p0000000002fd9758;  1 drivers, strength-aware
v000000000304d8b0_0 .net8 "Bitline2", 0 0, p0000000002fd9788;  1 drivers, strength-aware
v000000000304de50_0 .net "D", 0 0, L_00000000030a3f50;  1 drivers
v000000000304e490_0 .net "Q", 0 0, v000000000304e530_0;  1 drivers
v000000000304e5d0_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v000000000304f2f0_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v000000000304e0d0_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd97b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304f390_0 name=_s0
o0000000002fd97e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304eb70_0 name=_s10
v000000000304d6d0_0 .net *"_s12", 0 0, L_00000000030a6390;  1 drivers
o0000000002fd9848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304d590_0 name=_s2
v000000000304e170_0 .net *"_s4", 0 0, L_00000000030a44f0;  1 drivers
o0000000002fd98a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304da90_0 name=_s8
v000000000304ead0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304e210_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a44f0 .functor MUXZ 1, o0000000002fd9848, v000000000304e530_0, L_00000000030a8cd0, C4<>;
L_00000000030a6110 .functor MUXZ 1, L_00000000030a44f0, o0000000002fd97b8, o0000000002ed0088, C4<>;
L_00000000030a6390 .functor MUXZ 1, o0000000002fd97e8, v000000000304e530_0, L_00000000030a8870, C4<>;
L_00000000030a5350 .functor MUXZ 1, L_00000000030a6390, o0000000002fd98a8, o0000000002ed0088, C4<>;
S_0000000003027af0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302c2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000304d950_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304e030_0 .net "d", 0 0, L_00000000030a3f50;  alias, 1 drivers
v000000000304d810_0 .net "q", 0 0, v000000000304e530_0;  alias, 1 drivers
v000000000304f070_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000304e530_0 .var "state", 0 0;
v000000000304ea30_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_0000000003029170 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000304edf0_0 .net8 "Bitline1", 0 0, p0000000002fd9bd8;  1 drivers, strength-aware
v000000000304efd0_0 .net8 "Bitline2", 0 0, p0000000002fd9c08;  1 drivers, strength-aware
v000000000304e8f0_0 .net "D", 0 0, L_00000000030a5670;  1 drivers
v000000000304ee90_0 .net "Q", 0 0, v000000000304dd10_0;  1 drivers
v000000000304f110_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v000000000304d9f0_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v000000000304e2b0_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fd9c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304d770_0 name=_s0
o0000000002fd9c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304dbd0_0 name=_s10
v000000000304e990_0 .net *"_s12", 0 0, L_00000000030a4c70;  1 drivers
o0000000002fd9cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304dc70_0 name=_s2
v000000000304ddb0_0 .net *"_s4", 0 0, L_00000000030a5490;  1 drivers
o0000000002fd9d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304e350_0 name=_s8
v000000000304e670_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304def0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a5490 .functor MUXZ 1, o0000000002fd9cc8, v000000000304dd10_0, L_00000000030a8cd0, C4<>;
L_00000000030a57b0 .functor MUXZ 1, L_00000000030a5490, o0000000002fd9c38, o0000000002ed0088, C4<>;
L_00000000030a4c70 .functor MUXZ 1, o0000000002fd9c68, v000000000304dd10_0, L_00000000030a8870, C4<>;
L_00000000030a55d0 .functor MUXZ 1, L_00000000030a4c70, o0000000002fd9d28, o0000000002ed0088, C4<>;
S_000000000302c470 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003029170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000304db30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304df90_0 .net "d", 0 0, L_00000000030a5670;  alias, 1 drivers
v000000000304d630_0 .net "q", 0 0, v000000000304dd10_0;  alias, 1 drivers
v000000000304ef30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000304dd10_0 .var "state", 0 0;
v000000000304ed50_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_0000000003028b70 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000302f770_0 .net8 "Bitline1", 0 0, p0000000002fda058;  1 drivers, strength-aware
v0000000003031610_0 .net8 "Bitline2", 0 0, p0000000002fda088;  1 drivers, strength-aware
v0000000003030030_0 .net "D", 0 0, L_00000000030a49f0;  1 drivers
v0000000003030990_0 .net "Q", 0 0, v00000000030312f0_0;  1 drivers
v000000000302fc70_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000003030670_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000003031930_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fda0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031b10_0 name=_s0
o0000000002fda0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031a70_0 name=_s10
v00000000030319d0_0 .net *"_s12", 0 0, L_00000000030a53f0;  1 drivers
o0000000002fda148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000302fbd0_0 name=_s2
v000000000302ff90_0 .net *"_s4", 0 0, L_00000000030a3eb0;  1 drivers
o0000000002fda1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000302fa90_0 name=_s8
v000000000302fb30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003030a30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a3eb0 .functor MUXZ 1, o0000000002fda148, v00000000030312f0_0, L_00000000030a8cd0, C4<>;
L_00000000030a62f0 .functor MUXZ 1, L_00000000030a3eb0, o0000000002fda0b8, o0000000002ed0088, C4<>;
L_00000000030a53f0 .functor MUXZ 1, o0000000002fda0e8, v00000000030312f0_0, L_00000000030a8870, C4<>;
L_00000000030a5710 .functor MUXZ 1, L_00000000030a53f0, o0000000002fda1a8, o0000000002ed0088, C4<>;
S_0000000003028270 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003028b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000304e710_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304e7b0_0 .net "d", 0 0, L_00000000030a49f0;  alias, 1 drivers
v000000000304e850_0 .net "q", 0 0, v00000000030312f0_0;  alias, 1 drivers
v000000000304ecb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030312f0_0 .var "state", 0 0;
v0000000003030df0_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_00000000030277f0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000302fdb0_0 .net8 "Bitline1", 0 0, p0000000002fda4d8;  1 drivers, strength-aware
v0000000003030c10_0 .net8 "Bitline2", 0 0, p0000000002fda508;  1 drivers, strength-aware
v0000000003031750_0 .net "D", 0 0, L_00000000030a46d0;  1 drivers
v0000000003031250_0 .net "Q", 0 0, v0000000003030e90_0;  1 drivers
v000000000302fe50_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v0000000003031430_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v0000000003030350_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fda538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030317f0_0 name=_s0
o0000000002fda568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031bb0_0 name=_s10
v000000000302fef0_0 .net *"_s12", 0 0, L_00000000030a58f0;  1 drivers
o0000000002fda5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030300d0_0 name=_s2
v00000000030305d0_0 .net *"_s4", 0 0, L_00000000030a5d50;  1 drivers
o0000000002fda628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031110_0 name=_s8
v0000000003030170_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003030210_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a5d50 .functor MUXZ 1, o0000000002fda5c8, v0000000003030e90_0, L_00000000030a8cd0, C4<>;
L_00000000030a5850 .functor MUXZ 1, L_00000000030a5d50, o0000000002fda538, o0000000002ed0088, C4<>;
L_00000000030a58f0 .functor MUXZ 1, o0000000002fda568, v0000000003030e90_0, L_00000000030a8870, C4<>;
L_00000000030a5a30 .functor MUXZ 1, L_00000000030a58f0, o0000000002fda628, o0000000002ed0088, C4<>;
S_00000000030292f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030277f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000302f630_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003030ad0_0 .net "d", 0 0, L_00000000030a46d0;  alias, 1 drivers
v0000000003031390_0 .net "q", 0 0, v0000000003030e90_0;  alias, 1 drivers
v000000000302fd10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003030e90_0 .var "state", 0 0;
v0000000003030b70_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_00000000030289f0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_000000000302d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000302f590_0 .net8 "Bitline1", 0 0, p0000000002fda958;  1 drivers, strength-aware
v00000000030302b0_0 .net8 "Bitline2", 0 0, p0000000002fda988;  1 drivers, strength-aware
v0000000003031570_0 .net "D", 0 0, L_00000000030a3ff0;  1 drivers
v000000000302f6d0_0 .net "Q", 0 0, v0000000003030850_0;  1 drivers
v0000000003030d50_0 .net "ReadEnable1", 0 0, L_00000000030a8cd0;  alias, 1 drivers
v000000000302f810_0 .net "ReadEnable2", 0 0, L_00000000030a8870;  alias, 1 drivers
v00000000030303f0_0 .net "WriteEnable", 0 0, L_00000000030a6930;  alias, 1 drivers
o0000000002fda9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003030490_0 name=_s0
o0000000002fda9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031070_0 name=_s10
v00000000030311b0_0 .net *"_s12", 0 0, L_00000000030a64d0;  1 drivers
o0000000002fdaa48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003030530_0 name=_s2
v00000000030316b0_0 .net *"_s4", 0 0, L_00000000030a4310;  1 drivers
o0000000002fdaaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031890_0 name=_s8
v0000000003030f30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000302f4f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a4310 .functor MUXZ 1, o0000000002fdaa48, v0000000003030850_0, L_00000000030a8cd0, C4<>;
L_00000000030a41d0 .functor MUXZ 1, L_00000000030a4310, o0000000002fda9b8, o0000000002ed0088, C4<>;
L_00000000030a64d0 .functor MUXZ 1, o0000000002fda9e8, v0000000003030850_0, L_00000000030a8870, C4<>;
L_00000000030a4a90 .functor MUXZ 1, L_00000000030a64d0, o0000000002fdaaa8, o0000000002ed0088, C4<>;
S_0000000003028cf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030289f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003030cb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003031c50_0 .net "d", 0 0, L_00000000030a3ff0;  alias, 1 drivers
v0000000003030710_0 .net "q", 0 0, v0000000003030850_0;  alias, 1 drivers
v000000000302f8b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003030850_0 .var "state", 0 0;
v00000000030314d0_0 .net "wen", 0 0, L_00000000030a6930;  alias, 1 drivers
S_000000000302a370 .scope module, "R6" "Register" 2 65, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v000000000303e6d0_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v000000000303f2b0_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v000000000303ff30_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v000000000303f350_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  1 drivers
v000000000303f5d0_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  1 drivers
v0000000003040110_0 .net "WriteReg", 0 0, L_00000000030a99f0;  1 drivers
v0000000003040890_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303f8f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a8730 .part o0000000002ed49d8, 0, 1;
L_00000000030a7150 .part o0000000002ed49d8, 1, 1;
L_00000000030a6890 .part o0000000002ed49d8, 2, 1;
L_00000000030a7bf0 .part o0000000002ed49d8, 3, 1;
L_00000000030a7970 .part o0000000002ed49d8, 4, 1;
L_00000000030a87d0 .part o0000000002ed49d8, 5, 1;
L_00000000030a89b0 .part o0000000002ed49d8, 6, 1;
L_00000000030a8af0 .part o0000000002ed49d8, 7, 1;
L_00000000030a7330 .part o0000000002ed49d8, 8, 1;
L_00000000030a8190 .part o0000000002ed49d8, 9, 1;
L_00000000030a75b0 .part o0000000002ed49d8, 10, 1;
L_00000000030a7c90 .part o0000000002ed49d8, 11, 1;
L_00000000030a94f0 .part o0000000002ed49d8, 12, 1;
L_00000000030a9d10 .part o0000000002ed49d8, 13, 1;
L_00000000030ab070 .part o0000000002ed49d8, 14, 1;
L_00000000030a91d0 .part o0000000002ed49d8, 15, 1;
p0000000002fdaf88 .port I0000000002e88800, L_00000000030a84b0;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002fdaf88;
p0000000002fdafb8 .port I0000000002e89040, L_00000000030a8d70;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002fdafb8;
p0000000002fdb468 .port I0000000002e88800, L_00000000030a85f0;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002fdb468;
p0000000002fdb498 .port I0000000002e89040, L_00000000030a67f0;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002fdb498;
p0000000002fdd3e8 .port I0000000002e88800, L_00000000030a6ed0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002fdd3e8;
p0000000002fdd418 .port I0000000002e89040, L_00000000030a6d90;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002fdd418;
p0000000002fdd868 .port I0000000002e88800, L_00000000030a7e70;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002fdd868;
p0000000002fdd898 .port I0000000002e89040, L_00000000030a8370;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002fdd898;
p0000000002fddce8 .port I0000000002e88800, L_00000000030a7830;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002fddce8;
p0000000002fddd18 .port I0000000002e89040, L_00000000030a7f10;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002fddd18;
p0000000002fde168 .port I0000000002e88800, L_00000000030a6f70;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002fde168;
p0000000002fde198 .port I0000000002e89040, L_00000000030a76f0;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002fde198;
p0000000002fde5e8 .port I0000000002e88800, L_00000000030a70b0;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002fde5e8;
p0000000002fde618 .port I0000000002e89040, L_00000000030a71f0;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002fde618;
p0000000002fdea68 .port I0000000002e88800, L_00000000030a69d0;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002fdea68;
p0000000002fdea98 .port I0000000002e89040, L_00000000030a7290;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002fdea98;
p0000000002fdeee8 .port I0000000002e88800, L_00000000030a6c50;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002fdeee8;
p0000000002fdef18 .port I0000000002e89040, L_00000000030a6750;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002fdef18;
p0000000002fdf368 .port I0000000002e88800, L_00000000030a6bb0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002fdf368;
p0000000002fdf398 .port I0000000002e89040, L_00000000030a73d0;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002fdf398;
p0000000002fdb8e8 .port I0000000002e88800, L_00000000030a8b90;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002fdb8e8;
p0000000002fdb918 .port I0000000002e89040, L_00000000030a7470;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002fdb918;
p0000000002fdbd68 .port I0000000002e88800, L_00000000030a78d0;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002fdbd68;
p0000000002fdbd98 .port I0000000002e89040, L_00000000030a7ab0;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002fdbd98;
p0000000002fdc1e8 .port I0000000002e88800, L_00000000030a9770;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002fdc1e8;
p0000000002fdc218 .port I0000000002e89040, L_00000000030a9630;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002fdc218;
p0000000002fdc668 .port I0000000002e88800, L_00000000030a9590;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002fdc668;
p0000000002fdc698 .port I0000000002e89040, L_00000000030a9950;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002fdc698;
p0000000002fdcae8 .port I0000000002e88800, L_00000000030a93b0;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002fdcae8;
p0000000002fdcb18 .port I0000000002e89040, L_00000000030a9130;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002fdcb18;
p0000000002fdcf68 .port I0000000002e88800, L_00000000030aa210;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002fdcf68;
p0000000002fdcf98 .port I0000000002e89040, L_00000000030ab110;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002fdcf98;
S_000000000302a7f0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030326f0_0 .net8 "Bitline1", 0 0, p0000000002fdaf88;  1 drivers, strength-aware
v00000000030341d0_0 .net8 "Bitline2", 0 0, p0000000002fdafb8;  1 drivers, strength-aware
v0000000003033b90_0 .net "D", 0 0, L_00000000030a8730;  1 drivers
v0000000003033230_0 .net "Q", 0 0, v0000000003034310_0;  1 drivers
v0000000003031f70_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003032510_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003032a10_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdb048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003033e10_0 name=_s0
o0000000002fdb078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030328d0_0 name=_s10
v0000000003033ff0_0 .net *"_s12", 0 0, L_00000000030a7dd0;  1 drivers
o0000000002fdb0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031e30_0 name=_s2
v0000000003032790_0 .net *"_s4", 0 0, L_00000000030a7650;  1 drivers
o0000000002fdb138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031d90_0 name=_s8
v0000000003033690_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003034450_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a7650 .functor MUXZ 1, o0000000002fdb0d8, v0000000003034310_0, L_00000000030a7fb0, C4<>;
L_00000000030a84b0 .functor MUXZ 1, L_00000000030a7650, o0000000002fdb048, o0000000002ed0088, C4<>;
L_00000000030a7dd0 .functor MUXZ 1, o0000000002fdb078, v0000000003034310_0, L_00000000030ab250, C4<>;
L_00000000030a8d70 .functor MUXZ 1, L_00000000030a7dd0, o0000000002fdb138, o0000000002ed0088, C4<>;
S_0000000003029470 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302a7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003032650_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003033190_0 .net "d", 0 0, L_00000000030a8730;  alias, 1 drivers
v0000000003032470_0 .net "q", 0 0, v0000000003034310_0;  alias, 1 drivers
v0000000003034130_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003034310_0 .var "state", 0 0;
v0000000003034270_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_000000000302c8f0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003033910_0 .net8 "Bitline1", 0 0, p0000000002fdb468;  1 drivers, strength-aware
v0000000003032b50_0 .net8 "Bitline2", 0 0, p0000000002fdb498;  1 drivers, strength-aware
v0000000003031ed0_0 .net "D", 0 0, L_00000000030a7150;  1 drivers
v0000000003033eb0_0 .net "Q", 0 0, v0000000003032ab0_0;  1 drivers
v0000000003032bf0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003032c90_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003032010_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdb4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003033f50_0 name=_s0
o0000000002fdb4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003032d30_0 name=_s10
v00000000030332d0_0 .net *"_s12", 0 0, L_00000000030a7010;  1 drivers
o0000000002fdb558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003031cf0_0 name=_s2
v00000000030339b0_0 .net *"_s4", 0 0, L_00000000030a6610;  1 drivers
o0000000002fdb5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030320b0_0 name=_s8
v00000000030323d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030321f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a6610 .functor MUXZ 1, o0000000002fdb558, v0000000003032ab0_0, L_00000000030a7fb0, C4<>;
L_00000000030a85f0 .functor MUXZ 1, L_00000000030a6610, o0000000002fdb4c8, o0000000002ed0088, C4<>;
L_00000000030a7010 .functor MUXZ 1, o0000000002fdb4f8, v0000000003032ab0_0, L_00000000030ab250, C4<>;
L_00000000030a67f0 .functor MUXZ 1, L_00000000030a7010, o0000000002fdb5b8, o0000000002ed0088, C4<>;
S_000000000302c5f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302c8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000030325b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003033af0_0 .net "d", 0 0, L_00000000030a7150;  alias, 1 drivers
v0000000003032970_0 .net "q", 0 0, v0000000003032ab0_0;  alias, 1 drivers
v0000000003032150_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003032ab0_0 .var "state", 0 0;
v0000000003033730_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_00000000030295f0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003033c30_0 .net8 "Bitline1", 0 0, p0000000002fdb8e8;  1 drivers, strength-aware
v00000000030334b0_0 .net8 "Bitline2", 0 0, p0000000002fdb918;  1 drivers, strength-aware
v0000000003033370_0 .net "D", 0 0, L_00000000030a75b0;  1 drivers
v0000000003032290_0 .net "Q", 0 0, v0000000003032e70_0;  1 drivers
v0000000003033cd0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003033410_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003033550_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdb948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003033a50_0 name=_s0
o0000000002fdb978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003033d70_0 name=_s10
v0000000003032fb0_0 .net *"_s12", 0 0, L_00000000030a8c30;  1 drivers
o0000000002fdb9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003033050_0 name=_s2
v00000000030330f0_0 .net *"_s4", 0 0, L_00000000030a8230;  1 drivers
o0000000002fdba38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003032330_0 name=_s8
v0000000003035a30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003035d50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a8230 .functor MUXZ 1, o0000000002fdb9d8, v0000000003032e70_0, L_00000000030a7fb0, C4<>;
L_00000000030a8b90 .functor MUXZ 1, L_00000000030a8230, o0000000002fdb948, o0000000002ed0088, C4<>;
L_00000000030a8c30 .functor MUXZ 1, o0000000002fdb978, v0000000003032e70_0, L_00000000030ab250, C4<>;
L_00000000030a7470 .functor MUXZ 1, L_00000000030a8c30, o0000000002fdba38, o0000000002ed0088, C4<>;
S_000000000302a670 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030295f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003032dd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003034090_0 .net "d", 0 0, L_00000000030a75b0;  alias, 1 drivers
v00000000030335f0_0 .net "q", 0 0, v0000000003032e70_0;  alias, 1 drivers
v0000000003033870_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003032e70_0 .var "state", 0 0;
v0000000003032f10_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_000000000302cef0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003034770_0 .net8 "Bitline1", 0 0, p0000000002fdbd68;  1 drivers, strength-aware
v0000000003036610_0 .net8 "Bitline2", 0 0, p0000000002fdbd98;  1 drivers, strength-aware
v0000000003035030_0 .net "D", 0 0, L_00000000030a7c90;  1 drivers
v0000000003035990_0 .net "Q", 0 0, v00000000030362f0_0;  1 drivers
v0000000003035fd0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003034f90_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003036c50_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdbdc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030355d0_0 name=_s0
o0000000002fdbdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003036250_0 name=_s10
v0000000003035e90_0 .net *"_s12", 0 0, L_00000000030a7a10;  1 drivers
o0000000002fdbe58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003035c10_0 name=_s2
v00000000030369d0_0 .net *"_s4", 0 0, L_00000000030a7790;  1 drivers
o0000000002fdbeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030366b0_0 name=_s8
v0000000003036430_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003034ef0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a7790 .functor MUXZ 1, o0000000002fdbe58, v00000000030362f0_0, L_00000000030a7fb0, C4<>;
L_00000000030a78d0 .functor MUXZ 1, L_00000000030a7790, o0000000002fdbdc8, o0000000002ed0088, C4<>;
L_00000000030a7a10 .functor MUXZ 1, o0000000002fdbdf8, v00000000030362f0_0, L_00000000030ab250, C4<>;
L_00000000030a7ab0 .functor MUXZ 1, L_00000000030a7a10, o0000000002fdbeb8, o0000000002ed0088, C4<>;
S_000000000302b6f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302cef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003036390_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030358f0_0 .net "d", 0 0, L_00000000030a7c90;  alias, 1 drivers
v0000000003034e50_0 .net "q", 0 0, v00000000030362f0_0;  alias, 1 drivers
v0000000003035530_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030362f0_0 .var "state", 0 0;
v0000000003035df0_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_0000000003027c70 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003036b10_0 .net8 "Bitline1", 0 0, p0000000002fdc1e8;  1 drivers, strength-aware
v0000000003036a70_0 .net8 "Bitline2", 0 0, p0000000002fdc218;  1 drivers, strength-aware
v00000000030364d0_0 .net "D", 0 0, L_00000000030a94f0;  1 drivers
v00000000030361b0_0 .net "Q", 0 0, v0000000003035b70_0;  1 drivers
v00000000030350d0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003036bb0_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003034a90_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdc248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003036570_0 name=_s0
o0000000002fdc278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003035ad0_0 name=_s10
v0000000003035170_0 .net *"_s12", 0 0, L_00000000030aac10;  1 drivers
o0000000002fdc2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003035210_0 name=_s2
v00000000030348b0_0 .net *"_s4", 0 0, L_00000000030aa5d0;  1 drivers
o0000000002fdc338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003036890_0 name=_s8
v0000000003036930_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003035f30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aa5d0 .functor MUXZ 1, o0000000002fdc2d8, v0000000003035b70_0, L_00000000030a7fb0, C4<>;
L_00000000030a9770 .functor MUXZ 1, L_00000000030aa5d0, o0000000002fdc248, o0000000002ed0088, C4<>;
L_00000000030aac10 .functor MUXZ 1, o0000000002fdc278, v0000000003035b70_0, L_00000000030ab250, C4<>;
L_00000000030a9630 .functor MUXZ 1, L_00000000030aac10, o0000000002fdc338, o0000000002ed0088, C4<>;
S_000000000302b870 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003027c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003034db0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030367f0_0 .net "d", 0 0, L_00000000030a94f0;  alias, 1 drivers
v0000000003034810_0 .net "q", 0 0, v0000000003035b70_0;  alias, 1 drivers
v0000000003036750_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003035b70_0 .var "state", 0 0;
v0000000003035cb0_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_00000000030283f0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030346d0_0 .net8 "Bitline1", 0 0, p0000000002fdc668;  1 drivers, strength-aware
v00000000030352b0_0 .net8 "Bitline2", 0 0, p0000000002fdc698;  1 drivers, strength-aware
v0000000003036110_0 .net "D", 0 0, L_00000000030a9d10;  1 drivers
v0000000003035350_0 .net "Q", 0 0, v0000000003034590_0;  1 drivers
v0000000003035670_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003034950_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v00000000030349f0_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdc6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003034b30_0 name=_s0
o0000000002fdc6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030353f0_0 name=_s10
v0000000003034bd0_0 .net *"_s12", 0 0, L_00000000030a98b0;  1 drivers
o0000000002fdc758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003035490_0 name=_s2
v0000000003035710_0 .net *"_s4", 0 0, L_00000000030aafd0;  1 drivers
o0000000002fdc7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003034c70_0 name=_s8
v00000000030357b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003037fb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aafd0 .functor MUXZ 1, o0000000002fdc758, v0000000003034590_0, L_00000000030a7fb0, C4<>;
L_00000000030a9590 .functor MUXZ 1, L_00000000030aafd0, o0000000002fdc6c8, o0000000002ed0088, C4<>;
L_00000000030a98b0 .functor MUXZ 1, o0000000002fdc6f8, v0000000003034590_0, L_00000000030ab250, C4<>;
L_00000000030a9950 .functor MUXZ 1, L_00000000030a98b0, o0000000002fdc7b8, o0000000002ed0088, C4<>;
S_000000000302a970 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030283f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003035850_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003034d10_0 .net "d", 0 0, L_00000000030a9d10;  alias, 1 drivers
v0000000003036070_0 .net "q", 0 0, v0000000003034590_0;  alias, 1 drivers
v00000000030344f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003034590_0 .var "state", 0 0;
v0000000003034630_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_0000000003027970 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003038e10_0 .net8 "Bitline1", 0 0, p0000000002fdcae8;  1 drivers, strength-aware
v00000000030385f0_0 .net8 "Bitline2", 0 0, p0000000002fdcb18;  1 drivers, strength-aware
v00000000030387d0_0 .net "D", 0 0, L_00000000030ab070;  1 drivers
v0000000003037970_0 .net "Q", 0 0, v0000000003037150_0;  1 drivers
v0000000003038eb0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003037330_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003038f50_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdcb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003038c30_0 name=_s0
o0000000002fdcb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003038cd0_0 name=_s10
v0000000003037290_0 .net *"_s12", 0 0, L_00000000030a9270;  1 drivers
o0000000002fdcbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003038d70_0 name=_s2
v0000000003038ff0_0 .net *"_s4", 0 0, L_00000000030ab1b0;  1 drivers
o0000000002fdcc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030373d0_0 name=_s8
v0000000003038550_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003038910_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ab1b0 .functor MUXZ 1, o0000000002fdcbd8, v0000000003037150_0, L_00000000030a7fb0, C4<>;
L_00000000030a93b0 .functor MUXZ 1, L_00000000030ab1b0, o0000000002fdcb48, o0000000002ed0088, C4<>;
L_00000000030a9270 .functor MUXZ 1, o0000000002fdcb78, v0000000003037150_0, L_00000000030ab250, C4<>;
L_00000000030a9130 .functor MUXZ 1, L_00000000030a9270, o0000000002fdcc38, o0000000002ed0088, C4<>;
S_000000000302bb70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003027970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003037ab0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003036d90_0 .net "d", 0 0, L_00000000030ab070;  alias, 1 drivers
v0000000003037b50_0 .net "q", 0 0, v0000000003037150_0;  alias, 1 drivers
v0000000003038b90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003037150_0 .var "state", 0 0;
v0000000003038370_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_0000000003029770 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003039130_0 .net8 "Bitline1", 0 0, p0000000002fdcf68;  1 drivers, strength-aware
v0000000003039270_0 .net8 "Bitline2", 0 0, p0000000002fdcf98;  1 drivers, strength-aware
v00000000030391d0_0 .net "D", 0 0, L_00000000030a91d0;  1 drivers
v0000000003037650_0 .net "Q", 0 0, v0000000003038410_0;  1 drivers
v0000000003037790_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003038a50_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003037470_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdcfc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003039310_0 name=_s0
o0000000002fdcff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003038230_0 name=_s10
v00000000030375b0_0 .net *"_s12", 0 0, L_00000000030aaad0;  1 drivers
o0000000002fdd058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003037a10_0 name=_s2
v0000000003037010_0 .net *"_s4", 0 0, L_00000000030aaf30;  1 drivers
o0000000002fdd0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003038af0_0 name=_s8
v00000000030393b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003038690_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aaf30 .functor MUXZ 1, o0000000002fdd058, v0000000003038410_0, L_00000000030a7fb0, C4<>;
L_00000000030aa210 .functor MUXZ 1, L_00000000030aaf30, o0000000002fdcfc8, o0000000002ed0088, C4<>;
L_00000000030aaad0 .functor MUXZ 1, o0000000002fdcff8, v0000000003038410_0, L_00000000030ab250, C4<>;
L_00000000030ab110 .functor MUXZ 1, L_00000000030aaad0, o0000000002fdd0b8, o0000000002ed0088, C4<>;
S_000000000302ac70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003029770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003037bf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003036f70_0 .net "d", 0 0, L_00000000030a91d0;  alias, 1 drivers
v0000000003039090_0 .net "q", 0 0, v0000000003038410_0;  alias, 1 drivers
v0000000003037830_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003038410_0 .var "state", 0 0;
v00000000030384b0_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_0000000003028570 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030371f0_0 .net8 "Bitline1", 0 0, p0000000002fdd3e8;  1 drivers, strength-aware
v00000000030376f0_0 .net8 "Bitline2", 0 0, p0000000002fdd418;  1 drivers, strength-aware
v00000000030378d0_0 .net "D", 0 0, L_00000000030a6890;  1 drivers
v0000000003037dd0_0 .net "Q", 0 0, v0000000003037d30_0;  1 drivers
v0000000003036ed0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v00000000030380f0_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003037c90_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdd448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003038870_0 name=_s0
o0000000002fdd478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030389b0_0 name=_s10
v00000000030370b0_0 .net *"_s12", 0 0, L_00000000030a6b10;  1 drivers
o0000000002fdd4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003037e70_0 name=_s2
v0000000003037f10_0 .net *"_s4", 0 0, L_00000000030a7d30;  1 drivers
o0000000002fdd538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003038050_0 name=_s8
v00000000030382d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003038190_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a7d30 .functor MUXZ 1, o0000000002fdd4d8, v0000000003037d30_0, L_00000000030a7fb0, C4<>;
L_00000000030a6ed0 .functor MUXZ 1, L_00000000030a7d30, o0000000002fdd448, o0000000002ed0088, C4<>;
L_00000000030a6b10 .functor MUXZ 1, o0000000002fdd478, v0000000003037d30_0, L_00000000030ab250, C4<>;
L_00000000030a6d90 .functor MUXZ 1, L_00000000030a6b10, o0000000002fdd538, o0000000002ed0088, C4<>;
S_0000000003027070 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003028570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003038730_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003039450_0 .net "d", 0 0, L_00000000030a6890;  alias, 1 drivers
v0000000003036cf0_0 .net "q", 0 0, v0000000003037d30_0;  alias, 1 drivers
v0000000003036e30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003037d30_0 .var "state", 0 0;
v0000000003037510_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_000000000302bcf0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000303af30_0 .net8 "Bitline1", 0 0, p0000000002fdd868;  1 drivers, strength-aware
v0000000003039bd0_0 .net8 "Bitline2", 0 0, p0000000002fdd898;  1 drivers, strength-aware
v000000000303a5d0_0 .net "D", 0 0, L_00000000030a7bf0;  1 drivers
v0000000003039b30_0 .net "Q", 0 0, v000000000303acb0_0;  1 drivers
v000000000303b390_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v000000000303afd0_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v000000000303b430_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdd8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303b110_0 name=_s0
o0000000002fdd8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003039a90_0 name=_s10
v000000000303b1b0_0 .net *"_s12", 0 0, L_00000000030a66b0;  1 drivers
o0000000002fdd958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303b4d0_0 name=_s2
v000000000303ac10_0 .net *"_s4", 0 0, L_00000000030a8410;  1 drivers
o0000000002fdd9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303b250_0 name=_s8
v000000000303b2f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003039810_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a8410 .functor MUXZ 1, o0000000002fdd958, v000000000303acb0_0, L_00000000030a7fb0, C4<>;
L_00000000030a7e70 .functor MUXZ 1, L_00000000030a8410, o0000000002fdd8c8, o0000000002ed0088, C4<>;
L_00000000030a66b0 .functor MUXZ 1, o0000000002fdd8f8, v000000000303acb0_0, L_00000000030ab250, C4<>;
L_00000000030a8370 .functor MUXZ 1, L_00000000030a66b0, o0000000002fdd9b8, o0000000002ed0088, C4<>;
S_00000000030298f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000303a530_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303ae90_0 .net "d", 0 0, L_00000000030a7bf0;  alias, 1 drivers
v0000000003039950_0 .net "q", 0 0, v000000000303acb0_0;  alias, 1 drivers
v000000000303ab70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000303acb0_0 .var "state", 0 0;
v000000000303a2b0_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_000000000302b3f0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030398b0_0 .net8 "Bitline1", 0 0, p0000000002fddce8;  1 drivers, strength-aware
v000000000303b070_0 .net8 "Bitline2", 0 0, p0000000002fddd18;  1 drivers, strength-aware
v000000000303bc50_0 .net "D", 0 0, L_00000000030a7970;  1 drivers
v000000000303a8f0_0 .net "Q", 0 0, v000000000303b570_0;  1 drivers
v00000000030399f0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v000000000303b610_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v000000000303b6b0_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fddd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303a670_0 name=_s0
o0000000002fddd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303aa30_0 name=_s10
v000000000303b930_0 .net *"_s12", 0 0, L_00000000030a8550;  1 drivers
o0000000002fdddd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303b9d0_0 name=_s2
v000000000303adf0_0 .net *"_s4", 0 0, L_00000000030a8a50;  1 drivers
o0000000002fdde38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303b750_0 name=_s8
v000000000303a210_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303aad0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a8a50 .functor MUXZ 1, o0000000002fdddd8, v000000000303b570_0, L_00000000030a7fb0, C4<>;
L_00000000030a7830 .functor MUXZ 1, L_00000000030a8a50, o0000000002fddd48, o0000000002ed0088, C4<>;
L_00000000030a8550 .functor MUXZ 1, o0000000002fddd78, v000000000303b570_0, L_00000000030ab250, C4<>;
L_00000000030a7f10 .functor MUXZ 1, L_00000000030a8550, o0000000002fdde38, o0000000002ed0088, C4<>;
S_000000000302b270 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000303ad50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003039770_0 .net "d", 0 0, L_00000000030a7970;  alias, 1 drivers
v000000000303a350_0 .net "q", 0 0, v000000000303b570_0;  alias, 1 drivers
v000000000303a710_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000303b570_0 .var "state", 0 0;
v000000000303a990_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_0000000003027370 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000303a0d0_0 .net8 "Bitline1", 0 0, p0000000002fde168;  1 drivers, strength-aware
v000000000303bb10_0 .net8 "Bitline2", 0 0, p0000000002fde198;  1 drivers, strength-aware
v000000000303ba70_0 .net "D", 0 0, L_00000000030a87d0;  1 drivers
v000000000303bbb0_0 .net "Q", 0 0, v0000000003039c70_0;  1 drivers
v00000000030394f0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v0000000003039590_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003039630_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fde1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003039db0_0 name=_s0
o0000000002fde1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030396d0_0 name=_s10
v0000000003039ef0_0 .net *"_s12", 0 0, L_00000000030a6cf0;  1 drivers
o0000000002fde258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303a030_0 name=_s2
v000000000303a170_0 .net *"_s4", 0 0, L_00000000030a6e30;  1 drivers
o0000000002fde2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303a3f0_0 name=_s8
v000000000303a7b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303a490_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a6e30 .functor MUXZ 1, o0000000002fde258, v0000000003039c70_0, L_00000000030a7fb0, C4<>;
L_00000000030a6f70 .functor MUXZ 1, L_00000000030a6e30, o0000000002fde1c8, o0000000002ed0088, C4<>;
L_00000000030a6cf0 .functor MUXZ 1, o0000000002fde1f8, v0000000003039c70_0, L_00000000030ab250, C4<>;
L_00000000030a76f0 .functor MUXZ 1, L_00000000030a6cf0, o0000000002fde2b8, o0000000002ed0088, C4<>;
S_000000000302c770 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003027370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003039f90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303b7f0_0 .net "d", 0 0, L_00000000030a87d0;  alias, 1 drivers
v0000000003039e50_0 .net "q", 0 0, v0000000003039c70_0;  alias, 1 drivers
v000000000303b890_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003039c70_0 .var "state", 0 0;
v0000000003039d10_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_0000000003027df0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000303bd90_0 .net8 "Bitline1", 0 0, p0000000002fde5e8;  1 drivers, strength-aware
v000000000303d410_0 .net8 "Bitline2", 0 0, p0000000002fde618;  1 drivers, strength-aware
v000000000303c790_0 .net "D", 0 0, L_00000000030a89b0;  1 drivers
v000000000303e310_0 .net "Q", 0 0, v000000000303be30_0;  1 drivers
v000000000303e3b0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v000000000303d550_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v000000000303d910_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fde648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303c0b0_0 name=_s0
o0000000002fde678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303bed0_0 name=_s10
v000000000303e130_0 .net *"_s12", 0 0, L_00000000030a7510;  1 drivers
o0000000002fde6d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303cc90_0 name=_s2
v000000000303cd30_0 .net *"_s4", 0 0, L_00000000030a6a70;  1 drivers
o0000000002fde738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303cab0_0 name=_s8
v000000000303d4b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303bf70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a6a70 .functor MUXZ 1, o0000000002fde6d8, v000000000303be30_0, L_00000000030a7fb0, C4<>;
L_00000000030a70b0 .functor MUXZ 1, L_00000000030a6a70, o0000000002fde648, o0000000002ed0088, C4<>;
L_00000000030a7510 .functor MUXZ 1, o0000000002fde678, v000000000303be30_0, L_00000000030ab250, C4<>;
L_00000000030a71f0 .functor MUXZ 1, L_00000000030a7510, o0000000002fde738, o0000000002ed0088, C4<>;
S_000000000302adf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003027df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000303a850_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303dcd0_0 .net "d", 0 0, L_00000000030a89b0;  alias, 1 drivers
v000000000303d0f0_0 .net "q", 0 0, v000000000303be30_0;  alias, 1 drivers
v000000000303d7d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000303be30_0 .var "state", 0 0;
v000000000303deb0_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_000000000302ca70 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000303df50_0 .net8 "Bitline1", 0 0, p0000000002fdea68;  1 drivers, strength-aware
v000000000303dff0_0 .net8 "Bitline2", 0 0, p0000000002fdea98;  1 drivers, strength-aware
v000000000303e270_0 .net "D", 0 0, L_00000000030a8af0;  1 drivers
v000000000303c010_0 .net "Q", 0 0, v000000000303d190_0;  1 drivers
v000000000303e090_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v000000000303e450_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v000000000303d870_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdeac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303c3d0_0 name=_s0
o0000000002fdeaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303cdd0_0 name=_s10
v000000000303c650_0 .net *"_s12", 0 0, L_00000000030a8910;  1 drivers
o0000000002fdeb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303d5f0_0 name=_s2
v000000000303d690_0 .net *"_s4", 0 0, L_00000000030a8050;  1 drivers
o0000000002fdebb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303e1d0_0 name=_s8
v000000000303bcf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303c150_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a8050 .functor MUXZ 1, o0000000002fdeb58, v000000000303d190_0, L_00000000030a7fb0, C4<>;
L_00000000030a69d0 .functor MUXZ 1, L_00000000030a8050, o0000000002fdeac8, o0000000002ed0088, C4<>;
L_00000000030a8910 .functor MUXZ 1, o0000000002fdeaf8, v000000000303d190_0, L_00000000030ab250, C4<>;
L_00000000030a7290 .functor MUXZ 1, L_00000000030a8910, o0000000002fdebb8, o0000000002ed0088, C4<>;
S_000000000302b0f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302ca70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000303de10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303c330_0 .net "d", 0 0, L_00000000030a8af0;  alias, 1 drivers
v000000000303c470_0 .net "q", 0 0, v000000000303d190_0;  alias, 1 drivers
v000000000303d9b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000303d190_0 .var "state", 0 0;
v000000000303dd70_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_000000000302be70 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000303c1f0_0 .net8 "Bitline1", 0 0, p0000000002fdeee8;  1 drivers, strength-aware
v000000000303c6f0_0 .net8 "Bitline2", 0 0, p0000000002fdef18;  1 drivers, strength-aware
v000000000303c8d0_0 .net "D", 0 0, L_00000000030a7330;  1 drivers
v000000000303db90_0 .net "Q", 0 0, v000000000303d730_0;  1 drivers
v000000000303d2d0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v000000000303c290_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v000000000303c970_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdef48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303dc30_0 name=_s0
o0000000002fdef78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303c510_0 name=_s10
v000000000303c5b0_0 .net *"_s12", 0 0, L_00000000030a8690;  1 drivers
o0000000002fdefd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303ca10_0 name=_s2
v000000000303cb50_0 .net *"_s4", 0 0, L_00000000030a82d0;  1 drivers
o0000000002fdf038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303cbf0_0 name=_s8
v000000000303cf10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303cfb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a82d0 .functor MUXZ 1, o0000000002fdefd8, v000000000303d730_0, L_00000000030a7fb0, C4<>;
L_00000000030a6c50 .functor MUXZ 1, L_00000000030a82d0, o0000000002fdef48, o0000000002ed0088, C4<>;
L_00000000030a8690 .functor MUXZ 1, o0000000002fdef78, v000000000303d730_0, L_00000000030ab250, C4<>;
L_00000000030a6750 .functor MUXZ 1, L_00000000030a8690, o0000000002fdf038, o0000000002ed0088, C4<>;
S_000000000302cd70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302be70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000303c830_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303ce70_0 .net "d", 0 0, L_00000000030a7330;  alias, 1 drivers
v000000000303da50_0 .net "q", 0 0, v000000000303d730_0;  alias, 1 drivers
v000000000303d230_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000303d730_0 .var "state", 0 0;
v000000000303daf0_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_000000000302bff0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_000000000302a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000303e810_0 .net8 "Bitline1", 0 0, p0000000002fdf368;  1 drivers, strength-aware
v00000000030402f0_0 .net8 "Bitline2", 0 0, p0000000002fdf398;  1 drivers, strength-aware
v00000000030407f0_0 .net "D", 0 0, L_00000000030a8190;  1 drivers
v000000000303e630_0 .net "Q", 0 0, v000000000303fa30_0;  1 drivers
v000000000303fad0_0 .net "ReadEnable1", 0 0, L_00000000030a7fb0;  alias, 1 drivers
v000000000303fcb0_0 .net "ReadEnable2", 0 0, L_00000000030ab250;  alias, 1 drivers
v0000000003040390_0 .net "WriteEnable", 0 0, L_00000000030a99f0;  alias, 1 drivers
o0000000002fdf3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303e590_0 name=_s0
o0000000002fdf3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303fe90_0 name=_s10
v000000000303e4f0_0 .net *"_s12", 0 0, L_00000000030a80f0;  1 drivers
o0000000002fdf458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030409d0_0 name=_s2
v000000000303ed10_0 .net *"_s4", 0 0, L_00000000030a7b50;  1 drivers
o0000000002fdf4b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303fb70_0 name=_s8
v0000000003040750_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003040250_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a7b50 .functor MUXZ 1, o0000000002fdf458, v000000000303fa30_0, L_00000000030a7fb0, C4<>;
L_00000000030a6bb0 .functor MUXZ 1, L_00000000030a7b50, o0000000002fdf3c8, o0000000002ed0088, C4<>;
L_00000000030a80f0 .functor MUXZ 1, o0000000002fdf3f8, v000000000303fa30_0, L_00000000030ab250, C4<>;
L_00000000030a73d0 .functor MUXZ 1, L_00000000030a80f0, o0000000002fdf4b8, o0000000002ed0088, C4<>;
S_000000000302b9f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302bff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000303d050_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303d370_0 .net "d", 0 0, L_00000000030a8190;  alias, 1 drivers
v000000000303ea90_0 .net "q", 0 0, v000000000303fa30_0;  alias, 1 drivers
v000000000303eb30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000303fa30_0 .var "state", 0 0;
v0000000003040930_0 .net "wen", 0 0, L_00000000030a99f0;  alias, 1 drivers
S_000000000302b570 .scope module, "R7" "Register" 2 74, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000003062c30_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000003062cd0_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000003062ff0_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000003063950_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  1 drivers
v00000000030631d0_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  1 drivers
v0000000003063810_0 .net "WriteReg", 0 0, L_00000000030abc50;  1 drivers
v00000000030620f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003063090_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aadf0 .part o0000000002ed49d8, 0, 1;
L_00000000030aaa30 .part o0000000002ed49d8, 1, 1;
L_00000000030aa990 .part o0000000002ed49d8, 2, 1;
L_00000000030aa710 .part o0000000002ed49d8, 3, 1;
L_00000000030a9ef0 .part o0000000002ed49d8, 4, 1;
L_00000000030a9810 .part o0000000002ed49d8, 5, 1;
L_00000000030a9c70 .part o0000000002ed49d8, 6, 1;
L_00000000030aab70 .part o0000000002ed49d8, 7, 1;
L_00000000030ac150 .part o0000000002ed49d8, 8, 1;
L_00000000030ac3d0 .part o0000000002ed49d8, 9, 1;
L_00000000030acd30 .part o0000000002ed49d8, 10, 1;
L_00000000030add70 .part o0000000002ed49d8, 11, 1;
L_00000000030acab0 .part o0000000002ed49d8, 12, 1;
L_00000000030ad550 .part o0000000002ed49d8, 13, 1;
L_00000000030ab750 .part o0000000002ed49d8, 14, 1;
L_00000000030ac470 .part o0000000002ed49d8, 15, 1;
p0000000002fdf998 .port I0000000002e88800, L_00000000030aa350;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002fdf998;
p0000000002fdf9c8 .port I0000000002e89040, L_00000000030ab390;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002fdf9c8;
p0000000002fdfe78 .port I0000000002e88800, L_00000000030a9a90;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002fdfe78;
p0000000002fdfea8 .port I0000000002e89040, L_00000000030aa530;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002fdfea8;
p0000000002fe1df8 .port I0000000002e88800, L_00000000030a9db0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002fe1df8;
p0000000002fe1e28 .port I0000000002e89040, L_00000000030aa030;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002fe1e28;
p0000000002fe2278 .port I0000000002e88800, L_00000000030ab570;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002fe2278;
p0000000002fe22a8 .port I0000000002e89040, L_00000000030aa3f0;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002fe22a8;
p0000000002fe26f8 .port I0000000002e88800, L_00000000030ab430;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002fe26f8;
p0000000002fe2728 .port I0000000002e89040, L_00000000030a8e10;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002fe2728;
p0000000002fe2b78 .port I0000000002e88800, L_00000000030a8ff0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002fe2b78;
p0000000002fe2ba8 .port I0000000002e89040, L_00000000030aa2b0;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002fe2ba8;
p0000000002fe2ff8 .port I0000000002e88800, L_00000000030a8eb0;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002fe2ff8;
p0000000002fe3028 .port I0000000002e89040, L_00000000030a9450;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002fe3028;
p0000000002fe3478 .port I0000000002e88800, L_00000000030aa7b0;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002fe3478;
p0000000002fe34a8 .port I0000000002e89040, L_00000000030aacb0;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002fe34a8;
p0000000002fe38f8 .port I0000000002e88800, L_00000000030a9310;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002fe38f8;
p0000000002fe3928 .port I0000000002e89040, L_00000000030ac0b0;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002fe3928;
p0000000002fe3d78 .port I0000000002e88800, L_00000000030ad9b0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002fe3d78;
p0000000002fe3da8 .port I0000000002e89040, L_00000000030ac650;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002fe3da8;
p0000000002fe02f8 .port I0000000002e88800, L_00000000030ad730;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002fe02f8;
p0000000002fe0328 .port I0000000002e89040, L_00000000030ad2d0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002fe0328;
p0000000002fe0778 .port I0000000002e88800, L_00000000030ac330;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002fe0778;
p0000000002fe07a8 .port I0000000002e89040, L_00000000030ac5b0;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002fe07a8;
p0000000002fe0bf8 .port I0000000002e88800, L_00000000030ac6f0;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002fe0bf8;
p0000000002fe0c28 .port I0000000002e89040, L_00000000030ad7d0;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002fe0c28;
p0000000002fe1078 .port I0000000002e88800, L_00000000030ac830;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002fe1078;
p0000000002fe10a8 .port I0000000002e89040, L_00000000030ada50;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002fe10a8;
p0000000002fe14f8 .port I0000000002e88800, L_00000000030ad5f0;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002fe14f8;
p0000000002fe1528 .port I0000000002e89040, L_00000000030abe30;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002fe1528;
p0000000002fe1978 .port I0000000002e88800, L_00000000030adb90;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002fe1978;
p0000000002fe19a8 .port I0000000002e89040, L_00000000030ad690;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002fe19a8;
S_00000000030274f0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000303ffd0_0 .net8 "Bitline1", 0 0, p0000000002fdf998;  1 drivers, strength-aware
v000000000303e950_0 .net8 "Bitline2", 0 0, p0000000002fdf9c8;  1 drivers, strength-aware
v000000000303fc10_0 .net "D", 0 0, L_00000000030aadf0;  1 drivers
v000000000303e9f0_0 .net "Q", 0 0, v0000000003040430_0;  1 drivers
v000000000303f490_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003040070_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v000000000303fdf0_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fdfa58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030401b0_0 name=_s0
o0000000002fdfa88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303ee50_0 name=_s10
v000000000303ebd0_0 .net *"_s12", 0 0, L_00000000030a8f50;  1 drivers
o0000000002fdfae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030404d0_0 name=_s2
v0000000003040570_0 .net *"_s4", 0 0, L_00000000030aa8f0;  1 drivers
o0000000002fdfb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303fd50_0 name=_s8
v0000000003040610_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030406b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aa8f0 .functor MUXZ 1, o0000000002fdfae8, v0000000003040430_0, L_00000000030ad230, C4<>;
L_00000000030aa350 .functor MUXZ 1, L_00000000030aa8f0, o0000000002fdfa58, o0000000002ed0088, C4<>;
L_00000000030a8f50 .functor MUXZ 1, o0000000002fdfa88, v0000000003040430_0, L_00000000030acb50, C4<>;
L_00000000030ab390 .functor MUXZ 1, L_00000000030a8f50, o0000000002fdfb48, o0000000002ed0088, C4<>;
S_0000000003029d70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030274f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000303f3f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000303f670_0 .net "d", 0 0, L_00000000030aadf0;  alias, 1 drivers
v000000000303e8b0_0 .net "q", 0 0, v0000000003040430_0;  alias, 1 drivers
v000000000303e770_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003040430_0 .var "state", 0 0;
v0000000003040a70_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_000000000302af70 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000303f850_0 .net8 "Bitline1", 0 0, p0000000002fdfe78;  1 drivers, strength-aware
v000000000303ef90_0 .net8 "Bitline2", 0 0, p0000000002fdfea8;  1 drivers, strength-aware
v000000000303f030_0 .net "D", 0 0, L_00000000030aaa30;  1 drivers
v000000000303f0d0_0 .net "Q", 0 0, v000000000303edb0_0;  1 drivers
v000000000303f170_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v000000000303f210_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v000000000303f530_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fdfed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303f710_0 name=_s0
o0000000002fdff08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000303f7b0_0 name=_s10
v000000000303f990_0 .net *"_s12", 0 0, L_00000000030aa170;  1 drivers
o0000000002fdff68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003041330_0 name=_s2
v0000000003041dd0_0 .net *"_s4", 0 0, L_00000000030aae90;  1 drivers
o0000000002fdffc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003042910_0 name=_s8
v00000000030416f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003041650_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aae90 .functor MUXZ 1, o0000000002fdff68, v000000000303edb0_0, L_00000000030ad230, C4<>;
L_00000000030a9a90 .functor MUXZ 1, L_00000000030aae90, o0000000002fdfed8, o0000000002ed0088, C4<>;
L_00000000030aa170 .functor MUXZ 1, o0000000002fdff08, v000000000303edb0_0, L_00000000030acb50, C4<>;
L_00000000030aa530 .functor MUXZ 1, L_00000000030aa170, o0000000002fdffc8, o0000000002ed0088, C4<>;
S_0000000003027670 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302af70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003040b10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003040bb0_0 .net "d", 0 0, L_00000000030aaa30;  alias, 1 drivers
v0000000003040c50_0 .net "q", 0 0, v000000000303edb0_0;  alias, 1 drivers
v000000000303ec70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000303edb0_0 .var "state", 0 0;
v000000000303eef0_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_0000000003028e70 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003041d30_0 .net8 "Bitline1", 0 0, p0000000002fe02f8;  1 drivers, strength-aware
v0000000003041ab0_0 .net8 "Bitline2", 0 0, p0000000002fe0328;  1 drivers, strength-aware
v00000000030424b0_0 .net "D", 0 0, L_00000000030acd30;  1 drivers
v00000000030425f0_0 .net "Q", 0 0, v00000000030433b0_0;  1 drivers
v0000000003041010_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003043450_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003042870_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe0358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003042f50_0 name=_s0
o0000000002fe0388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030429b0_0 name=_s10
v0000000003041970_0 .net *"_s12", 0 0, L_00000000030aca10;  1 drivers
o0000000002fe03e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003040cf0_0 name=_s2
v0000000003042b90_0 .net *"_s4", 0 0, L_00000000030ac290;  1 drivers
o0000000002fe0448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003042c30_0 name=_s8
v0000000003042690_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003041290_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ac290 .functor MUXZ 1, o0000000002fe03e8, v00000000030433b0_0, L_00000000030ad230, C4<>;
L_00000000030ad730 .functor MUXZ 1, L_00000000030ac290, o0000000002fe0358, o0000000002ed0088, C4<>;
L_00000000030aca10 .functor MUXZ 1, o0000000002fe0388, v00000000030433b0_0, L_00000000030acb50, C4<>;
L_00000000030ad2d0 .functor MUXZ 1, L_00000000030aca10, o0000000002fe0448, o0000000002ed0088, C4<>;
S_000000000302aaf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003028e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003042230_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003041bf0_0 .net "d", 0 0, L_00000000030acd30;  alias, 1 drivers
v0000000003042550_0 .net "q", 0 0, v00000000030433b0_0;  alias, 1 drivers
v0000000003042050_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030433b0_0 .var "state", 0 0;
v00000000030413d0_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_000000000302c170 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003040f70_0 .net8 "Bitline1", 0 0, p0000000002fe0778;  1 drivers, strength-aware
v0000000003041b50_0 .net8 "Bitline2", 0 0, p0000000002fe07a8;  1 drivers, strength-aware
v0000000003041f10_0 .net "D", 0 0, L_00000000030add70;  1 drivers
v0000000003042cd0_0 .net "Q", 0 0, v0000000003041e70_0;  1 drivers
v0000000003041830_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003040e30_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003042d70_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe07d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003041470_0 name=_s0
o0000000002fe0808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003041150_0 name=_s10
v0000000003041fb0_0 .net *"_s12", 0 0, L_00000000030ac010;  1 drivers
o0000000002fe0868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030422d0_0 name=_s2
v00000000030415b0_0 .net *"_s4", 0 0, L_00000000030ad0f0;  1 drivers
o0000000002fe08c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003041c90_0 name=_s8
v0000000003041510_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003042730_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ad0f0 .functor MUXZ 1, o0000000002fe0868, v0000000003041e70_0, L_00000000030ad230, C4<>;
L_00000000030ac330 .functor MUXZ 1, L_00000000030ad0f0, o0000000002fe07d8, o0000000002ed0088, C4<>;
L_00000000030ac010 .functor MUXZ 1, o0000000002fe0808, v0000000003041e70_0, L_00000000030acb50, C4<>;
L_00000000030ac5b0 .functor MUXZ 1, L_00000000030ac010, o0000000002fe08c8, o0000000002ed0088, C4<>;
S_0000000003027f70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302c170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003042ff0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003040d90_0 .net "d", 0 0, L_00000000030add70;  alias, 1 drivers
v0000000003041790_0 .net "q", 0 0, v0000000003041e70_0;  alias, 1 drivers
v0000000003042a50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003041e70_0 .var "state", 0 0;
v0000000003042af0_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_0000000003028ff0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003040ed0_0 .net8 "Bitline1", 0 0, p0000000002fe0bf8;  1 drivers, strength-aware
v00000000030420f0_0 .net8 "Bitline2", 0 0, p0000000002fe0c28;  1 drivers, strength-aware
v0000000003043090_0 .net "D", 0 0, L_00000000030acab0;  1 drivers
v0000000003042190_0 .net "Q", 0 0, v00000000030418d0_0;  1 drivers
v0000000003042410_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003043270_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003042370_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe0c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003043130_0 name=_s0
o0000000002fe0c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003043310_0 name=_s10
v00000000030427d0_0 .net *"_s12", 0 0, L_00000000030ad910;  1 drivers
o0000000002fe0ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030411f0_0 name=_s2
v0000000003043770_0 .net *"_s4", 0 0, L_00000000030ab610;  1 drivers
o0000000002fe0d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003044fd0_0 name=_s8
v00000000030452f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030438b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ab610 .functor MUXZ 1, o0000000002fe0ce8, v00000000030418d0_0, L_00000000030ad230, C4<>;
L_00000000030ac6f0 .functor MUXZ 1, L_00000000030ab610, o0000000002fe0c58, o0000000002ed0088, C4<>;
L_00000000030ad910 .functor MUXZ 1, o0000000002fe0c88, v00000000030418d0_0, L_00000000030acb50, C4<>;
L_00000000030ad7d0 .functor MUXZ 1, L_00000000030ad910, o0000000002fe0d48, o0000000002ed0088, C4<>;
S_00000000030286f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003028ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000030431d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003042e10_0 .net "d", 0 0, L_00000000030acab0;  alias, 1 drivers
v00000000030410b0_0 .net "q", 0 0, v00000000030418d0_0;  alias, 1 drivers
v0000000003042eb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030418d0_0 .var "state", 0 0;
v0000000003041a10_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_0000000003028870 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003045bb0_0 .net8 "Bitline1", 0 0, p0000000002fe1078;  1 drivers, strength-aware
v0000000003045390_0 .net8 "Bitline2", 0 0, p0000000002fe10a8;  1 drivers, strength-aware
v0000000003044a30_0 .net "D", 0 0, L_00000000030ad550;  1 drivers
v0000000003045930_0 .net "Q", 0 0, v0000000003043590_0;  1 drivers
v0000000003043c70_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003044210_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003045110_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe10d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003045610_0 name=_s0
o0000000002fe1108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003044170_0 name=_s10
v00000000030457f0_0 .net *"_s12", 0 0, L_00000000030ad4b0;  1 drivers
o0000000002fe1168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003043630_0 name=_s2
v0000000003043ef0_0 .net *"_s4", 0 0, L_00000000030acbf0;  1 drivers
o0000000002fe11c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030436d0_0 name=_s8
v0000000003044e90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003045c50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030acbf0 .functor MUXZ 1, o0000000002fe1168, v0000000003043590_0, L_00000000030ad230, C4<>;
L_00000000030ac830 .functor MUXZ 1, L_00000000030acbf0, o0000000002fe10d8, o0000000002ed0088, C4<>;
L_00000000030ad4b0 .functor MUXZ 1, o0000000002fe1108, v0000000003043590_0, L_00000000030acb50, C4<>;
L_00000000030ada50 .functor MUXZ 1, L_00000000030ad4b0, o0000000002fe11c8, o0000000002ed0088, C4<>;
S_0000000003029a70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003028870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003044c10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030440d0_0 .net "d", 0 0, L_00000000030ad550;  alias, 1 drivers
v0000000003045b10_0 .net "q", 0 0, v0000000003043590_0;  alias, 1 drivers
v0000000003045a70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003043590_0 .var "state", 0 0;
v00000000030459d0_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_0000000003029bf0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030439f0_0 .net8 "Bitline1", 0 0, p0000000002fe14f8;  1 drivers, strength-aware
v0000000003045890_0 .net8 "Bitline2", 0 0, p0000000002fe1528;  1 drivers, strength-aware
v0000000003043e50_0 .net "D", 0 0, L_00000000030ab750;  1 drivers
v0000000003043d10_0 .net "Q", 0 0, v0000000003043950_0;  1 drivers
v00000000030456b0_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v00000000030443f0_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v00000000030451b0_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe1558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003043f90_0 name=_s0
o0000000002fe1588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003043810_0 name=_s10
v0000000003044030_0 .net *"_s12", 0 0, L_00000000030ab6b0;  1 drivers
o0000000002fe15e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003044ad0_0 name=_s2
v0000000003044490_0 .net *"_s4", 0 0, L_00000000030ad190;  1 drivers
o0000000002fe1648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003044d50_0 name=_s8
v0000000003044850_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003043a90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ad190 .functor MUXZ 1, o0000000002fe15e8, v0000000003043950_0, L_00000000030ad230, C4<>;
L_00000000030ad5f0 .functor MUXZ 1, L_00000000030ad190, o0000000002fe1558, o0000000002ed0088, C4<>;
L_00000000030ab6b0 .functor MUXZ 1, o0000000002fe1588, v0000000003043950_0, L_00000000030acb50, C4<>;
L_00000000030abe30 .functor MUXZ 1, L_00000000030ab6b0, o0000000002fe1648, o0000000002ed0088, C4<>;
S_0000000003029ef0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003029bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003045430_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003043db0_0 .net "d", 0 0, L_00000000030ab750;  alias, 1 drivers
v0000000003045750_0 .net "q", 0 0, v0000000003043950_0;  alias, 1 drivers
v00000000030434f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003043950_0 .var "state", 0 0;
v0000000003043bd0_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_000000000302a070 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003044350_0 .net8 "Bitline1", 0 0, p0000000002fe1978;  1 drivers, strength-aware
v0000000003045570_0 .net8 "Bitline2", 0 0, p0000000002fe19a8;  1 drivers, strength-aware
v0000000003044530_0 .net "D", 0 0, L_00000000030ac470;  1 drivers
v0000000003044cb0_0 .net "Q", 0 0, v0000000003043b30_0;  1 drivers
v00000000030445d0_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003044670_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003044710_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe19d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030447b0_0 name=_s0
o0000000002fe1a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030448f0_0 name=_s10
v0000000003044df0_0 .net *"_s12", 0 0, L_00000000030adc30;  1 drivers
o0000000002fe1a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003044990_0 name=_s2
v0000000003044f30_0 .net *"_s4", 0 0, L_00000000030adaf0;  1 drivers
o0000000002fe1ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030483b0_0 name=_s8
v0000000003046650_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003046290_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030adaf0 .functor MUXZ 1, o0000000002fe1a68, v0000000003043b30_0, L_00000000030ad230, C4<>;
L_00000000030adb90 .functor MUXZ 1, L_00000000030adaf0, o0000000002fe19d8, o0000000002ed0088, C4<>;
L_00000000030adc30 .functor MUXZ 1, o0000000002fe1a08, v0000000003043b30_0, L_00000000030acb50, C4<>;
L_00000000030ad690 .functor MUXZ 1, L_00000000030adc30, o0000000002fe1ac8, o0000000002ed0088, C4<>;
S_000000000302a1f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003044b70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003045250_0 .net "d", 0 0, L_00000000030ac470;  alias, 1 drivers
v00000000030442b0_0 .net "q", 0 0, v0000000003043b30_0;  alias, 1 drivers
v0000000003045070_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003043b30_0 .var "state", 0 0;
v00000000030454d0_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_000000000302a4f0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003047230_0 .net8 "Bitline1", 0 0, p0000000002fe1df8;  1 drivers, strength-aware
v0000000003047f50_0 .net8 "Bitline2", 0 0, p0000000002fe1e28;  1 drivers, strength-aware
v0000000003047a50_0 .net "D", 0 0, L_00000000030aa990;  1 drivers
v00000000030465b0_0 .net "Q", 0 0, v00000000030475f0_0;  1 drivers
v0000000003046b50_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003045e30_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003046150_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe1e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003046ab0_0 name=_s0
o0000000002fe1e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003047690_0 name=_s10
v0000000003045f70_0 .net *"_s12", 0 0, L_00000000030a9e50;  1 drivers
o0000000002fe1ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003047cd0_0 name=_s2
v00000000030470f0_0 .net *"_s4", 0 0, L_00000000030aa850;  1 drivers
o0000000002fe1f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030477d0_0 name=_s8
v0000000003047910_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003047eb0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aa850 .functor MUXZ 1, o0000000002fe1ee8, v00000000030475f0_0, L_00000000030ad230, C4<>;
L_00000000030a9db0 .functor MUXZ 1, L_00000000030aa850, o0000000002fe1e58, o0000000002ed0088, C4<>;
L_00000000030a9e50 .functor MUXZ 1, o0000000002fe1e88, v00000000030475f0_0, L_00000000030acb50, C4<>;
L_00000000030aa030 .functor MUXZ 1, L_00000000030a9e50, o0000000002fe1f48, o0000000002ed0088, C4<>;
S_00000000030529c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000302a4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003048450_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003046f10_0 .net "d", 0 0, L_00000000030aa990;  alias, 1 drivers
v0000000003047c30_0 .net "q", 0 0, v00000000030475f0_0;  alias, 1 drivers
v0000000003048270_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030475f0_0 .var "state", 0 0;
v0000000003046470_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_0000000003053440 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003046c90_0 .net8 "Bitline1", 0 0, p0000000002fe2278;  1 drivers, strength-aware
v00000000030474b0_0 .net8 "Bitline2", 0 0, p0000000002fe22a8;  1 drivers, strength-aware
v0000000003047550_0 .net "D", 0 0, L_00000000030aa710;  1 drivers
v0000000003046d30_0 .net "Q", 0 0, v0000000003045d90_0;  1 drivers
v0000000003045ed0_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003047870_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003047ff0_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe22d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003047730_0 name=_s0
o0000000002fe2308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003047af0_0 name=_s10
v0000000003046dd0_0 .net *"_s12", 0 0, L_00000000030ab2f0;  1 drivers
o0000000002fe2368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003046330_0 name=_s2
v0000000003046510_0 .net *"_s4", 0 0, L_00000000030aa670;  1 drivers
o0000000002fe23c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003046010_0 name=_s8
v0000000003047190_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030460b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aa670 .functor MUXZ 1, o0000000002fe2368, v0000000003045d90_0, L_00000000030ad230, C4<>;
L_00000000030ab570 .functor MUXZ 1, L_00000000030aa670, o0000000002fe22d8, o0000000002ed0088, C4<>;
L_00000000030ab2f0 .functor MUXZ 1, o0000000002fe2308, v0000000003045d90_0, L_00000000030acb50, C4<>;
L_00000000030aa3f0 .functor MUXZ 1, L_00000000030ab2f0, o0000000002fe23c8, o0000000002ed0088, C4<>;
S_0000000003052fc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003053440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003046e70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030479b0_0 .net "d", 0 0, L_00000000030aa710;  alias, 1 drivers
v0000000003045cf0_0 .net "q", 0 0, v0000000003045d90_0;  alias, 1 drivers
v00000000030463d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003045d90_0 .var "state", 0 0;
v0000000003046bf0_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_0000000003050a40 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030481d0_0 .net8 "Bitline1", 0 0, p0000000002fe26f8;  1 drivers, strength-aware
v0000000003046790_0 .net8 "Bitline2", 0 0, p0000000002fe2728;  1 drivers, strength-aware
v0000000003046830_0 .net "D", 0 0, L_00000000030a9ef0;  1 drivers
v0000000003046970_0 .net "Q", 0 0, v00000000030468d0_0;  1 drivers
v0000000003046fb0_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v00000000030472d0_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003047370_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe2758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030461f0_0 name=_s0
o0000000002fe2788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003047050_0 name=_s10
v0000000003048090_0 .net *"_s12", 0 0, L_00000000030ab4d0;  1 drivers
o0000000002fe27e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003047410_0 name=_s2
v0000000003047d70_0 .net *"_s4", 0 0, L_00000000030aa0d0;  1 drivers
o0000000002fe2848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003048130_0 name=_s8
v000000000304abb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304a610_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aa0d0 .functor MUXZ 1, o0000000002fe27e8, v00000000030468d0_0, L_00000000030ad230, C4<>;
L_00000000030ab430 .functor MUXZ 1, L_00000000030aa0d0, o0000000002fe2758, o0000000002ed0088, C4<>;
L_00000000030ab4d0 .functor MUXZ 1, o0000000002fe2788, v00000000030468d0_0, L_00000000030acb50, C4<>;
L_00000000030a8e10 .functor MUXZ 1, L_00000000030ab4d0, o0000000002fe2848, o0000000002ed0088, C4<>;
S_0000000003051f40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003050a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003047e10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003047b90_0 .net "d", 0 0, L_00000000030a9ef0;  alias, 1 drivers
v0000000003046a10_0 .net "q", 0 0, v00000000030468d0_0;  alias, 1 drivers
v00000000030466f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030468d0_0 .var "state", 0 0;
v0000000003048310_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_000000000304fcc0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003048bd0_0 .net8 "Bitline1", 0 0, p0000000002fe2b78;  1 drivers, strength-aware
v0000000003048b30_0 .net8 "Bitline2", 0 0, p0000000002fe2ba8;  1 drivers, strength-aware
v00000000030495d0_0 .net "D", 0 0, L_00000000030a9810;  1 drivers
v000000000304a110_0 .net "Q", 0 0, v0000000003048db0_0;  1 drivers
v00000000030498f0_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003048e50_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003049fd0_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe2bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003048630_0 name=_s0
o0000000002fe2c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304a6b0_0 name=_s10
v0000000003048f90_0 .net *"_s12", 0 0, L_00000000030a9090;  1 drivers
o0000000002fe2c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003048590_0 name=_s2
v0000000003049c10_0 .net *"_s4", 0 0, L_00000000030a96d0;  1 drivers
o0000000002fe2cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003049030_0 name=_s8
v000000000304ab10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030493f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a96d0 .functor MUXZ 1, o0000000002fe2c68, v0000000003048db0_0, L_00000000030ad230, C4<>;
L_00000000030a8ff0 .functor MUXZ 1, L_00000000030a96d0, o0000000002fe2bd8, o0000000002ed0088, C4<>;
L_00000000030a9090 .functor MUXZ 1, o0000000002fe2c08, v0000000003048db0_0, L_00000000030acb50, C4<>;
L_00000000030aa2b0 .functor MUXZ 1, L_00000000030a9090, o0000000002fe2cc8, o0000000002ed0088, C4<>;
S_0000000003052b40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000304fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003049a30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030484f0_0 .net "d", 0 0, L_00000000030a9810;  alias, 1 drivers
v0000000003049530_0 .net "q", 0 0, v0000000003048db0_0;  alias, 1 drivers
v0000000003048c70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003048db0_0 .var "state", 0 0;
v000000000304a750_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_0000000003050d40 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000304a070_0 .net8 "Bitline1", 0 0, p0000000002fe2ff8;  1 drivers, strength-aware
v0000000003048ef0_0 .net8 "Bitline2", 0 0, p0000000002fe3028;  1 drivers, strength-aware
v000000000304a7f0_0 .net "D", 0 0, L_00000000030a9c70;  1 drivers
v000000000304a890_0 .net "Q", 0 0, v000000000304a250_0;  1 drivers
v0000000003048d10_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v000000000304a390_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v000000000304a1b0_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe3058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003049990_0 name=_s0
o0000000002fe3088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304a4d0_0 name=_s10
v000000000304ac50_0 .net *"_s12", 0 0, L_00000000030a9bd0;  1 drivers
o0000000002fe30e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304a570_0 name=_s2
v000000000304a930_0 .net *"_s4", 0 0, L_00000000030a9b30;  1 drivers
o0000000002fe3148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000304aa70_0 name=_s8
v0000000003048810_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003049210_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a9b30 .functor MUXZ 1, o0000000002fe30e8, v000000000304a250_0, L_00000000030ad230, C4<>;
L_00000000030a8eb0 .functor MUXZ 1, L_00000000030a9b30, o0000000002fe3058, o0000000002ed0088, C4<>;
L_00000000030a9bd0 .functor MUXZ 1, o0000000002fe3088, v000000000304a250_0, L_00000000030acb50, C4<>;
L_00000000030a9450 .functor MUXZ 1, L_00000000030a9bd0, o0000000002fe3148, o0000000002ed0088, C4<>;
S_0000000003051dc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003050d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000030492b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003049350_0 .net "d", 0 0, L_00000000030a9c70;  alias, 1 drivers
v0000000003049cb0_0 .net "q", 0 0, v000000000304a250_0;  alias, 1 drivers
v0000000003049d50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000304a250_0 .var "state", 0 0;
v0000000003049490_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_00000000030526c0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003048770_0 .net8 "Bitline1", 0 0, p0000000002fe3478;  1 drivers, strength-aware
v00000000030488b0_0 .net8 "Bitline2", 0 0, p0000000002fe34a8;  1 drivers, strength-aware
v0000000003048950_0 .net "D", 0 0, L_00000000030aab70;  1 drivers
v0000000003049170_0 .net "Q", 0 0, v00000000030490d0_0;  1 drivers
v0000000003049670_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v000000000304a2f0_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003048a90_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe34d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030489f0_0 name=_s0
o0000000002fe3508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003049ad0_0 name=_s10
v0000000003049710_0 .net *"_s12", 0 0, L_00000000030aa490;  1 drivers
o0000000002fe3568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030497b0_0 name=_s2
v0000000003049850_0 .net *"_s4", 0 0, L_00000000030a9f90;  1 drivers
o0000000002fe35c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003049b70_0 name=_s8
v0000000003049f30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003064350_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030a9f90 .functor MUXZ 1, o0000000002fe3568, v00000000030490d0_0, L_00000000030ad230, C4<>;
L_00000000030aa7b0 .functor MUXZ 1, L_00000000030a9f90, o0000000002fe34d8, o0000000002ed0088, C4<>;
L_00000000030aa490 .functor MUXZ 1, o0000000002fe3508, v00000000030490d0_0, L_00000000030acb50, C4<>;
L_00000000030aacb0 .functor MUXZ 1, L_00000000030aa490, o0000000002fe35c8, o0000000002ed0088, C4<>;
S_0000000003053140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030526c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003049df0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000304a9d0_0 .net "d", 0 0, L_00000000030aab70;  alias, 1 drivers
v00000000030486d0_0 .net "q", 0 0, v00000000030490d0_0;  alias, 1 drivers
v000000000304a430_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030490d0_0 .var "state", 0 0;
v0000000003049e90_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_00000000030556c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003062190_0 .net8 "Bitline1", 0 0, p0000000002fe38f8;  1 drivers, strength-aware
v0000000003062410_0 .net8 "Bitline2", 0 0, p0000000002fe3928;  1 drivers, strength-aware
v0000000003062370_0 .net "D", 0 0, L_00000000030ac150;  1 drivers
v0000000003062e10_0 .net "Q", 0 0, v0000000003063a90_0;  1 drivers
v0000000003063d10_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003063f90_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003063130_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe3958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003062730_0 name=_s0
o0000000002fe3988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003061e70_0 name=_s10
v00000000030642b0_0 .net *"_s12", 0 0, L_00000000030abd90;  1 drivers
o0000000002fe39e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030627d0_0 name=_s2
v0000000003061dd0_0 .net *"_s4", 0 0, L_00000000030aad50;  1 drivers
o0000000002fe3a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003063450_0 name=_s8
v0000000003062870_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003063270_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aad50 .functor MUXZ 1, o0000000002fe39e8, v0000000003063a90_0, L_00000000030ad230, C4<>;
L_00000000030a9310 .functor MUXZ 1, L_00000000030aad50, o0000000002fe3958, o0000000002ed0088, C4<>;
L_00000000030abd90 .functor MUXZ 1, o0000000002fe3988, v0000000003063a90_0, L_00000000030acb50, C4<>;
L_00000000030ac0b0 .functor MUXZ 1, L_00000000030abd90, o0000000002fe3a48, o0000000002ed0088, C4<>;
S_0000000003050ec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030556c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003062550_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003063310_0 .net "d", 0 0, L_00000000030ac150;  alias, 1 drivers
v0000000003061d30_0 .net "q", 0 0, v0000000003063a90_0;  alias, 1 drivers
v0000000003062d70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003063a90_0 .var "state", 0 0;
v00000000030625f0_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_00000000030559c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_000000000302b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003064030_0 .net8 "Bitline1", 0 0, p0000000002fe3d78;  1 drivers, strength-aware
v00000000030638b0_0 .net8 "Bitline2", 0 0, p0000000002fe3da8;  1 drivers, strength-aware
v0000000003062690_0 .net "D", 0 0, L_00000000030ac3d0;  1 drivers
v0000000003063e50_0 .net "Q", 0 0, v0000000003061fb0_0;  1 drivers
v00000000030624b0_0 .net "ReadEnable1", 0 0, L_00000000030ad230;  alias, 1 drivers
v0000000003063bd0_0 .net "ReadEnable2", 0 0, L_00000000030acb50;  alias, 1 drivers
v0000000003062910_0 .net "WriteEnable", 0 0, L_00000000030abc50;  alias, 1 drivers
o0000000002fe3dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003063630_0 name=_s0
o0000000002fe3e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030629b0_0 name=_s10
v0000000003063590_0 .net *"_s12", 0 0, L_00000000030ac1f0;  1 drivers
o0000000002fe3e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030633b0_0 name=_s2
v0000000003062050_0 .net *"_s4", 0 0, L_00000000030ac790;  1 drivers
o0000000002fe3ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003062f50_0 name=_s8
v0000000003062a50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003062b90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ac790 .functor MUXZ 1, o0000000002fe3e68, v0000000003061fb0_0, L_00000000030ad230, C4<>;
L_00000000030ad9b0 .functor MUXZ 1, L_00000000030ac790, o0000000002fe3dd8, o0000000002ed0088, C4<>;
L_00000000030ac1f0 .functor MUXZ 1, o0000000002fe3e08, v0000000003061fb0_0, L_00000000030acb50, C4<>;
L_00000000030ac650 .functor MUXZ 1, L_00000000030ac1f0, o0000000002fe3ec8, o0000000002ed0088, C4<>;
S_000000000304fe40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030559c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003061f10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003062eb0_0 .net "d", 0 0, L_00000000030ac3d0;  alias, 1 drivers
v0000000003062af0_0 .net "q", 0 0, v0000000003061fb0_0;  alias, 1 drivers
v00000000030634f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003061fb0_0 .var "state", 0 0;
v0000000003063b30_0 .net "wen", 0 0, L_00000000030abc50;  alias, 1 drivers
S_0000000003054dc0 .scope module, "R8" "Register" 2 83, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000003070f10_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v0000000003071230_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v0000000003070fb0_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v0000000003072d10_0 .net "ReadEnable1", 0 0, L_00000000030af530;  1 drivers
v0000000003072f90_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  1 drivers
v0000000003071690_0 .net "WriteReg", 0 0, L_00000000030aeef0;  1 drivers
v0000000003072810_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003070e70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ad870 .part o0000000002ed49d8, 0, 1;
L_00000000030ad410 .part o0000000002ed49d8, 1, 1;
L_00000000030aba70 .part o0000000002ed49d8, 2, 1;
L_00000000030ab9d0 .part o0000000002ed49d8, 3, 1;
L_00000000030b04d0 .part o0000000002ed49d8, 4, 1;
L_00000000030aebd0 .part o0000000002ed49d8, 5, 1;
L_00000000030adff0 .part o0000000002ed49d8, 6, 1;
L_00000000030b0570 .part o0000000002ed49d8, 7, 1;
L_00000000030af350 .part o0000000002ed49d8, 8, 1;
L_00000000030afa30 .part o0000000002ed49d8, 9, 1;
L_00000000030ae590 .part o0000000002ed49d8, 10, 1;
L_00000000030b02f0 .part o0000000002ed49d8, 11, 1;
L_00000000030ae310 .part o0000000002ed49d8, 12, 1;
L_00000000030af3f0 .part o0000000002ed49d8, 13, 1;
L_00000000030af210 .part o0000000002ed49d8, 14, 1;
L_00000000030ae810 .part o0000000002ed49d8, 15, 1;
p0000000002fe43a8 .port I0000000002e88800, L_00000000030ac510;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002fe43a8;
p0000000002fe43d8 .port I0000000002e89040, L_00000000030abed0;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002fe43d8;
p0000000002fe4888 .port I0000000002e88800, L_00000000030acf10;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002fe4888;
p0000000002fe48b8 .port I0000000002e89040, L_00000000030abf70;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002fe48b8;
p0000000002fe6808 .port I0000000002e88800, L_00000000030ac8d0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002fe6808;
p0000000002fe6838 .port I0000000002e89040, L_00000000030acc90;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002fe6838;
p0000000002fe6c88 .port I0000000002e88800, L_00000000030acdd0;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002fe6c88;
p0000000002fe6cb8 .port I0000000002e89040, L_00000000030ad050;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002fe6cb8;
p0000000002fe7108 .port I0000000002e88800, L_00000000030abb10;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002fe7108;
p0000000002fe7138 .port I0000000002e89040, L_00000000030af5d0;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002fe7138;
p0000000002fe7588 .port I0000000002e88800, L_00000000030ae4f0;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002fe7588;
p0000000002fe75b8 .port I0000000002e89040, L_00000000030af8f0;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002fe75b8;
p0000000002fe7a08 .port I0000000002e88800, L_00000000030aef90;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002fe7a08;
p0000000002fe7a38 .port I0000000002e89040, L_00000000030af7b0;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002fe7a38;
p0000000002fe7e88 .port I0000000002e88800, L_00000000030aec70;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002fe7e88;
p0000000002fe7eb8 .port I0000000002e89040, L_00000000030af670;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002fe7eb8;
p0000000002fe8308 .port I0000000002e88800, L_00000000030af990;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002fe8308;
p0000000002fe8338 .port I0000000002e89040, L_00000000030b0390;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002fe8338;
p0000000002fe8788 .port I0000000002e88800, L_00000000030af490;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002fe8788;
p0000000002fe87b8 .port I0000000002e89040, L_00000000030af030;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002fe87b8;
p0000000002fe4d08 .port I0000000002e88800, L_00000000030ae8b0;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002fe4d08;
p0000000002fe4d38 .port I0000000002e89040, L_00000000030ae3b0;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002fe4d38;
p0000000002fe5188 .port I0000000002e88800, L_00000000030b0250;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002fe5188;
p0000000002fe51b8 .port I0000000002e89040, L_00000000030ae090;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002fe51b8;
p0000000002fe5608 .port I0000000002e88800, L_00000000030ae270;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002fe5608;
p0000000002fe5638 .port I0000000002e89040, L_00000000030afb70;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002fe5638;
p0000000002fe5a88 .port I0000000002e88800, L_00000000030af170;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002fe5a88;
p0000000002fe5ab8 .port I0000000002e89040, L_00000000030aedb0;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002fe5ab8;
p0000000002fe5f08 .port I0000000002e88800, L_00000000030ae630;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002fe5f08;
p0000000002fe5f38 .port I0000000002e89040, L_00000000030affd0;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002fe5f38;
p0000000002fe6388 .port I0000000002e88800, L_00000000030adeb0;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002fe6388;
p0000000002fe63b8 .port I0000000002e89040, L_00000000030ae770;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002fe63b8;
S_0000000003052cc0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003063c70_0 .net8 "Bitline1", 0 0, p0000000002fe43a8;  1 drivers, strength-aware
v0000000003063db0_0 .net8 "Bitline2", 0 0, p0000000002fe43d8;  1 drivers, strength-aware
v0000000003063ef0_0 .net "D", 0 0, L_00000000030ad870;  1 drivers
v00000000030640d0_0 .net "Q", 0 0, v00000000030639f0_0;  1 drivers
v0000000003064170_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v0000000003064210_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v0000000003064490_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe4468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003065570_0 name=_s0
o0000000002fe4498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003064b70_0 name=_s10
v0000000003065ed0_0 .net *"_s12", 0 0, L_00000000030abbb0;  1 drivers
o0000000002fe44f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003065930_0 name=_s2
v0000000003066510_0 .net *"_s4", 0 0, L_00000000030ab7f0;  1 drivers
o0000000002fe4558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030661f0_0 name=_s8
v00000000030665b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003066650_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ab7f0 .functor MUXZ 1, o0000000002fe44f8, v00000000030639f0_0, L_00000000030af530, C4<>;
L_00000000030ac510 .functor MUXZ 1, L_00000000030ab7f0, o0000000002fe4468, o0000000002ed0088, C4<>;
L_00000000030abbb0 .functor MUXZ 1, o0000000002fe4498, v00000000030639f0_0, L_00000000030afdf0, C4<>;
L_00000000030abed0 .functor MUXZ 1, L_00000000030abbb0, o0000000002fe4558, o0000000002ed0088, C4<>;
S_00000000030520c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003052cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003062230_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030643f0_0 .net "d", 0 0, L_00000000030ad870;  alias, 1 drivers
v00000000030636d0_0 .net "q", 0 0, v00000000030639f0_0;  alias, 1 drivers
v0000000003063770_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030639f0_0 .var "state", 0 0;
v00000000030622d0_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_0000000003051c40 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030659d0_0 .net8 "Bitline1", 0 0, p0000000002fe4888;  1 drivers, strength-aware
v0000000003066c90_0 .net8 "Bitline2", 0 0, p0000000002fe48b8;  1 drivers, strength-aware
v0000000003065a70_0 .net "D", 0 0, L_00000000030ad410;  1 drivers
v0000000003064f30_0 .net "Q", 0 0, v0000000003065cf0_0;  1 drivers
v00000000030660b0_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v00000000030648f0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v0000000003065e30_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe48e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003064ad0_0 name=_s0
o0000000002fe4918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003066830_0 name=_s10
v0000000003064cb0_0 .net *"_s12", 0 0, L_00000000030ac970;  1 drivers
o0000000002fe4978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003065bb0_0 name=_s2
v0000000003065f70_0 .net *"_s4", 0 0, L_00000000030ab890;  1 drivers
o0000000002fe49d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003066010_0 name=_s8
v0000000003065750_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003066970_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ab890 .functor MUXZ 1, o0000000002fe4978, v0000000003065cf0_0, L_00000000030af530, C4<>;
L_00000000030acf10 .functor MUXZ 1, L_00000000030ab890, o0000000002fe48e8, o0000000002ed0088, C4<>;
L_00000000030ac970 .functor MUXZ 1, o0000000002fe4918, v0000000003065cf0_0, L_00000000030afdf0, C4<>;
L_00000000030abf70 .functor MUXZ 1, L_00000000030ac970, o0000000002fe49d8, o0000000002ed0088, C4<>;
S_0000000003051040 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003051c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000030656b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003064e90_0 .net "d", 0 0, L_00000000030ad410;  alias, 1 drivers
v0000000003065d90_0 .net "q", 0 0, v0000000003065cf0_0;  alias, 1 drivers
v0000000003065c50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003065cf0_0 .var "state", 0 0;
v0000000003064850_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_00000000030541c0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003066b50_0 .net8 "Bitline1", 0 0, p0000000002fe4d08;  1 drivers, strength-aware
v0000000003066a10_0 .net8 "Bitline2", 0 0, p0000000002fe4d38;  1 drivers, strength-aware
v00000000030645d0_0 .net "D", 0 0, L_00000000030ae590;  1 drivers
v0000000003066290_0 .net "Q", 0 0, v0000000003066150_0;  1 drivers
v00000000030647b0_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v0000000003064a30_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v00000000030652f0_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe4d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003064990_0 name=_s0
o0000000002fe4d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030666f0_0 name=_s10
v0000000003064fd0_0 .net *"_s12", 0 0, L_00000000030ae950;  1 drivers
o0000000002fe4df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003064670_0 name=_s2
v0000000003066790_0 .net *"_s4", 0 0, L_00000000030af2b0;  1 drivers
o0000000002fe4e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003066330_0 name=_s8
v0000000003064d50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003065070_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030af2b0 .functor MUXZ 1, o0000000002fe4df8, v0000000003066150_0, L_00000000030af530, C4<>;
L_00000000030ae8b0 .functor MUXZ 1, L_00000000030af2b0, o0000000002fe4d68, o0000000002ed0088, C4<>;
L_00000000030ae950 .functor MUXZ 1, o0000000002fe4d98, v0000000003066150_0, L_00000000030afdf0, C4<>;
L_00000000030ae3b0 .functor MUXZ 1, L_00000000030ae950, o0000000002fe4e58, o0000000002ed0088, C4<>;
S_0000000003055540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030541c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003064c10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003065b10_0 .net "d", 0 0, L_00000000030ae590;  alias, 1 drivers
v0000000003064df0_0 .net "q", 0 0, v0000000003066150_0;  alias, 1 drivers
v0000000003065250_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003066150_0 .var "state", 0 0;
v0000000003064710_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_0000000003052240 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030663d0_0 .net8 "Bitline1", 0 0, p0000000002fe5188;  1 drivers, strength-aware
v00000000030654d0_0 .net8 "Bitline2", 0 0, p0000000002fe51b8;  1 drivers, strength-aware
v00000000030668d0_0 .net "D", 0 0, L_00000000030b02f0;  1 drivers
v0000000003066ab0_0 .net "Q", 0 0, v0000000003065610_0;  1 drivers
v0000000003066bf0_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v00000000030651b0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v00000000030657f0_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe51e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003065890_0 name=_s0
o0000000002fe5218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003067370_0 name=_s10
v00000000030686d0_0 .net *"_s12", 0 0, L_00000000030afad0;  1 drivers
o0000000002fe5278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003068130_0 name=_s2
v0000000003068d10_0 .net *"_s4", 0 0, L_00000000030af0d0;  1 drivers
o0000000002fe52d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030689f0_0 name=_s8
v0000000003068db0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003068e50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030af0d0 .functor MUXZ 1, o0000000002fe5278, v0000000003065610_0, L_00000000030af530, C4<>;
L_00000000030b0250 .functor MUXZ 1, L_00000000030af0d0, o0000000002fe51e8, o0000000002ed0088, C4<>;
L_00000000030afad0 .functor MUXZ 1, o0000000002fe5218, v0000000003065610_0, L_00000000030afdf0, C4<>;
L_00000000030ae090 .functor MUXZ 1, L_00000000030afad0, o0000000002fe52d8, o0000000002ed0088, C4<>;
S_0000000003054040 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003052240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003066470_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003064530_0 .net "d", 0 0, L_00000000030b02f0;  alias, 1 drivers
v0000000003065390_0 .net "q", 0 0, v0000000003065610_0;  alias, 1 drivers
v0000000003065110_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003065610_0 .var "state", 0 0;
v0000000003065430_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_00000000030523c0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030681d0_0 .net8 "Bitline1", 0 0, p0000000002fe5608;  1 drivers, strength-aware
v0000000003069490_0 .net8 "Bitline2", 0 0, p0000000002fe5638;  1 drivers, strength-aware
v0000000003068270_0 .net "D", 0 0, L_00000000030ae310;  1 drivers
v0000000003067730_0 .net "Q", 0 0, v00000000030684f0_0;  1 drivers
v00000000030688b0_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v00000000030670f0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v0000000003068630_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe5668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030672d0_0 name=_s0
o0000000002fe5698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003069030_0 name=_s10
v00000000030674b0_0 .net *"_s12", 0 0, L_00000000030ae450;  1 drivers
o0000000002fe56f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030683b0_0 name=_s2
v0000000003068770_0 .net *"_s4", 0 0, L_00000000030aed10;  1 drivers
o0000000002fe5758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003068810_0 name=_s8
v0000000003067f50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003069170_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aed10 .functor MUXZ 1, o0000000002fe56f8, v00000000030684f0_0, L_00000000030af530, C4<>;
L_00000000030ae270 .functor MUXZ 1, L_00000000030aed10, o0000000002fe5668, o0000000002ed0088, C4<>;
L_00000000030ae450 .functor MUXZ 1, o0000000002fe5698, v00000000030684f0_0, L_00000000030afdf0, C4<>;
L_00000000030afb70 .functor MUXZ 1, L_00000000030ae450, o0000000002fe5758, o0000000002ed0088, C4<>;
S_00000000030511c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030523c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003067eb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003067690_0 .net "d", 0 0, L_00000000030ae310;  alias, 1 drivers
v0000000003068590_0 .net "q", 0 0, v00000000030684f0_0;  alias, 1 drivers
v0000000003068450_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030684f0_0 .var "state", 0 0;
v0000000003067050_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_0000000003054340 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003067ff0_0 .net8 "Bitline1", 0 0, p0000000002fe5a88;  1 drivers, strength-aware
v0000000003067870_0 .net8 "Bitline2", 0 0, p0000000002fe5ab8;  1 drivers, strength-aware
v0000000003068ef0_0 .net "D", 0 0, L_00000000030af3f0;  1 drivers
v0000000003068c70_0 .net "Q", 0 0, v0000000003067a50_0;  1 drivers
v0000000003068a90_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v0000000003068b30_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v0000000003068bd0_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe5ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003066d30_0 name=_s0
o0000000002fe5b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030692b0_0 name=_s10
v0000000003069350_0 .net *"_s12", 0 0, L_00000000030afd50;  1 drivers
o0000000002fe5b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030693f0_0 name=_s2
v0000000003068f90_0 .net *"_s4", 0 0, L_00000000030ae9f0;  1 drivers
o0000000002fe5bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030690d0_0 name=_s8
v0000000003066dd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003067b90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ae9f0 .functor MUXZ 1, o0000000002fe5b78, v0000000003067a50_0, L_00000000030af530, C4<>;
L_00000000030af170 .functor MUXZ 1, L_00000000030ae9f0, o0000000002fe5ae8, o0000000002ed0088, C4<>;
L_00000000030afd50 .functor MUXZ 1, o0000000002fe5b18, v0000000003067a50_0, L_00000000030afdf0, C4<>;
L_00000000030aedb0 .functor MUXZ 1, L_00000000030afd50, o0000000002fe5bd8, o0000000002ed0088, C4<>;
S_0000000003051640 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003054340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000030677d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003068310_0 .net "d", 0 0, L_00000000030af3f0;  alias, 1 drivers
v0000000003069210_0 .net "q", 0 0, v0000000003067a50_0;  alias, 1 drivers
v0000000003068950_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003067a50_0 .var "state", 0 0;
v0000000003067190_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_00000000030532c0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003066fb0_0 .net8 "Bitline1", 0 0, p0000000002fe5f08;  1 drivers, strength-aware
v0000000003067910_0 .net8 "Bitline2", 0 0, p0000000002fe5f38;  1 drivers, strength-aware
v0000000003067410_0 .net "D", 0 0, L_00000000030af210;  1 drivers
v0000000003067550_0 .net "Q", 0 0, v0000000003066f10_0;  1 drivers
v0000000003067cd0_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v00000000030679b0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v0000000003067d70_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe5f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003067e10_0 name=_s0
o0000000002fe5f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003068090_0 name=_s10
v0000000003069fd0_0 .net *"_s12", 0 0, L_00000000030ae6d0;  1 drivers
o0000000002fe5ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306bb50_0 name=_s2
v000000000306a6b0_0 .net *"_s4", 0 0, L_00000000030b0430;  1 drivers
o0000000002fe6058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030698f0_0 name=_s8
v0000000003069710_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306b470_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b0430 .functor MUXZ 1, o0000000002fe5ff8, v0000000003066f10_0, L_00000000030af530, C4<>;
L_00000000030ae630 .functor MUXZ 1, L_00000000030b0430, o0000000002fe5f68, o0000000002ed0088, C4<>;
L_00000000030ae6d0 .functor MUXZ 1, o0000000002fe5f98, v0000000003066f10_0, L_00000000030afdf0, C4<>;
L_00000000030affd0 .functor MUXZ 1, L_00000000030ae6d0, o0000000002fe6058, o0000000002ed0088, C4<>;
S_00000000030544c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030532c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000030675f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003067c30_0 .net "d", 0 0, L_00000000030af210;  alias, 1 drivers
v0000000003066e70_0 .net "q", 0 0, v0000000003066f10_0;  alias, 1 drivers
v0000000003067af0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003066f10_0 .var "state", 0 0;
v0000000003067230_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_0000000003052540 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000306b6f0_0 .net8 "Bitline1", 0 0, p0000000002fe6388;  1 drivers, strength-aware
v000000000306af70_0 .net8 "Bitline2", 0 0, p0000000002fe63b8;  1 drivers, strength-aware
v000000000306a930_0 .net "D", 0 0, L_00000000030ae810;  1 drivers
v000000000306b510_0 .net "Q", 0 0, v000000000306aed0_0;  1 drivers
v000000000306b5b0_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306bbf0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v000000000306b830_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe63e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306b790_0 name=_s0
o0000000002fe6418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306ac50_0 name=_s10
v000000000306bab0_0 .net *"_s12", 0 0, L_00000000030aee50;  1 drivers
o0000000002fe6478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003069850_0 name=_s2
v000000000306a070_0 .net *"_s4", 0 0, L_00000000030ade10;  1 drivers
o0000000002fe64d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003069cb0_0 name=_s8
v000000000306a570_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306b150_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ade10 .functor MUXZ 1, o0000000002fe6478, v000000000306aed0_0, L_00000000030af530, C4<>;
L_00000000030adeb0 .functor MUXZ 1, L_00000000030ade10, o0000000002fe63e8, o0000000002ed0088, C4<>;
L_00000000030aee50 .functor MUXZ 1, o0000000002fe6418, v000000000306aed0_0, L_00000000030afdf0, C4<>;
L_00000000030ae770 .functor MUXZ 1, L_00000000030aee50, o0000000002fe64d8, o0000000002ed0088, C4<>;
S_0000000003050740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003052540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000306b290_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306a2f0_0 .net "d", 0 0, L_00000000030ae810;  alias, 1 drivers
v000000000306b650_0 .net "q", 0 0, v000000000306aed0_0;  alias, 1 drivers
v000000000306ae30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000306aed0_0 .var "state", 0 0;
v0000000003069c10_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_00000000030535c0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000306b970_0 .net8 "Bitline1", 0 0, p0000000002fe6808;  1 drivers, strength-aware
v000000000306ba10_0 .net8 "Bitline2", 0 0, p0000000002fe6838;  1 drivers, strength-aware
v000000000306acf0_0 .net "D", 0 0, L_00000000030aba70;  1 drivers
v000000000306b010_0 .net "Q", 0 0, v0000000003069990_0;  1 drivers
v000000000306ad90_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306b1f0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v000000000306a1b0_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe6868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306a750_0 name=_s0
o0000000002fe6898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306a4d0_0 name=_s10
v000000000306bc90_0 .net *"_s12", 0 0, L_00000000030adcd0;  1 drivers
o0000000002fe68f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306b8d0_0 name=_s2
v0000000003069e90_0 .net *"_s4", 0 0, L_00000000030acfb0;  1 drivers
o0000000002fe6958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003069530_0 name=_s8
v00000000030695d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003069f30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030acfb0 .functor MUXZ 1, o0000000002fe68f8, v0000000003069990_0, L_00000000030af530, C4<>;
L_00000000030ac8d0 .functor MUXZ 1, L_00000000030acfb0, o0000000002fe6868, o0000000002ed0088, C4<>;
L_00000000030adcd0 .functor MUXZ 1, o0000000002fe6898, v0000000003069990_0, L_00000000030afdf0, C4<>;
L_00000000030acc90 .functor MUXZ 1, L_00000000030adcd0, o0000000002fe6958, o0000000002ed0088, C4<>;
S_0000000003054f40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030535c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000306b330_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306a110_0 .net "d", 0 0, L_00000000030aba70;  alias, 1 drivers
v000000000306b3d0_0 .net "q", 0 0, v0000000003069990_0;  alias, 1 drivers
v00000000030697b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003069990_0 .var "state", 0 0;
v000000000306b0b0_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_0000000003054640 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000306a890_0 .net8 "Bitline1", 0 0, p0000000002fe6c88;  1 drivers, strength-aware
v000000000306a9d0_0 .net8 "Bitline2", 0 0, p0000000002fe6cb8;  1 drivers, strength-aware
v0000000003069df0_0 .net "D", 0 0, L_00000000030ab9d0;  1 drivers
v000000000306aa70_0 .net "Q", 0 0, v0000000003069b70_0;  1 drivers
v000000000306a250_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306a390_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v000000000306a430_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe6ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306a610_0 name=_s0
o0000000002fe6d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306ab10_0 name=_s10
v000000000306abb0_0 .net *"_s12", 0 0, L_00000000030ace70;  1 drivers
o0000000002fe6d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306e170_0 name=_s2
v000000000306d4f0_0 .net *"_s4", 0 0, L_00000000030ab930;  1 drivers
o0000000002fe6dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306d770_0 name=_s8
v000000000306ca50_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306d1d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ab930 .functor MUXZ 1, o0000000002fe6d78, v0000000003069b70_0, L_00000000030af530, C4<>;
L_00000000030acdd0 .functor MUXZ 1, L_00000000030ab930, o0000000002fe6ce8, o0000000002ed0088, C4<>;
L_00000000030ace70 .functor MUXZ 1, o0000000002fe6d18, v0000000003069b70_0, L_00000000030afdf0, C4<>;
L_00000000030ad050 .functor MUXZ 1, L_00000000030ace70, o0000000002fe6dd8, o0000000002ed0088, C4<>;
S_0000000003051940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003054640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000306a7f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003069670_0 .net "d", 0 0, L_00000000030ab9d0;  alias, 1 drivers
v0000000003069a30_0 .net "q", 0 0, v0000000003069b70_0;  alias, 1 drivers
v0000000003069ad0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003069b70_0 .var "state", 0 0;
v0000000003069d50_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_000000000304ffc0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000306c910_0 .net8 "Bitline1", 0 0, p0000000002fe7108;  1 drivers, strength-aware
v000000000306e350_0 .net8 "Bitline2", 0 0, p0000000002fe7138;  1 drivers, strength-aware
v000000000306cf50_0 .net "D", 0 0, L_00000000030b04d0;  1 drivers
v000000000306d8b0_0 .net "Q", 0 0, v000000000306bfb0_0;  1 drivers
v000000000306de50_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306bdd0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v000000000306dc70_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe7168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306c550_0 name=_s0
o0000000002fe7198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306d630_0 name=_s10
v000000000306c050_0 .net *"_s12", 0 0, L_00000000030abcf0;  1 drivers
o0000000002fe71f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306d590_0 name=_s2
v000000000306d3b0_0 .net *"_s4", 0 0, L_00000000030ad370;  1 drivers
o0000000002fe7258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306bd30_0 name=_s8
v000000000306cd70_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306db30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ad370 .functor MUXZ 1, o0000000002fe71f8, v000000000306bfb0_0, L_00000000030af530, C4<>;
L_00000000030abb10 .functor MUXZ 1, L_00000000030ad370, o0000000002fe7168, o0000000002ed0088, C4<>;
L_00000000030abcf0 .functor MUXZ 1, o0000000002fe7198, v000000000306bfb0_0, L_00000000030afdf0, C4<>;
L_00000000030af5d0 .functor MUXZ 1, L_00000000030abcf0, o0000000002fe7258, o0000000002ed0088, C4<>;
S_00000000030550c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000304ffc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000306c7d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306da90_0 .net "d", 0 0, L_00000000030b04d0;  alias, 1 drivers
v000000000306c690_0 .net "q", 0 0, v000000000306bfb0_0;  alias, 1 drivers
v000000000306d310_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000306bfb0_0 .var "state", 0 0;
v000000000306c4b0_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_00000000030508c0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000306bf10_0 .net8 "Bitline1", 0 0, p0000000002fe7588;  1 drivers, strength-aware
v000000000306d450_0 .net8 "Bitline2", 0 0, p0000000002fe75b8;  1 drivers, strength-aware
v000000000306c870_0 .net "D", 0 0, L_00000000030aebd0;  1 drivers
v000000000306e3f0_0 .net "Q", 0 0, v000000000306be70_0;  1 drivers
v000000000306e490_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306d6d0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v000000000306d950_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe75e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306c0f0_0 name=_s0
o0000000002fe7618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306c190_0 name=_s10
v000000000306e210_0 .net *"_s12", 0 0, L_00000000030af710;  1 drivers
o0000000002fe7678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306ccd0_0 name=_s2
v000000000306ceb0_0 .net *"_s4", 0 0, L_00000000030aeb30;  1 drivers
o0000000002fe76d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306caf0_0 name=_s8
v000000000306d9f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306c230_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030aeb30 .functor MUXZ 1, o0000000002fe7678, v000000000306be70_0, L_00000000030af530, C4<>;
L_00000000030ae4f0 .functor MUXZ 1, L_00000000030aeb30, o0000000002fe75e8, o0000000002ed0088, C4<>;
L_00000000030af710 .functor MUXZ 1, o0000000002fe7618, v000000000306be70_0, L_00000000030afdf0, C4<>;
L_00000000030af8f0 .functor MUXZ 1, L_00000000030af710, o0000000002fe76d8, o0000000002ed0088, C4<>;
S_0000000003053a40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030508c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000306ce10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306dd10_0 .net "d", 0 0, L_00000000030aebd0;  alias, 1 drivers
v000000000306d130_0 .net "q", 0 0, v000000000306be70_0;  alias, 1 drivers
v000000000306d810_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000306be70_0 .var "state", 0 0;
v000000000306def0_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_0000000003055240 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000306e030_0 .net8 "Bitline1", 0 0, p0000000002fe7a08;  1 drivers, strength-aware
v000000000306e0d0_0 .net8 "Bitline2", 0 0, p0000000002fe7a38;  1 drivers, strength-aware
v000000000306e2b0_0 .net "D", 0 0, L_00000000030adff0;  1 drivers
v000000000306c2d0_0 .net "Q", 0 0, v000000000306d270_0;  1 drivers
v000000000306c410_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306c730_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v000000000306c9b0_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe7a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306cb90_0 name=_s0
o0000000002fe7a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306cff0_0 name=_s10
v000000000306cc30_0 .net *"_s12", 0 0, L_00000000030aea90;  1 drivers
o0000000002fe7af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306d090_0 name=_s2
v000000000306fc50_0 .net *"_s4", 0 0, L_00000000030ae130;  1 drivers
o0000000002fe7b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003070a10_0 name=_s8
v00000000030706f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003070c90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ae130 .functor MUXZ 1, o0000000002fe7af8, v000000000306d270_0, L_00000000030af530, C4<>;
L_00000000030aef90 .functor MUXZ 1, L_00000000030ae130, o0000000002fe7a68, o0000000002ed0088, C4<>;
L_00000000030aea90 .functor MUXZ 1, o0000000002fe7a98, v000000000306d270_0, L_00000000030afdf0, C4<>;
L_00000000030af7b0 .functor MUXZ 1, L_00000000030aea90, o0000000002fe7b58, o0000000002ed0088, C4<>;
S_0000000003053d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003055240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000306df90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306c370_0 .net "d", 0 0, L_00000000030adff0;  alias, 1 drivers
v000000000306c5f0_0 .net "q", 0 0, v000000000306d270_0;  alias, 1 drivers
v000000000306dbd0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000306d270_0 .var "state", 0 0;
v000000000306ddb0_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_0000000003055840 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000306e850_0 .net8 "Bitline1", 0 0, p0000000002fe7e88;  1 drivers, strength-aware
v0000000003070bf0_0 .net8 "Bitline2", 0 0, p0000000002fe7eb8;  1 drivers, strength-aware
v0000000003070790_0 .net "D", 0 0, L_00000000030b0570;  1 drivers
v00000000030700b0_0 .net "Q", 0 0, v000000000306f2f0_0;  1 drivers
v000000000306ecb0_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306f1b0_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v000000000306f610_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe7ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003070650_0 name=_s0
o0000000002fe7f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003070830_0 name=_s10
v0000000003070470_0 .net *"_s12", 0 0, L_00000000030afcb0;  1 drivers
o0000000002fe7f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306fcf0_0 name=_s2
v000000000306fbb0_0 .net *"_s4", 0 0, L_00000000030af850;  1 drivers
o0000000002fe7fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306e530_0 name=_s8
v0000000003070510_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306eb70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030af850 .functor MUXZ 1, o0000000002fe7f78, v000000000306f2f0_0, L_00000000030af530, C4<>;
L_00000000030aec70 .functor MUXZ 1, L_00000000030af850, o0000000002fe7ee8, o0000000002ed0088, C4<>;
L_00000000030afcb0 .functor MUXZ 1, o0000000002fe7f18, v000000000306f2f0_0, L_00000000030afdf0, C4<>;
L_00000000030af670 .functor MUXZ 1, L_00000000030afcb0, o0000000002fe7fd8, o0000000002ed0088, C4<>;
S_00000000030505c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003055840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000306ec10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003070970_0 .net "d", 0 0, L_00000000030b0570;  alias, 1 drivers
v000000000306f4d0_0 .net "q", 0 0, v000000000306f2f0_0;  alias, 1 drivers
v000000000306f570_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000306f2f0_0 .var "state", 0 0;
v00000000030703d0_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_00000000030553c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003070290_0 .net8 "Bitline1", 0 0, p0000000002fe8308;  1 drivers, strength-aware
v0000000003070330_0 .net8 "Bitline2", 0 0, p0000000002fe8338;  1 drivers, strength-aware
v000000000306ed50_0 .net "D", 0 0, L_00000000030af350;  1 drivers
v000000000306e990_0 .net "Q", 0 0, v000000000306fed0_0;  1 drivers
v0000000003070010_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306f750_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v00000000030705b0_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe8368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306ea30_0 name=_s0
o0000000002fe8398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306ead0_0 name=_s10
v000000000306f390_0 .net *"_s12", 0 0, L_00000000030b0110;  1 drivers
o0000000002fe83f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306edf0_0 name=_s2
v000000000306ff70_0 .net *"_s4", 0 0, L_00000000030ae1d0;  1 drivers
o0000000002fe8458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003070150_0 name=_s8
v00000000030701f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306ef30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030ae1d0 .functor MUXZ 1, o0000000002fe83f8, v000000000306fed0_0, L_00000000030af530, C4<>;
L_00000000030af990 .functor MUXZ 1, L_00000000030ae1d0, o0000000002fe8368, o0000000002ed0088, C4<>;
L_00000000030b0110 .functor MUXZ 1, o0000000002fe8398, v000000000306fed0_0, L_00000000030afdf0, C4<>;
L_00000000030b0390 .functor MUXZ 1, L_00000000030b0110, o0000000002fe8458, o0000000002ed0088, C4<>;
S_0000000003051340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030553c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000306f6b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000306ee90_0 .net "d", 0 0, L_00000000030af350;  alias, 1 drivers
v000000000306fd90_0 .net "q", 0 0, v000000000306fed0_0;  alias, 1 drivers
v000000000306fe30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000306fed0_0 .var "state", 0 0;
v000000000306e8f0_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_00000000030547c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000003054dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000306f430_0 .net8 "Bitline1", 0 0, p0000000002fe8788;  1 drivers, strength-aware
v000000000306f7f0_0 .net8 "Bitline2", 0 0, p0000000002fe87b8;  1 drivers, strength-aware
v000000000306f070_0 .net "D", 0 0, L_00000000030afa30;  1 drivers
v000000000306e5d0_0 .net "Q", 0 0, v000000000306efd0_0;  1 drivers
v000000000306e670_0 .net "ReadEnable1", 0 0, L_00000000030af530;  alias, 1 drivers
v000000000306f110_0 .net "ReadEnable2", 0 0, L_00000000030afdf0;  alias, 1 drivers
v000000000306e710_0 .net "WriteEnable", 0 0, L_00000000030aeef0;  alias, 1 drivers
o0000000002fe87e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306e7b0_0 name=_s0
o0000000002fe8818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306f890_0 name=_s10
v000000000306f930_0 .net *"_s12", 0 0, L_00000000030afc10;  1 drivers
o0000000002fe8878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000306f9d0_0 name=_s2
v000000000306fb10_0 .net *"_s4", 0 0, L_00000000030adf50;  1 drivers
o0000000002fe88d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003072a90_0 name=_s8
v0000000003072b30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030714b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030adf50 .functor MUXZ 1, o0000000002fe8878, v000000000306efd0_0, L_00000000030af530, C4<>;
L_00000000030af490 .functor MUXZ 1, L_00000000030adf50, o0000000002fe87e8, o0000000002ed0088, C4<>;
L_00000000030afc10 .functor MUXZ 1, o0000000002fe8818, v000000000306efd0_0, L_00000000030afdf0, C4<>;
L_00000000030af030 .functor MUXZ 1, L_00000000030afc10, o0000000002fe88d8, o0000000002ed0088, C4<>;
S_00000000030514c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030547c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000030708d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003070ab0_0 .net "d", 0 0, L_00000000030afa30;  alias, 1 drivers
v000000000306fa70_0 .net "q", 0 0, v000000000306efd0_0;  alias, 1 drivers
v0000000003070b50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000306efd0_0 .var "state", 0 0;
v000000000306f250_0 .net "wen", 0 0, L_00000000030aeef0;  alias, 1 drivers
S_0000000003050140 .scope module, "R9" "Register" 2 92, 3 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v000000000305e9f0_0 .net8 "Bitline1", 15 0, p0000000002ed4978;  alias, 0 drivers, strength-aware
v000000000305ee50_0 .net8 "Bitline2", 15 0, p0000000002ed49a8;  alias, 0 drivers, strength-aware
v000000000305e450_0 .net "D", 15 0, o0000000002ed49d8;  alias, 0 drivers
v000000000305eef0_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  1 drivers
v000000000305f030_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  1 drivers
v000000000305da50_0 .net "WriteReg", 0 0, L_00000000030b4170;  1 drivers
v000000000305f0d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305d870_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b2c30 .part o0000000002ed49d8, 0, 1;
L_00000000030b2190 .part o0000000002ed49d8, 1, 1;
L_00000000030b11f0 .part o0000000002ed49d8, 2, 1;
L_00000000030b1290 .part o0000000002ed49d8, 3, 1;
L_00000000030b07f0 .part o0000000002ed49d8, 4, 1;
L_00000000030b2410 .part o0000000002ed49d8, 5, 1;
L_00000000030b0930 .part o0000000002ed49d8, 6, 1;
L_00000000030b0bb0 .part o0000000002ed49d8, 7, 1;
L_00000000030b2550 .part o0000000002ed49d8, 8, 1;
L_00000000030b0ed0 .part o0000000002ed49d8, 9, 1;
L_00000000030b16f0 .part o0000000002ed49d8, 10, 1;
L_00000000030b2730 .part o0000000002ed49d8, 11, 1;
L_00000000030b1d30 .part o0000000002ed49d8, 12, 1;
L_00000000030b5390 .part o0000000002ed49d8, 13, 1;
L_00000000030b48f0 .part o0000000002ed49d8, 14, 1;
L_00000000030b5070 .part o0000000002ed49d8, 15, 1;
p0000000002fe8db8 .port I0000000002e88800, L_00000000030aff30;
 .tranvp 16 1 0, I0000000002e88800, p0000000002ed4978 p0000000002fe8db8;
p0000000002fe8de8 .port I0000000002e89040, L_00000000030b01b0;
 .tranvp 16 1 0, I0000000002e89040, p0000000002ed49a8 p0000000002fe8de8;
p0000000002fe9298 .port I0000000002e88800, L_00000000030b1f10;
 .tranvp 16 1 1, I0000000002e88800, p0000000002ed4978 p0000000002fe9298;
p0000000002fe92c8 .port I0000000002e89040, L_00000000030b2cd0;
 .tranvp 16 1 1, I0000000002e89040, p0000000002ed49a8 p0000000002fe92c8;
p0000000002feb218 .port I0000000002e88800, L_00000000030b1fb0;
 .tranvp 16 1 2, I0000000002e88800, p0000000002ed4978 p0000000002feb218;
p0000000002feb248 .port I0000000002e89040, L_00000000030b13d0;
 .tranvp 16 1 2, I0000000002e89040, p0000000002ed49a8 p0000000002feb248;
p0000000002feb698 .port I0000000002e88800, L_00000000030b0d90;
 .tranvp 16 1 3, I0000000002e88800, p0000000002ed4978 p0000000002feb698;
p0000000002feb6c8 .port I0000000002e89040, L_00000000030b1150;
 .tranvp 16 1 3, I0000000002e89040, p0000000002ed49a8 p0000000002feb6c8;
p0000000002febb18 .port I0000000002e88800, L_00000000030b2af0;
 .tranvp 16 1 4, I0000000002e88800, p0000000002ed4978 p0000000002febb18;
p0000000002febb48 .port I0000000002e89040, L_00000000030b2050;
 .tranvp 16 1 4, I0000000002e89040, p0000000002ed49a8 p0000000002febb48;
p0000000002febf98 .port I0000000002e88800, L_00000000030b2230;
 .tranvp 16 1 5, I0000000002e88800, p0000000002ed4978 p0000000002febf98;
p0000000002febfc8 .port I0000000002e89040, L_00000000030b1ab0;
 .tranvp 16 1 5, I0000000002e89040, p0000000002ed49a8 p0000000002febfc8;
p0000000002fec418 .port I0000000002e88800, L_00000000030b09d0;
 .tranvp 16 1 6, I0000000002e88800, p0000000002ed4978 p0000000002fec418;
p0000000002fec448 .port I0000000002e89040, L_00000000030b1330;
 .tranvp 16 1 6, I0000000002e89040, p0000000002ed49a8 p0000000002fec448;
p0000000002fec898 .port I0000000002e88800, L_00000000030b1790;
 .tranvp 16 1 7, I0000000002e88800, p0000000002ed4978 p0000000002fec898;
p0000000002fec8c8 .port I0000000002e89040, L_00000000030b22d0;
 .tranvp 16 1 7, I0000000002e89040, p0000000002ed49a8 p0000000002fec8c8;
p0000000002fecd18 .port I0000000002e88800, L_00000000030b1470;
 .tranvp 16 1 8, I0000000002e88800, p0000000002ed4978 p0000000002fecd18;
p0000000002fecd48 .port I0000000002e89040, L_00000000030b0f70;
 .tranvp 16 1 8, I0000000002e89040, p0000000002ed49a8 p0000000002fecd48;
p0000000002fed198 .port I0000000002e88800, L_00000000030b0cf0;
 .tranvp 16 1 9, I0000000002e88800, p0000000002ed4978 p0000000002fed198;
p0000000002fed1c8 .port I0000000002e89040, L_00000000030b0e30;
 .tranvp 16 1 9, I0000000002e89040, p0000000002ed49a8 p0000000002fed1c8;
p0000000002fe9718 .port I0000000002e88800, L_00000000030b15b0;
 .tranvp 16 1 10, I0000000002e88800, p0000000002ed4978 p0000000002fe9718;
p0000000002fe9748 .port I0000000002e89040, L_00000000030b1650;
 .tranvp 16 1 10, I0000000002e89040, p0000000002ed49a8 p0000000002fe9748;
p0000000002fe9b98 .port I0000000002e88800, L_00000000030b2690;
 .tranvp 16 1 11, I0000000002e88800, p0000000002ed4978 p0000000002fe9b98;
p0000000002fe9bc8 .port I0000000002e89040, L_00000000030b18d0;
 .tranvp 16 1 11, I0000000002e89040, p0000000002ed49a8 p0000000002fe9bc8;
p0000000002fea018 .port I0000000002e88800, L_00000000030b1dd0;
 .tranvp 16 1 12, I0000000002e88800, p0000000002ed4978 p0000000002fea018;
p0000000002fea048 .port I0000000002e89040, L_00000000030b27d0;
 .tranvp 16 1 12, I0000000002e89040, p0000000002ed49a8 p0000000002fea048;
p0000000002fea498 .port I0000000002e88800, L_00000000030b1e70;
 .tranvp 16 1 13, I0000000002e88800, p0000000002ed4978 p0000000002fea498;
p0000000002fea4c8 .port I0000000002e89040, L_00000000030b2f50;
 .tranvp 16 1 13, I0000000002e89040, p0000000002ed49a8 p0000000002fea4c8;
p0000000002fea918 .port I0000000002e88800, L_00000000030b40d0;
 .tranvp 16 1 14, I0000000002e88800, p0000000002ed4978 p0000000002fea918;
p0000000002fea948 .port I0000000002e89040, L_00000000030b4530;
 .tranvp 16 1 14, I0000000002e89040, p0000000002ed49a8 p0000000002fea948;
p0000000002fead98 .port I0000000002e88800, L_00000000030b33b0;
 .tranvp 16 1 15, I0000000002e88800, p0000000002ed4978 p0000000002fead98;
p0000000002feadc8 .port I0000000002e89040, L_00000000030b2ff0;
 .tranvp 16 1 15, I0000000002e89040, p0000000002ed49a8 p0000000002feadc8;
S_00000000030517c0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003071370_0 .net8 "Bitline1", 0 0, p0000000002fe8db8;  1 drivers, strength-aware
v0000000003071550_0 .net8 "Bitline2", 0 0, p0000000002fe8de8;  1 drivers, strength-aware
v00000000030729f0_0 .net "D", 0 0, L_00000000030b2c30;  1 drivers
v00000000030712d0_0 .net "Q", 0 0, v0000000003073030_0;  1 drivers
v0000000003072450_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v00000000030733f0_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v0000000003072db0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fe8e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003071410_0 name=_s0
o0000000002fe8ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003072590_0 name=_s10
v0000000003072c70_0 .net *"_s12", 0 0, L_00000000030b0070;  1 drivers
o0000000002fe8f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030730d0_0 name=_s2
v0000000003072e50_0 .net *"_s4", 0 0, L_00000000030afe90;  1 drivers
o0000000002fe8f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003073490_0 name=_s8
v0000000003071eb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003072ef0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030afe90 .functor MUXZ 1, o0000000002fe8f08, v0000000003073030_0, L_00000000030b3b30, C4<>;
L_00000000030aff30 .functor MUXZ 1, L_00000000030afe90, o0000000002fe8e78, o0000000002ed0088, C4<>;
L_00000000030b0070 .functor MUXZ 1, o0000000002fe8ea8, v0000000003073030_0, L_00000000030b5110, C4<>;
L_00000000030b01b0 .functor MUXZ 1, L_00000000030b0070, o0000000002fe8f68, o0000000002ed0088, C4<>;
S_0000000003052840 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030517c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000030723b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003072bd0_0 .net "d", 0 0, L_00000000030b2c30;  alias, 1 drivers
v0000000003071af0_0 .net "q", 0 0, v0000000003073030_0;  alias, 1 drivers
v00000000030728b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003073030_0 .var "state", 0 0;
v0000000003072950_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003055b40 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003071b90_0 .net8 "Bitline1", 0 0, p0000000002fe9298;  1 drivers, strength-aware
v00000000030715f0_0 .net8 "Bitline2", 0 0, p0000000002fe92c8;  1 drivers, strength-aware
v00000000030724f0_0 .net "D", 0 0, L_00000000030b2190;  1 drivers
v0000000003072630_0 .net "Q", 0 0, v0000000003073170_0;  1 drivers
v00000000030721d0_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v0000000003071910_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v00000000030732b0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fe92f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003073350_0 name=_s0
o0000000002fe9328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003070dd0_0 name=_s10
v0000000003071050_0 .net *"_s12", 0 0, L_00000000030b1c90;  1 drivers
o0000000002fe9388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030717d0_0 name=_s2
v00000000030719b0_0 .net *"_s4", 0 0, L_00000000030b0c50;  1 drivers
o0000000002fe93e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003071a50_0 name=_s8
v0000000003071c30_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003072270_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b0c50 .functor MUXZ 1, o0000000002fe9388, v0000000003073170_0, L_00000000030b3b30, C4<>;
L_00000000030b1f10 .functor MUXZ 1, L_00000000030b0c50, o0000000002fe92f8, o0000000002ed0088, C4<>;
L_00000000030b1c90 .functor MUXZ 1, o0000000002fe9328, v0000000003073170_0, L_00000000030b5110, C4<>;
L_00000000030b2cd0 .functor MUXZ 1, L_00000000030b1c90, o0000000002fe93e8, o0000000002ed0088, C4<>;
S_0000000003052e40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003055b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003071870_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003070d30_0 .net "d", 0 0, L_00000000030b2190;  alias, 1 drivers
v0000000003072130_0 .net "q", 0 0, v0000000003073170_0;  alias, 1 drivers
v0000000003071730_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003073170_0 .var "state", 0 0;
v0000000003073210_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003050440 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003072310_0 .net8 "Bitline1", 0 0, p0000000002fe9718;  1 drivers, strength-aware
v0000000003071f50_0 .net8 "Bitline2", 0 0, p0000000002fe9748;  1 drivers, strength-aware
v0000000003071ff0_0 .net "D", 0 0, L_00000000030b16f0;  1 drivers
v0000000003072090_0 .net "Q", 0 0, v0000000003071d70_0;  1 drivers
v0000000003072770_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v0000000003073d50_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v0000000003075b50_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fe9778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003073990_0 name=_s0
o0000000002fe97a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003073c10_0 name=_s10
v00000000030742f0_0 .net *"_s12", 0 0, L_00000000030b1010;  1 drivers
o0000000002fe9808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030738f0_0 name=_s2
v0000000003075790_0 .net *"_s4", 0 0, L_00000000030b1510;  1 drivers
o0000000002fe9868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003073e90_0 name=_s8
v0000000003073cb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003075150_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b1510 .functor MUXZ 1, o0000000002fe9808, v0000000003071d70_0, L_00000000030b3b30, C4<>;
L_00000000030b15b0 .functor MUXZ 1, L_00000000030b1510, o0000000002fe9778, o0000000002ed0088, C4<>;
L_00000000030b1010 .functor MUXZ 1, o0000000002fe97a8, v0000000003071d70_0, L_00000000030b5110, C4<>;
L_00000000030b1650 .functor MUXZ 1, L_00000000030b1010, o0000000002fe9868, o0000000002ed0088, C4<>;
S_00000000030502c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003050440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003071cd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030710f0_0 .net "d", 0 0, L_00000000030b16f0;  alias, 1 drivers
v0000000003071190_0 .net "q", 0 0, v0000000003071d70_0;  alias, 1 drivers
v00000000030726d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003071d70_0 .var "state", 0 0;
v0000000003071e10_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003051ac0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000030747f0_0 .net8 "Bitline1", 0 0, p0000000002fe9b98;  1 drivers, strength-aware
v0000000003073f30_0 .net8 "Bitline2", 0 0, p0000000002fe9bc8;  1 drivers, strength-aware
v0000000003075650_0 .net "D", 0 0, L_00000000030b2730;  1 drivers
v0000000003075510_0 .net "Q", 0 0, v0000000003073df0_0;  1 drivers
v0000000003074ed0_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v0000000003074e30_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v0000000003074bb0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fe9bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003073530_0 name=_s0
o0000000002fe9c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003075970_0 name=_s10
v0000000003075a10_0 .net *"_s12", 0 0, L_00000000030b1830;  1 drivers
o0000000002fe9c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003075ab0_0 name=_s2
v0000000003075290_0 .net *"_s4", 0 0, L_00000000030b25f0;  1 drivers
o0000000002fe9ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003075330_0 name=_s8
v00000000030753d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003074430_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b25f0 .functor MUXZ 1, o0000000002fe9c88, v0000000003073df0_0, L_00000000030b3b30, C4<>;
L_00000000030b2690 .functor MUXZ 1, L_00000000030b25f0, o0000000002fe9bf8, o0000000002ed0088, C4<>;
L_00000000030b1830 .functor MUXZ 1, o0000000002fe9c28, v0000000003073df0_0, L_00000000030b5110, C4<>;
L_00000000030b18d0 .functor MUXZ 1, L_00000000030b1830, o0000000002fe9ce8, o0000000002ed0088, C4<>;
S_0000000003053740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003051ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003075bf0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003074d90_0 .net "d", 0 0, L_00000000030b2730;  alias, 1 drivers
v0000000003074890_0 .net "q", 0 0, v0000000003073df0_0;  alias, 1 drivers
v0000000003075470_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003073df0_0 .var "state", 0 0;
v0000000003074390_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003050bc0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003074a70_0 .net8 "Bitline1", 0 0, p0000000002fea018;  1 drivers, strength-aware
v0000000003074570_0 .net8 "Bitline2", 0 0, p0000000002fea048;  1 drivers, strength-aware
v0000000003074f70_0 .net "D", 0 0, L_00000000030b1d30;  1 drivers
v0000000003074930_0 .net "Q", 0 0, v00000000030755b0_0;  1 drivers
v0000000003073710_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v00000000030735d0_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v0000000003074610_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fea078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030746b0_0 name=_s0
o0000000002fea0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003073ad0_0 name=_s10
v0000000003074750_0 .net *"_s12", 0 0, L_00000000030b1bf0;  1 drivers
o0000000002fea108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003074cf0_0 name=_s2
v00000000030750b0_0 .net *"_s4", 0 0, L_00000000030b1a10;  1 drivers
o0000000002fea168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030749d0_0 name=_s8
v00000000030756f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003075830_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b1a10 .functor MUXZ 1, o0000000002fea108, v00000000030755b0_0, L_00000000030b3b30, C4<>;
L_00000000030b1dd0 .functor MUXZ 1, L_00000000030b1a10, o0000000002fea078, o0000000002ed0088, C4<>;
L_00000000030b1bf0 .functor MUXZ 1, o0000000002fea0a8, v00000000030755b0_0, L_00000000030b5110, C4<>;
L_00000000030b27d0 .functor MUXZ 1, L_00000000030b1bf0, o0000000002fea168, o0000000002ed0088, C4<>;
S_00000000030538c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003050bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003073fd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003075010_0 .net "d", 0 0, L_00000000030b1d30;  alias, 1 drivers
v00000000030751f0_0 .net "q", 0 0, v00000000030755b0_0;  alias, 1 drivers
v00000000030744d0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030755b0_0 .var "state", 0 0;
v0000000003073a30_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003054c40 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003073850_0 .net8 "Bitline1", 0 0, p0000000002fea498;  1 drivers, strength-aware
v0000000003074070_0 .net8 "Bitline2", 0 0, p0000000002fea4c8;  1 drivers, strength-aware
v0000000003074110_0 .net "D", 0 0, L_00000000030b5390;  1 drivers
v00000000030737b0_0 .net "Q", 0 0, v0000000003073670_0;  1 drivers
v00000000030741b0_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v0000000003074250_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v0000000003077270_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fea4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003076d70_0 name=_s0
o0000000002fea528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003076050_0 name=_s10
v00000000030779f0_0 .net *"_s12", 0 0, L_00000000030b2a50;  1 drivers
o0000000002fea588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003077770_0 name=_s2
v00000000030774f0_0 .net *"_s4", 0 0, L_00000000030b2910;  1 drivers
o0000000002fea5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003076e10_0 name=_s8
v0000000003077bd0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003077590_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b2910 .functor MUXZ 1, o0000000002fea588, v0000000003073670_0, L_00000000030b3b30, C4<>;
L_00000000030b1e70 .functor MUXZ 1, L_00000000030b2910, o0000000002fea4f8, o0000000002ed0088, C4<>;
L_00000000030b2a50 .functor MUXZ 1, o0000000002fea528, v0000000003073670_0, L_00000000030b5110, C4<>;
L_00000000030b2f50 .functor MUXZ 1, L_00000000030b2a50, o0000000002fea5e8, o0000000002ed0088, C4<>;
S_0000000003054940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003054c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003074b10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003073b70_0 .net "d", 0 0, L_00000000030b5390;  alias, 1 drivers
v00000000030758d0_0 .net "q", 0 0, v0000000003073670_0;  alias, 1 drivers
v0000000003075c90_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003073670_0 .var "state", 0 0;
v0000000003074c50_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003053bc0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003075d30_0 .net8 "Bitline1", 0 0, p0000000002fea918;  1 drivers, strength-aware
v0000000003077a90_0 .net8 "Bitline2", 0 0, p0000000002fea948;  1 drivers, strength-aware
v00000000030762d0_0 .net "D", 0 0, L_00000000030b48f0;  1 drivers
v00000000030765f0_0 .net "Q", 0 0, v0000000003076eb0_0;  1 drivers
v0000000003077450_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v0000000003077630_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v00000000030764b0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fea978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003076230_0 name=_s0
o0000000002fea9a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003075fb0_0 name=_s10
v00000000030771d0_0 .net *"_s12", 0 0, L_00000000030b4490;  1 drivers
o0000000002feaa08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003077810_0 name=_s2
v00000000030767d0_0 .net *"_s4", 0 0, L_00000000030b4c10;  1 drivers
o0000000002feaa68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003075e70_0 name=_s8
v00000000030778b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003077b30_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b4c10 .functor MUXZ 1, o0000000002feaa08, v0000000003076eb0_0, L_00000000030b3b30, C4<>;
L_00000000030b40d0 .functor MUXZ 1, L_00000000030b4c10, o0000000002fea978, o0000000002ed0088, C4<>;
L_00000000030b4490 .functor MUXZ 1, o0000000002fea9a8, v0000000003076eb0_0, L_00000000030b5110, C4<>;
L_00000000030b4530 .functor MUXZ 1, L_00000000030b4490, o0000000002feaa68, o0000000002ed0088, C4<>;
S_0000000003053ec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003053bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003075f10_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003076f50_0 .net "d", 0 0, L_00000000030b48f0;  alias, 1 drivers
v0000000003077130_0 .net "q", 0 0, v0000000003076eb0_0;  alias, 1 drivers
v0000000003076730_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003076eb0_0 .var "state", 0 0;
v0000000003076690_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003054ac0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003076410_0 .net8 "Bitline1", 0 0, p0000000002fead98;  1 drivers, strength-aware
v0000000003076870_0 .net8 "Bitline2", 0 0, p0000000002feadc8;  1 drivers, strength-aware
v0000000003076550_0 .net "D", 0 0, L_00000000030b5070;  1 drivers
v00000000030773b0_0 .net "Q", 0 0, v0000000003076370_0;  1 drivers
v0000000003076910_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v00000000030769b0_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v0000000003076a50_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002feadf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003076af0_0 name=_s0
o0000000002feae28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003077310_0 name=_s10
v0000000003076b90_0 .net *"_s12", 0 0, L_00000000030b3590;  1 drivers
o0000000002feae88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003076c30_0 name=_s2
v0000000003076cd0_0 .net *"_s4", 0 0, L_00000000030b38b0;  1 drivers
o0000000002feaee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030776d0_0 name=_s8
v0000000003077950_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030593b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b38b0 .functor MUXZ 1, o0000000002feae88, v0000000003076370_0, L_00000000030b3b30, C4<>;
L_00000000030b33b0 .functor MUXZ 1, L_00000000030b38b0, o0000000002feadf8, o0000000002ed0088, C4<>;
L_00000000030b3590 .functor MUXZ 1, o0000000002feae28, v0000000003076370_0, L_00000000030b5110, C4<>;
L_00000000030b2ff0 .functor MUXZ 1, L_00000000030b3590, o0000000002feaee8, o0000000002ed0088, C4<>;
S_0000000003056d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003054ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003077090_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030760f0_0 .net "d", 0 0, L_00000000030b5070;  alias, 1 drivers
v0000000003076190_0 .net "q", 0 0, v0000000003076370_0;  alias, 1 drivers
v0000000003075dd0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003076370_0 .var "state", 0 0;
v0000000003076ff0_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003056ec0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003059ef0_0 .net8 "Bitline1", 0 0, p0000000002feb218;  1 drivers, strength-aware
v0000000003059bd0_0 .net8 "Bitline2", 0 0, p0000000002feb248;  1 drivers, strength-aware
v00000000030591d0_0 .net "D", 0 0, L_00000000030b11f0;  1 drivers
v000000000305a490_0 .net "Q", 0 0, v00000000030598b0_0;  1 drivers
v0000000003058410_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v0000000003058190_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v00000000030599f0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002feb278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003059a90_0 name=_s0
o0000000002feb2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000030580f0_0 name=_s10
v00000000030585f0_0 .net *"_s12", 0 0, L_00000000030b20f0;  1 drivers
o0000000002feb308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003058b90_0 name=_s2
v00000000030584b0_0 .net *"_s4", 0 0, L_00000000030b10b0;  1 drivers
o0000000002feb368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003059450_0 name=_s8
v00000000030594f0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003058a50_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b10b0 .functor MUXZ 1, o0000000002feb308, v00000000030598b0_0, L_00000000030b3b30, C4<>;
L_00000000030b1fb0 .functor MUXZ 1, L_00000000030b10b0, o0000000002feb278, o0000000002ed0088, C4<>;
L_00000000030b20f0 .functor MUXZ 1, o0000000002feb2a8, v00000000030598b0_0, L_00000000030b5110, C4<>;
L_00000000030b13d0 .functor MUXZ 1, L_00000000030b20f0, o0000000002feb368, o0000000002ed0088, C4<>;
S_0000000003055e40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003056ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003059810_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030587d0_0 .net "d", 0 0, L_00000000030b11f0;  alias, 1 drivers
v0000000003059950_0 .net "q", 0 0, v00000000030598b0_0;  alias, 1 drivers
v0000000003058690_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v00000000030598b0_0 .var "state", 0 0;
v0000000003058910_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003057940 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000003057f10_0 .net8 "Bitline1", 0 0, p0000000002feb698;  1 drivers, strength-aware
v0000000003058af0_0 .net8 "Bitline2", 0 0, p0000000002feb6c8;  1 drivers, strength-aware
v0000000003058ff0_0 .net "D", 0 0, L_00000000030b1290;  1 drivers
v0000000003058870_0 .net "Q", 0 0, v0000000003059310_0;  1 drivers
v000000000305a170_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v0000000003059b30_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v0000000003057dd0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002feb6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003059d10_0 name=_s0
o0000000002feb728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305a2b0_0 name=_s10
v0000000003058550_0 .net *"_s12", 0 0, L_00000000030b06b0;  1 drivers
o0000000002feb788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003059090_0 name=_s2
v000000000305a350_0 .net *"_s4", 0 0, L_00000000030b29b0;  1 drivers
o0000000002feb7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305a3f0_0 name=_s8
v0000000003059db0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003058d70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b29b0 .functor MUXZ 1, o0000000002feb788, v0000000003059310_0, L_00000000030b3b30, C4<>;
L_00000000030b0d90 .functor MUXZ 1, L_00000000030b29b0, o0000000002feb6f8, o0000000002ed0088, C4<>;
L_00000000030b06b0 .functor MUXZ 1, o0000000002feb728, v0000000003059310_0, L_00000000030b5110, C4<>;
L_00000000030b1150 .functor MUXZ 1, L_00000000030b06b0, o0000000002feb7e8, o0000000002ed0088, C4<>;
S_0000000003057ac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003057940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003058230_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305a210_0 .net "d", 0 0, L_00000000030b1290;  alias, 1 drivers
v0000000003059c70_0 .net "q", 0 0, v0000000003059310_0;  alias, 1 drivers
v0000000003059270_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003059310_0 .var "state", 0 0;
v0000000003058730_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003055cc0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000305a030_0 .net8 "Bitline1", 0 0, p0000000002febb18;  1 drivers, strength-aware
v0000000003058c30_0 .net8 "Bitline2", 0 0, p0000000002febb48;  1 drivers, strength-aware
v0000000003057e70_0 .net "D", 0 0, L_00000000030b07f0;  1 drivers
v0000000003058cd0_0 .net "Q", 0 0, v0000000003057d30_0;  1 drivers
v0000000003058e10_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v0000000003058eb0_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v000000000305a0d0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002febb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003058f50_0 name=_s0
o0000000002febba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003059590_0 name=_s10
v0000000003059630_0 .net *"_s12", 0 0, L_00000000030b1b50;  1 drivers
o0000000002febc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003058050_0 name=_s2
v0000000003058370_0 .net *"_s4", 0 0, L_00000000030b0750;  1 drivers
o0000000002febc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000003059130_0 name=_s8
v00000000030596d0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v0000000003059770_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b0750 .functor MUXZ 1, o0000000002febc08, v0000000003057d30_0, L_00000000030b3b30, C4<>;
L_00000000030b2af0 .functor MUXZ 1, L_00000000030b0750, o0000000002febb78, o0000000002ed0088, C4<>;
L_00000000030b1b50 .functor MUXZ 1, o0000000002febba8, v0000000003057d30_0, L_00000000030b5110, C4<>;
L_00000000030b2050 .functor MUXZ 1, L_00000000030b1b50, o0000000002febc68, o0000000002ed0088, C4<>;
S_0000000003056440 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003055cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000003057fb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v00000000030582d0_0 .net "d", 0 0, L_00000000030b07f0;  alias, 1 drivers
v0000000003059f90_0 .net "q", 0 0, v0000000003057d30_0;  alias, 1 drivers
v00000000030589b0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v0000000003057d30_0 .var "state", 0 0;
v0000000003059e50_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003056bc0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000305c5b0_0 .net8 "Bitline1", 0 0, p0000000002febf98;  1 drivers, strength-aware
v000000000305cab0_0 .net8 "Bitline2", 0 0, p0000000002febfc8;  1 drivers, strength-aware
v000000000305c790_0 .net "D", 0 0, L_00000000030b2410;  1 drivers
v000000000305ae90_0 .net "Q", 0 0, v000000000305bc50_0;  1 drivers
v000000000305afd0_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v000000000305c290_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v000000000305aad0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002febff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305c3d0_0 name=_s0
o0000000002fec028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305ba70_0 name=_s10
v000000000305adf0_0 .net *"_s12", 0 0, L_00000000030b1970;  1 drivers
o0000000002fec088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305b250_0 name=_s2
v000000000305a850_0 .net *"_s4", 0 0, L_00000000030b0890;  1 drivers
o0000000002fec0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305c330_0 name=_s8
v000000000305bbb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305b7f0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b0890 .functor MUXZ 1, o0000000002fec088, v000000000305bc50_0, L_00000000030b3b30, C4<>;
L_00000000030b2230 .functor MUXZ 1, L_00000000030b0890, o0000000002febff8, o0000000002ed0088, C4<>;
L_00000000030b1970 .functor MUXZ 1, o0000000002fec028, v000000000305bc50_0, L_00000000030b5110, C4<>;
L_00000000030b1ab0 .functor MUXZ 1, L_00000000030b1970, o0000000002fec0e8, o0000000002ed0088, C4<>;
S_0000000003057340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003056bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000305b390_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305a7b0_0 .net "d", 0 0, L_00000000030b2410;  alias, 1 drivers
v000000000305c650_0 .net "q", 0 0, v000000000305bc50_0;  alias, 1 drivers
v000000000305b070_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000305bc50_0 .var "state", 0 0;
v000000000305bcf0_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_00000000030565c0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000305a670_0 .net8 "Bitline1", 0 0, p0000000002fec418;  1 drivers, strength-aware
v000000000305b2f0_0 .net8 "Bitline2", 0 0, p0000000002fec448;  1 drivers, strength-aware
v000000000305bed0_0 .net "D", 0 0, L_00000000030b0930;  1 drivers
v000000000305b430_0 .net "Q", 0 0, v000000000305c470_0;  1 drivers
v000000000305b610_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v000000000305c6f0_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v000000000305c150_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fec478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305c8d0_0 name=_s0
o0000000002fec4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305af30_0 name=_s10
v000000000305c1f0_0 .net *"_s12", 0 0, L_00000000030b2b90;  1 drivers
o0000000002fec508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305b4d0_0 name=_s2
v000000000305b110_0 .net *"_s4", 0 0, L_00000000030b0b10;  1 drivers
o0000000002fec568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305c970_0 name=_s8
v000000000305b1b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305b930_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b0b10 .functor MUXZ 1, o0000000002fec508, v000000000305c470_0, L_00000000030b3b30, C4<>;
L_00000000030b09d0 .functor MUXZ 1, L_00000000030b0b10, o0000000002fec478, o0000000002ed0088, C4<>;
L_00000000030b2b90 .functor MUXZ 1, o0000000002fec4a8, v000000000305c470_0, L_00000000030b5110, C4<>;
L_00000000030b1330 .functor MUXZ 1, L_00000000030b2b90, o0000000002fec568, o0000000002ed0088, C4<>;
S_0000000003057040 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030565c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000305b890_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305ad50_0 .net "d", 0 0, L_00000000030b0930;  alias, 1 drivers
v000000000305bb10_0 .net "q", 0 0, v000000000305c470_0;  alias, 1 drivers
v000000000305c830_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000305c470_0 .var "state", 0 0;
v000000000305c510_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_00000000030562c0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000305cb50_0 .net8 "Bitline1", 0 0, p0000000002fec898;  1 drivers, strength-aware
v000000000305be30_0 .net8 "Bitline2", 0 0, p0000000002fec8c8;  1 drivers, strength-aware
v000000000305c010_0 .net "D", 0 0, L_00000000030b0bb0;  1 drivers
v000000000305b750_0 .net "Q", 0 0, v000000000305a990_0;  1 drivers
v000000000305cbf0_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v000000000305ab70_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v000000000305cc90_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fec8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305a530_0 name=_s0
o0000000002fec928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305a710_0 name=_s10
v000000000305ac10_0 .net *"_s12", 0 0, L_00000000030b2870;  1 drivers
o0000000002fec988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305a8f0_0 name=_s2
v000000000305b9d0_0 .net *"_s4", 0 0, L_00000000030b0a70;  1 drivers
o0000000002fec9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305aa30_0 name=_s8
v000000000305acb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305bf70_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b0a70 .functor MUXZ 1, o0000000002fec988, v000000000305a990_0, L_00000000030b3b30, C4<>;
L_00000000030b1790 .functor MUXZ 1, L_00000000030b0a70, o0000000002fec8f8, o0000000002ed0088, C4<>;
L_00000000030b2870 .functor MUXZ 1, o0000000002fec928, v000000000305a990_0, L_00000000030b5110, C4<>;
L_00000000030b22d0 .functor MUXZ 1, L_00000000030b2870, o0000000002fec9e8, o0000000002ed0088, C4<>;
S_00000000030577c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030562c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000305b570_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305a5d0_0 .net "d", 0 0, L_00000000030b0bb0;  alias, 1 drivers
v000000000305b6b0_0 .net "q", 0 0, v000000000305a990_0;  alias, 1 drivers
v000000000305ca10_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000305a990_0 .var "state", 0 0;
v000000000305bd90_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_00000000030574c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000305e090_0 .net8 "Bitline1", 0 0, p0000000002fecd18;  1 drivers, strength-aware
v000000000305f210_0 .net8 "Bitline2", 0 0, p0000000002fecd48;  1 drivers, strength-aware
v000000000305f3f0_0 .net "D", 0 0, L_00000000030b2550;  1 drivers
v000000000305ea90_0 .net "Q", 0 0, v000000000305ec70_0;  1 drivers
v000000000305eb30_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v000000000305d4b0_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v000000000305d5f0_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fecd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305ebd0_0 name=_s0
o0000000002fecda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305d550_0 name=_s10
v000000000305daf0_0 .net *"_s12", 0 0, L_00000000030b24b0;  1 drivers
o0000000002fece08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305e6d0_0 name=_s2
v000000000305db90_0 .net *"_s4", 0 0, L_00000000030b2370;  1 drivers
o0000000002fece68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305d0f0_0 name=_s8
v000000000305ef90_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305e130_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b2370 .functor MUXZ 1, o0000000002fece08, v000000000305ec70_0, L_00000000030b3b30, C4<>;
L_00000000030b1470 .functor MUXZ 1, L_00000000030b2370, o0000000002fecd78, o0000000002ed0088, C4<>;
L_00000000030b24b0 .functor MUXZ 1, o0000000002fecda8, v000000000305ec70_0, L_00000000030b5110, C4<>;
L_00000000030b0f70 .functor MUXZ 1, L_00000000030b24b0, o0000000002fece68, o0000000002ed0088, C4<>;
S_00000000030568c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_00000000030574c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000305c0b0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305f350_0 .net "d", 0 0, L_00000000030b2550;  alias, 1 drivers
v000000000305f170_0 .net "q", 0 0, v000000000305ec70_0;  alias, 1 drivers
v000000000305cdd0_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000305ec70_0 .var "state", 0 0;
v000000000305f2b0_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003057640 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000003050140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000305dcd0_0 .net8 "Bitline1", 0 0, p0000000002fed198;  1 drivers, strength-aware
v000000000305d2d0_0 .net8 "Bitline2", 0 0, p0000000002fed1c8;  1 drivers, strength-aware
v000000000305e770_0 .net "D", 0 0, L_00000000030b0ed0;  1 drivers
v000000000305d190_0 .net "Q", 0 0, v000000000305e950_0;  1 drivers
v000000000305cf10_0 .net "ReadEnable1", 0 0, L_00000000030b3b30;  alias, 1 drivers
v000000000305e4f0_0 .net "ReadEnable2", 0 0, L_00000000030b5110;  alias, 1 drivers
v000000000305ed10_0 .net "WriteEnable", 0 0, L_00000000030b4170;  alias, 1 drivers
o0000000002fed1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305d050_0 name=_s0
o0000000002fed228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305cd30_0 name=_s10
v000000000305e630_0 .net *"_s12", 0 0, L_00000000030b0610;  1 drivers
o0000000002fed288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305e810_0 name=_s2
v000000000305d9b0_0 .net *"_s4", 0 0, L_00000000030b2d70;  1 drivers
o0000000002fed2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000305ce70_0 name=_s8
v000000000305edb0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305d690_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
L_00000000030b2d70 .functor MUXZ 1, o0000000002fed288, v000000000305e950_0, L_00000000030b3b30, C4<>;
L_00000000030b0cf0 .functor MUXZ 1, L_00000000030b2d70, o0000000002fed1f8, o0000000002ed0088, C4<>;
L_00000000030b0610 .functor MUXZ 1, o0000000002fed228, v000000000305e950_0, L_00000000030b5110, C4<>;
L_00000000030b0e30 .functor MUXZ 1, L_00000000030b0610, o0000000002fed2e8, o0000000002ed0088, C4<>;
S_0000000003055fc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000003057640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000305dff0_0 .net "clk", 0 0, o0000000002ed0088;  alias, 0 drivers
v000000000305e270_0 .net "d", 0 0, L_00000000030b0ed0;  alias, 1 drivers
v000000000305dc30_0 .net "q", 0 0, v000000000305e950_0;  alias, 1 drivers
v000000000305e590_0 .net "rst", 0 0, o0000000002ed0118;  alias, 0 drivers
v000000000305e950_0 .var "state", 0 0;
v000000000305f490_0 .net "wen", 0 0, L_00000000030b4170;  alias, 1 drivers
S_0000000003056740 .scope module, "RD1" "ReadDecoder_4_16" 2 6, 6 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /OUTPUT 16 "Wordline"
L_0000000002b33e00 .functor NOT 1, L_000000000308b090, C4<0>, C4<0>, C4<0>;
L_0000000002b340a0 .functor NOT 1, L_000000000308ae10, C4<0>, C4<0>, C4<0>;
L_0000000002b345e0 .functor AND 1, L_0000000002b33e00, L_0000000002b340a0, C4<1>, C4<1>;
L_0000000002b34420 .functor NOT 1, L_000000000308b270, C4<0>, C4<0>, C4<0>;
L_0000000002b34180 .functor AND 1, L_0000000002b345e0, L_0000000002b34420, C4<1>, C4<1>;
L_0000000002b33b60 .functor NOT 1, L_000000000308b810, C4<0>, C4<0>, C4<0>;
L_0000000002b34030 .functor AND 1, L_0000000002b34180, L_0000000002b33b60, C4<1>, C4<1>;
L_0000000002b33e70 .functor NOT 1, L_000000000308cfd0, C4<0>, C4<0>, C4<0>;
L_0000000002b34260 .functor NOT 1, L_000000000308d430, C4<0>, C4<0>, C4<0>;
L_0000000002b34960 .functor AND 1, L_0000000002b33e70, L_0000000002b34260, C4<1>, C4<1>;
L_0000000002b33c40 .functor NOT 1, L_000000000308bbd0, C4<0>, C4<0>, C4<0>;
L_0000000002b34650 .functor AND 1, L_0000000002b34960, L_0000000002b33c40, C4<1>, C4<1>;
L_0000000002b33d20 .functor AND 1, L_0000000002b34650, L_000000000308d390, C4<1>, C4<1>;
L_0000000002b33f50 .functor NOT 1, L_000000000308b450, C4<0>, C4<0>, C4<0>;
L_0000000002b343b0 .functor NOT 1, L_000000000308d4d0, C4<0>, C4<0>, C4<0>;
L_0000000002b33bd0 .functor AND 1, L_0000000002b33f50, L_0000000002b343b0, C4<1>, C4<1>;
L_0000000002b342d0 .functor AND 1, L_0000000002b33bd0, L_000000000308d570, C4<1>, C4<1>;
L_0000000002b33fc0 .functor NOT 1, L_000000000308d110, C4<0>, C4<0>, C4<0>;
L_0000000002b34340 .functor AND 1, L_0000000002b342d0, L_0000000002b33fc0, C4<1>, C4<1>;
L_0000000002b34500 .functor NOT 1, L_000000000308aeb0, C4<0>, C4<0>, C4<0>;
L_0000000002b347a0 .functor NOT 1, L_000000000308af50, C4<0>, C4<0>, C4<0>;
L_0000000002b346c0 .functor AND 1, L_0000000002b34500, L_0000000002b347a0, C4<1>, C4<1>;
L_0000000002b348f0 .functor AND 1, L_0000000002b346c0, L_000000000308d1b0, C4<1>, C4<1>;
L_0000000002b34490 .functor AND 1, L_0000000002b348f0, L_000000000308c7b0, C4<1>, C4<1>;
L_0000000002b34810 .functor NOT 1, L_000000000308cdf0, C4<0>, C4<0>, C4<0>;
L_0000000002b34570 .functor AND 1, L_0000000002b34810, L_000000000308c8f0, C4<1>, C4<1>;
L_0000000002b34730 .functor NOT 1, L_000000000308cad0, C4<0>, C4<0>, C4<0>;
L_0000000002b34880 .functor AND 1, L_0000000002b34570, L_0000000002b34730, C4<1>, C4<1>;
L_0000000002b33a80 .functor NOT 1, L_000000000308c3f0, C4<0>, C4<0>, C4<0>;
L_00000000030d5390 .functor AND 1, L_0000000002b34880, L_0000000002b33a80, C4<1>, C4<1>;
L_00000000030d5e10 .functor NOT 1, L_000000000308b4f0, C4<0>, C4<0>, C4<0>;
L_00000000030d56a0 .functor AND 1, L_00000000030d5e10, L_000000000308aff0, C4<1>, C4<1>;
L_00000000030d50f0 .functor NOT 1, L_000000000308b310, C4<0>, C4<0>, C4<0>;
L_00000000030d51d0 .functor AND 1, L_00000000030d56a0, L_00000000030d50f0, C4<1>, C4<1>;
L_00000000030d59b0 .functor AND 1, L_00000000030d51d0, L_000000000308c990, C4<1>, C4<1>;
L_00000000030d5710 .functor NOT 1, L_000000000308b8b0, C4<0>, C4<0>, C4<0>;
L_00000000030d5320 .functor AND 1, L_00000000030d5710, L_000000000308b590, C4<1>, C4<1>;
L_00000000030d5c50 .functor AND 1, L_00000000030d5320, L_000000000308bef0, C4<1>, C4<1>;
L_00000000030d5160 .functor NOT 1, L_000000000308b950, C4<0>, C4<0>, C4<0>;
L_00000000030d5ef0 .functor AND 1, L_00000000030d5c50, L_00000000030d5160, C4<1>, C4<1>;
L_00000000030d5d30 .functor NOT 1, L_000000000308b630, C4<0>, C4<0>, C4<0>;
L_00000000030d5860 .functor AND 1, L_00000000030d5d30, L_000000000308c0d0, C4<1>, C4<1>;
L_00000000030d5f60 .functor AND 1, L_00000000030d5860, L_000000000308b6d0, C4<1>, C4<1>;
L_00000000030d5080 .functor AND 1, L_00000000030d5f60, L_000000000308cd50, C4<1>, C4<1>;
L_00000000030d5be0 .functor NOT 1, L_000000000308be50, C4<0>, C4<0>, C4<0>;
L_00000000030d5b70 .functor AND 1, L_000000000308b9f0, L_00000000030d5be0, C4<1>, C4<1>;
L_00000000030d5780 .functor NOT 1, L_000000000308ba90, C4<0>, C4<0>, C4<0>;
L_00000000030d5240 .functor AND 1, L_00000000030d5b70, L_00000000030d5780, C4<1>, C4<1>;
L_00000000030d57f0 .functor NOT 1, L_000000000308bc70, C4<0>, C4<0>, C4<0>;
L_00000000030d54e0 .functor AND 1, L_00000000030d5240, L_00000000030d57f0, C4<1>, C4<1>;
L_00000000030d5470 .functor NOT 1, L_000000000308c210, C4<0>, C4<0>, C4<0>;
L_00000000030d5da0 .functor AND 1, L_000000000308ccb0, L_00000000030d5470, C4<1>, C4<1>;
L_00000000030d52b0 .functor NOT 1, L_000000000308bd10, C4<0>, C4<0>, C4<0>;
L_00000000030d5400 .functor AND 1, L_00000000030d5da0, L_00000000030d52b0, C4<1>, C4<1>;
L_00000000030d5550 .functor AND 1, L_00000000030d5400, L_000000000308bf90, C4<1>, C4<1>;
L_00000000030d55c0 .functor NOT 1, L_000000000308cb70, C4<0>, C4<0>, C4<0>;
L_00000000030d5630 .functor AND 1, L_000000000308ca30, L_00000000030d55c0, C4<1>, C4<1>;
L_00000000030d5940 .functor AND 1, L_00000000030d5630, L_000000000308c530, C4<1>, C4<1>;
L_00000000030d58d0 .functor NOT 1, L_000000000308c030, C4<0>, C4<0>, C4<0>;
L_00000000030d5cc0 .functor AND 1, L_00000000030d5940, L_00000000030d58d0, C4<1>, C4<1>;
L_00000000030d5e80 .functor NOT 1, L_000000000308c170, C4<0>, C4<0>, C4<0>;
L_00000000030d5a20 .functor AND 1, L_000000000308ce90, L_00000000030d5e80, C4<1>, C4<1>;
L_00000000030d5a90 .functor AND 1, L_00000000030d5a20, L_000000000308c2b0, C4<1>, C4<1>;
L_00000000030d5b00 .functor AND 1, L_00000000030d5a90, L_000000000308c5d0, C4<1>, C4<1>;
L_0000000002f91ea0 .functor AND 1, L_000000000308c670, L_000000000308c710, C4<1>, C4<1>;
L_0000000002f91260 .functor NOT 1, L_000000000308c850, C4<0>, C4<0>, C4<0>;
L_0000000002f91340 .functor AND 1, L_0000000002f91ea0, L_0000000002f91260, C4<1>, C4<1>;
L_0000000002f91f10 .functor NOT 1, L_000000000308ebf0, C4<0>, C4<0>, C4<0>;
L_0000000002f915e0 .functor AND 1, L_0000000002f91340, L_0000000002f91f10, C4<1>, C4<1>;
L_0000000002f91960 .functor AND 1, L_000000000308e1f0, L_000000000308e3d0, C4<1>, C4<1>;
L_0000000002f91d50 .functor NOT 1, L_000000000308f190, C4<0>, C4<0>, C4<0>;
L_0000000002f913b0 .functor AND 1, L_0000000002f91960, L_0000000002f91d50, C4<1>, C4<1>;
L_0000000002f911f0 .functor AND 1, L_0000000002f913b0, L_000000000308d610, C4<1>, C4<1>;
L_0000000002f91110 .functor AND 1, L_000000000308faf0, L_000000000308eb50, C4<1>, C4<1>;
L_0000000002f91490 .functor AND 1, L_0000000002f91110, L_000000000308f410, C4<1>, C4<1>;
L_0000000002f91420 .functor NOT 1, L_000000000308d750, C4<0>, C4<0>, C4<0>;
L_0000000002f91b20 .functor AND 1, L_0000000002f91490, L_0000000002f91420, C4<1>, C4<1>;
L_0000000002f91570 .functor AND 1, L_000000000308d6b0, L_000000000308e290, C4<1>, C4<1>;
L_0000000002f916c0 .functor AND 1, L_0000000002f91570, L_000000000308fc30, C4<1>, C4<1>;
L_0000000002f91a40 .functor AND 1, L_0000000002f916c0, L_000000000308ded0, C4<1>, C4<1>;
v000000000305d230_0 .net "RegId", 3 0, o0000000002fed618;  alias, 0 drivers
v000000000305cfb0_0 .net "Wordline", 15 0, L_000000000308e6f0;  alias, 1 drivers
v000000000305d370_0 .net *"_s10", 0 0, L_0000000002b345e0;  1 drivers
v000000000305d410_0 .net *"_s100", 0 0, L_0000000002b34730;  1 drivers
v000000000305d730_0 .net *"_s102", 0 0, L_0000000002b34880;  1 drivers
v000000000305e1d0_0 .net *"_s105", 0 0, L_000000000308c3f0;  1 drivers
v000000000305d7d0_0 .net *"_s106", 0 0, L_0000000002b33a80;  1 drivers
v000000000305dd70_0 .net *"_s108", 0 0, L_00000000030d5390;  1 drivers
v000000000305e310_0 .net *"_s113", 0 0, L_000000000308b4f0;  1 drivers
v000000000305d910_0 .net *"_s114", 0 0, L_00000000030d5e10;  1 drivers
v000000000305de10_0 .net *"_s117", 0 0, L_000000000308aff0;  1 drivers
v000000000305e8b0_0 .net *"_s118", 0 0, L_00000000030d56a0;  1 drivers
v000000000305deb0_0 .net *"_s121", 0 0, L_000000000308b310;  1 drivers
v000000000305df50_0 .net *"_s122", 0 0, L_00000000030d50f0;  1 drivers
v000000000305e3b0_0 .net *"_s124", 0 0, L_00000000030d51d0;  1 drivers
v0000000003061970_0 .net *"_s127", 0 0, L_000000000308c990;  1 drivers
v00000000030615b0_0 .net *"_s128", 0 0, L_00000000030d59b0;  1 drivers
v00000000030613d0_0 .net *"_s13", 0 0, L_000000000308b270;  1 drivers
v00000000030611f0_0 .net *"_s133", 0 0, L_000000000308b8b0;  1 drivers
v000000000305f7b0_0 .net *"_s134", 0 0, L_00000000030d5710;  1 drivers
v000000000305fcb0_0 .net *"_s137", 0 0, L_000000000308b590;  1 drivers
v0000000003061150_0 .net *"_s138", 0 0, L_00000000030d5320;  1 drivers
v000000000305f710_0 .net *"_s14", 0 0, L_0000000002b34420;  1 drivers
v00000000030602f0_0 .net *"_s141", 0 0, L_000000000308bef0;  1 drivers
v00000000030607f0_0 .net *"_s142", 0 0, L_00000000030d5c50;  1 drivers
v000000000305fe90_0 .net *"_s145", 0 0, L_000000000308b950;  1 drivers
v0000000003061650_0 .net *"_s146", 0 0, L_00000000030d5160;  1 drivers
v0000000003061470_0 .net *"_s148", 0 0, L_00000000030d5ef0;  1 drivers
v0000000003061ab0_0 .net *"_s153", 0 0, L_000000000308b630;  1 drivers
v000000000305f530_0 .net *"_s154", 0 0, L_00000000030d5d30;  1 drivers
v0000000003061a10_0 .net *"_s157", 0 0, L_000000000308c0d0;  1 drivers
v000000000305fd50_0 .net *"_s158", 0 0, L_00000000030d5860;  1 drivers
v0000000003060a70_0 .net *"_s16", 0 0, L_0000000002b34180;  1 drivers
v0000000003061290_0 .net *"_s161", 0 0, L_000000000308b6d0;  1 drivers
v0000000003061330_0 .net *"_s162", 0 0, L_00000000030d5f60;  1 drivers
v0000000003061510_0 .net *"_s165", 0 0, L_000000000308cd50;  1 drivers
v000000000305fdf0_0 .net *"_s166", 0 0, L_00000000030d5080;  1 drivers
v000000000305f990_0 .net *"_s171", 0 0, L_000000000308b9f0;  1 drivers
v000000000305fc10_0 .net *"_s173", 0 0, L_000000000308be50;  1 drivers
v000000000305fb70_0 .net *"_s174", 0 0, L_00000000030d5be0;  1 drivers
v0000000003060610_0 .net *"_s176", 0 0, L_00000000030d5b70;  1 drivers
v00000000030616f0_0 .net *"_s179", 0 0, L_000000000308ba90;  1 drivers
v000000000305ff30_0 .net *"_s180", 0 0, L_00000000030d5780;  1 drivers
v000000000305f670_0 .net *"_s182", 0 0, L_00000000030d5240;  1 drivers
v0000000003061790_0 .net *"_s185", 0 0, L_000000000308bc70;  1 drivers
v0000000003061830_0 .net *"_s186", 0 0, L_00000000030d57f0;  1 drivers
v000000000305fa30_0 .net *"_s188", 0 0, L_00000000030d54e0;  1 drivers
v0000000003060110_0 .net *"_s19", 0 0, L_000000000308b810;  1 drivers
v0000000003060890_0 .net *"_s193", 0 0, L_000000000308ccb0;  1 drivers
v0000000003060b10_0 .net *"_s195", 0 0, L_000000000308c210;  1 drivers
v0000000003061b50_0 .net *"_s196", 0 0, L_00000000030d5470;  1 drivers
v00000000030618d0_0 .net *"_s198", 0 0, L_00000000030d5da0;  1 drivers
v0000000003061bf0_0 .net *"_s20", 0 0, L_0000000002b33b60;  1 drivers
v000000000305ffd0_0 .net *"_s201", 0 0, L_000000000308bd10;  1 drivers
v0000000003060390_0 .net *"_s202", 0 0, L_00000000030d52b0;  1 drivers
v000000000305f5d0_0 .net *"_s204", 0 0, L_00000000030d5400;  1 drivers
v0000000003060430_0 .net *"_s207", 0 0, L_000000000308bf90;  1 drivers
v0000000003061c90_0 .net *"_s208", 0 0, L_00000000030d5550;  1 drivers
v000000000305f850_0 .net *"_s213", 0 0, L_000000000308ca30;  1 drivers
v000000000305f8f0_0 .net *"_s215", 0 0, L_000000000308cb70;  1 drivers
v00000000030604d0_0 .net *"_s216", 0 0, L_00000000030d55c0;  1 drivers
v00000000030610b0_0 .net *"_s218", 0 0, L_00000000030d5630;  1 drivers
v0000000003060ed0_0 .net *"_s22", 0 0, L_0000000002b34030;  1 drivers
v0000000003060070_0 .net *"_s221", 0 0, L_000000000308c530;  1 drivers
v0000000003060570_0 .net *"_s222", 0 0, L_00000000030d5940;  1 drivers
v00000000030601b0_0 .net *"_s225", 0 0, L_000000000308c030;  1 drivers
v0000000003060250_0 .net *"_s226", 0 0, L_00000000030d58d0;  1 drivers
v000000000305fad0_0 .net *"_s228", 0 0, L_00000000030d5cc0;  1 drivers
v00000000030606b0_0 .net *"_s233", 0 0, L_000000000308ce90;  1 drivers
v0000000003060750_0 .net *"_s235", 0 0, L_000000000308c170;  1 drivers
v0000000003060930_0 .net *"_s236", 0 0, L_00000000030d5e80;  1 drivers
v00000000030609d0_0 .net *"_s238", 0 0, L_00000000030d5a20;  1 drivers
v0000000003060d90_0 .net *"_s241", 0 0, L_000000000308c2b0;  1 drivers
v0000000003060bb0_0 .net *"_s242", 0 0, L_00000000030d5a90;  1 drivers
v0000000003060c50_0 .net *"_s245", 0 0, L_000000000308c5d0;  1 drivers
v0000000003060cf0_0 .net *"_s246", 0 0, L_00000000030d5b00;  1 drivers
v0000000003060e30_0 .net *"_s251", 0 0, L_000000000308c670;  1 drivers
v0000000003060f70_0 .net *"_s253", 0 0, L_000000000308c710;  1 drivers
v0000000003061010_0 .net *"_s254", 0 0, L_0000000002f91ea0;  1 drivers
v00000000030be8f0_0 .net *"_s257", 0 0, L_000000000308c850;  1 drivers
v00000000030bea30_0 .net *"_s258", 0 0, L_0000000002f91260;  1 drivers
v00000000030bdbd0_0 .net *"_s260", 0 0, L_0000000002f91340;  1 drivers
v00000000030be030_0 .net *"_s263", 0 0, L_000000000308ebf0;  1 drivers
v00000000030beb70_0 .net *"_s264", 0 0, L_0000000002f91f10;  1 drivers
v00000000030bec10_0 .net *"_s266", 0 0, L_0000000002f915e0;  1 drivers
v00000000030bd4f0_0 .net *"_s27", 0 0, L_000000000308cfd0;  1 drivers
v00000000030bd270_0 .net *"_s271", 0 0, L_000000000308e1f0;  1 drivers
v00000000030be990_0 .net *"_s273", 0 0, L_000000000308e3d0;  1 drivers
v00000000030bd1d0_0 .net *"_s274", 0 0, L_0000000002f91960;  1 drivers
v00000000030bd3b0_0 .net *"_s277", 0 0, L_000000000308f190;  1 drivers
v00000000030bf110_0 .net *"_s278", 0 0, L_0000000002f91d50;  1 drivers
v00000000030bd090_0 .net *"_s28", 0 0, L_0000000002b33e70;  1 drivers
v00000000030bef30_0 .net *"_s280", 0 0, L_0000000002f913b0;  1 drivers
v00000000030bd950_0 .net *"_s283", 0 0, L_000000000308d610;  1 drivers
v00000000030be2b0_0 .net *"_s284", 0 0, L_0000000002f911f0;  1 drivers
v00000000030bd9f0_0 .net *"_s289", 0 0, L_000000000308faf0;  1 drivers
v00000000030bf430_0 .net *"_s291", 0 0, L_000000000308eb50;  1 drivers
v00000000030bf390_0 .net *"_s292", 0 0, L_0000000002f91110;  1 drivers
v00000000030becb0_0 .net *"_s295", 0 0, L_000000000308f410;  1 drivers
v00000000030bead0_0 .net *"_s296", 0 0, L_0000000002f91490;  1 drivers
v00000000030bd310_0 .net *"_s299", 0 0, L_000000000308d750;  1 drivers
v00000000030bed50_0 .net *"_s3", 0 0, L_000000000308b090;  1 drivers
v00000000030bd770_0 .net *"_s300", 0 0, L_0000000002f91420;  1 drivers
v00000000030be3f0_0 .net *"_s302", 0 0, L_0000000002f91b20;  1 drivers
v00000000030bd6d0_0 .net *"_s308", 0 0, L_000000000308d6b0;  1 drivers
v00000000030bdb30_0 .net *"_s31", 0 0, L_000000000308d430;  1 drivers
v00000000030bd130_0 .net *"_s310", 0 0, L_000000000308e290;  1 drivers
v00000000030bedf0_0 .net *"_s311", 0 0, L_0000000002f91570;  1 drivers
v00000000030be490_0 .net *"_s314", 0 0, L_000000000308fc30;  1 drivers
v00000000030bf4d0_0 .net *"_s315", 0 0, L_0000000002f916c0;  1 drivers
v00000000030bf250_0 .net *"_s318", 0 0, L_000000000308ded0;  1 drivers
v00000000030bceb0_0 .net *"_s319", 0 0, L_0000000002f91a40;  1 drivers
v00000000030be7b0_0 .net *"_s32", 0 0, L_0000000002b34260;  1 drivers
v00000000030be530_0 .net *"_s34", 0 0, L_0000000002b34960;  1 drivers
v00000000030bd450_0 .net *"_s37", 0 0, L_000000000308bbd0;  1 drivers
v00000000030be5d0_0 .net *"_s38", 0 0, L_0000000002b33c40;  1 drivers
v00000000030be670_0 .net *"_s4", 0 0, L_0000000002b33e00;  1 drivers
v00000000030bce10_0 .net *"_s40", 0 0, L_0000000002b34650;  1 drivers
v00000000030bde50_0 .net *"_s43", 0 0, L_000000000308d390;  1 drivers
v00000000030bd590_0 .net *"_s44", 0 0, L_0000000002b33d20;  1 drivers
v00000000030bdc70_0 .net *"_s49", 0 0, L_000000000308b450;  1 drivers
v00000000030bcf50_0 .net *"_s50", 0 0, L_0000000002b33f50;  1 drivers
v00000000030bdd10_0 .net *"_s53", 0 0, L_000000000308d4d0;  1 drivers
v00000000030be850_0 .net *"_s54", 0 0, L_0000000002b343b0;  1 drivers
v00000000030bddb0_0 .net *"_s56", 0 0, L_0000000002b33bd0;  1 drivers
v00000000030bd630_0 .net *"_s59", 0 0, L_000000000308d570;  1 drivers
v00000000030bf070_0 .net *"_s60", 0 0, L_0000000002b342d0;  1 drivers
v00000000030bd810_0 .net *"_s63", 0 0, L_000000000308d110;  1 drivers
v00000000030bd8b0_0 .net *"_s64", 0 0, L_0000000002b33fc0;  1 drivers
v00000000030bf570_0 .net *"_s66", 0 0, L_0000000002b34340;  1 drivers
v00000000030bda90_0 .net *"_s7", 0 0, L_000000000308ae10;  1 drivers
v00000000030bcff0_0 .net *"_s71", 0 0, L_000000000308aeb0;  1 drivers
v00000000030be710_0 .net *"_s72", 0 0, L_0000000002b34500;  1 drivers
v00000000030bdef0_0 .net *"_s75", 0 0, L_000000000308af50;  1 drivers
v00000000030bdf90_0 .net *"_s76", 0 0, L_0000000002b347a0;  1 drivers
v00000000030be0d0_0 .net *"_s78", 0 0, L_0000000002b346c0;  1 drivers
v00000000030be170_0 .net *"_s8", 0 0, L_0000000002b340a0;  1 drivers
v00000000030be210_0 .net *"_s81", 0 0, L_000000000308d1b0;  1 drivers
v00000000030be350_0 .net *"_s82", 0 0, L_0000000002b348f0;  1 drivers
v00000000030bee90_0 .net *"_s85", 0 0, L_000000000308c7b0;  1 drivers
v00000000030befd0_0 .net *"_s86", 0 0, L_0000000002b34490;  1 drivers
v00000000030bf1b0_0 .net *"_s91", 0 0, L_000000000308cdf0;  1 drivers
v00000000030bf2f0_0 .net *"_s92", 0 0, L_0000000002b34810;  1 drivers
v00000000030c0470_0 .net *"_s95", 0 0, L_000000000308c8f0;  1 drivers
v00000000030bf7f0_0 .net *"_s96", 0 0, L_0000000002b34570;  1 drivers
v00000000030c0e70_0 .net *"_s99", 0 0, L_000000000308cad0;  1 drivers
L_000000000308b090 .part o0000000002fed618, 0, 1;
L_000000000308ae10 .part o0000000002fed618, 1, 1;
L_000000000308b270 .part o0000000002fed618, 2, 1;
L_000000000308b810 .part o0000000002fed618, 3, 1;
L_000000000308cfd0 .part o0000000002fed618, 0, 1;
L_000000000308d430 .part o0000000002fed618, 1, 1;
L_000000000308bbd0 .part o0000000002fed618, 2, 1;
L_000000000308d390 .part o0000000002fed618, 3, 1;
L_000000000308b450 .part o0000000002fed618, 0, 1;
L_000000000308d4d0 .part o0000000002fed618, 1, 1;
L_000000000308d570 .part o0000000002fed618, 2, 1;
L_000000000308d110 .part o0000000002fed618, 3, 1;
L_000000000308aeb0 .part o0000000002fed618, 0, 1;
L_000000000308af50 .part o0000000002fed618, 1, 1;
L_000000000308d1b0 .part o0000000002fed618, 2, 1;
L_000000000308c7b0 .part o0000000002fed618, 3, 1;
L_000000000308cdf0 .part o0000000002fed618, 0, 1;
L_000000000308c8f0 .part o0000000002fed618, 1, 1;
L_000000000308cad0 .part o0000000002fed618, 2, 1;
L_000000000308c3f0 .part o0000000002fed618, 3, 1;
L_000000000308b4f0 .part o0000000002fed618, 0, 1;
L_000000000308aff0 .part o0000000002fed618, 1, 1;
L_000000000308b310 .part o0000000002fed618, 2, 1;
L_000000000308c990 .part o0000000002fed618, 3, 1;
L_000000000308b8b0 .part o0000000002fed618, 0, 1;
L_000000000308b590 .part o0000000002fed618, 1, 1;
L_000000000308bef0 .part o0000000002fed618, 2, 1;
L_000000000308b950 .part o0000000002fed618, 3, 1;
L_000000000308b630 .part o0000000002fed618, 0, 1;
L_000000000308c0d0 .part o0000000002fed618, 1, 1;
L_000000000308b6d0 .part o0000000002fed618, 2, 1;
L_000000000308cd50 .part o0000000002fed618, 3, 1;
L_000000000308b9f0 .part o0000000002fed618, 0, 1;
L_000000000308be50 .part o0000000002fed618, 1, 1;
L_000000000308ba90 .part o0000000002fed618, 2, 1;
L_000000000308bc70 .part o0000000002fed618, 3, 1;
L_000000000308ccb0 .part o0000000002fed618, 0, 1;
L_000000000308c210 .part o0000000002fed618, 1, 1;
L_000000000308bd10 .part o0000000002fed618, 2, 1;
L_000000000308bf90 .part o0000000002fed618, 3, 1;
L_000000000308ca30 .part o0000000002fed618, 0, 1;
L_000000000308cb70 .part o0000000002fed618, 1, 1;
L_000000000308c530 .part o0000000002fed618, 2, 1;
L_000000000308c030 .part o0000000002fed618, 3, 1;
L_000000000308ce90 .part o0000000002fed618, 0, 1;
L_000000000308c170 .part o0000000002fed618, 1, 1;
L_000000000308c2b0 .part o0000000002fed618, 2, 1;
L_000000000308c5d0 .part o0000000002fed618, 3, 1;
L_000000000308c670 .part o0000000002fed618, 0, 1;
L_000000000308c710 .part o0000000002fed618, 1, 1;
L_000000000308c850 .part o0000000002fed618, 2, 1;
L_000000000308ebf0 .part o0000000002fed618, 3, 1;
L_000000000308e1f0 .part o0000000002fed618, 0, 1;
L_000000000308e3d0 .part o0000000002fed618, 1, 1;
L_000000000308f190 .part o0000000002fed618, 2, 1;
L_000000000308d610 .part o0000000002fed618, 3, 1;
L_000000000308faf0 .part o0000000002fed618, 0, 1;
L_000000000308eb50 .part o0000000002fed618, 1, 1;
L_000000000308f410 .part o0000000002fed618, 2, 1;
L_000000000308d750 .part o0000000002fed618, 3, 1;
LS_000000000308e6f0_0_0 .concat8 [ 1 1 1 1], L_0000000002b34030, L_0000000002b33d20, L_0000000002b34340, L_0000000002b34490;
LS_000000000308e6f0_0_4 .concat8 [ 1 1 1 1], L_00000000030d5390, L_00000000030d59b0, L_00000000030d5ef0, L_00000000030d5080;
LS_000000000308e6f0_0_8 .concat8 [ 1 1 1 1], L_00000000030d54e0, L_00000000030d5550, L_00000000030d5cc0, L_00000000030d5b00;
LS_000000000308e6f0_0_12 .concat8 [ 1 1 1 1], L_0000000002f915e0, L_0000000002f911f0, L_0000000002f91b20, L_0000000002f91a40;
L_000000000308e6f0 .concat8 [ 4 4 4 4], LS_000000000308e6f0_0_0, LS_000000000308e6f0_0_4, LS_000000000308e6f0_0_8, LS_000000000308e6f0_0_12;
L_000000000308d6b0 .part o0000000002fed618, 0, 1;
L_000000000308e290 .part o0000000002fed618, 1, 1;
L_000000000308fc30 .part o0000000002fed618, 2, 1;
L_000000000308ded0 .part o0000000002fed618, 3, 1;
S_0000000003056140 .scope module, "RD2" "ReadDecoder_4_16" 2 7, 6 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /OUTPUT 16 "Wordline"
L_0000000002f91500 .functor NOT 1, L_000000000308e470, C4<0>, C4<0>, C4<0>;
L_0000000002f912d0 .functor NOT 1, L_000000000308f4b0, C4<0>, C4<0>, C4<0>;
L_0000000002f91730 .functor AND 1, L_0000000002f91500, L_0000000002f912d0, C4<1>, C4<1>;
L_0000000002f91650 .functor NOT 1, L_000000000308ef10, C4<0>, C4<0>, C4<0>;
L_0000000002f91180 .functor AND 1, L_0000000002f91730, L_0000000002f91650, C4<1>, C4<1>;
L_0000000002f91b90 .functor NOT 1, L_000000000308ea10, C4<0>, C4<0>, C4<0>;
L_0000000002f918f0 .functor AND 1, L_0000000002f91180, L_0000000002f91b90, C4<1>, C4<1>;
L_0000000002f91880 .functor NOT 1, L_000000000308f910, C4<0>, C4<0>, C4<0>;
L_0000000002f91c70 .functor NOT 1, L_000000000308f050, C4<0>, C4<0>, C4<0>;
L_0000000002f91e30 .functor AND 1, L_0000000002f91880, L_0000000002f91c70, C4<1>, C4<1>;
L_0000000002f919d0 .functor NOT 1, L_000000000308e010, C4<0>, C4<0>, C4<0>;
L_0000000002f91c00 .functor AND 1, L_0000000002f91e30, L_0000000002f919d0, C4<1>, C4<1>;
L_0000000002f91ab0 .functor AND 1, L_0000000002f91c00, L_000000000308dbb0, C4<1>, C4<1>;
L_0000000002f91810 .functor NOT 1, L_000000000308f230, C4<0>, C4<0>, C4<0>;
L_0000000002f91f80 .functor NOT 1, L_000000000308fcd0, C4<0>, C4<0>, C4<0>;
L_0000000002f917a0 .functor AND 1, L_0000000002f91810, L_0000000002f91f80, C4<1>, C4<1>;
L_0000000002f91ce0 .functor AND 1, L_0000000002f917a0, L_000000000308dd90, C4<1>, C4<1>;
L_0000000002f91ff0 .functor NOT 1, L_000000000308fa50, C4<0>, C4<0>, C4<0>;
L_0000000002f92ba0 .functor AND 1, L_0000000002f91ce0, L_0000000002f91ff0, C4<1>, C4<1>;
L_0000000002f92660 .functor NOT 1, L_000000000308de30, C4<0>, C4<0>, C4<0>;
L_0000000002f926d0 .functor NOT 1, L_000000000308fd70, C4<0>, C4<0>, C4<0>;
L_0000000002f922e0 .functor AND 1, L_0000000002f92660, L_0000000002f926d0, C4<1>, C4<1>;
L_0000000002f92e40 .functor AND 1, L_0000000002f922e0, L_000000000308d9d0, C4<1>, C4<1>;
L_0000000002f92c10 .functor AND 1, L_0000000002f92e40, L_000000000308d7f0, C4<1>, C4<1>;
L_0000000002f92350 .functor NOT 1, L_000000000308e0b0, C4<0>, C4<0>, C4<0>;
L_0000000002f92820 .functor AND 1, L_0000000002f92350, L_000000000308ed30, C4<1>, C4<1>;
L_0000000002f92270 .functor NOT 1, L_000000000308e510, C4<0>, C4<0>, C4<0>;
L_0000000002f92430 .functor AND 1, L_0000000002f92820, L_0000000002f92270, C4<1>, C4<1>;
L_0000000002f92740 .functor NOT 1, L_000000000308d890, C4<0>, C4<0>, C4<0>;
L_0000000002f923c0 .functor AND 1, L_0000000002f92430, L_0000000002f92740, C4<1>, C4<1>;
L_0000000002f92a50 .functor NOT 1, L_000000000308f550, C4<0>, C4<0>, C4<0>;
L_0000000002f927b0 .functor AND 1, L_0000000002f92a50, L_000000000308f370, C4<1>, C4<1>;
L_0000000002f92ac0 .functor NOT 1, L_000000000308f870, C4<0>, C4<0>, C4<0>;
L_0000000002f924a0 .functor AND 1, L_0000000002f927b0, L_0000000002f92ac0, C4<1>, C4<1>;
L_0000000002f92c80 .functor AND 1, L_0000000002f924a0, L_000000000308dc50, C4<1>, C4<1>;
L_0000000002f92510 .functor NOT 1, L_000000000308e150, C4<0>, C4<0>, C4<0>;
L_0000000002f92f20 .functor AND 1, L_0000000002f92510, L_000000000308da70, C4<1>, C4<1>;
L_0000000002f92970 .functor AND 1, L_0000000002f92f20, L_000000000308dcf0, C4<1>, C4<1>;
L_0000000002f92cf0 .functor NOT 1, L_000000000308efb0, C4<0>, C4<0>, C4<0>;
L_0000000002f92580 .functor AND 1, L_0000000002f92970, L_0000000002f92cf0, C4<1>, C4<1>;
L_0000000002f92f90 .functor NOT 1, L_000000000308e8d0, C4<0>, C4<0>, C4<0>;
L_0000000002f92120 .functor AND 1, L_0000000002f92f90, L_000000000308f730, C4<1>, C4<1>;
L_0000000002f92190 .functor AND 1, L_0000000002f92120, L_000000000308f0f0, C4<1>, C4<1>;
L_0000000002f93000 .functor AND 1, L_0000000002f92190, L_000000000308edd0, C4<1>, C4<1>;
L_0000000002f92d60 .functor NOT 1, L_000000000308e970, C4<0>, C4<0>, C4<0>;
L_0000000002f92890 .functor AND 1, L_000000000308f2d0, L_0000000002f92d60, C4<1>, C4<1>;
L_0000000002f925f0 .functor NOT 1, L_000000000308db10, C4<0>, C4<0>, C4<0>;
L_0000000002f92900 .functor AND 1, L_0000000002f92890, L_0000000002f925f0, C4<1>, C4<1>;
L_0000000002f92200 .functor NOT 1, L_000000000308f5f0, C4<0>, C4<0>, C4<0>;
L_0000000002f929e0 .functor AND 1, L_0000000002f92900, L_0000000002f92200, C4<1>, C4<1>;
L_0000000002f92b30 .functor NOT 1, L_000000000308f690, C4<0>, C4<0>, C4<0>;
L_0000000002f92dd0 .functor AND 1, L_000000000308fb90, L_0000000002f92b30, C4<1>, C4<1>;
L_0000000002f92eb0 .functor NOT 1, L_000000000308ec90, C4<0>, C4<0>, C4<0>;
L_0000000002f91dc0 .functor AND 1, L_0000000002f92dd0, L_0000000002f92eb0, C4<1>, C4<1>;
L_0000000002f93ec0 .functor AND 1, L_0000000002f91dc0, L_000000000308ee70, C4<1>, C4<1>;
L_0000000002f93670 .functor NOT 1, L_000000000308e5b0, C4<0>, C4<0>, C4<0>;
L_0000000002f931a0 .functor AND 1, L_000000000308df70, L_0000000002f93670, C4<1>, C4<1>;
L_0000000002f93fa0 .functor AND 1, L_0000000002f931a0, L_000000000308e650, C4<1>, C4<1>;
L_0000000002f93b40 .functor NOT 1, L_000000000308f7d0, C4<0>, C4<0>, C4<0>;
L_0000000002f93750 .functor AND 1, L_0000000002f93fa0, L_0000000002f93b40, C4<1>, C4<1>;
L_0000000002f936e0 .functor NOT 1, L_000000000308e330, C4<0>, C4<0>, C4<0>;
L_0000000002f932f0 .functor AND 1, L_000000000308f9b0, L_0000000002f936e0, C4<1>, C4<1>;
L_0000000002f937c0 .functor AND 1, L_0000000002f932f0, L_000000000308d930, C4<1>, C4<1>;
L_0000000002f93ad0 .functor AND 1, L_0000000002f937c0, L_000000000308e790, C4<1>, C4<1>;
L_0000000002f93360 .functor AND 1, L_000000000308e830, L_000000000308eab0, C4<1>, C4<1>;
L_0000000002f938a0 .functor NOT 1, L_0000000003091cb0, C4<0>, C4<0>, C4<0>;
L_0000000002f93980 .functor AND 1, L_0000000002f93360, L_0000000002f938a0, C4<1>, C4<1>;
L_0000000002f933d0 .functor NOT 1, L_0000000003091df0, C4<0>, C4<0>, C4<0>;
L_0000000002f93bb0 .functor AND 1, L_0000000002f93980, L_0000000002f933d0, C4<1>, C4<1>;
L_0000000002f93c20 .functor AND 1, L_0000000003090b30, L_0000000003090950, C4<1>, C4<1>;
L_0000000002f93c90 .functor NOT 1, L_0000000003091a30, C4<0>, C4<0>, C4<0>;
L_0000000002f93a60 .functor AND 1, L_0000000002f93c20, L_0000000002f93c90, C4<1>, C4<1>;
L_0000000002f93910 .functor AND 1, L_0000000002f93a60, L_0000000003091ad0, C4<1>, C4<1>;
L_0000000002f939f0 .functor AND 1, L_0000000003092570, L_00000000030909f0, C4<1>, C4<1>;
L_0000000002f93280 .functor AND 1, L_0000000002f939f0, L_0000000003091210, C4<1>, C4<1>;
L_0000000002f93d00 .functor NOT 1, L_0000000003091c10, C4<0>, C4<0>, C4<0>;
L_0000000002f93f30 .functor AND 1, L_0000000002f93280, L_0000000002f93d00, C4<1>, C4<1>;
L_0000000002f93d70 .functor AND 1, L_0000000003092250, L_0000000003091e90, C4<1>, C4<1>;
L_0000000002f93440 .functor AND 1, L_0000000002f93d70, L_00000000030922f0, C4<1>, C4<1>;
L_0000000002f94010 .functor AND 1, L_0000000002f93440, L_00000000030913f0, C4<1>, C4<1>;
v00000000030bfd90_0 .net "RegId", 3 0, o0000000002fef1d8;  alias, 0 drivers
v00000000030bf9d0_0 .net "Wordline", 15 0, L_0000000003090590;  alias, 1 drivers
v00000000030bfa70_0 .net *"_s10", 0 0, L_0000000002f91730;  1 drivers
v00000000030c0b50_0 .net *"_s100", 0 0, L_0000000002f92270;  1 drivers
v00000000030c0bf0_0 .net *"_s102", 0 0, L_0000000002f92430;  1 drivers
v00000000030c0970_0 .net *"_s105", 0 0, L_000000000308d890;  1 drivers
v00000000030c0510_0 .net *"_s106", 0 0, L_0000000002f92740;  1 drivers
v00000000030c05b0_0 .net *"_s108", 0 0, L_0000000002f923c0;  1 drivers
v00000000030c0f10_0 .net *"_s113", 0 0, L_000000000308f550;  1 drivers
v00000000030bfb10_0 .net *"_s114", 0 0, L_0000000002f92a50;  1 drivers
v00000000030c0650_0 .net *"_s117", 0 0, L_000000000308f370;  1 drivers
v00000000030c0ab0_0 .net *"_s118", 0 0, L_0000000002f927b0;  1 drivers
v00000000030bfe30_0 .net *"_s121", 0 0, L_000000000308f870;  1 drivers
v00000000030bf610_0 .net *"_s122", 0 0, L_0000000002f92ac0;  1 drivers
v00000000030bfcf0_0 .net *"_s124", 0 0, L_0000000002f924a0;  1 drivers
v00000000030c08d0_0 .net *"_s127", 0 0, L_000000000308dc50;  1 drivers
v00000000030bfc50_0 .net *"_s128", 0 0, L_0000000002f92c80;  1 drivers
v00000000030bf6b0_0 .net *"_s13", 0 0, L_000000000308ef10;  1 drivers
v00000000030bff70_0 .net *"_s133", 0 0, L_000000000308e150;  1 drivers
v00000000030c06f0_0 .net *"_s134", 0 0, L_0000000002f92510;  1 drivers
v00000000030bf750_0 .net *"_s137", 0 0, L_000000000308da70;  1 drivers
v00000000030c0010_0 .net *"_s138", 0 0, L_0000000002f92f20;  1 drivers
v00000000030bf890_0 .net *"_s14", 0 0, L_0000000002f91650;  1 drivers
v00000000030c0790_0 .net *"_s141", 0 0, L_000000000308dcf0;  1 drivers
v00000000030bfed0_0 .net *"_s142", 0 0, L_0000000002f92970;  1 drivers
v00000000030c0330_0 .net *"_s145", 0 0, L_000000000308efb0;  1 drivers
v00000000030c0830_0 .net *"_s146", 0 0, L_0000000002f92cf0;  1 drivers
v00000000030c00b0_0 .net *"_s148", 0 0, L_0000000002f92580;  1 drivers
v00000000030c01f0_0 .net *"_s153", 0 0, L_000000000308e8d0;  1 drivers
v00000000030c0150_0 .net *"_s154", 0 0, L_0000000002f92f90;  1 drivers
v00000000030c0a10_0 .net *"_s157", 0 0, L_000000000308f730;  1 drivers
v00000000030c0c90_0 .net *"_s158", 0 0, L_0000000002f92120;  1 drivers
v00000000030c0d30_0 .net *"_s16", 0 0, L_0000000002f91180;  1 drivers
v00000000030bf930_0 .net *"_s161", 0 0, L_000000000308f0f0;  1 drivers
v00000000030bfbb0_0 .net *"_s162", 0 0, L_0000000002f92190;  1 drivers
v00000000030c0290_0 .net *"_s165", 0 0, L_000000000308edd0;  1 drivers
v00000000030c03d0_0 .net *"_s166", 0 0, L_0000000002f93000;  1 drivers
v00000000030c0dd0_0 .net *"_s171", 0 0, L_000000000308f2d0;  1 drivers
v00000000030832f0_0 .net *"_s173", 0 0, L_000000000308e970;  1 drivers
v0000000003082cb0_0 .net *"_s174", 0 0, L_0000000002f92d60;  1 drivers
v0000000003082350_0 .net *"_s176", 0 0, L_0000000002f92890;  1 drivers
v0000000003083250_0 .net *"_s179", 0 0, L_000000000308db10;  1 drivers
v0000000003082710_0 .net *"_s180", 0 0, L_0000000002f925f0;  1 drivers
v0000000003082f30_0 .net *"_s182", 0 0, L_0000000002f92900;  1 drivers
v00000000030819f0_0 .net *"_s185", 0 0, L_000000000308f5f0;  1 drivers
v0000000003083430_0 .net *"_s186", 0 0, L_0000000002f92200;  1 drivers
v0000000003082030_0 .net *"_s188", 0 0, L_0000000002f929e0;  1 drivers
v0000000003082990_0 .net *"_s19", 0 0, L_000000000308ea10;  1 drivers
v0000000003082c10_0 .net *"_s193", 0 0, L_000000000308fb90;  1 drivers
v0000000003081590_0 .net *"_s195", 0 0, L_000000000308f690;  1 drivers
v00000000030827b0_0 .net *"_s196", 0 0, L_0000000002f92b30;  1 drivers
v0000000003081630_0 .net *"_s198", 0 0, L_0000000002f92dd0;  1 drivers
v0000000003082170_0 .net *"_s20", 0 0, L_0000000002f91b90;  1 drivers
v0000000003083390_0 .net *"_s201", 0 0, L_000000000308ec90;  1 drivers
v00000000030834d0_0 .net *"_s202", 0 0, L_0000000002f92eb0;  1 drivers
v0000000003082b70_0 .net *"_s204", 0 0, L_0000000002f91dc0;  1 drivers
v0000000003082d50_0 .net *"_s207", 0 0, L_000000000308ee70;  1 drivers
v0000000003082df0_0 .net *"_s208", 0 0, L_0000000002f93ec0;  1 drivers
v00000000030816d0_0 .net *"_s213", 0 0, L_000000000308df70;  1 drivers
v0000000003081270_0 .net *"_s215", 0 0, L_000000000308e5b0;  1 drivers
v00000000030814f0_0 .net *"_s216", 0 0, L_0000000002f93670;  1 drivers
v0000000003081450_0 .net *"_s218", 0 0, L_0000000002f931a0;  1 drivers
v0000000003081ef0_0 .net *"_s22", 0 0, L_0000000002f918f0;  1 drivers
v0000000003082a30_0 .net *"_s221", 0 0, L_000000000308e650;  1 drivers
v0000000003081810_0 .net *"_s222", 0 0, L_0000000002f93fa0;  1 drivers
v0000000003080f50_0 .net *"_s225", 0 0, L_000000000308f7d0;  1 drivers
v0000000003082fd0_0 .net *"_s226", 0 0, L_0000000002f93b40;  1 drivers
v0000000003082ad0_0 .net *"_s228", 0 0, L_0000000002f93750;  1 drivers
v0000000003081310_0 .net *"_s233", 0 0, L_000000000308f9b0;  1 drivers
v0000000003081a90_0 .net *"_s235", 0 0, L_000000000308e330;  1 drivers
v00000000030820d0_0 .net *"_s236", 0 0, L_0000000002f936e0;  1 drivers
v00000000030823f0_0 .net *"_s238", 0 0, L_0000000002f932f0;  1 drivers
v0000000003083570_0 .net *"_s241", 0 0, L_000000000308d930;  1 drivers
v0000000003082e90_0 .net *"_s242", 0 0, L_0000000002f937c0;  1 drivers
v0000000003080e10_0 .net *"_s245", 0 0, L_000000000308e790;  1 drivers
v0000000003081770_0 .net *"_s246", 0 0, L_0000000002f93ad0;  1 drivers
v0000000003081bd0_0 .net *"_s251", 0 0, L_000000000308e830;  1 drivers
v0000000003080eb0_0 .net *"_s253", 0 0, L_000000000308eab0;  1 drivers
v0000000003081c70_0 .net *"_s254", 0 0, L_0000000002f93360;  1 drivers
v0000000003083070_0 .net *"_s257", 0 0, L_0000000003091cb0;  1 drivers
v0000000003080ff0_0 .net *"_s258", 0 0, L_0000000002f938a0;  1 drivers
v0000000003083110_0 .net *"_s260", 0 0, L_0000000002f93980;  1 drivers
v0000000003081d10_0 .net *"_s263", 0 0, L_0000000003091df0;  1 drivers
v00000000030831b0_0 .net *"_s264", 0 0, L_0000000002f933d0;  1 drivers
v0000000003082850_0 .net *"_s266", 0 0, L_0000000002f93bb0;  1 drivers
v00000000030818b0_0 .net *"_s27", 0 0, L_000000000308f910;  1 drivers
v0000000003081e50_0 .net *"_s271", 0 0, L_0000000003090b30;  1 drivers
v0000000003081950_0 .net *"_s273", 0 0, L_0000000003090950;  1 drivers
v0000000003081b30_0 .net *"_s274", 0 0, L_0000000002f93c20;  1 drivers
v0000000003081090_0 .net *"_s277", 0 0, L_0000000003091a30;  1 drivers
v0000000003081db0_0 .net *"_s278", 0 0, L_0000000002f93c90;  1 drivers
v00000000030828f0_0 .net *"_s28", 0 0, L_0000000002f91880;  1 drivers
v0000000003081f90_0 .net *"_s280", 0 0, L_0000000002f93a60;  1 drivers
v00000000030811d0_0 .net *"_s283", 0 0, L_0000000003091ad0;  1 drivers
v0000000003081130_0 .net *"_s284", 0 0, L_0000000002f93910;  1 drivers
v0000000003082210_0 .net *"_s289", 0 0, L_0000000003092570;  1 drivers
v00000000030822b0_0 .net *"_s291", 0 0, L_00000000030909f0;  1 drivers
v00000000030813b0_0 .net *"_s292", 0 0, L_0000000002f939f0;  1 drivers
v0000000003082490_0 .net *"_s295", 0 0, L_0000000003091210;  1 drivers
v0000000003082530_0 .net *"_s296", 0 0, L_0000000002f93280;  1 drivers
v00000000030825d0_0 .net *"_s299", 0 0, L_0000000003091c10;  1 drivers
v0000000003082670_0 .net *"_s3", 0 0, L_000000000308e470;  1 drivers
v0000000003085c30_0 .net *"_s300", 0 0, L_0000000002f93d00;  1 drivers
v0000000003084790_0 .net *"_s302", 0 0, L_0000000002f93f30;  1 drivers
v00000000030839d0_0 .net *"_s308", 0 0, L_0000000003092250;  1 drivers
v00000000030837f0_0 .net *"_s31", 0 0, L_000000000308f050;  1 drivers
v0000000003083610_0 .net *"_s310", 0 0, L_0000000003091e90;  1 drivers
v00000000030843d0_0 .net *"_s311", 0 0, L_0000000002f93d70;  1 drivers
v0000000003083bb0_0 .net *"_s314", 0 0, L_00000000030922f0;  1 drivers
v0000000003084fb0_0 .net *"_s315", 0 0, L_0000000002f93440;  1 drivers
v0000000003083a70_0 .net *"_s318", 0 0, L_00000000030913f0;  1 drivers
v0000000003084c90_0 .net *"_s319", 0 0, L_0000000002f94010;  1 drivers
v0000000003083930_0 .net *"_s32", 0 0, L_0000000002f91c70;  1 drivers
v0000000003085cd0_0 .net *"_s34", 0 0, L_0000000002f91e30;  1 drivers
v0000000003085870_0 .net *"_s37", 0 0, L_000000000308e010;  1 drivers
v0000000003085190_0 .net *"_s38", 0 0, L_0000000002f919d0;  1 drivers
v0000000003083f70_0 .net *"_s4", 0 0, L_0000000002f91500;  1 drivers
v0000000003085730_0 .net *"_s40", 0 0, L_0000000002f91c00;  1 drivers
v00000000030857d0_0 .net *"_s43", 0 0, L_000000000308dbb0;  1 drivers
v0000000003085050_0 .net *"_s44", 0 0, L_0000000002f91ab0;  1 drivers
v0000000003084a10_0 .net *"_s49", 0 0, L_000000000308f230;  1 drivers
v00000000030855f0_0 .net *"_s50", 0 0, L_0000000002f91810;  1 drivers
v00000000030852d0_0 .net *"_s53", 0 0, L_000000000308fcd0;  1 drivers
v0000000003085690_0 .net *"_s54", 0 0, L_0000000002f91f80;  1 drivers
v0000000003084d30_0 .net *"_s56", 0 0, L_0000000002f917a0;  1 drivers
v0000000003085230_0 .net *"_s59", 0 0, L_000000000308dd90;  1 drivers
v0000000003085370_0 .net *"_s60", 0 0, L_0000000002f91ce0;  1 drivers
v0000000003085910_0 .net *"_s63", 0 0, L_000000000308fa50;  1 drivers
v00000000030850f0_0 .net *"_s64", 0 0, L_0000000002f91ff0;  1 drivers
v0000000003085d70_0 .net *"_s66", 0 0, L_0000000002f92ba0;  1 drivers
v0000000003084830_0 .net *"_s7", 0 0, L_000000000308f4b0;  1 drivers
v0000000003085410_0 .net *"_s71", 0 0, L_000000000308de30;  1 drivers
v0000000003085b90_0 .net *"_s72", 0 0, L_0000000002f92660;  1 drivers
v0000000003084330_0 .net *"_s75", 0 0, L_000000000308fd70;  1 drivers
v0000000003084b50_0 .net *"_s76", 0 0, L_0000000002f926d0;  1 drivers
v00000000030854b0_0 .net *"_s78", 0 0, L_0000000002f922e0;  1 drivers
v0000000003083750_0 .net *"_s8", 0 0, L_0000000002f912d0;  1 drivers
v0000000003084bf0_0 .net *"_s81", 0 0, L_000000000308d9d0;  1 drivers
v0000000003085550_0 .net *"_s82", 0 0, L_0000000002f92e40;  1 drivers
v0000000003083890_0 .net *"_s85", 0 0, L_000000000308d7f0;  1 drivers
v00000000030859b0_0 .net *"_s86", 0 0, L_0000000002f92c10;  1 drivers
v0000000003085a50_0 .net *"_s91", 0 0, L_000000000308e0b0;  1 drivers
v0000000003084f10_0 .net *"_s92", 0 0, L_0000000002f92350;  1 drivers
v0000000003085af0_0 .net *"_s95", 0 0, L_000000000308ed30;  1 drivers
v00000000030836b0_0 .net *"_s96", 0 0, L_0000000002f92820;  1 drivers
v0000000003084dd0_0 .net *"_s99", 0 0, L_000000000308e510;  1 drivers
L_000000000308e470 .part o0000000002fef1d8, 0, 1;
L_000000000308f4b0 .part o0000000002fef1d8, 1, 1;
L_000000000308ef10 .part o0000000002fef1d8, 2, 1;
L_000000000308ea10 .part o0000000002fef1d8, 3, 1;
L_000000000308f910 .part o0000000002fef1d8, 0, 1;
L_000000000308f050 .part o0000000002fef1d8, 1, 1;
L_000000000308e010 .part o0000000002fef1d8, 2, 1;
L_000000000308dbb0 .part o0000000002fef1d8, 3, 1;
L_000000000308f230 .part o0000000002fef1d8, 0, 1;
L_000000000308fcd0 .part o0000000002fef1d8, 1, 1;
L_000000000308dd90 .part o0000000002fef1d8, 2, 1;
L_000000000308fa50 .part o0000000002fef1d8, 3, 1;
L_000000000308de30 .part o0000000002fef1d8, 0, 1;
L_000000000308fd70 .part o0000000002fef1d8, 1, 1;
L_000000000308d9d0 .part o0000000002fef1d8, 2, 1;
L_000000000308d7f0 .part o0000000002fef1d8, 3, 1;
L_000000000308e0b0 .part o0000000002fef1d8, 0, 1;
L_000000000308ed30 .part o0000000002fef1d8, 1, 1;
L_000000000308e510 .part o0000000002fef1d8, 2, 1;
L_000000000308d890 .part o0000000002fef1d8, 3, 1;
L_000000000308f550 .part o0000000002fef1d8, 0, 1;
L_000000000308f370 .part o0000000002fef1d8, 1, 1;
L_000000000308f870 .part o0000000002fef1d8, 2, 1;
L_000000000308dc50 .part o0000000002fef1d8, 3, 1;
L_000000000308e150 .part o0000000002fef1d8, 0, 1;
L_000000000308da70 .part o0000000002fef1d8, 1, 1;
L_000000000308dcf0 .part o0000000002fef1d8, 2, 1;
L_000000000308efb0 .part o0000000002fef1d8, 3, 1;
L_000000000308e8d0 .part o0000000002fef1d8, 0, 1;
L_000000000308f730 .part o0000000002fef1d8, 1, 1;
L_000000000308f0f0 .part o0000000002fef1d8, 2, 1;
L_000000000308edd0 .part o0000000002fef1d8, 3, 1;
L_000000000308f2d0 .part o0000000002fef1d8, 0, 1;
L_000000000308e970 .part o0000000002fef1d8, 1, 1;
L_000000000308db10 .part o0000000002fef1d8, 2, 1;
L_000000000308f5f0 .part o0000000002fef1d8, 3, 1;
L_000000000308fb90 .part o0000000002fef1d8, 0, 1;
L_000000000308f690 .part o0000000002fef1d8, 1, 1;
L_000000000308ec90 .part o0000000002fef1d8, 2, 1;
L_000000000308ee70 .part o0000000002fef1d8, 3, 1;
L_000000000308df70 .part o0000000002fef1d8, 0, 1;
L_000000000308e5b0 .part o0000000002fef1d8, 1, 1;
L_000000000308e650 .part o0000000002fef1d8, 2, 1;
L_000000000308f7d0 .part o0000000002fef1d8, 3, 1;
L_000000000308f9b0 .part o0000000002fef1d8, 0, 1;
L_000000000308e330 .part o0000000002fef1d8, 1, 1;
L_000000000308d930 .part o0000000002fef1d8, 2, 1;
L_000000000308e790 .part o0000000002fef1d8, 3, 1;
L_000000000308e830 .part o0000000002fef1d8, 0, 1;
L_000000000308eab0 .part o0000000002fef1d8, 1, 1;
L_0000000003091cb0 .part o0000000002fef1d8, 2, 1;
L_0000000003091df0 .part o0000000002fef1d8, 3, 1;
L_0000000003090b30 .part o0000000002fef1d8, 0, 1;
L_0000000003090950 .part o0000000002fef1d8, 1, 1;
L_0000000003091a30 .part o0000000002fef1d8, 2, 1;
L_0000000003091ad0 .part o0000000002fef1d8, 3, 1;
L_0000000003092570 .part o0000000002fef1d8, 0, 1;
L_00000000030909f0 .part o0000000002fef1d8, 1, 1;
L_0000000003091210 .part o0000000002fef1d8, 2, 1;
L_0000000003091c10 .part o0000000002fef1d8, 3, 1;
LS_0000000003090590_0_0 .concat8 [ 1 1 1 1], L_0000000002f918f0, L_0000000002f91ab0, L_0000000002f92ba0, L_0000000002f92c10;
LS_0000000003090590_0_4 .concat8 [ 1 1 1 1], L_0000000002f923c0, L_0000000002f92c80, L_0000000002f92580, L_0000000002f93000;
LS_0000000003090590_0_8 .concat8 [ 1 1 1 1], L_0000000002f929e0, L_0000000002f93ec0, L_0000000002f93750, L_0000000002f93ad0;
LS_0000000003090590_0_12 .concat8 [ 1 1 1 1], L_0000000002f93bb0, L_0000000002f93910, L_0000000002f93f30, L_0000000002f94010;
L_0000000003090590 .concat8 [ 4 4 4 4], LS_0000000003090590_0_0, LS_0000000003090590_0_4, LS_0000000003090590_0_8, LS_0000000003090590_0_12;
L_0000000003092250 .part o0000000002fef1d8, 0, 1;
L_0000000003091e90 .part o0000000002fef1d8, 1, 1;
L_00000000030922f0 .part o0000000002fef1d8, 2, 1;
L_00000000030913f0 .part o0000000002fef1d8, 3, 1;
S_0000000003056a40 .scope module, "WD" "WriteDecoder_4_16" 2 9, 7 1 0, S_0000000000ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /INPUT 1 "WriteReg"
    .port_info 2 /OUTPUT 16 "Wordline"
L_0000000002f93590 .functor NOT 1, L_0000000003091b70, C4<0>, C4<0>, C4<0>;
L_0000000002f934b0 .functor NOT 1, L_00000000030910d0, C4<0>, C4<0>, C4<0>;
L_0000000002f93130 .functor AND 1, L_0000000002f93590, L_0000000002f934b0, C4<1>, C4<1>;
L_0000000002f93210 .functor NOT 1, L_0000000003091490, C4<0>, C4<0>, C4<0>;
L_0000000002f93520 .functor AND 1, L_0000000002f93130, L_0000000002f93210, C4<1>, C4<1>;
L_0000000002f93de0 .functor NOT 1, L_0000000003091170, C4<0>, C4<0>, C4<0>;
L_0000000002f93e50 .functor AND 1, L_0000000002f93520, L_0000000002f93de0, C4<1>, C4<1>;
L_0000000002f93830 .functor NOT 1, L_00000000030904f0, C4<0>, C4<0>, C4<0>;
L_0000000002f93600 .functor NOT 1, L_0000000003091f30, C4<0>, C4<0>, C4<0>;
L_00000000030d7bc0 .functor AND 1, L_0000000002f93830, L_0000000002f93600, C4<1>, C4<1>;
L_00000000030d7ed0 .functor NOT 1, L_0000000003090270, C4<0>, C4<0>, C4<0>;
L_00000000030d7d80 .functor AND 1, L_00000000030d7bc0, L_00000000030d7ed0, C4<1>, C4<1>;
L_00000000030d7ae0 .functor AND 1, L_00000000030d7d80, L_000000000308fe10, C4<1>, C4<1>;
L_00000000030d7990 .functor NOT 1, L_0000000003090a90, C4<0>, C4<0>, C4<0>;
L_00000000030d71b0 .functor NOT 1, L_00000000030917b0, C4<0>, C4<0>, C4<0>;
L_00000000030d7f40 .functor AND 1, L_00000000030d7990, L_00000000030d71b0, C4<1>, C4<1>;
L_00000000030d86b0 .functor AND 1, L_00000000030d7f40, L_00000000030924d0, C4<1>, C4<1>;
L_00000000030d7a00 .functor NOT 1, L_0000000003090630, C4<0>, C4<0>, C4<0>;
L_00000000030d85d0 .functor AND 1, L_00000000030d86b0, L_00000000030d7a00, C4<1>, C4<1>;
L_00000000030d7840 .functor NOT 1, L_00000000030906d0, C4<0>, C4<0>, C4<0>;
L_00000000030d84f0 .functor NOT 1, L_0000000003091d50, C4<0>, C4<0>, C4<0>;
L_00000000030d83a0 .functor AND 1, L_00000000030d7840, L_00000000030d84f0, C4<1>, C4<1>;
L_00000000030d6ff0 .functor AND 1, L_00000000030d83a0, L_0000000003092430, C4<1>, C4<1>;
L_00000000030d7a70 .functor AND 1, L_00000000030d6ff0, L_0000000003090bd0, C4<1>, C4<1>;
L_00000000030d8870 .functor NOT 1, L_00000000030912b0, C4<0>, C4<0>, C4<0>;
L_00000000030d7760 .functor AND 1, L_00000000030d8870, L_0000000003090770, C4<1>, C4<1>;
L_00000000030d8640 .functor NOT 1, L_0000000003090310, C4<0>, C4<0>, C4<0>;
L_00000000030d7c30 .functor AND 1, L_00000000030d7760, L_00000000030d8640, C4<1>, C4<1>;
L_00000000030d70d0 .functor NOT 1, L_0000000003090d10, C4<0>, C4<0>, C4<0>;
L_00000000030d74c0 .functor AND 1, L_00000000030d7c30, L_00000000030d70d0, C4<1>, C4<1>;
L_00000000030d77d0 .functor NOT 1, L_0000000003090450, C4<0>, C4<0>, C4<0>;
L_00000000030d78b0 .functor AND 1, L_00000000030d77d0, L_00000000030903b0, C4<1>, C4<1>;
L_00000000030d7e60 .functor NOT 1, L_00000000030915d0, C4<0>, C4<0>, C4<0>;
L_00000000030d7920 .functor AND 1, L_00000000030d78b0, L_00000000030d7e60, C4<1>, C4<1>;
L_00000000030d8090 .functor AND 1, L_00000000030d7920, L_0000000003092070, C4<1>, C4<1>;
L_00000000030d8720 .functor NOT 1, L_0000000003090c70, C4<0>, C4<0>, C4<0>;
L_00000000030d8100 .functor AND 1, L_00000000030d8720, L_0000000003091fd0, C4<1>, C4<1>;
L_00000000030d7fb0 .functor AND 1, L_00000000030d8100, L_0000000003090810, C4<1>, C4<1>;
L_00000000030d7300 .functor NOT 1, L_0000000003092110, C4<0>, C4<0>, C4<0>;
L_00000000030d8250 .functor AND 1, L_00000000030d7fb0, L_00000000030d7300, C4<1>, C4<1>;
L_00000000030d7680 .functor NOT 1, L_0000000003090db0, C4<0>, C4<0>, C4<0>;
L_00000000030d7b50 .functor AND 1, L_00000000030d7680, L_00000000030908b0, C4<1>, C4<1>;
L_00000000030d8020 .functor AND 1, L_00000000030d7b50, L_0000000003091990, C4<1>, C4<1>;
L_00000000030d7df0 .functor AND 1, L_00000000030d8020, L_00000000030921b0, C4<1>, C4<1>;
L_00000000030d8170 .functor NOT 1, L_0000000003090e50, C4<0>, C4<0>, C4<0>;
L_00000000030d7370 .functor AND 1, L_000000000308feb0, L_00000000030d8170, C4<1>, C4<1>;
L_00000000030d7ca0 .functor NOT 1, L_00000000030918f0, C4<0>, C4<0>, C4<0>;
L_00000000030d81e0 .functor AND 1, L_00000000030d7370, L_00000000030d7ca0, C4<1>, C4<1>;
L_00000000030d7060 .functor NOT 1, L_0000000003090ef0, C4<0>, C4<0>, C4<0>;
L_00000000030d82c0 .functor AND 1, L_00000000030d81e0, L_00000000030d7060, C4<1>, C4<1>;
L_00000000030d7d10 .functor NOT 1, L_0000000003090f90, C4<0>, C4<0>, C4<0>;
L_00000000030d8560 .functor AND 1, L_0000000003091350, L_00000000030d7d10, C4<1>, C4<1>;
L_00000000030d8330 .functor NOT 1, L_0000000003092390, C4<0>, C4<0>, C4<0>;
L_00000000030d7610 .functor AND 1, L_00000000030d8560, L_00000000030d8330, C4<1>, C4<1>;
L_00000000030d8410 .functor AND 1, L_00000000030d7610, L_0000000003091030, C4<1>, C4<1>;
L_00000000030d8790 .functor NOT 1, L_0000000003091670, C4<0>, C4<0>, C4<0>;
L_00000000030d8480 .functor AND 1, L_0000000003091530, L_00000000030d8790, C4<1>, C4<1>;
L_00000000030d7530 .functor AND 1, L_00000000030d8480, L_0000000003091710, C4<1>, C4<1>;
L_00000000030d73e0 .functor NOT 1, L_000000000308ff50, C4<0>, C4<0>, C4<0>;
L_00000000030d8800 .functor AND 1, L_00000000030d7530, L_00000000030d73e0, C4<1>, C4<1>;
L_00000000030d88e0 .functor NOT 1, L_0000000003090090, C4<0>, C4<0>, C4<0>;
L_00000000030d7220 .functor AND 1, L_000000000308fff0, L_00000000030d88e0, C4<1>, C4<1>;
L_00000000030d75a0 .functor AND 1, L_00000000030d7220, L_0000000003091850, C4<1>, C4<1>;
L_00000000030d7450 .functor AND 1, L_00000000030d75a0, L_0000000003090130, C4<1>, C4<1>;
L_00000000030d8950 .functor AND 1, L_00000000030901d0, L_00000000030931f0, C4<1>, C4<1>;
L_00000000030d89c0 .functor NOT 1, L_0000000003094c30, C4<0>, C4<0>, C4<0>;
L_00000000030d6f10 .functor AND 1, L_00000000030d8950, L_00000000030d89c0, C4<1>, C4<1>;
L_00000000030d6ea0 .functor NOT 1, L_0000000003093f10, C4<0>, C4<0>, C4<0>;
L_00000000030d8a30 .functor AND 1, L_00000000030d6f10, L_00000000030d6ea0, C4<1>, C4<1>;
L_00000000030d6f80 .functor AND 1, L_00000000030933d0, L_0000000003092bb0, C4<1>, C4<1>;
L_00000000030d7140 .functor NOT 1, L_0000000003092ed0, C4<0>, C4<0>, C4<0>;
L_00000000030d7290 .functor AND 1, L_00000000030d6f80, L_00000000030d7140, C4<1>, C4<1>;
L_00000000030d76f0 .functor AND 1, L_00000000030d7290, L_0000000003093fb0, C4<1>, C4<1>;
L_00000000030d8d40 .functor AND 1, L_00000000030945f0, L_0000000003094870, C4<1>, C4<1>;
L_00000000030d8b80 .functor AND 1, L_00000000030d8d40, L_0000000003092d90, C4<1>, C4<1>;
L_00000000030d8db0 .functor NOT 1, L_0000000003092a70, C4<0>, C4<0>, C4<0>;
L_00000000030d8bf0 .functor AND 1, L_00000000030d8b80, L_00000000030d8db0, C4<1>, C4<1>;
L_00000000030d8aa0 .functor AND 1, L_0000000003093470, L_00000000030935b0, C4<1>, C4<1>;
L_00000000030d8c60 .functor AND 1, L_00000000030d8aa0, L_0000000003094370, C4<1>, C4<1>;
L_00000000030d8b10 .functor AND 1, L_00000000030d8c60, L_0000000003094910, C4<1>, C4<1>;
v00000000030841f0_0 .net "Int_Wordline", 15 0, L_0000000003093510;  1 drivers
v00000000030845b0_0 .net "RegId", 3 0, o0000000002ff0dc8;  alias, 0 drivers
v0000000003083b10_0 .net "Wordline", 15 0, L_0000000003092610;  alias, 1 drivers
v0000000003083c50_0 .net "WriteReg", 0 0, o0000000002ff0e28;  alias, 0 drivers
v0000000003084010_0 .net *"_s10", 0 0, L_0000000002f93130;  1 drivers
v0000000003083cf0_0 .net *"_s100", 0 0, L_00000000030d8640;  1 drivers
v00000000030840b0_0 .net *"_s102", 0 0, L_00000000030d7c30;  1 drivers
v0000000003084e70_0 .net *"_s105", 0 0, L_0000000003090d10;  1 drivers
v0000000003083ed0_0 .net *"_s106", 0 0, L_00000000030d70d0;  1 drivers
v0000000003083d90_0 .net *"_s108", 0 0, L_00000000030d74c0;  1 drivers
v0000000003083e30_0 .net *"_s113", 0 0, L_0000000003090450;  1 drivers
v0000000003084470_0 .net *"_s114", 0 0, L_00000000030d77d0;  1 drivers
v00000000030848d0_0 .net *"_s117", 0 0, L_00000000030903b0;  1 drivers
v0000000003084150_0 .net *"_s118", 0 0, L_00000000030d78b0;  1 drivers
v0000000003084290_0 .net *"_s121", 0 0, L_00000000030915d0;  1 drivers
v0000000003084510_0 .net *"_s122", 0 0, L_00000000030d7e60;  1 drivers
v0000000003084650_0 .net *"_s124", 0 0, L_00000000030d7920;  1 drivers
v00000000030846f0_0 .net *"_s127", 0 0, L_0000000003092070;  1 drivers
v0000000003084970_0 .net *"_s128", 0 0, L_00000000030d8090;  1 drivers
v0000000003084ab0_0 .net *"_s13", 0 0, L_0000000003091490;  1 drivers
v0000000003088390_0 .net *"_s133", 0 0, L_0000000003090c70;  1 drivers
v0000000003087b70_0 .net *"_s134", 0 0, L_00000000030d8720;  1 drivers
v0000000003087c10_0 .net *"_s137", 0 0, L_0000000003091fd0;  1 drivers
v0000000003087cb0_0 .net *"_s138", 0 0, L_00000000030d8100;  1 drivers
v0000000003086270_0 .net *"_s14", 0 0, L_0000000002f93210;  1 drivers
v0000000003087990_0 .net *"_s141", 0 0, L_0000000003090810;  1 drivers
v00000000030861d0_0 .net *"_s142", 0 0, L_00000000030d7fb0;  1 drivers
v00000000030863b0_0 .net *"_s145", 0 0, L_0000000003092110;  1 drivers
v0000000003088110_0 .net *"_s146", 0 0, L_00000000030d7300;  1 drivers
v0000000003086090_0 .net *"_s148", 0 0, L_00000000030d8250;  1 drivers
v0000000003087f30_0 .net *"_s153", 0 0, L_0000000003090db0;  1 drivers
v0000000003086950_0 .net *"_s154", 0 0, L_00000000030d7680;  1 drivers
v00000000030872b0_0 .net *"_s157", 0 0, L_00000000030908b0;  1 drivers
v0000000003086f90_0 .net *"_s158", 0 0, L_00000000030d7b50;  1 drivers
v0000000003086db0_0 .net *"_s16", 0 0, L_0000000002f93520;  1 drivers
v0000000003085eb0_0 .net *"_s161", 0 0, L_0000000003091990;  1 drivers
v00000000030882f0_0 .net *"_s162", 0 0, L_00000000030d8020;  1 drivers
v00000000030864f0_0 .net *"_s165", 0 0, L_00000000030921b0;  1 drivers
v00000000030868b0_0 .net *"_s166", 0 0, L_00000000030d7df0;  1 drivers
v0000000003086450_0 .net *"_s171", 0 0, L_000000000308feb0;  1 drivers
v0000000003086590_0 .net *"_s173", 0 0, L_0000000003090e50;  1 drivers
v0000000003086130_0 .net *"_s174", 0 0, L_00000000030d8170;  1 drivers
v0000000003086630_0 .net *"_s176", 0 0, L_00000000030d7370;  1 drivers
v0000000003087a30_0 .net *"_s179", 0 0, L_00000000030918f0;  1 drivers
v0000000003085ff0_0 .net *"_s180", 0 0, L_00000000030d7ca0;  1 drivers
v0000000003086bd0_0 .net *"_s182", 0 0, L_00000000030d81e0;  1 drivers
v00000000030870d0_0 .net *"_s185", 0 0, L_0000000003090ef0;  1 drivers
v0000000003086770_0 .net *"_s186", 0 0, L_00000000030d7060;  1 drivers
v0000000003087fd0_0 .net *"_s188", 0 0, L_00000000030d82c0;  1 drivers
v0000000003087d50_0 .net *"_s19", 0 0, L_0000000003091170;  1 drivers
v0000000003088430_0 .net *"_s193", 0 0, L_0000000003091350;  1 drivers
v0000000003085e10_0 .net *"_s195", 0 0, L_0000000003090f90;  1 drivers
v0000000003088250_0 .net *"_s196", 0 0, L_00000000030d7d10;  1 drivers
v00000000030866d0_0 .net *"_s198", 0 0, L_00000000030d8560;  1 drivers
v0000000003087350_0 .net *"_s20", 0 0, L_0000000002f93de0;  1 drivers
v0000000003088070_0 .net *"_s201", 0 0, L_0000000003092390;  1 drivers
v0000000003087df0_0 .net *"_s202", 0 0, L_00000000030d8330;  1 drivers
v0000000003086810_0 .net *"_s204", 0 0, L_00000000030d7610;  1 drivers
v00000000030881b0_0 .net *"_s207", 0 0, L_0000000003091030;  1 drivers
v00000000030884d0_0 .net *"_s208", 0 0, L_00000000030d8410;  1 drivers
v0000000003086310_0 .net *"_s213", 0 0, L_0000000003091530;  1 drivers
v00000000030869f0_0 .net *"_s215", 0 0, L_0000000003091670;  1 drivers
v0000000003086a90_0 .net *"_s216", 0 0, L_00000000030d8790;  1 drivers
v0000000003087e90_0 .net *"_s218", 0 0, L_00000000030d8480;  1 drivers
v0000000003087210_0 .net *"_s22", 0 0, L_0000000002f93e50;  1 drivers
v00000000030878f0_0 .net *"_s221", 0 0, L_0000000003091710;  1 drivers
v0000000003087ad0_0 .net *"_s222", 0 0, L_00000000030d7530;  1 drivers
v0000000003086d10_0 .net *"_s225", 0 0, L_000000000308ff50;  1 drivers
v0000000003086b30_0 .net *"_s226", 0 0, L_00000000030d73e0;  1 drivers
v0000000003088570_0 .net *"_s228", 0 0, L_00000000030d8800;  1 drivers
v0000000003086c70_0 .net *"_s233", 0 0, L_000000000308fff0;  1 drivers
v00000000030873f0_0 .net *"_s235", 0 0, L_0000000003090090;  1 drivers
v0000000003086e50_0 .net *"_s236", 0 0, L_00000000030d88e0;  1 drivers
v0000000003087670_0 .net *"_s238", 0 0, L_00000000030d7220;  1 drivers
v0000000003087170_0 .net *"_s241", 0 0, L_0000000003091850;  1 drivers
v0000000003085f50_0 .net *"_s242", 0 0, L_00000000030d75a0;  1 drivers
v0000000003086ef0_0 .net *"_s245", 0 0, L_0000000003090130;  1 drivers
v0000000003087030_0 .net *"_s246", 0 0, L_00000000030d7450;  1 drivers
v0000000003087490_0 .net *"_s251", 0 0, L_00000000030901d0;  1 drivers
v0000000003087530_0 .net *"_s253", 0 0, L_00000000030931f0;  1 drivers
v00000000030875d0_0 .net *"_s254", 0 0, L_00000000030d8950;  1 drivers
v0000000003087710_0 .net *"_s257", 0 0, L_0000000003094c30;  1 drivers
v00000000030877b0_0 .net *"_s258", 0 0, L_00000000030d89c0;  1 drivers
v0000000003087850_0 .net *"_s260", 0 0, L_00000000030d6f10;  1 drivers
v0000000003089f10_0 .net *"_s263", 0 0, L_0000000003093f10;  1 drivers
v000000000308a0f0_0 .net *"_s264", 0 0, L_00000000030d6ea0;  1 drivers
v0000000003089290_0 .net *"_s266", 0 0, L_00000000030d8a30;  1 drivers
v0000000003088610_0 .net *"_s27", 0 0, L_00000000030904f0;  1 drivers
v000000000308a4b0_0 .net *"_s271", 0 0, L_00000000030933d0;  1 drivers
v000000000308a550_0 .net *"_s273", 0 0, L_0000000003092bb0;  1 drivers
v0000000003089dd0_0 .net *"_s274", 0 0, L_00000000030d6f80;  1 drivers
v0000000003089c90_0 .net *"_s277", 0 0, L_0000000003092ed0;  1 drivers
v000000000308acd0_0 .net *"_s278", 0 0, L_00000000030d7140;  1 drivers
v000000000308a5f0_0 .net *"_s28", 0 0, L_0000000002f93830;  1 drivers
v000000000308a730_0 .net *"_s280", 0 0, L_00000000030d7290;  1 drivers
v000000000308ab90_0 .net *"_s283", 0 0, L_0000000003093fb0;  1 drivers
v0000000003088930_0 .net *"_s284", 0 0, L_00000000030d76f0;  1 drivers
v0000000003089150_0 .net *"_s289", 0 0, L_00000000030945f0;  1 drivers
v0000000003088cf0_0 .net *"_s291", 0 0, L_0000000003094870;  1 drivers
v0000000003089650_0 .net *"_s292", 0 0, L_00000000030d8d40;  1 drivers
v000000000308a370_0 .net *"_s295", 0 0, L_0000000003092d90;  1 drivers
v0000000003089b50_0 .net *"_s296", 0 0, L_00000000030d8b80;  1 drivers
v000000000308a190_0 .net *"_s299", 0 0, L_0000000003092a70;  1 drivers
v000000000308a230_0 .net *"_s3", 0 0, L_0000000003091b70;  1 drivers
v00000000030893d0_0 .net *"_s300", 0 0, L_00000000030d8db0;  1 drivers
v000000000308a690_0 .net *"_s302", 0 0, L_00000000030d8bf0;  1 drivers
v00000000030891f0_0 .net *"_s308", 0 0, L_0000000003093470;  1 drivers
v000000000308a410_0 .net *"_s31", 0 0, L_0000000003091f30;  1 drivers
v0000000003088d90_0 .net *"_s310", 0 0, L_00000000030935b0;  1 drivers
v00000000030887f0_0 .net *"_s311", 0 0, L_00000000030d8aa0;  1 drivers
v000000000308a7d0_0 .net *"_s314", 0 0, L_0000000003094370;  1 drivers
v0000000003089470_0 .net *"_s315", 0 0, L_00000000030d8c60;  1 drivers
v000000000308a2d0_0 .net *"_s318", 0 0, L_0000000003094910;  1 drivers
v0000000003089fb0_0 .net *"_s319", 0 0, L_00000000030d8b10;  1 drivers
v0000000003088e30_0 .net *"_s32", 0 0, L_0000000002f93600;  1 drivers
L_00000000030d9af8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000030896f0_0 .net/2u *"_s321", 15 0, L_00000000030d9af8;  1 drivers
v0000000003088c50_0 .net *"_s34", 0 0, L_00000000030d7bc0;  1 drivers
v0000000003088ed0_0 .net *"_s37", 0 0, L_0000000003090270;  1 drivers
v000000000308a870_0 .net *"_s38", 0 0, L_00000000030d7ed0;  1 drivers
v0000000003088bb0_0 .net *"_s4", 0 0, L_0000000002f93590;  1 drivers
v000000000308a910_0 .net *"_s40", 0 0, L_00000000030d7d80;  1 drivers
v000000000308a9b0_0 .net *"_s43", 0 0, L_000000000308fe10;  1 drivers
v0000000003088f70_0 .net *"_s44", 0 0, L_00000000030d7ae0;  1 drivers
v0000000003089e70_0 .net *"_s49", 0 0, L_0000000003090a90;  1 drivers
v000000000308aa50_0 .net *"_s50", 0 0, L_00000000030d7990;  1 drivers
v0000000003089330_0 .net *"_s53", 0 0, L_00000000030917b0;  1 drivers
v000000000308ad70_0 .net *"_s54", 0 0, L_00000000030d71b0;  1 drivers
v00000000030890b0_0 .net *"_s56", 0 0, L_00000000030d7f40;  1 drivers
v000000000308aaf0_0 .net *"_s59", 0 0, L_00000000030924d0;  1 drivers
v0000000003089010_0 .net *"_s60", 0 0, L_00000000030d86b0;  1 drivers
v000000000308a050_0 .net *"_s63", 0 0, L_0000000003090630;  1 drivers
v0000000003089510_0 .net *"_s64", 0 0, L_00000000030d7a00;  1 drivers
v00000000030895b0_0 .net *"_s66", 0 0, L_00000000030d85d0;  1 drivers
v0000000003088890_0 .net *"_s7", 0 0, L_00000000030910d0;  1 drivers
v00000000030886b0_0 .net *"_s71", 0 0, L_00000000030906d0;  1 drivers
v0000000003089790_0 .net *"_s72", 0 0, L_00000000030d7840;  1 drivers
v0000000003088750_0 .net *"_s75", 0 0, L_0000000003091d50;  1 drivers
v0000000003089a10_0 .net *"_s76", 0 0, L_00000000030d84f0;  1 drivers
v0000000003089830_0 .net *"_s78", 0 0, L_00000000030d83a0;  1 drivers
v00000000030898d0_0 .net *"_s8", 0 0, L_0000000002f934b0;  1 drivers
v0000000003089bf0_0 .net *"_s81", 0 0, L_0000000003092430;  1 drivers
v0000000003089970_0 .net *"_s82", 0 0, L_00000000030d6ff0;  1 drivers
v0000000003089ab0_0 .net *"_s85", 0 0, L_0000000003090bd0;  1 drivers
v0000000003089d30_0 .net *"_s86", 0 0, L_00000000030d7a70;  1 drivers
v000000000308ac30_0 .net *"_s91", 0 0, L_00000000030912b0;  1 drivers
v00000000030889d0_0 .net *"_s92", 0 0, L_00000000030d8870;  1 drivers
v0000000003088a70_0 .net *"_s95", 0 0, L_0000000003090770;  1 drivers
v0000000003088b10_0 .net *"_s96", 0 0, L_00000000030d7760;  1 drivers
v000000000308bdb0_0 .net *"_s99", 0 0, L_0000000003090310;  1 drivers
L_0000000003091b70 .part o0000000002ff0dc8, 0, 1;
L_00000000030910d0 .part o0000000002ff0dc8, 1, 1;
L_0000000003091490 .part o0000000002ff0dc8, 2, 1;
L_0000000003091170 .part o0000000002ff0dc8, 3, 1;
L_00000000030904f0 .part o0000000002ff0dc8, 0, 1;
L_0000000003091f30 .part o0000000002ff0dc8, 1, 1;
L_0000000003090270 .part o0000000002ff0dc8, 2, 1;
L_000000000308fe10 .part o0000000002ff0dc8, 3, 1;
L_0000000003090a90 .part o0000000002ff0dc8, 0, 1;
L_00000000030917b0 .part o0000000002ff0dc8, 1, 1;
L_00000000030924d0 .part o0000000002ff0dc8, 2, 1;
L_0000000003090630 .part o0000000002ff0dc8, 3, 1;
L_00000000030906d0 .part o0000000002ff0dc8, 0, 1;
L_0000000003091d50 .part o0000000002ff0dc8, 1, 1;
L_0000000003092430 .part o0000000002ff0dc8, 2, 1;
L_0000000003090bd0 .part o0000000002ff0dc8, 3, 1;
L_00000000030912b0 .part o0000000002ff0dc8, 0, 1;
L_0000000003090770 .part o0000000002ff0dc8, 1, 1;
L_0000000003090310 .part o0000000002ff0dc8, 2, 1;
L_0000000003090d10 .part o0000000002ff0dc8, 3, 1;
L_0000000003090450 .part o0000000002ff0dc8, 0, 1;
L_00000000030903b0 .part o0000000002ff0dc8, 1, 1;
L_00000000030915d0 .part o0000000002ff0dc8, 2, 1;
L_0000000003092070 .part o0000000002ff0dc8, 3, 1;
L_0000000003090c70 .part o0000000002ff0dc8, 0, 1;
L_0000000003091fd0 .part o0000000002ff0dc8, 1, 1;
L_0000000003090810 .part o0000000002ff0dc8, 2, 1;
L_0000000003092110 .part o0000000002ff0dc8, 3, 1;
L_0000000003090db0 .part o0000000002ff0dc8, 0, 1;
L_00000000030908b0 .part o0000000002ff0dc8, 1, 1;
L_0000000003091990 .part o0000000002ff0dc8, 2, 1;
L_00000000030921b0 .part o0000000002ff0dc8, 3, 1;
L_000000000308feb0 .part o0000000002ff0dc8, 0, 1;
L_0000000003090e50 .part o0000000002ff0dc8, 1, 1;
L_00000000030918f0 .part o0000000002ff0dc8, 2, 1;
L_0000000003090ef0 .part o0000000002ff0dc8, 3, 1;
L_0000000003091350 .part o0000000002ff0dc8, 0, 1;
L_0000000003090f90 .part o0000000002ff0dc8, 1, 1;
L_0000000003092390 .part o0000000002ff0dc8, 2, 1;
L_0000000003091030 .part o0000000002ff0dc8, 3, 1;
L_0000000003091530 .part o0000000002ff0dc8, 0, 1;
L_0000000003091670 .part o0000000002ff0dc8, 1, 1;
L_0000000003091710 .part o0000000002ff0dc8, 2, 1;
L_000000000308ff50 .part o0000000002ff0dc8, 3, 1;
L_000000000308fff0 .part o0000000002ff0dc8, 0, 1;
L_0000000003090090 .part o0000000002ff0dc8, 1, 1;
L_0000000003091850 .part o0000000002ff0dc8, 2, 1;
L_0000000003090130 .part o0000000002ff0dc8, 3, 1;
L_00000000030901d0 .part o0000000002ff0dc8, 0, 1;
L_00000000030931f0 .part o0000000002ff0dc8, 1, 1;
L_0000000003094c30 .part o0000000002ff0dc8, 2, 1;
L_0000000003093f10 .part o0000000002ff0dc8, 3, 1;
L_00000000030933d0 .part o0000000002ff0dc8, 0, 1;
L_0000000003092bb0 .part o0000000002ff0dc8, 1, 1;
L_0000000003092ed0 .part o0000000002ff0dc8, 2, 1;
L_0000000003093fb0 .part o0000000002ff0dc8, 3, 1;
L_00000000030945f0 .part o0000000002ff0dc8, 0, 1;
L_0000000003094870 .part o0000000002ff0dc8, 1, 1;
L_0000000003092d90 .part o0000000002ff0dc8, 2, 1;
L_0000000003092a70 .part o0000000002ff0dc8, 3, 1;
LS_0000000003093510_0_0 .concat8 [ 1 1 1 1], L_0000000002f93e50, L_00000000030d7ae0, L_00000000030d85d0, L_00000000030d7a70;
LS_0000000003093510_0_4 .concat8 [ 1 1 1 1], L_00000000030d74c0, L_00000000030d8090, L_00000000030d8250, L_00000000030d7df0;
LS_0000000003093510_0_8 .concat8 [ 1 1 1 1], L_00000000030d82c0, L_00000000030d8410, L_00000000030d8800, L_00000000030d7450;
LS_0000000003093510_0_12 .concat8 [ 1 1 1 1], L_00000000030d8a30, L_00000000030d76f0, L_00000000030d8bf0, L_00000000030d8b10;
L_0000000003093510 .concat8 [ 4 4 4 4], LS_0000000003093510_0_0, LS_0000000003093510_0_4, LS_0000000003093510_0_8, LS_0000000003093510_0_12;
L_0000000003093470 .part o0000000002ff0dc8, 0, 1;
L_00000000030935b0 .part o0000000002ff0dc8, 1, 1;
L_0000000003094370 .part o0000000002ff0dc8, 2, 1;
L_0000000003094910 .part o0000000002ff0dc8, 3, 1;
L_0000000003092610 .functor MUXZ 16, L_00000000030d9af8, L_0000000003093510, o0000000002ff0e28, C4<>;
    .scope S_000000000100cbf0;
T_0 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e4e090_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000000002e4dcd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000000002e4d730_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0000000002e4d870_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000000002e4d870_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001007210;
T_1 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e4e450_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000000002e4d5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000000002e4cf10_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0000000002e4d410_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0000000002e4d410_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002eb9410;
T_2 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e45030_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000000002e44a90_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000000002e45670_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0000000002e449f0_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0000000002e449f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002eb9890;
T_3 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e46cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0000000002e46d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000000002e47010_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0000000002e46110_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0000000002e46110_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002eb8e10;
T_4 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e48230_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000000002e49130_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000000002e46250_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0000000002e494f0_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0000000002e494f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002eb8f90;
T_5 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e48ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0000000002e471f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000000002e49590_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0000000002e47f10_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0000000002e47f10_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002eba8a0;
T_6 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e47e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000000002e484b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000000002e47290_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0000000002e49810_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000000002e49810_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002ebb920;
T_7 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e4b2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0000000002e4af30_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000000002e48550_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0000000002e49db0_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0000000002e49db0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002eba420;
T_8 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e4a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0000000002e4bed0_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0000000002e4adf0_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0000000002e4b930_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0000000002e4b930_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002eba720;
T_9 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002cf4300_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0000000002cf48a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0000000002cf4760_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0000000002cf44e0_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0000000002cf44e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001126680;
T_10 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e4edb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0000000002e4ee50_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0000000002e50e30_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0000000002e50570_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0000000002e50570_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000002eb80b0;
T_11 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e51790_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000000002e51e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0000000002e513d0_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0000000002e51510_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000000002e51510_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000002eb83b0;
T_12 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e43910_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0000000002e43e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0000000002e443b0_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0000000002e43cd0_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000000002e43cd0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000002eb87c0;
T_13 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e444f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0000000002e44630_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0000000002e42dd0_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0000000002e446d0_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0000000002e446d0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002eb8ac0;
T_14 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e42290_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0000000002e44130_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0000000002e42f10_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0000000002e42e70_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0000000002e42e70_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000002eb9710;
T_15 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002e464d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0000000002e46ed0_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0000000002e45df0_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0000000002e467f0_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0000000002e467f0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000002ebb1a0;
T_16 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002cf5340_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0000000002cf5980_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0000000002cf5ca0_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0000000002cf5660_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0000000002cf5660_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002ebaa20;
T_17 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002ce7420_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0000000002ce7740_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0000000002ce8780_0;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0000000002ce7600_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0000000002ce7600_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000002ebe3e0;
T_18 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002df4630_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0000000002df4810_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0000000002df2510_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0000000002df25b0_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0000000002df25b0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000002ebe260;
T_19 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002df3690_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0000000002df3730_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0000000002df3550_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0000000002df3af0_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0000000002df3af0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000002ebdc60;
T_20 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002df4ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0000000002df5df0_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0000000002df66b0_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0000000002df6890_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0000000002df6890_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000002ebdae0;
T_21 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002df71f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0000000002df7150_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0000000002df7790_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0000000002df7c90_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0000000002df7c90_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000002ebdf60;
T_22 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002dea6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0000000002de9f50_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000000002de9d70_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0000000002de80b0_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0000000002de80b0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000002ebcbe0;
T_23 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002deb030_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0000000002debfd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0000000002dea950_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0000000002dece30_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0000000002dece30_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000002ebcd60;
T_24 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002deaa90_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0000000002deb5d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0000000002deb990_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0000000002deab30_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0000000002deab30_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000002ebd660;
T_25 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002dedb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0000000002dee730_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0000000002deeff0_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0000000002dee370_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0000000002dee370_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000002ebb620;
T_26 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002ce8960_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0000000002ce9900_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0000000002cea760_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0000000002ceaee0_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0000000002ceaee0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000002ebbaa0;
T_27 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002ce9720_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0000000002ce9ae0_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0000000002ce9540_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0000000002ce9a40_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0000000002ce9a40_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000002eb9fa0;
T_28 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002cec420_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0000000002ced640_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0000000002cec240_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0000000002ced000_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0000000002ced000_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000002eba5a0;
T_29 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002cedb40_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0000000002cef260_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0000000002cef440_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0000000002cef8a0_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0000000002cef8a0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000002ebca60;
T_30 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002ceee00_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0000000002ceeea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0000000002cee7c0_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0000000002ceda00_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0000000002ceda00_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000002ebcee0;
T_31 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002cf2280_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0000000002cf0660_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0000000002cf0520_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0000000002cf2320_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0000000002cf2320_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000002f8d880;
T_32 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f705e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0000000002f6f6e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0000000002f6f5a0_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0000000002f711c0_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0000000002f711c0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000002f8ed80;
T_33 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f70b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0000000002f707c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0000000002f71260_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0000000002f70c20_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0000000002f70c20_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000002f9b3c0;
T_34 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f75400_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0000000002f741e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0000000002f746e0_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0000000002f755e0_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0000000002f755e0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000002f9c140;
T_35 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f78600_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0000000002f77480_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0000000002f78060_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0000000002f76c60_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0000000002f76c60_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0000000002f9bb40;
T_36 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f78ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0000000002f78e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0000000002f77660_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0000000002f769e0_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0000000002f769e0_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0000000002f9ca40;
T_37 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f76f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0000000002f77160_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0000000002f77200_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0000000002f77020_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0000000002f77020_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000002f9c5c0;
T_38 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f7acc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0000000002f7ad60_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0000000002f7aea0_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0000000002f7b3a0_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0000000002f7b3a0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000002f9c740;
T_39 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f798c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0000000002f7af40_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0000000002f79820_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0000000002f7b260_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0000000002f7b260_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000002f99140;
T_40 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f791e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0000000002f79280_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0000000002f7ac20_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0000000002f796e0_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0000000002f796e0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0000000002f9b6c0;
T_41 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f7cfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0000000002f7dd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0000000002f7b9e0_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0000000002f7b940_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0000000002f7b940_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000002f8da00;
T_42 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f714e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0000000002f702c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0000000002f71440_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0000000002f6f280_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0000000002f6f280_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0000000002f8d400;
T_43 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f73060_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0000000002f74000_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0000000002f73e20_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0000000002f720c0_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0000000002f720c0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000002f8fb00;
T_44 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f72160_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0000000002f73ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0000000002f71940_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0000000002f72200_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0000000002f72200_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000002f8db80;
T_45 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f71c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0000000002f73a60_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0000000002f71a80_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0000000002f727a0_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0000000002f727a0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000002f9b540;
T_46 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f74d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0000000002f74820_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0000000002f768a0_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0000000002f75f40_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0000000002f75f40_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000002f99d40;
T_47 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f764e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0000000002f745a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0000000002f754a0_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0000000002f759a0_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0000000002f759a0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000002f992c0;
T_48 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f7c700_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0000000002f7c2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0000000002f7d420_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0000000002f7dec0_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0000000002f7dec0_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000002f99440;
T_49 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f7c7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0000000002f7c980_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0000000002f7c8e0_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0000000002f7c840_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0000000002f7c840_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000002f9a340;
T_50 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa7390_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0000000002fa77f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0000000002fa9410_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0000000002fa7890_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0000000002fa7890_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000002f9a7c0;
T_51 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa92d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0000000002fa94b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0000000002fa79d0_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0000000002fa8dd0_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0000000002fa8dd0_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0000000002f9a940;
T_52 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa9550_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0000000002fa9870_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0000000002fa7a70_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0000000002fa9730_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0000000002fa9730_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000002fc0760;
T_53 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa9e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0000000002fab3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0000000002fab850_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0000000002faa770_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0000000002faa770_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0000000002fc0160;
T_54 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fabc10_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0000000002fab530_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0000000002fa9cd0_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0000000002fab2b0_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0000000002fab2b0_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0000000002fc0a60;
T_55 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa9f50_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0000000002faa090_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0000000002fa9af0_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0000000002faa630_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0000000002faa630_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0000000002fbe7e0;
T_56 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fadc90_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0000000002face30_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0000000002fac390_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0000000002facb10_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0000000002facb10_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000002fbe660;
T_57 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fad290_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0000000002fae370_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0000000002fadbf0_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0000000002fae2d0_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0000000002fae2d0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0000000002f99740;
T_58 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa3ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0000000002fa44b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0000000002fa3c90_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0000000002fa2750_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0000000002fa2750_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000002f9c440;
T_59 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa2430_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0000000002fa2bb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0000000002fa3e70_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0000000002fa47d0_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0000000002fa47d0_0, 0, 1;
    %jmp T_59;
    .thread T_59;
    .scope S_0000000002f9b0c0;
T_60 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa3510_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0000000002fa36f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0000000002fa4910_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0000000002fa35b0_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0000000002fa35b0_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0000000002f99a40;
T_61 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa5590_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0000000002fa4c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0000000002fa5b30_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0000000002fa4d70_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0000000002fa4d70_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0000000002f99bc0;
T_62 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa5810_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0000000002fa65d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0000000002fa6210_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0000000002fa6c10_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0000000002fa6c10_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0000000002f9c8c0;
T_63 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa6f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0000000002fa6fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0000000002fa6df0_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0000000002fa6e90_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0000000002fa6e90_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0000000002fbf6e0;
T_64 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fac1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0000000002fad0b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0000000002fae690_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0000000002faca70_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0000000002faca70_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0000000002fc08e0;
T_65 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002faf3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0000000002fafe50_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0000000002faf090_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0000000002fb0670_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0000000002fb0670_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0000000002fc05e0;
T_66 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb41d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0000000002fb4950_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0000000002fb39b0_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0000000002fb49f0_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0000000002fb49f0_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0000000002fbd160;
T_67 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb4c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0000000002fb5990_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0000000002fb3b90_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0000000002fb5490_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0000000002fb5490_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0000000002fbe360;
T_68 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb6b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0000000002fb7dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0000000002fb6570_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0000000002fb7c90_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0000000002fb7c90_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0000000002fbd8e0;
T_69 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb8190_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0000000002fb67f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0000000002fb62f0_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0000000002fb7fb0_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0000000002fb7fb0_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0000000002fbe4e0;
T_70 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb6bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0000000002fb6e30_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0000000002fb6a70_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0000000002fb6c50_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0000000002fb6c50_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0000000002fbdee0;
T_71 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fba530_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0000000002fba5d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0000000002fba710_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0000000002fbac10_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0000000002fbac10_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0000000002fbe060;
T_72 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fbacb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0000000002fb8e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0000000002fb9310_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0000000002fb9090_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0000000002fb9090_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_000000000302e570;
T_73 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb8cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0000000002fb8eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0000000002fb8c30_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0000000002fb99f0_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0000000002fb99f0_0, 0, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0000000002fc0be0;
T_74 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb0850_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0000000002fb0c10_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0000000002faf630_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0000000002faf6d0_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0000000002faf6d0_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000002fbd460;
T_75 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb0b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0000000002faed70_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0000000002fb0a30_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0000000002fb0d50_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0000000002fb0d50_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000002fbfe60;
T_76 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb14d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0000000002fb23d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0000000002fb1d90_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0000000002fb1f70_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0000000002fb1f70_0, 0, 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0000000002fc0460;
T_77 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb2510_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0000000002fb2150_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0000000002fb30f0_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0000000002fb1b10_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0000000002fb1b10_0, 0, 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000002fbf0e0;
T_78 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb1890_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0000000002fb1cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0000000002fb16b0_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0000000002fb2dd0_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %store/vec4 v0000000002fb2dd0_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0000000002fbf860;
T_79 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fb4d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0000000002fb4f90_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0000000002fb52b0_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0000000002fb5170_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0000000002fb5170_0, 0, 1;
    %jmp T_79;
    .thread T_79;
    .scope S_000000000302d370;
T_80 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fbbc50_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0000000002fbc6f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0000000002fbc470_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0000000002fbbd90_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0000000002fbbd90_0, 0, 1;
    %jmp T_80;
    .thread T_80;
    .scope S_000000000302e0f0;
T_81 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fbbf70_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0000000002fbc0b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0000000002fbcfb0_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0000000002fbb570_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0000000002fbb570_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_000000000302d070;
T_82 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000304d270_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_82.1, 8;
T_82.0 ; End of true expr.
    %load/vec4 v000000000304bd30_0;
    %flag_set/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v000000000304c050_0;
    %jmp/1 T_82.3, 9;
T_82.2 ; End of true expr.
    %load/vec4 v000000000304acf0_0;
    %jmp/0 T_82.3, 9;
 ; End of false expr.
    %blend;
T_82.3;
    %jmp/0 T_82.1, 8;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v000000000304acf0_0, 0, 1;
    %jmp T_82;
    .thread T_82;
    .scope S_00000000030280f0;
T_83 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000304b470_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %load/vec4 v000000000304c550_0;
    %flag_set/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v000000000304b290_0;
    %jmp/1 T_83.3, 9;
T_83.2 ; End of true expr.
    %load/vec4 v000000000304c4b0_0;
    %jmp/0 T_83.3, 9;
 ; End of false expr.
    %blend;
T_83.3;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v000000000304c4b0_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_00000000030271f0;
T_84 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000304cd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v000000000304c2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v000000000304bbf0_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v000000000304be70_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v000000000304be70_0, 0, 1;
    %jmp T_84;
    .thread T_84;
    .scope S_0000000003027af0;
T_85 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000304f070_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v000000000304ea30_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v000000000304e030_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v000000000304e530_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v000000000304e530_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_000000000302c470;
T_86 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000304ef30_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v000000000304ed50_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v000000000304df90_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v000000000304dd10_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v000000000304dd10_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0000000003028270;
T_87 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000304ecb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0000000003030df0_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v000000000304e7b0_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v00000000030312f0_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v00000000030312f0_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_00000000030292f0;
T_88 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000302fd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0000000003030b70_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0000000003030ad0_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0000000003030e90_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0000000003030e90_0, 0, 1;
    %jmp T_88;
    .thread T_88;
    .scope S_0000000003028cf0;
T_89 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000302f8b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v00000000030314d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0000000003031c50_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0000000003030850_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0000000003030850_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_000000000302d4f0;
T_90 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f9eab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0000000002f9d890_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0000000002f9df70_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0000000002f9eb50_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0000000002f9eb50_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_000000000302ddf0;
T_91 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f9dbb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0000000002f9f410_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0000000002f9f910_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0000000002f9ec90_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0000000002f9ec90_0, 0, 1;
    %jmp T_91;
    .thread T_91;
    .scope S_000000000302e870;
T_92 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f9d570_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0000000002f9e290_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0000000002f9d2f0_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0000000002f9d610_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0000000002f9d610_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_000000000302d970;
T_93 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa1c10_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0000000002fa0c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0000000002fa08b0_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0000000002fa0590_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0000000002fa0590_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_000000000302eb70;
T_94 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f9fff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0000000002fa15d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0000000002fa18f0_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0000000002fa10d0_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0000000002fa10d0_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_000000000302e270;
T_95 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002fa01d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0000000002fa1fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0000000002fa1670_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0000000002fa0ef0_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0000000002fa0ef0_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0000000003029470;
T_96 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003034130_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0000000003034270_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0000000003033190_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0000000003034310_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0000000003034310_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_000000000302c5f0;
T_97 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003032150_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0000000003033730_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0000000003033af0_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0000000003032ab0_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0000000003032ab0_0, 0, 1;
    %jmp T_97;
    .thread T_97;
    .scope S_0000000003027070;
T_98 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003036e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0000000003037510_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0000000003039450_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0000000003037d30_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %store/vec4 v0000000003037d30_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_00000000030298f0;
T_99 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303ab70_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v000000000303a2b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v000000000303ae90_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v000000000303acb0_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v000000000303acb0_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_000000000302b270;
T_100 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303a710_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v000000000303a990_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0000000003039770_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v000000000303b570_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v000000000303b570_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_000000000302c770;
T_101 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303b890_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0000000003039d10_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v000000000303b7f0_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0000000003039c70_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0000000003039c70_0, 0, 1;
    %jmp T_101;
    .thread T_101;
    .scope S_000000000302adf0;
T_102 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303d7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v000000000303deb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v000000000303dcd0_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v000000000303be30_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v000000000303be30_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_000000000302b0f0;
T_103 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303d9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v000000000303dd70_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v000000000303c330_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v000000000303d190_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v000000000303d190_0, 0, 1;
    %jmp T_103;
    .thread T_103;
    .scope S_000000000302cd70;
T_104 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303d230_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v000000000303daf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v000000000303ce70_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v000000000303d730_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %store/vec4 v000000000303d730_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_000000000302b9f0;
T_105 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303eb30_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0000000003040930_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v000000000303d370_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v000000000303fa30_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v000000000303fa30_0, 0, 1;
    %jmp T_105;
    .thread T_105;
    .scope S_000000000302a670;
T_106 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003033870_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0000000003032f10_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0000000003034090_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0000000003032e70_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0000000003032e70_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_000000000302b6f0;
T_107 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003035530_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0000000003035df0_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v00000000030358f0_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v00000000030362f0_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v00000000030362f0_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_000000000302b870;
T_108 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003036750_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0000000003035cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v00000000030367f0_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0000000003035b70_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %store/vec4 v0000000003035b70_0, 0, 1;
    %jmp T_108;
    .thread T_108;
    .scope S_000000000302a970;
T_109 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030344f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0000000003034630_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0000000003034d10_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0000000003034590_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0000000003034590_0, 0, 1;
    %jmp T_109;
    .thread T_109;
    .scope S_000000000302bb70;
T_110 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003038b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0000000003038370_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0000000003036d90_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0000000003037150_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0000000003037150_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_000000000302ac70;
T_111 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003037830_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v00000000030384b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0000000003036f70_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0000000003038410_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0000000003038410_0, 0, 1;
    %jmp T_111;
    .thread T_111;
    .scope S_0000000003029d70;
T_112 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303e770_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0000000003040a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v000000000303f670_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0000000003040430_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0000000003040430_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_0000000003027670;
T_113 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000303ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v000000000303eef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0000000003040bb0_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v000000000303edb0_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v000000000303edb0_0, 0, 1;
    %jmp T_113;
    .thread T_113;
    .scope S_00000000030529c0;
T_114 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003048270_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0000000003046470_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0000000003046f10_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v00000000030475f0_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %store/vec4 v00000000030475f0_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0000000003052fc0;
T_115 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030463d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0000000003046bf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v00000000030479b0_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0000000003045d90_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0000000003045d90_0, 0, 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0000000003051f40;
T_116 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030466f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0000000003048310_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0000000003047b90_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v00000000030468d0_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v00000000030468d0_0, 0, 1;
    %jmp T_116;
    .thread T_116;
    .scope S_0000000003052b40;
T_117 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003048c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v000000000304a750_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v00000000030484f0_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0000000003048db0_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0000000003048db0_0, 0, 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0000000003051dc0;
T_118 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003049d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0000000003049490_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0000000003049350_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v000000000304a250_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v000000000304a250_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0000000003053140;
T_119 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000304a430_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0000000003049e90_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v000000000304a9d0_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v00000000030490d0_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v00000000030490d0_0, 0, 1;
    %jmp T_119;
    .thread T_119;
    .scope S_0000000003050ec0;
T_120 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003062d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v00000000030625f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0000000003063310_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0000000003063a90_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %store/vec4 v0000000003063a90_0, 0, 1;
    %jmp T_120;
    .thread T_120;
    .scope S_000000000304fe40;
T_121 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030634f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0000000003063b30_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0000000003062eb0_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0000000003061fb0_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0000000003061fb0_0, 0, 1;
    %jmp T_121;
    .thread T_121;
    .scope S_000000000302aaf0;
T_122 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003042050_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v00000000030413d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0000000003041bf0_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v00000000030433b0_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %store/vec4 v00000000030433b0_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0000000003027f70;
T_123 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003042a50_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0000000003042af0_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0000000003040d90_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0000000003041e70_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0000000003041e70_0, 0, 1;
    %jmp T_123;
    .thread T_123;
    .scope S_00000000030286f0;
T_124 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003042eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0000000003041a10_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0000000003042e10_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v00000000030418d0_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v00000000030418d0_0, 0, 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0000000003029a70;
T_125 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003045a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v00000000030459d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v00000000030440d0_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0000000003043590_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0000000003043590_0, 0, 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0000000003029ef0;
T_126 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030434f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0000000003043bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0000000003043db0_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0000000003043950_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %store/vec4 v0000000003043950_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_000000000302a1f0;
T_127 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003045070_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v00000000030454d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0000000003045250_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0000000003043b30_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0000000003043b30_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_00000000030520c0;
T_128 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003063770_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v00000000030622d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v00000000030643f0_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v00000000030639f0_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v00000000030639f0_0, 0, 1;
    %jmp T_128;
    .thread T_128;
    .scope S_0000000003051040;
T_129 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003065c50_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0000000003064850_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0000000003064e90_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0000000003065cf0_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0000000003065cf0_0, 0, 1;
    %jmp T_129;
    .thread T_129;
    .scope S_0000000003054f40;
T_130 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030697b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v000000000306b0b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v000000000306a110_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0000000003069990_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %store/vec4 v0000000003069990_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0000000003051940;
T_131 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003069ad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0000000003069d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0000000003069670_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0000000003069b70_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0000000003069b70_0, 0, 1;
    %jmp T_131;
    .thread T_131;
    .scope S_00000000030550c0;
T_132 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000306d310_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v000000000306c4b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v000000000306da90_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v000000000306bfb0_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v000000000306bfb0_0, 0, 1;
    %jmp T_132;
    .thread T_132;
    .scope S_0000000003053a40;
T_133 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000306d810_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v000000000306def0_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v000000000306dd10_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v000000000306be70_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v000000000306be70_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0000000003053d40;
T_134 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000306dbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v000000000306ddb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v000000000306c370_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v000000000306d270_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v000000000306d270_0, 0, 1;
    %jmp T_134;
    .thread T_134;
    .scope S_00000000030505c0;
T_135 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000306f570_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v00000000030703d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0000000003070970_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v000000000306f2f0_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v000000000306f2f0_0, 0, 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0000000003051340;
T_136 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000306fe30_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v000000000306e8f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v000000000306ee90_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v000000000306fed0_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v000000000306fed0_0, 0, 1;
    %jmp T_136;
    .thread T_136;
    .scope S_00000000030514c0;
T_137 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003070b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v000000000306f250_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0000000003070ab0_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v000000000306efd0_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v000000000306efd0_0, 0, 1;
    %jmp T_137;
    .thread T_137;
    .scope S_0000000003055540;
T_138 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003065250_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0000000003064710_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0000000003065b10_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0000000003066150_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0000000003066150_0, 0, 1;
    %jmp T_138;
    .thread T_138;
    .scope S_0000000003054040;
T_139 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003065110_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0000000003065430_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0000000003064530_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0000000003065610_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0000000003065610_0, 0, 1;
    %jmp T_139;
    .thread T_139;
    .scope S_00000000030511c0;
T_140 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003068450_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0000000003067050_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0000000003067690_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v00000000030684f0_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %store/vec4 v00000000030684f0_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0000000003051640;
T_141 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003068950_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0000000003067190_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0000000003068310_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0000000003067a50_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0000000003067a50_0, 0, 1;
    %jmp T_141;
    .thread T_141;
    .scope S_00000000030544c0;
T_142 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003067af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0000000003067230_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0000000003067c30_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0000000003066f10_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %store/vec4 v0000000003066f10_0, 0, 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0000000003050740;
T_143 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000306ae30_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0000000003069c10_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v000000000306a2f0_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v000000000306aed0_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v000000000306aed0_0, 0, 1;
    %jmp T_143;
    .thread T_143;
    .scope S_0000000003052840;
T_144 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030728b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0000000003072950_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0000000003072bd0_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0000000003073030_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %store/vec4 v0000000003073030_0, 0, 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0000000003052e40;
T_145 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003071730_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0000000003073210_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0000000003070d30_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0000000003073170_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0000000003073170_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0000000003055e40;
T_146 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003058690_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0000000003058910_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v00000000030587d0_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v00000000030598b0_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %store/vec4 v00000000030598b0_0, 0, 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0000000003057ac0;
T_147 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003059270_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0000000003058730_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v000000000305a210_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0000000003059310_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0000000003059310_0, 0, 1;
    %jmp T_147;
    .thread T_147;
    .scope S_0000000003056440;
T_148 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030589b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0000000003059e50_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v00000000030582d0_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0000000003057d30_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v0000000003057d30_0, 0, 1;
    %jmp T_148;
    .thread T_148;
    .scope S_0000000003057340;
T_149 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000305b070_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v000000000305bcf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v000000000305a7b0_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v000000000305bc50_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v000000000305bc50_0, 0, 1;
    %jmp T_149;
    .thread T_149;
    .scope S_0000000003057040;
T_150 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000305c830_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v000000000305c510_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v000000000305ad50_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v000000000305c470_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %store/vec4 v000000000305c470_0, 0, 1;
    %jmp T_150;
    .thread T_150;
    .scope S_00000000030577c0;
T_151 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000305ca10_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v000000000305bd90_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v000000000305a5d0_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v000000000305a990_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v000000000305a990_0, 0, 1;
    %jmp T_151;
    .thread T_151;
    .scope S_00000000030568c0;
T_152 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000305cdd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v000000000305f2b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v000000000305f350_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v000000000305ec70_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v000000000305ec70_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0000000003055fc0;
T_153 ;
    %wait E_0000000002e88f80;
    %load/vec4 v000000000305e590_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v000000000305f490_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v000000000305e270_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v000000000305e950_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v000000000305e950_0, 0, 1;
    %jmp T_153;
    .thread T_153;
    .scope S_00000000030502c0;
T_154 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030726d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0000000003071e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v00000000030710f0_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0000000003071d70_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v0000000003071d70_0, 0, 1;
    %jmp T_154;
    .thread T_154;
    .scope S_0000000003053740;
T_155 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003075470_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0000000003074390_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0000000003074d90_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0000000003073df0_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0000000003073df0_0, 0, 1;
    %jmp T_155;
    .thread T_155;
    .scope S_00000000030538c0;
T_156 ;
    %wait E_0000000002e88f80;
    %load/vec4 v00000000030744d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0000000003073a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0000000003075010_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v00000000030755b0_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %store/vec4 v00000000030755b0_0, 0, 1;
    %jmp T_156;
    .thread T_156;
    .scope S_0000000003054940;
T_157 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003075c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0000000003074c50_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0000000003073b70_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0000000003073670_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0000000003073670_0, 0, 1;
    %jmp T_157;
    .thread T_157;
    .scope S_0000000003053ec0;
T_158 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003076730_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0000000003076690_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0000000003076f50_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0000000003076eb0_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0000000003076eb0_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0000000003056d40;
T_159 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000003075dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0000000003076ff0_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v00000000030760f0_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0000000003076370_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0000000003076370_0, 0, 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0000000002ec7da0;
T_160 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002defc70_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0000000002deff90_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0000000002df11b0_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0000000002df1b10_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %store/vec4 v0000000002df1b10_0, 0, 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0000000002ec9720;
T_161 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d5cfe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0000000002d5bb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0000000002d5d800_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0000000002d5c2c0_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0000000002d5c2c0_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0000000002ec8b20;
T_162 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d56be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0000000002d570e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0000000002d58b20_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0000000002d57d60_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0000000002d57d60_0, 0, 1;
    %jmp T_162;
    .thread T_162;
    .scope S_0000000002ec8ca0;
T_163 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d59200_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0000000002d5a240_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0000000002d59520_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0000000002d5b5a0_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0000000002d5b5a0_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0000000002ec92a0;
T_164 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d5b780_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0000000002d59ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0000000002d5b6e0_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0000000002d59980_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %store/vec4 v0000000002d59980_0, 0, 1;
    %jmp T_164;
    .thread T_164;
    .scope S_0000000002ecb130;
T_165 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c19e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0000000002c1a330_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0000000002c187b0_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0000000002c18990_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0000000002c18990_0, 0, 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0000000002ecab30;
T_166 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c1b0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0000000002c1add0_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0000000002c1ad30_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0000000002c1ac90_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %store/vec4 v0000000002c1ac90_0, 0, 1;
    %jmp T_166;
    .thread T_166;
    .scope S_0000000002ecafb0;
T_167 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c14110_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0000000002c14c50_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0000000002c13e90_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0000000002c15790_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0000000002c15790_0, 0, 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0000000002ec9c30;
T_168 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c173b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0000000002c18170_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0000000002c15f10_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0000000002c17810_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %store/vec4 v0000000002c17810_0, 0, 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0000000002ecae30;
T_169 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c15d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0000000002c18210_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0000000002c17a90_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0000000002c17db0_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0000000002c17db0_0, 0, 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0000000002ec7aa0;
T_170 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d5d300_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0000000002d5b8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0000000002d5d1c0_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0000000002d5de40_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0000000002d5de40_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0000000002ec7f20;
T_171 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d603c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0000000002d5e7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0000000002d5ede0_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0000000002d605a0_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0000000002d605a0_0, 0, 1;
    %jmp T_171;
    .thread T_171;
    .scope S_0000000002ec80a0;
T_172 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d62c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0000000002d626c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0000000002d62e40_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0000000002d62f80_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0000000002d62f80_0, 0, 1;
    %jmp T_172;
    .thread T_172;
    .scope S_0000000002ec8820;
T_173 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d60a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0000000002d61360_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0000000002d63020_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0000000002d60dc0_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0000000002d60dc0_0, 0, 1;
    %jmp T_173;
    .thread T_173;
    .scope S_0000000002ec83a0;
T_174 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d55560_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0000000002d55b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0000000002d542a0_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0000000002d54ca0_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0000000002d54ca0_0, 0, 1;
    %jmp T_174;
    .thread T_174;
    .scope S_0000000002ec86a0;
T_175 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002d559c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0000000002d55060_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0000000002d55ba0_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0000000002d548e0_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0000000002d548e0_0, 0, 1;
    %jmp T_175;
    .thread T_175;
    .scope S_0000000002ecb430;
T_176 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002be0f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0000000002bdff90_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0000000002bdfdb0_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0000000002be0210_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %store/vec4 v0000000002be0210_0, 0, 1;
    %jmp T_176;
    .thread T_176;
    .scope S_0000000002ecb5b0;
T_177 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002be1b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0000000002be34b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0000000002be2290_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0000000002be3c30_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0000000002be3c30_0, 0, 1;
    %jmp T_177;
    .thread T_177;
    .scope S_0000000002ecc9c0;
T_178 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c74e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0000000002c74610_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0000000002c742f0_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0000000002c75290_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0000000002c75290_0, 0, 1;
    %jmp T_178;
    .thread T_178;
    .scope S_0000000002ecc3c0;
T_179 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c3a130_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0000000002c3bad0_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0000000002c39910_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0000000002c3a450_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0000000002c3a450_0, 0, 1;
    %jmp T_179;
    .thread T_179;
    .scope S_0000000002ecc240;
T_180 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c3c9d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0000000002c3dd30_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0000000002c3c6b0_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0000000002c3ca70_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %store/vec4 v0000000002c3ca70_0, 0, 1;
    %jmp T_180;
    .thread T_180;
    .scope S_0000000002ecd2c0;
T_181 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c3dbf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0000000002c3e4b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0000000002c3e190_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0000000002c3e410_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0000000002c3e410_0, 0, 1;
    %jmp T_181;
    .thread T_181;
    .scope S_0000000002ecd440;
T_182 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c395f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0000000002c38fb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0000000002c37750_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0000000002c371b0_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0000000002c371b0_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0000000002ecce40;
T_183 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c38510_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0000000002b612d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0000000002c39050_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v0000000002b60330_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0000000002b60330_0, 0, 1;
    %jmp T_183;
    .thread T_183;
    .scope S_0000000002eccfc0;
T_184 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002b5e990_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0000000002b5fcf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v0000000002b5db30_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v0000000002b5e490_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %store/vec4 v0000000002b5e490_0, 0, 1;
    %jmp T_184;
    .thread T_184;
    .scope S_0000000002f24e70;
T_185 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002b5eb70_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0000000002b5e030_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v0000000002b5f7f0_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v0000000002b5def0_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0000000002b5def0_0, 0, 1;
    %jmp T_185;
    .thread T_185;
    .scope S_0000000002ec9ab0;
T_186 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002be2d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0000000002be5e90_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0000000002be2a10_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0000000002be6570_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0000000002be6570_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0000000002eca230;
T_187 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002be4f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0000000002be4270_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0000000002be4ef0_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0000000002be4130_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0000000002be4130_0, 0, 1;
    %jmp T_187;
    .thread T_187;
    .scope S_0000000002eca830;
T_188 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c710f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0000000002c70790_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0000000002c70bf0_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0000000002c6f070_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v0000000002c6f070_0, 0, 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0000000002ecc840;
T_189 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c6ff70_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0000000002c700b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0000000002c6fcf0_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0000000002c70dd0_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0000000002c70dd0_0, 0, 1;
    %jmp T_189;
    .thread T_189;
    .scope S_0000000002ecbc40;
T_190 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c729f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0000000002c738f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0000000002c73490_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0000000002c73cb0_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0000000002c73cb0_0, 0, 1;
    %jmp T_190;
    .thread T_190;
    .scope S_0000000002ecccc0;
T_191 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002c75fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0000000002c741b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0000000002c76730_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0000000002c74f70_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0000000002c74f70_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0000000002f246f0;
T_192 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002b82210_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0000000002b825d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v0000000002b85b90_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v0000000002b82670_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0000000002b82670_0, 0, 1;
    %jmp T_192;
    .thread T_192;
    .scope S_0000000002f231f0;
T_193 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002b83430_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0000000002b83b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v0000000002b83e30_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v0000000002b83570_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v0000000002b83570_0, 0, 1;
    %jmp T_193;
    .thread T_193;
    .scope S_0000000002f240f0;
T_194 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f48670_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0000000002f487b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0000000002f46af0_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0000000002f48710_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v0000000002f48710_0, 0, 1;
    %jmp T_194;
    .thread T_194;
    .scope S_0000000002f4e120;
T_195 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f494d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0000000002f49890_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0000000002f49430_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0000000002f49a70_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0000000002f49a70_0, 0, 1;
    %jmp T_195;
    .thread T_195;
    .scope S_0000000002f4ed20;
T_196 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f491b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0000000002f49110_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0000000002f49610_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0000000002f4aa10_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0000000002f4aa10_0, 0, 1;
    %jmp T_196;
    .thread T_196;
    .scope S_0000000002f4de20;
T_197 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f4ac90_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0000000002f4afb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0000000002f49750_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0000000002f48c10_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0000000002f48c10_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0000000002f4e5a0;
T_198 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f4c6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0000000002f4b2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0000000002f4c950_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0000000002f4cdb0_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v0000000002f4cdb0_0, 0, 1;
    %jmp T_198;
    .thread T_198;
    .scope S_0000000002f4d520;
T_199 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f4cf90_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0000000002f4b190_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0000000002f4c1d0_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0000000002f4bd70_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0000000002f4bd70_0, 0, 1;
    %jmp T_199;
    .thread T_199;
    .scope S_0000000002f4eea0;
T_200 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f2f350_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0000000002f2d550_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0000000002f2e6d0_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0000000002f2d910_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0000000002f2d910_0, 0, 1;
    %jmp T_200;
    .thread T_200;
    .scope S_0000000002f4d820;
T_201 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f2f710_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0000000002f2d190_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0000000002f2e9f0_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0000000002f2e130_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0000000002f2e130_0, 0, 1;
    %jmp T_201;
    .thread T_201;
    .scope S_0000000002f237f0;
T_202 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002b50090_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v0000000002b501d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v0000000002b4f410_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v0000000002b50130_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v0000000002b50130_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_0000000002f249f0;
T_203 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002b4ce90_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v0000000002b4f190_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v0000000002b4edd0_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v0000000002b4d750_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v0000000002b4d750_0, 0, 1;
    %jmp T_203;
    .thread T_203;
    .scope S_0000000002f24270;
T_204 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002b32820_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v0000000002b32960_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v0000000002b32460_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v0000000002b328c0_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v0000000002b328c0_0, 0, 1;
    %jmp T_204;
    .thread T_204;
    .scope S_0000000002f23370;
T_205 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002b31c40_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v0000000002acbd30_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v0000000002b305c0_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v0000000002b30d40_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v0000000002b30d40_0, 0, 1;
    %jmp T_205;
    .thread T_205;
    .scope S_0000000002f23670;
T_206 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f476d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0000000002f47f90_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0000000002f47130_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0000000002f47ef0_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v0000000002f47ef0_0, 0, 1;
    %jmp T_206;
    .thread T_206;
    .scope S_0000000002f23970;
T_207 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f462d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0000000002f46410_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0000000002f467d0_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0000000002f478b0_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0000000002f478b0_0, 0, 1;
    %jmp T_207;
    .thread T_207;
    .scope S_0000000002f4d9a0;
T_208 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f2e310_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0000000002f2e3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0000000002f2f7b0_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0000000002f2ea90_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0000000002f2ea90_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0000000002f4ea20;
T_209 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f31970_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0000000002f31b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0000000002f2ff30_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0000000002f31510_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0000000002f31510_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0000000002f4f6b0;
T_210 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f35750_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0000000002f35e30_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0000000002f356b0_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0000000002f35bb0_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0000000002f35bb0_0, 0, 1;
    %jmp T_210;
    .thread T_210;
    .scope S_0000000002f505b0;
T_211 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f36f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0000000002f34c10_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0000000002f368d0_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0000000002f37050_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v0000000002f37050_0, 0, 1;
    %jmp T_211;
    .thread T_211;
    .scope S_0000000002f4f830;
T_212 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f39710_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0000000002f37190_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0000000002f38590_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0000000002f38090_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %store/vec4 v0000000002f38090_0, 0, 1;
    %jmp T_212;
    .thread T_212;
    .scope S_0000000002f4f230;
T_213 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f39350_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0000000002f37690_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0000000002f386d0_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0000000002f37910_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0000000002f37910_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0000000002f4fcb0;
T_214 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f37410_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0000000002f37870_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0000000002f370f0_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0000000002f374b0_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0000000002f374b0_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0000000002f4ffb0;
T_215 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f3bf10_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0000000002f39990_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0000000002f3ad90_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0000000002f3a890_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v0000000002f3a890_0, 0, 1;
    %jmp T_215;
    .thread T_215;
    .scope S_0000000002f549c0;
T_216 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f39b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0000000002f39c10_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0000000002f3a070_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0000000002f3bfb0_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0000000002f3bfb0_0, 0, 1;
    %jmp T_216;
    .thread T_216;
    .scope S_0000000002f52bc0;
T_217 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f3be70_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0000000002f3ba10_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0000000002f3b1f0_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0000000002f3b970_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %store/vec4 v0000000002f3b970_0, 0, 1;
    %jmp T_217;
    .thread T_217;
    .scope S_0000000002f4d220;
T_218 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f30bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0000000002f31470_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0000000002f309d0_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0000000002f2fdf0_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %store/vec4 v0000000002f2fdf0_0, 0, 1;
    %jmp T_218;
    .thread T_218;
    .scope S_0000000002f50130;
T_219 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f30610_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0000000002f31d30_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0000000002f31010_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0000000002f31c90_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %store/vec4 v0000000002f31c90_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0000000002f4f530;
T_220 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f345d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0000000002f338b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0000000002f33310_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0000000002f34530_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %store/vec4 v0000000002f34530_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0000000002f50eb0;
T_221 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f32f50_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0000000002f334f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0000000002f322d0_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0000000002f33270_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0000000002f33270_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0000000002f50bb0;
T_222 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f33d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0000000002f324b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0000000002f32230_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0000000002f339f0_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0000000002f339f0_0, 0, 1;
    %jmp T_222;
    .thread T_222;
    .scope S_0000000002f508b0;
T_223 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f34f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0000000002f361f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0000000002f354d0_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0000000002f36510_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %store/vec4 v0000000002f36510_0, 0, 1;
    %jmp T_223;
    .thread T_223;
    .scope S_0000000002f53f40;
T_224 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f3d130_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0000000002f3d9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0000000002f3d4f0_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0000000002f3def0_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v0000000002f3def0_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0000000002f513c0;
T_225 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f3c230_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0000000002f3c2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0000000002f3e2b0_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0000000002f3ceb0_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0000000002f3ceb0_0, 0, 1;
    %jmp T_225;
    .thread T_225;
    .scope S_0000000002f531c0;
T_226 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f419b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0000000002f43670_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0000000002f421d0_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0000000002f42270_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0000000002f42270_0, 0, 1;
    %jmp T_226;
    .thread T_226;
    .scope S_0000000002f51540;
T_227 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f43d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0000000002f45b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0000000002f45290_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0000000002f43df0_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %store/vec4 v0000000002f43df0_0, 0, 1;
    %jmp T_227;
    .thread T_227;
    .scope S_0000000002f51e40;
T_228 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f43f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0000000002f45d30_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0000000002f43e90_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0000000002f45970_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %store/vec4 v0000000002f45970_0, 0, 1;
    %jmp T_228;
    .thread T_228;
    .scope S_0000000002f54540;
T_229 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f44750_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0000000002f447f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0000000002f46050_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0000000002f44890_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %store/vec4 v0000000002f44890_0, 0, 1;
    %jmp T_229;
    .thread T_229;
    .scope S_0000000002f54840;
T_230 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f7f900_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0000000002f7f180_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0000000002f7f7c0_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0000000002f7e960_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0000000002f7e960_0, 0, 1;
    %jmp T_230;
    .thread T_230;
    .scope S_0000000002f53340;
T_231 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f7f220_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0000000002f7eb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0000000002f80120_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0000000002f7e1e0_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v0000000002f7e1e0_0, 0, 1;
    %jmp T_231;
    .thread T_231;
    .scope S_0000000002f51fc0;
T_232 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f7e280_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0000000002f7e6e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0000000002f803a0_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0000000002f80440_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %store/vec4 v0000000002f80440_0, 0, 1;
    %jmp T_232;
    .thread T_232;
    .scope S_0000000002f519c0;
T_233 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f81e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0000000002f81340_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0000000002f81d40_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0000000002f80a80_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %store/vec4 v0000000002f80a80_0, 0, 1;
    %jmp T_233;
    .thread T_233;
    .scope S_0000000002f54e40;
T_234 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f3d090_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0000000002f3d270_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0000000002f3c4b0_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0000000002f3d1d0_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %store/vec4 v0000000002f3d1d0_0, 0, 1;
    %jmp T_234;
    .thread T_234;
    .scope S_0000000002f53040;
T_235 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f3f070_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0000000002f40b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0000000002f40dd0_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0000000002f3f1b0_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v0000000002f3f1b0_0, 0, 1;
    %jmp T_235;
    .thread T_235;
    .scope S_0000000002f52ec0;
T_236 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f40650_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0000000002f40fb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0000000002f3f110_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0000000002f3ec10_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %store/vec4 v0000000002f3ec10_0, 0, 1;
    %jmp T_236;
    .thread T_236;
    .scope S_0000000002f537c0;
T_237 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f3eb70_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0000000002f40a10_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0000000002f40c90_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0000000002f3ee90_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %store/vec4 v0000000002f3ee90_0, 0, 1;
    %jmp T_237;
    .thread T_237;
    .scope S_0000000002f54b40;
T_238 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f414b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0000000002f41690_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0000000002f42f90_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0000000002f41c30_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v0000000002f41c30_0, 0, 1;
    %jmp T_238;
    .thread T_238;
    .scope S_0000000002f528c0;
T_239 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f42d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0000000002f41d70_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0000000002f412d0_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0000000002f41a50_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0000000002f41a50_0, 0, 1;
    %jmp T_239;
    .thread T_239;
    .scope S_0000000002f53dc0;
T_240 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f82100_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0000000002f81700_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0000000002f82b00_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0000000002f826a0_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %store/vec4 v0000000002f826a0_0, 0, 1;
    %jmp T_240;
    .thread T_240;
    .scope S_0000000002f52740;
T_241 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f81b60_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0000000002f82600_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0000000002f81ac0_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0000000002f81de0_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %store/vec4 v0000000002f81de0_0, 0, 1;
    %jmp T_241;
    .thread T_241;
    .scope S_0000000002f90a00;
T_242 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f67a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0000000002f67b20_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0000000002f68200_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0000000002f6a000_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v0000000002f6a000_0, 0, 1;
    %jmp T_242;
    .thread T_242;
    .scope S_0000000002f8e480;
T_243 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f69a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0000000002f68b60_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0000000002f69240_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0000000002f68340_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0000000002f68340_0, 0, 1;
    %jmp T_243;
    .thread T_243;
    .scope S_0000000002f90d00;
T_244 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f6bd60_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0000000002f6bcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0000000002f6c800_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0000000002f6b2c0_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v0000000002f6b2c0_0, 0, 1;
    %jmp T_244;
    .thread T_244;
    .scope S_0000000002f8e900;
T_245 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f6c620_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0000000002f6ab40_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0000000002f6c4e0_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0000000002f6c120_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %store/vec4 v0000000002f6c120_0, 0, 1;
    %jmp T_245;
    .thread T_245;
    .scope S_0000000002f90e80;
T_246 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f6ae60_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0000000002f6c260_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0000000002f6a6e0_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0000000002f6a780_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %store/vec4 v0000000002f6a780_0, 0, 1;
    %jmp T_246;
    .thread T_246;
    .scope S_0000000002f8e780;
T_247 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f6e9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0000000002f6e060_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0000000002f6e420_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0000000002f6f0a0_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0000000002f6f0a0_0, 0, 1;
    %jmp T_247;
    .thread T_247;
    .scope S_0000000002f90280;
T_248 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f6da20_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0000000002f6e380_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0000000002f6d980_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0000000002f6e740_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %store/vec4 v0000000002f6e740_0, 0, 1;
    %jmp T_248;
    .thread T_248;
    .scope S_0000000002f8f200;
T_249 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f6e2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0000000002f6dc00_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0000000002f6e7e0_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0000000002f6df20_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v0000000002f6df20_0, 0, 1;
    %jmp T_249;
    .thread T_249;
    .scope S_0000000002f90580;
T_250 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f83320_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0000000002f84a40_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0000000002f83a00_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0000000002f83460_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %store/vec4 v0000000002f83460_0, 0, 1;
    %jmp T_250;
    .thread T_250;
    .scope S_0000000002f8ef00;
T_251 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f83140_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0000000002f833c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0000000002f831e0_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0000000002f83280_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %store/vec4 v0000000002f83280_0, 0, 1;
    %jmp T_251;
    .thread T_251;
    .scope S_0000000002f90700;
T_252 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f66d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0000000002f65320_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0000000002f66680_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0000000002f65500_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v0000000002f65500_0, 0, 1;
    %jmp T_252;
    .thread T_252;
    .scope S_0000000002f8e180;
T_253 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f65d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0000000002f66040_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0000000002f651e0_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0000000002f66900_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %store/vec4 v0000000002f66900_0, 0, 1;
    %jmp T_253;
    .thread T_253;
    .scope S_0000000002f8e000;
T_254 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f676c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0000000002f66400_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0000000002f67120_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0000000002f674e0_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %store/vec4 v0000000002f674e0_0, 0, 1;
    %jmp T_254;
    .thread T_254;
    .scope S_0000000002f90400;
T_255 ;
    %wait E_0000000002e88f80;
    %load/vec4 v0000000002f688e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0000000002f69ec0_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0000000002f69060_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0000000002f699c0_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %store/vec4 v0000000002f699c0_0, 0, 1;
    %jmp T_255;
    .thread T_255;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./src/RegisterFile.v";
    "./src/Register.v";
    "./src/BitCell.v";
    "./src/D-Flip-Flop.v";
    "./src/ReadDecoder_4_16.v";
    "./src/WriteDecoder_4_16.v";
