#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x98af60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9cbac0 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x989020 .functor NOT 1, L_0xa0bdf0, C4<0>, C4<0>, C4<0>;
L_0x989fc0 .functor XOR 4, L_0xa0b890, L_0xa0bb70, C4<0000>, C4<0000>;
L_0x9ae8b0 .functor XOR 4, L_0x989fc0, L_0xa0bcb0, C4<0000>, C4<0000>;
v0x9f9130_0 .net *"_ivl_10", 3 0, L_0xa0bcb0;  1 drivers
v0x9f9230_0 .net *"_ivl_12", 3 0, L_0x9ae8b0;  1 drivers
v0x9f9310_0 .net *"_ivl_2", 3 0, L_0xa0b7f0;  1 drivers
v0x9f93d0_0 .net *"_ivl_4", 3 0, L_0xa0b890;  1 drivers
v0x9f94b0_0 .net *"_ivl_6", 3 0, L_0xa0bb70;  1 drivers
v0x9f95e0_0 .net *"_ivl_8", 3 0, L_0x989fc0;  1 drivers
v0x9f96c0_0 .net "aaah_dut", 0 0, v0x9f8200_0;  1 drivers
v0x9f9760_0 .net "aaah_ref", 0 0, L_0x9894c0;  1 drivers
v0x9f9800_0 .net "areset", 0 0, L_0x989260;  1 drivers
v0x9f9930_0 .net "bump_left", 0 0, v0x9f7700_0;  1 drivers
v0x9f99d0_0 .net "bump_right", 0 0, v0x9f77a0_0;  1 drivers
v0x9f9a70_0 .var "clk", 0 0;
v0x9f9b10_0 .net "dig", 0 0, v0x9f79d0_0;  1 drivers
v0x9f9bb0_0 .net "digging_dut", 0 0, v0x9f8880_0;  1 drivers
v0x9f9c50_0 .net "digging_ref", 0 0, L_0x989ac0;  1 drivers
v0x9f9cf0_0 .net "ground", 0 0, v0x9f7aa0_0;  1 drivers
v0x9f9d90_0 .var/2u "stats1", 351 0;
v0x9f9e30_0 .var/2u "strobe", 0 0;
v0x9f9ed0_0 .net "tb_match", 0 0, L_0xa0bdf0;  1 drivers
v0x9f9f70_0 .net "tb_mismatch", 0 0, L_0x989020;  1 drivers
v0x9fa010_0 .net "walk_left_dut", 0 0, v0x9f8bf0_0;  1 drivers
v0x9fa0b0_0 .net "walk_left_ref", 0 0, L_0xa0a6e0;  1 drivers
v0x9fa180_0 .net "walk_right_dut", 0 0, v0x9f8cb0_0;  1 drivers
v0x9fa250_0 .net "walk_right_ref", 0 0, L_0xa0aa00;  1 drivers
v0x9fa320_0 .net "wavedrom_enable", 0 0, v0x9f7cb0_0;  1 drivers
v0x9fa3f0_0 .net "wavedrom_title", 511 0, v0x9f7d50_0;  1 drivers
L_0xa0b7f0 .concat [ 1 1 1 1], L_0x989ac0, L_0x9894c0, L_0xa0aa00, L_0xa0a6e0;
L_0xa0b890 .concat [ 1 1 1 1], L_0x989ac0, L_0x9894c0, L_0xa0aa00, L_0xa0a6e0;
L_0xa0bb70 .concat [ 1 1 1 1], v0x9f8880_0, v0x9f8200_0, v0x9f8cb0_0, v0x9f8bf0_0;
L_0xa0bcb0 .concat [ 1 1 1 1], L_0x989ac0, L_0x9894c0, L_0xa0aa00, L_0xa0a6e0;
L_0xa0bdf0 .cmp/eeq 4, L_0xa0b7f0, L_0x9ae8b0;
S_0x9a3000 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x9cbac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x9a3190 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x9a31d0 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x9a3210 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x9a3250 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x9a3290 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x9a32d0 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x9894c0 .functor OR 1, L_0xa0acb0, L_0xa0aff0, C4<0>, C4<0>;
L_0x989ac0 .functor OR 1, L_0xa0b310, L_0xa0b550, C4<0>, C4<0>;
v0x98d250_0 .net *"_ivl_0", 31 0, L_0xa0a530;  1 drivers
L_0x7f74af4010f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98d480_0 .net *"_ivl_11", 28 0, L_0x7f74af4010f0;  1 drivers
L_0x7f74af401138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x989090_0 .net/2u *"_ivl_12", 31 0, L_0x7f74af401138;  1 drivers
v0x9892d0_0 .net *"_ivl_16", 31 0, L_0xa0abc0;  1 drivers
L_0x7f74af401180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x989530_0 .net *"_ivl_19", 28 0, L_0x7f74af401180;  1 drivers
L_0x7f74af4011c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x989c10_0 .net/2u *"_ivl_20", 31 0, L_0x7f74af4011c8;  1 drivers
v0x98a0d0_0 .net *"_ivl_22", 0 0, L_0xa0acb0;  1 drivers
v0x9f4dd0_0 .net *"_ivl_24", 31 0, L_0xa0ae30;  1 drivers
L_0x7f74af401210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9f4eb0_0 .net *"_ivl_27", 28 0, L_0x7f74af401210;  1 drivers
L_0x7f74af401258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x9f4f90_0 .net/2u *"_ivl_28", 31 0, L_0x7f74af401258;  1 drivers
L_0x7f74af401060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9f5070_0 .net *"_ivl_3", 28 0, L_0x7f74af401060;  1 drivers
v0x9f5150_0 .net *"_ivl_30", 0 0, L_0xa0aff0;  1 drivers
v0x9f5210_0 .net *"_ivl_34", 31 0, L_0xa0b220;  1 drivers
L_0x7f74af4012a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9f52f0_0 .net *"_ivl_37", 28 0, L_0x7f74af4012a0;  1 drivers
L_0x7f74af4012e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x9f53d0_0 .net/2u *"_ivl_38", 31 0, L_0x7f74af4012e8;  1 drivers
L_0x7f74af4010a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9f54b0_0 .net/2u *"_ivl_4", 31 0, L_0x7f74af4010a8;  1 drivers
v0x9f5590_0 .net *"_ivl_40", 0 0, L_0xa0b310;  1 drivers
v0x9f5650_0 .net *"_ivl_42", 31 0, L_0xa0b4b0;  1 drivers
L_0x7f74af401330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9f5730_0 .net *"_ivl_45", 28 0, L_0x7f74af401330;  1 drivers
L_0x7f74af401378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x9f5810_0 .net/2u *"_ivl_46", 31 0, L_0x7f74af401378;  1 drivers
v0x9f58f0_0 .net *"_ivl_48", 0 0, L_0xa0b550;  1 drivers
v0x9f59b0_0 .net *"_ivl_8", 31 0, L_0xa0a870;  1 drivers
v0x9f5a90_0 .net "aaah", 0 0, L_0x9894c0;  alias, 1 drivers
v0x9f5b50_0 .net "areset", 0 0, L_0x989260;  alias, 1 drivers
v0x9f5c10_0 .net "bump_left", 0 0, v0x9f7700_0;  alias, 1 drivers
v0x9f5cd0_0 .net "bump_right", 0 0, v0x9f77a0_0;  alias, 1 drivers
v0x9f5d90_0 .net "clk", 0 0, v0x9f9a70_0;  1 drivers
v0x9f5e50_0 .net "dig", 0 0, v0x9f79d0_0;  alias, 1 drivers
v0x9f5f10_0 .net "digging", 0 0, L_0x989ac0;  alias, 1 drivers
v0x9f5fd0_0 .net "ground", 0 0, v0x9f7aa0_0;  alias, 1 drivers
v0x9f6090_0 .var "next", 2 0;
v0x9f6170_0 .var "state", 2 0;
v0x9f6250_0 .net "walk_left", 0 0, L_0xa0a6e0;  alias, 1 drivers
v0x9f6520_0 .net "walk_right", 0 0, L_0xa0aa00;  alias, 1 drivers
E_0x99e5f0 .event posedge, v0x9f5b50_0, v0x9f5d90_0;
E_0x99d230/0 .event anyedge, v0x9f6170_0, v0x9f5fd0_0, v0x9f5e50_0, v0x9f5c10_0;
E_0x99d230/1 .event anyedge, v0x9f5cd0_0;
E_0x99d230 .event/or E_0x99d230/0, E_0x99d230/1;
L_0xa0a530 .concat [ 3 29 0 0], v0x9f6170_0, L_0x7f74af401060;
L_0xa0a6e0 .cmp/eq 32, L_0xa0a530, L_0x7f74af4010a8;
L_0xa0a870 .concat [ 3 29 0 0], v0x9f6170_0, L_0x7f74af4010f0;
L_0xa0aa00 .cmp/eq 32, L_0xa0a870, L_0x7f74af401138;
L_0xa0abc0 .concat [ 3 29 0 0], v0x9f6170_0, L_0x7f74af401180;
L_0xa0acb0 .cmp/eq 32, L_0xa0abc0, L_0x7f74af4011c8;
L_0xa0ae30 .concat [ 3 29 0 0], v0x9f6170_0, L_0x7f74af401210;
L_0xa0aff0 .cmp/eq 32, L_0xa0ae30, L_0x7f74af401258;
L_0xa0b220 .concat [ 3 29 0 0], v0x9f6170_0, L_0x7f74af4012a0;
L_0xa0b310 .cmp/eq 32, L_0xa0b220, L_0x7f74af4012e8;
L_0xa0b4b0 .concat [ 3 29 0 0], v0x9f6170_0, L_0x7f74af401330;
L_0xa0b550 .cmp/eq 32, L_0xa0b4b0, L_0x7f74af401378;
S_0x9f6720 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x9cbac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x989260 .functor BUFZ 1, v0x9f7b70_0, C4<0>, C4<0>, C4<0>;
v0x9f7640_0 .net "areset", 0 0, L_0x989260;  alias, 1 drivers
v0x9f7700_0 .var "bump_left", 0 0;
v0x9f77a0_0 .var "bump_right", 0 0;
v0x9f7840_0 .net "clk", 0 0, v0x9f9a70_0;  alias, 1 drivers
L_0x7f74af401018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x9f78e0_0 .net "d", 55 0, L_0x7f74af401018;  1 drivers
v0x9f79d0_0 .var "dig", 0 0;
v0x9f7aa0_0 .var "ground", 0 0;
v0x9f7b70_0 .var "reset", 0 0;
v0x9f7c10_0 .net "tb_match", 0 0, L_0xa0bdf0;  alias, 1 drivers
v0x9f7cb0_0 .var "wavedrom_enable", 0 0;
v0x9f7d50_0 .var "wavedrom_title", 511 0;
E_0x99d480/0 .event negedge, v0x9f5d90_0;
E_0x99d480/1 .event posedge, v0x9f5d90_0;
E_0x99d480 .event/or E_0x99d480/0, E_0x99d480/1;
S_0x9f6940 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x9f6720;
 .timescale -12 -12;
v0x9f6b80_0 .var/2s "i", 31 0;
E_0x97d9f0 .event posedge, v0x9f5d90_0;
S_0x9f6c80 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x9f6720;
 .timescale -12 -12;
v0x9f6ea0_0 .var/2u "arfail", 0 0;
v0x9f6f80_0 .var "async", 0 0;
v0x9f7040_0 .var/2u "datafail", 0 0;
v0x9f70e0_0 .var/2u "srfail", 0 0;
E_0x9d7ef0 .event negedge, v0x9f5d90_0;
TD_tb.stim1.reset_test ;
    %wait E_0x97d9f0;
    %wait E_0x97d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f7b70_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x97d9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x9d7ef0;
    %load/vec4 v0x9f7c10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9f7040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f7b70_0, 0;
    %wait E_0x97d9f0;
    %load/vec4 v0x9f7c10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9f6ea0_0, 0, 1;
    %wait E_0x97d9f0;
    %load/vec4 v0x9f7c10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x9f70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f7b70_0, 0;
    %load/vec4 v0x9f70e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x9f6ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x9f6f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x9f7040_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x9f6f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x9f71a0 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x9f6720;
 .timescale -12 -12;
v0x9f7380_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9f7460 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x9f6720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9f7ef0 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x9cbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
v0x9f8200_0 .var "aaah", 0 0;
v0x9f82c0_0 .net "areset", 0 0, L_0x989260;  alias, 1 drivers
v0x9f83d0_0 .net "bump_left", 0 0, v0x9f7700_0;  alias, 1 drivers
v0x9f84c0_0 .net "bump_right", 0 0, v0x9f77a0_0;  alias, 1 drivers
v0x9f85b0_0 .var "can_dig", 0 0;
v0x9f86a0_0 .net "clk", 0 0, v0x9f9a70_0;  alias, 1 drivers
v0x9f8790_0 .net "dig", 0 0, v0x9f79d0_0;  alias, 1 drivers
v0x9f8880_0 .var "digging", 0 0;
v0x9f8920_0 .var "falling", 0 0;
v0x9f8a70_0 .net "ground", 0 0, v0x9f7aa0_0;  alias, 1 drivers
v0x9f8b10_0 .var "state", 1 0;
v0x9f8bf0_0 .var "walk_left", 0 0;
v0x9f8cb0_0 .var "walk_right", 0 0;
S_0x9f8f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x9cbac0;
 .timescale -12 -12;
E_0x9d8210 .event anyedge, v0x9f9e30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9f9e30_0;
    %nor/r;
    %assign/vec4 v0x9f9e30_0, 0;
    %wait E_0x9d8210;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9f6720;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f7b70_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f79d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f77a0_0, 0;
    %assign/vec4 v0x9f7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9f6f80_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x9f6c80;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f7b70_0, 0;
    %wait E_0x97d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f7b70_0, 0;
    %wait E_0x9d7ef0;
    %fork t_1, S_0x9f6940;
    %jmp t_0;
    .scope S_0x9f6940;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9f6b80_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x9f6b80_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x97d9f0;
    %load/vec4 v0x9f78e0_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x9f6b80_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9f79d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f77a0_0, 0;
    %assign/vec4 v0x9f7700_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9f6b80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9f6b80_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x9f6720;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x9f7460;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x99d480;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x9f7700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f77a0_0, 0;
    %assign/vec4 v0x9f79d0_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x9f7aa0_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x9f7b70_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x9a3000;
T_5 ;
Ewait_0 .event/or E_0x99d230, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x9f6170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x9f5fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x9f5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x9f5c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x9f6090_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x9f5fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x9f5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x9f5cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x9f6090_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x9f5fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x9f5fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x9f5fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x9f5fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x9f6090_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x9a3000;
T_6 ;
    %wait E_0x99e5f0;
    %load/vec4 v0x9f5b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9f6170_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x9f6090_0;
    %assign/vec4 v0x9f6170_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x9f7ef0;
T_7 ;
    %wait E_0x99e5f0;
    %load/vec4 v0x9f82c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f85b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x9f8b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x9f8bf0_0;
    %assign/vec4 v0x9f8bf0_0, 0;
    %load/vec4 v0x9f8cb0_0;
    %assign/vec4 v0x9f8cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f8200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8880_0, 0;
    %load/vec4 v0x9f8a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x9f8920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0x9f8bf0_0;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x9f8920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0x9f8cb0_0;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
T_7.13 ;
T_7.10 ;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8880_0, 0;
    %load/vec4 v0x9f84c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x9f8a70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.19, 9;
    %load/vec4 v0x9f8880_0;
    %nor/r;
    %and;
T_7.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f85b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f8920_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x9f8790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.22, 9;
    %load/vec4 v0x9f85b0_0;
    %and;
T_7.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f85b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
T_7.20 ;
T_7.18 ;
T_7.16 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f8cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8880_0, 0;
    %load/vec4 v0x9f83d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0x9f8a70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.27, 9;
    %load/vec4 v0x9f8880_0;
    %nor/r;
    %and;
T_7.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f85b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f8920_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x9f8790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.30, 9;
    %load/vec4 v0x9f85b0_0;
    %and;
T_7.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f85b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
T_7.28 ;
T_7.26 ;
T_7.24 ;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9f8200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f8880_0, 0;
    %load/vec4 v0x9f8a70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.33, 9;
    %load/vec4 v0x9f8880_0;
    %nor/r;
    %and;
T_7.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f85b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9f8b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9f8920_0, 0;
T_7.31 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x9cbac0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9f9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9f9e30_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x9cbac0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x9f9a70_0;
    %inv;
    %store/vec4 v0x9f9a70_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x9cbac0;
T_10 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9f7840_0, v0x9f9f70_0, v0x9f9a70_0, v0x9f9800_0, v0x9f9930_0, v0x9f99d0_0, v0x9f9cf0_0, v0x9f9b10_0, v0x9fa0b0_0, v0x9fa010_0, v0x9fa250_0, v0x9fa180_0, v0x9f9760_0, v0x9f96c0_0, v0x9f9c50_0, v0x9f9bb0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x9cbac0;
T_11 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_11.5 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_11.7 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x9cbac0;
T_12 ;
    %wait E_0x99d480;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9f9d90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
    %load/vec4 v0x9f9ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9f9d90_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x9fa0b0_0;
    %load/vec4 v0x9fa0b0_0;
    %load/vec4 v0x9fa010_0;
    %xor;
    %load/vec4 v0x9fa0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x9fa250_0;
    %load/vec4 v0x9fa250_0;
    %load/vec4 v0x9fa180_0;
    %xor;
    %load/vec4 v0x9fa250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.8 ;
    %load/vec4 v0x9f9760_0;
    %load/vec4 v0x9f9760_0;
    %load/vec4 v0x9f96c0_0;
    %xor;
    %load/vec4 v0x9f9760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.14 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.12 ;
    %load/vec4 v0x9f9c50_0;
    %load/vec4 v0x9f9c50_0;
    %load/vec4 v0x9f9bb0_0;
    %xor;
    %load/vec4 v0x9f9c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.16, 6;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.18 ;
    %load/vec4 v0x9f9d90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9f9d90_0, 4, 32;
T_12.16 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/lemmings3/iter10/response1/top_module.sv";
