Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 02:40:00 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             502 |          126 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             209 |           50 |
| Yes          | No                    | No                     |             566 |          143 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| Clock Signal |                                                                    Enable Signal                                                                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state69                                                                                                              |                  |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_2ns_64ns_16_6_seq_1_U2/fn1_sdiv_2ns_64ns_16_6_seq_1_div_U/fn1_sdiv_2ns_64ns_16_6_seq_1_div_u_0/r_stage_reg[2]_0[0]        |                  |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[64]_0[0] |                  |                6 |             16 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/sub_ln24_1_reg_5030                                                                                                            |                  |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state68                                                                                                              |                  |               15 |             58 |         3.87 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                               |                  |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state63                                                                                                              |                  |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/E[0]                    |                  |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_2ns_64ns_16_6_seq_1_U2/fn1_sdiv_2ns_64ns_16_6_seq_1_div_U/start0_reg_n_0                                                  |                  |               16 |             66 |         4.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/start0                                                        |                  |               12 |             66 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state70                                                                                                              |                  |               21 |             72 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/start0_reg_n_0                                              |                  |               18 |             72 |         4.00 |
|  ap_clk      |                                                                                                                                                     | ap_rst           |               50 |            209 |         4.18 |
|  ap_clk      |                                                                                                                                                     |                  |              126 |            506 |         4.02 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


