Synthesis report for project WES207_basic
Generated at: May 17, 2023 20:26:52
Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : WES207_top

### ### File List (begin) ### ### ###
C:\Capstone\WES207\rtl\WES207_basic\rtl\gpo.sv
C:\Capstone\WES207\rtl\WES207_basic\rtl\led.sv
C:\Capstone\WES207\rtl\WES207_basic\rtl\regwrap.sv
C:\Capstone\WES207\rtl\WES207_basic\rtl\spi_slave.sv
C:\Capstone\WES207\rtl\WES207_basic\rtl\WES207_top.sv
C:\Capstone\WES207\rtl\WES207_basic\rtl\tx_dac_fsm.sv
C:\Capstone\WES207\rtl\WES207_basic\rtl\fifo.sv
C:\Capstone\WES207\rtl\WES207_basic\rtl\fifo_transfer.sv
### ### File List (end) ### ### ###

"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'buff'. (C:\Capstone\WES207\rtl\WES207_basic\rtl\fifo.sv:16)
"MEM|SYN-0657" : Mapping into logic memory block 'fifo_inst/buff' (C:\Capstone\WES207\rtl\WES207_basic\rtl\fifo.sv:16) because read port is not synchronous.
"MEM|SYN-0657" : Mapping into logic memory block 'tx_fifo/buff' (C:\Capstone\WES207\rtl\WES207_basic\rtl\fifo.sv:16) because read port is not synchronous.
"MEM|SYN-0657" : Mapping into logic memory block 'rx_fifo/buff' (C:\Capstone\WES207\rtl\WES207_basic\rtl\fifo.sv:16) because read port is not synchronous.

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 417
Total number of FFs with enable signals: 3256
CE signal <i23/n132>, number of controlling flip flops: 8
CE signal <ceg_net49>, number of controlling flip flops: 7
CE signal <ceg_net40>, number of controlling flip flops: 5
CE signal <ceg_net23>, number of controlling flip flops: 1
CE signal <ceg_net77>, number of controlling flip flops: 8
CE signal <ceg_net98>, number of controlling flip flops: 8
CE signal <ceg_net34>, number of controlling flip flops: 1
CE signal <ceg_net37>, number of controlling flip flops: 1
CE signal <rx_en_led>, number of controlling flip flops: 8
CE signal <led_inst/LessThan_21/n48>, number of controlling flip flops: 2
CE signal <rx_en_gpo>, number of controlling flip flops: 8
CE signal <i23/n131>, number of controlling flip flops: 8
CE signal <i23/n130>, number of controlling flip flops: 8
CE signal <tx_dac_fsm_inst/n42>, number of controlling flip flops: 5
CE signal <tx_dac_fsm_inst/n344>, number of controlling flip flops: 4
CE signal <rx_en_dac>, number of controlling flip flops: 1
CE signal <ceg_net146>, number of controlling flip flops: 8
CE signal <ceg_net164>, number of controlling flip flops: 8
CE signal <rx_en_fifo_length>, number of controlling flip flops: 8
CE signal <ceg_net433>, number of controlling flip flops: 8
CE signal <ceg_net234>, number of controlling flip flops: 8
CE signal <ceg_net252>, number of controlling flip flops: 8
CE signal <input_en_tx_packet_len>, number of controlling flip flops: 8
CE signal <ceg_net473>, number of controlling flip flops: 8
CE signal <ceg_net322>, number of controlling flip flops: 8
CE signal <ceg_net340>, number of controlling flip flops: 8
CE signal <input_en_rx_packet_len>, number of controlling flip flops: 8
CE signal <ceg_net513>, number of controlling flip flops: 8
CE signal <fifo_transfer_inst/n208>, number of controlling flip flops: 8
CE signal <ceg_net390>, number of controlling flip flops: 1
CE signal <fifo_transfer_inst/n19>, number of controlling flip flops: 8
CE signal <ceg_net384>, number of controlling flip flops: 1
CE signal <ceg_net387>, number of controlling flip flops: 1
CE signal <fifo_transfer_inst/n214>, number of controlling flip flops: 1
CE signal <fifo_transfer_inst/n221>, number of controlling flip flops: 8
CE signal <ceg_net393>, number of controlling flip flops: 1
CE signal <i23/n129>, number of controlling flip flops: 8
CE signal <i23/n128>, number of controlling flip flops: 8
CE signal <i23/n127>, number of controlling flip flops: 8
CE signal <i23/n126>, number of controlling flip flops: 8
CE signal <i23/n125>, number of controlling flip flops: 8
CE signal <i23/n124>, number of controlling flip flops: 8
CE signal <i23/n123>, number of controlling flip flops: 8
CE signal <i23/n122>, number of controlling flip flops: 8
CE signal <i23/n121>, number of controlling flip flops: 8
CE signal <i23/n120>, number of controlling flip flops: 8
CE signal <i23/n119>, number of controlling flip flops: 8
CE signal <i23/n118>, number of controlling flip flops: 8
CE signal <i23/n117>, number of controlling flip flops: 8
CE signal <i23/n116>, number of controlling flip flops: 8
CE signal <i23/n115>, number of controlling flip flops: 8
CE signal <i23/n114>, number of controlling flip flops: 8
CE signal <i23/n113>, number of controlling flip flops: 8
CE signal <i23/n112>, number of controlling flip flops: 8
CE signal <i23/n111>, number of controlling flip flops: 8
CE signal <i23/n110>, number of controlling flip flops: 8
CE signal <i23/n109>, number of controlling flip flops: 8
CE signal <i23/n108>, number of controlling flip flops: 8
CE signal <i23/n107>, number of controlling flip flops: 8
CE signal <i23/n106>, number of controlling flip flops: 8
CE signal <i23/n105>, number of controlling flip flops: 8
CE signal <i23/n104>, number of controlling flip flops: 8
CE signal <i23/n103>, number of controlling flip flops: 8
CE signal <i23/n102>, number of controlling flip flops: 8
CE signal <i23/n101>, number of controlling flip flops: 8
CE signal <i23/n100>, number of controlling flip flops: 8
CE signal <i23/n99>, number of controlling flip flops: 8
CE signal <i23/n98>, number of controlling flip flops: 8
CE signal <i23/n97>, number of controlling flip flops: 8
CE signal <i23/n96>, number of controlling flip flops: 8
CE signal <i23/n95>, number of controlling flip flops: 8
CE signal <i23/n94>, number of controlling flip flops: 8
CE signal <i23/n93>, number of controlling flip flops: 8
CE signal <i23/n92>, number of controlling flip flops: 8
CE signal <i23/n91>, number of controlling flip flops: 8
CE signal <i23/n90>, number of controlling flip flops: 8
CE signal <i23/n89>, number of controlling flip flops: 8
CE signal <i23/n88>, number of controlling flip flops: 8
CE signal <i23/n87>, number of controlling flip flops: 8
CE signal <i23/n86>, number of controlling flip flops: 8
CE signal <i23/n85>, number of controlling flip flops: 8
CE signal <i23/n84>, number of controlling flip flops: 8
CE signal <i23/n83>, number of controlling flip flops: 8
CE signal <i23/n82>, number of controlling flip flops: 8
CE signal <i23/n81>, number of controlling flip flops: 8
CE signal <i23/n80>, number of controlling flip flops: 8
CE signal <i23/n79>, number of controlling flip flops: 8
CE signal <i23/n78>, number of controlling flip flops: 8
CE signal <i23/n77>, number of controlling flip flops: 8
CE signal <i23/n76>, number of controlling flip flops: 8
CE signal <i23/n75>, number of controlling flip flops: 8
CE signal <i23/n74>, number of controlling flip flops: 8
CE signal <i23/n73>, number of controlling flip flops: 8
CE signal <i23/n72>, number of controlling flip flops: 8
CE signal <i23/n71>, number of controlling flip flops: 8
CE signal <i23/n70>, number of controlling flip flops: 8
CE signal <i23/n69>, number of controlling flip flops: 8
CE signal <i23/n68>, number of controlling flip flops: 8
CE signal <i23/n67>, number of controlling flip flops: 8
CE signal <i23/n66>, number of controlling flip flops: 8
CE signal <i23/n65>, number of controlling flip flops: 8
CE signal <i23/n64>, number of controlling flip flops: 8
CE signal <i23/n63>, number of controlling flip flops: 8
CE signal <i23/n62>, number of controlling flip flops: 8
CE signal <i23/n61>, number of controlling flip flops: 8
CE signal <i23/n60>, number of controlling flip flops: 8
CE signal <i23/n59>, number of controlling flip flops: 8
CE signal <i23/n58>, number of controlling flip flops: 8
CE signal <i23/n57>, number of controlling flip flops: 8
CE signal <i23/n56>, number of controlling flip flops: 8
CE signal <i23/n55>, number of controlling flip flops: 8
CE signal <i23/n54>, number of controlling flip flops: 8
CE signal <i23/n53>, number of controlling flip flops: 8
CE signal <i23/n52>, number of controlling flip flops: 8
CE signal <i23/n51>, number of controlling flip flops: 8
CE signal <i23/n50>, number of controlling flip flops: 8
CE signal <i23/n49>, number of controlling flip flops: 8
CE signal <i23/n48>, number of controlling flip flops: 8
CE signal <i23/n47>, number of controlling flip flops: 8
CE signal <i23/n46>, number of controlling flip flops: 8
CE signal <i23/n45>, number of controlling flip flops: 8
CE signal <i23/n44>, number of controlling flip flops: 8
CE signal <i23/n43>, number of controlling flip flops: 8
CE signal <i23/n42>, number of controlling flip flops: 8
CE signal <i23/n41>, number of controlling flip flops: 8
CE signal <i23/n40>, number of controlling flip flops: 8
CE signal <i23/n39>, number of controlling flip flops: 8
CE signal <i23/n38>, number of controlling flip flops: 8
CE signal <i23/n37>, number of controlling flip flops: 8
CE signal <i23/n36>, number of controlling flip flops: 8
CE signal <i23/n35>, number of controlling flip flops: 8
CE signal <i23/n34>, number of controlling flip flops: 8
CE signal <i23/n33>, number of controlling flip flops: 8
CE signal <i23/n32>, number of controlling flip flops: 8
CE signal <i23/n31>, number of controlling flip flops: 8
CE signal <i23/n30>, number of controlling flip flops: 8
CE signal <i23/n29>, number of controlling flip flops: 8
CE signal <i23/n28>, number of controlling flip flops: 8
CE signal <i23/n27>, number of controlling flip flops: 8
CE signal <i23/n26>, number of controlling flip flops: 8
CE signal <i23/n25>, number of controlling flip flops: 8
CE signal <i23/n24>, number of controlling flip flops: 8
CE signal <i23/n23>, number of controlling flip flops: 8
CE signal <i23/n22>, number of controlling flip flops: 8
CE signal <i23/n21>, number of controlling flip flops: 8
CE signal <i23/n20>, number of controlling flip flops: 8
CE signal <i23/n19>, number of controlling flip flops: 8
CE signal <i23/n18>, number of controlling flip flops: 8
CE signal <i23/n17>, number of controlling flip flops: 8
CE signal <i23/n16>, number of controlling flip flops: 8
CE signal <i23/n15>, number of controlling flip flops: 8
CE signal <i23/n14>, number of controlling flip flops: 8
CE signal <i23/n13>, number of controlling flip flops: 8
CE signal <i23/n12>, number of controlling flip flops: 8
CE signal <i23/n11>, number of controlling flip flops: 8
CE signal <i23/n10>, number of controlling flip flops: 8
CE signal <i23/n9>, number of controlling flip flops: 8
CE signal <i23/n8>, number of controlling flip flops: 8
CE signal <i23/n7>, number of controlling flip flops: 8
CE signal <i23/n6>, number of controlling flip flops: 8
CE signal <i23/n5>, number of controlling flip flops: 8
CE signal <i24/n132>, number of controlling flip flops: 8
CE signal <i24/n131>, number of controlling flip flops: 8
CE signal <i24/n130>, number of controlling flip flops: 8
CE signal <i24/n129>, number of controlling flip flops: 8
CE signal <i24/n128>, number of controlling flip flops: 8
CE signal <i24/n127>, number of controlling flip flops: 8
CE signal <i24/n126>, number of controlling flip flops: 8
CE signal <i24/n125>, number of controlling flip flops: 8
CE signal <i24/n124>, number of controlling flip flops: 8
CE signal <i24/n123>, number of controlling flip flops: 8
CE signal <i24/n122>, number of controlling flip flops: 8
CE signal <i24/n121>, number of controlling flip flops: 8
CE signal <i24/n120>, number of controlling flip flops: 8
CE signal <i24/n119>, number of controlling flip flops: 8
CE signal <i24/n118>, number of controlling flip flops: 8
CE signal <i24/n117>, number of controlling flip flops: 8
CE signal <i24/n116>, number of controlling flip flops: 8
CE signal <i24/n115>, number of controlling flip flops: 8
CE signal <i24/n114>, number of controlling flip flops: 8
CE signal <i24/n113>, number of controlling flip flops: 8
CE signal <i24/n112>, number of controlling flip flops: 8
CE signal <i24/n111>, number of controlling flip flops: 8
CE signal <i24/n110>, number of controlling flip flops: 8
CE signal <i24/n109>, number of controlling flip flops: 8
CE signal <i24/n108>, number of controlling flip flops: 8
CE signal <i24/n107>, number of controlling flip flops: 8
CE signal <i24/n106>, number of controlling flip flops: 8
CE signal <i24/n105>, number of controlling flip flops: 8
CE signal <i24/n104>, number of controlling flip flops: 8
CE signal <i24/n103>, number of controlling flip flops: 8
CE signal <i24/n102>, number of controlling flip flops: 8
CE signal <i24/n101>, number of controlling flip flops: 8
CE signal <i24/n100>, number of controlling flip flops: 8
CE signal <i24/n99>, number of controlling flip flops: 8
CE signal <i24/n98>, number of controlling flip flops: 8
CE signal <i24/n97>, number of controlling flip flops: 8
CE signal <i24/n96>, number of controlling flip flops: 8
CE signal <i24/n95>, number of controlling flip flops: 8
CE signal <i24/n94>, number of controlling flip flops: 8
CE signal <i24/n93>, number of controlling flip flops: 8
CE signal <i24/n92>, number of controlling flip flops: 8
CE signal <i24/n91>, number of controlling flip flops: 8
CE signal <i24/n90>, number of controlling flip flops: 8
CE signal <i24/n89>, number of controlling flip flops: 8
CE signal <i24/n88>, number of controlling flip flops: 8
CE signal <i24/n87>, number of controlling flip flops: 8
CE signal <i24/n86>, number of controlling flip flops: 8
CE signal <i24/n85>, number of controlling flip flops: 8
CE signal <i24/n84>, number of controlling flip flops: 8
CE signal <i24/n83>, number of controlling flip flops: 8
CE signal <i24/n82>, number of controlling flip flops: 8
CE signal <i24/n81>, number of controlling flip flops: 8
CE signal <i24/n80>, number of controlling flip flops: 8
CE signal <i24/n79>, number of controlling flip flops: 8
CE signal <i24/n78>, number of controlling flip flops: 8
CE signal <i24/n77>, number of controlling flip flops: 8
CE signal <i24/n76>, number of controlling flip flops: 8
CE signal <i24/n75>, number of controlling flip flops: 8
CE signal <i24/n74>, number of controlling flip flops: 8
CE signal <i24/n73>, number of controlling flip flops: 8
CE signal <i24/n72>, number of controlling flip flops: 8
CE signal <i24/n71>, number of controlling flip flops: 8
CE signal <i24/n70>, number of controlling flip flops: 8
CE signal <i24/n69>, number of controlling flip flops: 8
CE signal <i24/n68>, number of controlling flip flops: 8
CE signal <i24/n67>, number of controlling flip flops: 8
CE signal <i24/n66>, number of controlling flip flops: 8
CE signal <i24/n65>, number of controlling flip flops: 8
CE signal <i24/n64>, number of controlling flip flops: 8
CE signal <i24/n63>, number of controlling flip flops: 8
CE signal <i24/n62>, number of controlling flip flops: 8
CE signal <i24/n61>, number of controlling flip flops: 8
CE signal <i24/n60>, number of controlling flip flops: 8
CE signal <i24/n59>, number of controlling flip flops: 8
CE signal <i24/n58>, number of controlling flip flops: 8
CE signal <i24/n57>, number of controlling flip flops: 8
CE signal <i24/n56>, number of controlling flip flops: 8
CE signal <i24/n55>, number of controlling flip flops: 8
CE signal <i24/n54>, number of controlling flip flops: 8
CE signal <i24/n53>, number of controlling flip flops: 8
CE signal <i24/n52>, number of controlling flip flops: 8
CE signal <i24/n51>, number of controlling flip flops: 8
CE signal <i24/n50>, number of controlling flip flops: 8
CE signal <i24/n49>, number of controlling flip flops: 8
CE signal <i24/n48>, number of controlling flip flops: 8
CE signal <i24/n47>, number of controlling flip flops: 8
CE signal <i24/n46>, number of controlling flip flops: 8
CE signal <i24/n45>, number of controlling flip flops: 8
CE signal <i24/n44>, number of controlling flip flops: 8
CE signal <i24/n43>, number of controlling flip flops: 8
CE signal <i24/n42>, number of controlling flip flops: 8
CE signal <i24/n41>, number of controlling flip flops: 8
CE signal <i24/n40>, number of controlling flip flops: 8
CE signal <i24/n39>, number of controlling flip flops: 8
CE signal <i24/n38>, number of controlling flip flops: 8
CE signal <i24/n37>, number of controlling flip flops: 8
CE signal <i24/n36>, number of controlling flip flops: 8
CE signal <i24/n35>, number of controlling flip flops: 8
CE signal <i24/n34>, number of controlling flip flops: 8
CE signal <i24/n33>, number of controlling flip flops: 8
CE signal <i24/n32>, number of controlling flip flops: 8
CE signal <i24/n31>, number of controlling flip flops: 8
CE signal <i24/n30>, number of controlling flip flops: 8
CE signal <i24/n29>, number of controlling flip flops: 8
CE signal <i24/n28>, number of controlling flip flops: 8
CE signal <i24/n27>, number of controlling flip flops: 8
CE signal <i24/n26>, number of controlling flip flops: 8
CE signal <i24/n25>, number of controlling flip flops: 8
CE signal <i24/n24>, number of controlling flip flops: 8
CE signal <i24/n23>, number of controlling flip flops: 8
CE signal <i24/n22>, number of controlling flip flops: 8
CE signal <i24/n21>, number of controlling flip flops: 8
CE signal <i24/n20>, number of controlling flip flops: 8
CE signal <i24/n19>, number of controlling flip flops: 8
CE signal <i24/n18>, number of controlling flip flops: 8
CE signal <i24/n17>, number of controlling flip flops: 8
CE signal <i24/n16>, number of controlling flip flops: 8
CE signal <i24/n15>, number of controlling flip flops: 8
CE signal <i24/n14>, number of controlling flip flops: 8
CE signal <i24/n13>, number of controlling flip flops: 8
CE signal <i24/n12>, number of controlling flip flops: 8
CE signal <i24/n11>, number of controlling flip flops: 8
CE signal <i24/n10>, number of controlling flip flops: 8
CE signal <i24/n9>, number of controlling flip flops: 8
CE signal <i24/n8>, number of controlling flip flops: 8
CE signal <i24/n7>, number of controlling flip flops: 8
CE signal <i24/n6>, number of controlling flip flops: 8
CE signal <i24/n5>, number of controlling flip flops: 8
CE signal <i25/n132>, number of controlling flip flops: 8
CE signal <i25/n131>, number of controlling flip flops: 8
CE signal <i25/n130>, number of controlling flip flops: 8
CE signal <i25/n129>, number of controlling flip flops: 8
CE signal <i25/n128>, number of controlling flip flops: 8
CE signal <i25/n127>, number of controlling flip flops: 8
CE signal <i25/n126>, number of controlling flip flops: 8
CE signal <i25/n125>, number of controlling flip flops: 8
CE signal <i25/n124>, number of controlling flip flops: 8
CE signal <i25/n123>, number of controlling flip flops: 8
CE signal <i25/n122>, number of controlling flip flops: 8
CE signal <i25/n121>, number of controlling flip flops: 8
CE signal <i25/n120>, number of controlling flip flops: 8
CE signal <i25/n119>, number of controlling flip flops: 8
CE signal <i25/n118>, number of controlling flip flops: 8
CE signal <i25/n117>, number of controlling flip flops: 8
CE signal <i25/n116>, number of controlling flip flops: 8
CE signal <i25/n115>, number of controlling flip flops: 8
CE signal <i25/n114>, number of controlling flip flops: 8
CE signal <i25/n113>, number of controlling flip flops: 8
CE signal <i25/n112>, number of controlling flip flops: 8
CE signal <i25/n111>, number of controlling flip flops: 8
CE signal <i25/n110>, number of controlling flip flops: 8
CE signal <i25/n109>, number of controlling flip flops: 8
CE signal <i25/n108>, number of controlling flip flops: 8
CE signal <i25/n107>, number of controlling flip flops: 8
CE signal <i25/n106>, number of controlling flip flops: 8
CE signal <i25/n105>, number of controlling flip flops: 8
CE signal <i25/n104>, number of controlling flip flops: 8
CE signal <i25/n103>, number of controlling flip flops: 8
CE signal <i25/n102>, number of controlling flip flops: 8
CE signal <i25/n101>, number of controlling flip flops: 8
CE signal <i25/n100>, number of controlling flip flops: 8
CE signal <i25/n99>, number of controlling flip flops: 8
CE signal <i25/n98>, number of controlling flip flops: 8
CE signal <i25/n97>, number of controlling flip flops: 8
CE signal <i25/n96>, number of controlling flip flops: 8
CE signal <i25/n95>, number of controlling flip flops: 8
CE signal <i25/n94>, number of controlling flip flops: 8
CE signal <i25/n93>, number of controlling flip flops: 8
CE signal <i25/n92>, number of controlling flip flops: 8
CE signal <i25/n91>, number of controlling flip flops: 8
CE signal <i25/n90>, number of controlling flip flops: 8
CE signal <i25/n89>, number of controlling flip flops: 8
CE signal <i25/n88>, number of controlling flip flops: 8
CE signal <i25/n87>, number of controlling flip flops: 8
CE signal <i25/n86>, number of controlling flip flops: 8
CE signal <i25/n85>, number of controlling flip flops: 8
CE signal <i25/n84>, number of controlling flip flops: 8
CE signal <i25/n83>, number of controlling flip flops: 8
CE signal <i25/n82>, number of controlling flip flops: 8
CE signal <i25/n81>, number of controlling flip flops: 8
CE signal <i25/n80>, number of controlling flip flops: 8
CE signal <i25/n79>, number of controlling flip flops: 8
CE signal <i25/n78>, number of controlling flip flops: 8
CE signal <i25/n77>, number of controlling flip flops: 8
CE signal <i25/n76>, number of controlling flip flops: 8
CE signal <i25/n75>, number of controlling flip flops: 8
CE signal <i25/n74>, number of controlling flip flops: 8
CE signal <i25/n73>, number of controlling flip flops: 8
CE signal <i25/n72>, number of controlling flip flops: 8
CE signal <i25/n71>, number of controlling flip flops: 8
CE signal <i25/n70>, number of controlling flip flops: 8
CE signal <i25/n69>, number of controlling flip flops: 8
CE signal <i25/n68>, number of controlling flip flops: 8
CE signal <i25/n67>, number of controlling flip flops: 8
CE signal <i25/n66>, number of controlling flip flops: 8
CE signal <i25/n65>, number of controlling flip flops: 8
CE signal <i25/n64>, number of controlling flip flops: 8
CE signal <i25/n63>, number of controlling flip flops: 8
CE signal <i25/n62>, number of controlling flip flops: 8
CE signal <i25/n61>, number of controlling flip flops: 8
CE signal <i25/n60>, number of controlling flip flops: 8
CE signal <i25/n59>, number of controlling flip flops: 8
CE signal <i25/n58>, number of controlling flip flops: 8
CE signal <i25/n57>, number of controlling flip flops: 8
CE signal <i25/n56>, number of controlling flip flops: 8
CE signal <i25/n55>, number of controlling flip flops: 8
CE signal <i25/n54>, number of controlling flip flops: 8
CE signal <i25/n53>, number of controlling flip flops: 8
CE signal <i25/n52>, number of controlling flip flops: 8
CE signal <i25/n51>, number of controlling flip flops: 8
CE signal <i25/n50>, number of controlling flip flops: 8
CE signal <i25/n49>, number of controlling flip flops: 8
CE signal <i25/n48>, number of controlling flip flops: 8
CE signal <i25/n47>, number of controlling flip flops: 8
CE signal <i25/n46>, number of controlling flip flops: 8
CE signal <i25/n45>, number of controlling flip flops: 8
CE signal <i25/n44>, number of controlling flip flops: 8
CE signal <i25/n43>, number of controlling flip flops: 8
CE signal <i25/n42>, number of controlling flip flops: 8
CE signal <i25/n41>, number of controlling flip flops: 8
CE signal <i25/n40>, number of controlling flip flops: 8
CE signal <i25/n39>, number of controlling flip flops: 8
CE signal <i25/n38>, number of controlling flip flops: 8
CE signal <i25/n37>, number of controlling flip flops: 8
CE signal <i25/n36>, number of controlling flip flops: 8
CE signal <i25/n35>, number of controlling flip flops: 8
CE signal <i25/n34>, number of controlling flip flops: 8
CE signal <i25/n33>, number of controlling flip flops: 8
CE signal <i25/n32>, number of controlling flip flops: 8
CE signal <i25/n31>, number of controlling flip flops: 8
CE signal <i25/n30>, number of controlling flip flops: 8
CE signal <i25/n29>, number of controlling flip flops: 8
CE signal <i25/n28>, number of controlling flip flops: 8
CE signal <i25/n27>, number of controlling flip flops: 8
CE signal <i25/n26>, number of controlling flip flops: 8
CE signal <i25/n25>, number of controlling flip flops: 8
CE signal <i25/n24>, number of controlling flip flops: 8
CE signal <i25/n23>, number of controlling flip flops: 8
CE signal <i25/n22>, number of controlling flip flops: 8
CE signal <i25/n21>, number of controlling flip flops: 8
CE signal <i25/n20>, number of controlling flip flops: 8
CE signal <i25/n19>, number of controlling flip flops: 8
CE signal <i25/n18>, number of controlling flip flops: 8
CE signal <i25/n17>, number of controlling flip flops: 8
CE signal <i25/n16>, number of controlling flip flops: 8
CE signal <i25/n15>, number of controlling flip flops: 8
CE signal <i25/n14>, number of controlling flip flops: 8
CE signal <i25/n13>, number of controlling flip flops: 8
CE signal <i25/n12>, number of controlling flip flops: 8
CE signal <i25/n11>, number of controlling flip flops: 8
CE signal <i25/n10>, number of controlling flip flops: 8
CE signal <i25/n9>, number of controlling flip flops: 8
CE signal <i25/n8>, number of controlling flip flops: 8
CE signal <i25/n7>, number of controlling flip flops: 8
CE signal <i25/n6>, number of controlling flip flops: 8
CE signal <i25/n5>, number of controlling flip flops: 8
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 1
Total number of FFs with set/reset signals: 232
SR signal <reset_n>, number of controlling flip flops: 232
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                      FFs        ADDs        LUTs      RAMs DSP/MULTs
-----------------------------------         ---        ----        ----      ---- ---------
WES207_top:WES207_top                   3320(0)       69(0)     3534(0)      0(0)      0(0)
 +spi_slave_inst:spi_slave               41(41)        4(4)      70(70)      0(0)      0(0)
 +led_inst:led                           42(42)      23(23)      49(49)      0(0)      0(0)
 +gpo_inst:gpo                             8(8)        0(0)      14(14)      0(0)      0(0)
 +regwrap_inst:regwrap                     0(0)        0(0)      73(73)      0(0)      0(0)
 +tx_dac_fsm_inst:tx_dac_fsm             26(26)      21(21)      66(66)      0(0)      0(0)
 +fifo_inst:fifo                     1058(1058)        7(7)  1069(1069)      0(0)      0(0)
 +tx_fifo:fifo                       1058(1058)        7(7)  1093(1093)      0(0)      0(0)
 +rx_fifo:fifo                       1058(1058)        7(7)  1084(1084)      0(0)      0(0)
 +fifo_transfer_inst:fifo_transfer       29(29)        0(0)      16(16)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

      Clock     Flip-Flops   Memory Ports    Multipliers
      -----     ----------   ------------    -----------
    pll_clk           3294              0              0
 tx_slowclk             26              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T20F256
project : WES207_basic
project-xml : C:/Capstone/WES207/rtl/WES207_basic/WES207_basic.xml
root : WES207_top
I : C:/Capstone/WES207/rtl/WES207_basic
output-dir : C:/Capstone/WES207/rtl/WES207_basic/outflow
work-dir : C:/Capstone/WES207/rtl/WES207_basic/work_syn
write-efx-verilog : C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.map.v
binary-db : C:/Capstone/WES207/rtl/WES207_basic/WES207_basic.vdb
insert-ios : 0
max-carry-cascade : 240
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=sv_09,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	6
OUTPUT PORTS    : 	12

EFX_ADD         : 	69
EFX_LUT4        : 	3534
   1-2  Inputs  : 	631
   3    Inputs  : 	490
   4    Inputs  : 	2413
EFX_FF          : 	3320
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 40s
Elapsed synthesis time : 41s
