

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Fri Nov 18 15:03:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   291221|   291221|  2.912 ms|  2.912 ms|  291221|  291221|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94                                        |compute_Pipeline_VITIS_LOOP_134_1                                       |       66|       66|   0.660 us|   0.660 us|      66|      66|       no|
        |grp_compute_Pipeline_VITIS_LOOP_162_5_fu_102                                       |compute_Pipeline_VITIS_LOOP_162_5                                       |       66|       66|   0.660 us|   0.660 us|      66|      66|       no|
        |grp_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19_fu_110                    |compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19                    |     4034|     4034|  40.340 us|  40.340 us|    4034|    4034|       no|
        |grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_118                      |compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3                      |     4100|     4100|  41.000 us|  41.000 us|    4100|    4100|       no|
        |grp_compute_Pipeline_VITIS_LOOP_154_4_fu_130                                       |compute_Pipeline_VITIS_LOOP_154_4                                       |       70|       70|   0.700 us|   0.700 us|      70|      70|       no|
        |grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_140                      |compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7                      |     4100|     4100|  41.000 us|  41.000 us|    4100|    4100|       no|
        |grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_152                      |compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9                      |     4099|     4099|  40.990 us|  40.990 us|    4099|    4099|       no|
        |grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_164                    |compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11                    |     4100|     4100|  41.000 us|  41.000 us|    4100|    4100|       no|
        |grp_compute_Pipeline_VITIS_LOOP_204_12_fu_176                                      |compute_Pipeline_VITIS_LOOP_204_12                                      |       70|       70|   0.700 us|   0.700 us|      70|      70|       no|
        |grp_compute_Pipeline_VITIS_LOOP_215_13_fu_185                                      |compute_Pipeline_VITIS_LOOP_215_13                                      |       71|       71|   0.710 us|   0.710 us|      71|      71|       no|
        |grp_compute_Pipeline_VITIS_LOOP_227_14_fu_193                                      |compute_Pipeline_VITIS_LOOP_227_14                                      |       69|       69|   0.690 us|   0.690 us|      69|      69|       no|
        |grp_compute_Pipeline_VITIS_LOOP_235_15_fu_201                                      |compute_Pipeline_VITIS_LOOP_235_15                                      |       67|       67|   0.670 us|   0.670 us|      67|      67|       no|
        |grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_215                    |compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17                    |     4102|     4102|  41.020 us|  41.020 us|    4102|    4102|       no|
        |grp_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21_fu_227                    |compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21                    |     4098|     4098|  40.980 us|  40.980 us|    4098|    4098|       no|
        |grp_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_fu_239  |compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24  |   262149|   262149|   2.621 ms|   2.621 ms|  262149|  262149|       no|
        |grp_compute_Pipeline_VITIS_LOOP_292_25_fu_255                                      |compute_Pipeline_VITIS_LOOP_292_25                                      |       65|       65|   0.650 us|   0.650 us|      65|      65|       no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|    2799|    3227|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1625|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|    2875|    4854|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94                                        |compute_Pipeline_VITIS_LOOP_134_1                                       |        0|   0|    9|   52|    0|
    |grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_118                      |compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3                      |        0|   0|  269|  281|    0|
    |grp_compute_Pipeline_VITIS_LOOP_154_4_fu_130                                       |compute_Pipeline_VITIS_LOOP_154_4                                       |        0|   0|  221|  176|    0|
    |grp_compute_Pipeline_VITIS_LOOP_162_5_fu_102                                       |compute_Pipeline_VITIS_LOOP_162_5                                       |        0|   0|    9|   52|    0|
    |grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_140                      |compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7                      |        0|   0|  281|  298|    0|
    |grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_152                      |compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9                      |        0|   0|   78|  168|    0|
    |grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_164                    |compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11                    |        0|   0|  269|  281|    0|
    |grp_compute_Pipeline_VITIS_LOOP_204_12_fu_176                                      |compute_Pipeline_VITIS_LOOP_204_12                                      |        0|   0|  221|  176|    0|
    |grp_compute_Pipeline_VITIS_LOOP_215_13_fu_185                                      |compute_Pipeline_VITIS_LOOP_215_13                                      |        0|   0|  255|  176|    0|
    |grp_compute_Pipeline_VITIS_LOOP_227_14_fu_193                                      |compute_Pipeline_VITIS_LOOP_227_14                                      |        0|   0|  333|  255|    0|
    |grp_compute_Pipeline_VITIS_LOOP_235_15_fu_201                                      |compute_Pipeline_VITIS_LOOP_235_15                                      |        0|   0|   34|   72|    0|
    |grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_215                    |compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17                    |        0|   0|  253|  281|    0|
    |grp_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19_fu_110                    |compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19                    |        0|   0|   27|  145|    0|
    |grp_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21_fu_227                    |compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21                    |        0|   0|   43|  168|    0|
    |grp_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_fu_239  |compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24  |        0|   0|  331|  449|    0|
    |grp_compute_Pipeline_VITIS_LOOP_292_25_fu_255                                      |compute_Pipeline_VITIS_LOOP_292_25                                      |        0|   0|    8|   50|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U122                                                |hadd_16ns_16ns_16_2_full_dsp_1                                          |        0|   2|   94|  113|    0|
    |hdiv_16ns_16ns_16_5_no_dsp_1_U123                                                  |hdiv_16ns_16ns_16_5_no_dsp_1                                            |        0|   0|    0|    0|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U124                                                 |hmul_16ns_16ns_16_2_max_dsp_1                                           |        0|   2|   64|   34|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                              |                                                                        |        0|   4| 2799| 3227|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  145|         29|    1|         29|
    |grp_fu_284_ce          |   26|          5|    1|          5|
    |grp_fu_284_p0          |   26|          5|   16|         80|
    |grp_fu_284_p1          |   26|          5|   16|         80|
    |grp_fu_288_ce          |   20|          4|    1|          4|
    |grp_fu_288_p0          |   20|          4|   16|         64|
    |grp_fu_288_p1          |   20|          4|   16|         64|
    |grp_fu_292_ce          |   20|          4|    1|          4|
    |grp_fu_292_p0          |   20|          4|   16|         64|
    |grp_fu_292_p1          |   20|          4|   16|         64|
    |reg_file_2_0_address0  |   37|          7|   11|         77|
    |reg_file_2_0_address1  |   14|          3|   11|         33|
    |reg_file_2_0_ce0       |   37|          7|    1|          7|
    |reg_file_2_0_ce1       |   14|          3|    1|          3|
    |reg_file_2_0_d0        |   14|          3|   16|         48|
    |reg_file_2_0_we0       |   14|          3|    1|          3|
    |reg_file_2_1_address0  |   37|          7|   11|         77|
    |reg_file_2_1_address1  |   14|          3|   11|         33|
    |reg_file_2_1_ce0       |   37|          7|    1|          7|
    |reg_file_2_1_ce1       |   14|          3|    1|          3|
    |reg_file_2_1_d0        |   14|          3|   16|         48|
    |reg_file_2_1_we0       |   14|          3|    1|          3|
    |reg_file_3_0_address0  |   20|          4|   11|         44|
    |reg_file_3_0_ce0       |   20|          4|    1|          4|
    |reg_file_3_0_ce1       |    9|          2|    1|          2|
    |reg_file_3_0_d0        |   20|          4|   16|         64|
    |reg_file_3_0_we0       |   20|          4|    1|          4|
    |reg_file_3_1_address0  |   20|          4|   11|         44|
    |reg_file_3_1_ce0       |   20|          4|    1|          4|
    |reg_file_3_1_ce1       |    9|          2|    1|          2|
    |reg_file_3_1_d0        |   20|          4|   16|         64|
    |reg_file_3_1_we0       |   20|          4|    1|          4|
    |reg_file_4_0_address0  |   26|          5|   11|         55|
    |reg_file_4_0_address1  |   14|          3|   11|         33|
    |reg_file_4_0_ce0       |   26|          5|    1|          5|
    |reg_file_4_0_ce1       |   14|          3|    1|          3|
    |reg_file_4_0_d0        |   20|          4|   16|         64|
    |reg_file_4_0_we0       |   20|          4|    1|          4|
    |reg_file_4_1_address0  |   26|          5|   11|         55|
    |reg_file_4_1_address1  |   14|          3|   11|         33|
    |reg_file_4_1_ce0       |   26|          5|    1|          5|
    |reg_file_4_1_ce1       |   14|          3|    1|          3|
    |reg_file_4_1_d0        |   20|          4|   16|         64|
    |reg_file_4_1_we0       |   20|          4|    1|          4|
    |reg_file_5_0_address0  |   37|          7|   11|         77|
    |reg_file_5_0_address1  |   26|          5|   11|         55|
    |reg_file_5_0_ce0       |   37|          7|    1|          7|
    |reg_file_5_0_ce1       |   26|          5|    1|          5|
    |reg_file_5_0_d0        |   31|          6|   16|         96|
    |reg_file_5_0_we0       |   31|          6|    1|          6|
    |reg_file_5_1_address0  |   37|          7|   11|         77|
    |reg_file_5_1_address1  |   26|          5|   11|         55|
    |reg_file_5_1_ce0       |   37|          7|    1|          7|
    |reg_file_5_1_ce1       |   26|          5|    1|          5|
    |reg_file_5_1_d0        |   31|          6|   16|         96|
    |reg_file_5_1_we0       |   31|          6|    1|          6|
    |reg_file_6_0_address0  |   37|          7|   11|         77|
    |reg_file_6_0_ce0       |   37|          7|    1|          7|
    |reg_file_6_0_d0        |   20|          4|   16|         64|
    |reg_file_6_0_we0       |   20|          4|    1|          4|
    |reg_file_6_1_address0  |   37|          7|   11|         77|
    |reg_file_6_1_ce0       |   37|          7|    1|          7|
    |reg_file_6_1_d0        |   20|          4|   16|         64|
    |reg_file_6_1_we0       |   20|          4|    1|          4|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1625|        320|  464|       2160|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |  28|   0|   28|          0|
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_118_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_154_4_fu_130_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_162_5_fu_102_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_140_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_152_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_164_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_204_12_fu_176_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_215_13_fu_185_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_227_14_fu_193_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_235_15_fu_201_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_215_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19_fu_110_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21_fu_227_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_292_25_fu_255_ap_start_reg                                      |   1|   0|    1|          0|
    |reg_file_0_0_load_reg_268                                                                       |  16|   0|   16|          0|
    |reg_file_1_0_load_reg_279                                                                       |  16|   0|   16|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  76|   0|   76|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_0_0_address0  |  out|   11|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|  reg_file_0_0|         array|
|reg_file_1_0_address0  |  out|   11|   ap_memory|  reg_file_1_0|         array|
|reg_file_1_0_ce0       |  out|    1|   ap_memory|  reg_file_1_0|         array|
|reg_file_1_0_q0        |   in|   16|   ap_memory|  reg_file_1_0|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_q1        |   in|   16|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_q1        |   in|   16|   ap_memory|  reg_file_3_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_q0        |   in|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_q0        |   in|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|  reg_file_6_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_5, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19, i16 %reg_file_3_1, i16 %reg_file_3_0"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_5, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19, i16 %reg_file_3_1, i16 %reg_file_3_0"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0"   --->   Operation 37 'getelementptr' 'reg_file_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 38 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 39 [1/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 39 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_154_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_154_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_204_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_204_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_215_13, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_215_13, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_227_14, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_227_14, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 0"   --->   Operation 54 'getelementptr' 'reg_file_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [2/2] (1.23ns)   --->   "%reg_file_1_0_load = load i11 %reg_file_1_0_addr"   --->   Operation 55 'load' 'reg_file_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 19 <SV = 18> <Delay = 1.23>
ST_19 : Operation 56 [1/2] (1.23ns)   --->   "%reg_file_1_0_load = load i11 %reg_file_1_0_addr"   --->   Operation 56 'load' 'reg_file_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_235_15, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_1_0_load"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_235_15, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_1_0_load"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24, i16 %reg_file_6_0, i16 %reg_file_6_1, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24, i16 %reg_file_6_0, i16 %reg_file_6_1, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_292_25, i16 %reg_file_3_1, i16 %reg_file_3_0"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_292_25, i16 %reg_file_3_1, i16 %reg_file_3_0"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln299 = ret" [correlation-max-sharing/src/correlation.cpp:299]   --->   Operation 79 'ret' 'ret_ln299' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
reg_file_0_0_addr (getelementptr) [ 00000100000000000000000000000]
reg_file_0_0_load (load         ) [ 00000011111111100000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
reg_file_1_0_addr (getelementptr) [ 00000000000000000001000000000]
reg_file_1_0_load (load         ) [ 00000000000000000000100000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000]
ret_ln299         (ret          ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_134_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_162_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_154_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_204_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_215_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_227_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_235_15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_292_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="reg_file_0_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_0_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_0_0_load/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="reg_file_1_0_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_0_addr/18 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_1_0_load/18 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="16" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_162_5_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="0" index="3" bw="16" slack="0"/>
<pin id="123" dir="0" index="4" bw="16" slack="0"/>
<pin id="124" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_154_4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="0" index="3" bw="16" slack="0"/>
<pin id="135" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="16" slack="0"/>
<pin id="144" dir="0" index="3" bw="16" slack="0"/>
<pin id="145" dir="0" index="4" bw="16" slack="0"/>
<pin id="146" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="0" index="3" bw="16" slack="0"/>
<pin id="157" dir="0" index="4" bw="16" slack="0"/>
<pin id="158" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="0" index="3" bw="16" slack="0"/>
<pin id="169" dir="0" index="4" bw="16" slack="0"/>
<pin id="170" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_204_12_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="0" index="3" bw="16" slack="8"/>
<pin id="181" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_215_13_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="0" index="2" bw="16" slack="0"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_227_14_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_235_15_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="0" index="2" bw="16" slack="0"/>
<pin id="205" dir="0" index="3" bw="16" slack="0"/>
<pin id="206" dir="0" index="4" bw="16" slack="0"/>
<pin id="207" dir="0" index="5" bw="16" slack="0"/>
<pin id="208" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="0" index="2" bw="16" slack="0"/>
<pin id="219" dir="0" index="3" bw="16" slack="0"/>
<pin id="220" dir="0" index="4" bw="16" slack="0"/>
<pin id="221" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="0"/>
<pin id="231" dir="0" index="3" bw="16" slack="0"/>
<pin id="232" dir="0" index="4" bw="16" slack="0"/>
<pin id="233" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/23 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="16" slack="0"/>
<pin id="243" dir="0" index="3" bw="16" slack="0"/>
<pin id="244" dir="0" index="4" bw="16" slack="0"/>
<pin id="245" dir="0" index="5" bw="16" slack="0"/>
<pin id="246" dir="0" index="6" bw="16" slack="0"/>
<pin id="247" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/25 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_292_25_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="0" index="2" bw="16" slack="0"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/27 "/>
</bind>
</comp>

<comp id="263" class="1005" name="reg_file_0_0_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="reg_file_0_0_load_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="1"/>
<pin id="270" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_load "/>
</bind>
</comp>

<comp id="274" class="1005" name="reg_file_1_0_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="1"/>
<pin id="276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="reg_file_1_0_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="1"/>
<pin id="281" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_load "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="287" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add/3 add1/3 add2/3 ret_1/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="291" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hdiv(537) " fcode="hdiv"/>
<opset="div/2 div1/2 div2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="295" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul/2 mul1/2 mul2/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="74" pin="3"/><net_sink comp="130" pin=3"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="214"><net_src comp="88" pin="3"/><net_sink comp="201" pin=5"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="239" pin=5"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="239" pin=6"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="66" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="271"><net_src comp="74" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="277"><net_src comp="80" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="282"><net_src comp="88" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="201" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_2_0 | {7 8 21 22 }
	Port: reg_file_2_1 | {7 8 21 22 }
	Port: reg_file_3_0 | {1 2 25 26 27 28 }
	Port: reg_file_3_1 | {1 2 25 26 27 28 }
	Port: reg_file_4_0 | {1 2 3 4 5 6 }
	Port: reg_file_4_1 | {1 2 3 4 5 6 }
	Port: reg_file_5_0 | {1 2 11 12 13 14 15 16 17 18 }
	Port: reg_file_5_1 | {1 2 11 12 13 14 15 16 17 18 }
	Port: reg_file_6_0 | {9 10 19 20 23 24 }
	Port: reg_file_6_1 | {9 10 19 20 23 24 }
 - Input state : 
	Port: compute : reg_file_0_0 | {4 5 }
	Port: compute : reg_file_1_0 | {18 19 }
	Port: compute : reg_file_2_0 | {3 4 7 8 9 10 21 22 23 24 25 26 }
	Port: compute : reg_file_2_1 | {3 4 7 8 9 10 21 22 23 24 25 26 }
	Port: compute : reg_file_3_0 | {25 26 }
	Port: compute : reg_file_3_1 | {25 26 }
	Port: compute : reg_file_4_0 | {3 4 5 6 7 8 }
	Port: compute : reg_file_4_1 | {3 4 5 6 7 8 }
	Port: compute : reg_file_5_0 | {11 12 13 14 15 16 17 18 19 20 }
	Port: compute : reg_file_5_1 | {11 12 13 14 15 16 17 18 19 20 }
	Port: compute : reg_file_6_0 | {11 12 21 22 25 26 }
	Port: compute : reg_file_6_1 | {11 12 21 22 25 26 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		reg_file_0_0_load : 1
	State 5
		call_ln0 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		reg_file_1_0_load : 1
	State 19
		call_ln0 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                    grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94                    |    0    |    0    |    7    |    24   |
|          |                    grp_compute_Pipeline_VITIS_LOOP_162_5_fu_102                   |    0    |    0    |    7    |    24   |
|          |          grp_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19_fu_110          |    0    |    0    |    25   |    81   |
|          |           grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_118           |    2    |  1.708  |   199   |   251   |
|          |                    grp_compute_Pipeline_VITIS_LOOP_154_4_fu_130                   |    0    |  1.281  |    63   |    60   |
|          |           grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_140           |    2    |  2.135  |   215   |   276   |
|          |           grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_152           |    2    |  1.708  |   153   |   163   |
|   call   |          grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_164          |    2    |  1.708  |   199   |   251   |
|          |                   grp_compute_Pipeline_VITIS_LOOP_204_12_fu_176                   |    0    |  1.281  |    63   |    60   |
|          |                   grp_compute_Pipeline_VITIS_LOOP_215_13_fu_185                   |    0    |  0.854  |    63   |    51   |
|          |                   grp_compute_Pipeline_VITIS_LOOP_227_14_fu_193                   |    0    |  0.854  |    81   |    98   |
|          |                   grp_compute_Pipeline_VITIS_LOOP_235_15_fu_201                   |    2    |  1.281  |   149   |    94   |
|          |          grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_215          |    0    |  2.562  |   105   |   156   |
|          |          grp_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21_fu_227          |    0    |  0.854  |    62   |   111   |
|          | grp_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_fu_239 |    4    |  3.416  |   360   |   489   |
|          |                   grp_compute_Pipeline_VITIS_LOOP_292_25_fu_255                   |    0    |    0    |    6    |    23   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   hadd   |                                     grp_fu_284                                    |    2    |    0    |    94   |   113   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   hmul   |                                     grp_fu_292                                    |    2    |    0    |    64   |    34   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   hdiv   |                                     grp_fu_288                                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                   |    18   |  19.642 |   1915  |   2359  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|reg_file_0_0_addr_reg_263|   11   |
|reg_file_0_0_load_reg_268|   16   |
|reg_file_1_0_addr_reg_274|   11   |
|reg_file_1_0_load_reg_279|   16   |
+-------------------------+--------+
|          Total          |   54   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_74               |  p0  |   2  |  11  |   22   ||    9    |
|                grp_access_fu_88               |  p0  |   2  |  11  |   22   ||    9    |
|  grp_compute_Pipeline_VITIS_LOOP_154_4_fu_130 |  p3  |   2  |  16  |   32   ||    9    |
| grp_compute_Pipeline_VITIS_LOOP_235_15_fu_201 |  p5  |   2  |  16  |   32   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   108  ||  1.708  ||    36   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |   19   |  1915  |  2359  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   54   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   21   |  1969  |  2395  |
+-----------+--------+--------+--------+--------+
